
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000743                       # Number of seconds simulated
sim_ticks                                   742522000                       # Number of ticks simulated
final_tick                               2261995259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40101173                       # Simulator instruction rate (inst/s)
host_op_rate                                 40101076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              252589469                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757612                       # Number of bytes of host memory used
host_seconds                                     2.94                       # Real time elapsed on the host
sim_insts                                   117882459                       # Number of instructions simulated
sim_ops                                     117882459                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        73024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             708416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     98345908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     82917409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     21289605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67144138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1810047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1637662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     73780979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    607141607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954067354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     98345908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     21289605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1810047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     73780979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195226539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       548875320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            548875320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       548875320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     98345908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     82917409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     21289605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67144138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1810047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1637662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     73780979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    607141607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502942674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6368                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  406592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  708416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           79                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              342                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     740186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.356883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.612294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.255491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1634     39.67%     39.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1030     25.01%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          481     11.68%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      5.66%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          165      4.01%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           88      2.14%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           87      2.11%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.07%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          357      8.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.568475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.551005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.366031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             16      4.13%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           147     37.98%     42.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           120     31.01%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            49     12.66%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            13      3.36%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      4.13%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      2.33%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      1.55%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.78%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.26%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.52%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.387340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              323     83.46%     83.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.78%     84.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      9.30%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      4.91%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.03%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    231374000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               438692750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20925.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39675.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       953.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    954.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    548.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42449.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15172920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8278875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37814400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20736000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            461063880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             39530250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              630909525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            852.633729                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     62363000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     652904500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 15936480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8695500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48406800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20308320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            464559975                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             36475500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642695775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            868.538614                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     57457500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     657879500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               437008000     91.43%     91.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 416000      0.09%     91.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1338500      0.28%     91.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               39214500      8.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           477977000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118576000     69.46%     69.46% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52141000     30.54%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4861                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.994251                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55296                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.375437                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.297349                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.696901                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043550                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288316                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288316                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31978                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14098                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14098                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          552                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46076                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46076                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46076                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46076                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9450                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9450                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13998                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13998                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23448                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23448                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23448                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23448                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    285991667                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    285991667                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    311456772                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    311456772                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3086747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3086747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       182002                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       182002                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    597448439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    597448439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    597448439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    597448439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28096                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69524                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69524                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69524                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69524                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228107                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.498220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.498220                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.219236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.219236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337265                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337265                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337265                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337265                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30263.668466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30263.668466                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22250.090870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22250.090870                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 19914.496774                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19914.496774                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8666.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8666.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25479.718483                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25479.718483                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25479.718483                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25479.718483                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21525                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          247                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1280                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.816406                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    41.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3486                       # number of writebacks
system.cpu0.dcache.writebacks::total             3486                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6660                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11907                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11907                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18567                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18567                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2790                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2091                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4881                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4881                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     79287019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     79287019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46788166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46788166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2105753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2105753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       151998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       151998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    126075185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    126075185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    126075185                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    126075185                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28418.286380                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28418.286380                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22375.976088                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22375.976088                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21057.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21057.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data         7238                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7238                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25829.785905                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25829.785905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25829.785905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25829.785905                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3488                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975609                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260040                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3488                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.552752                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.474836                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.500773                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036084                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963869                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84190                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84190                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36176                       # number of overall hits
system.cpu0.icache.overall_hits::total          36176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4174                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4174                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4174                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4174                       # number of overall misses
system.cpu0.icache.overall_misses::total         4174                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    160308612                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    160308612                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    160308612                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    160308612                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    160308612                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    160308612                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40350                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40350                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40350                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40350                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40350                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103445                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103445                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103445                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103445                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103445                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103445                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38406.471490                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38406.471490                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38406.471490                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38406.471490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38406.471490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38406.471490                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          604                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          684                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          684                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3490                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3490                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    126994865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    126994865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    126994865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    126994865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    126994865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    126994865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.086493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.086493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.086493                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.086493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.086493                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36388.213467                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36388.213467                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36388.213467                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36388.213467                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36388.213467                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36388.213467                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               656138500     96.53%     96.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2106500      0.31%     96.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               21103500      3.10%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           679718000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84625000      6.96%      6.96% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37126000      3.06%     10.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1093471500     89.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1985                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.399912                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36365                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1985                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.319899                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.625013                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.774900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.178955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899219                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178147                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178147                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25401                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25401                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9231                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34632                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34632                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34632                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34632                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3946                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4400                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           76                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8346                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8346                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8346                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    110985464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    110985464                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    305913654                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    305913654                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1553500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1553500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       136501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       136501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    416899118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    416899118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    416899118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    416899118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42978                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42978                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42978                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42978                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.134460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134460                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322794                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322794                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.139194                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.139194                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.194192                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194192                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.194192                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194192                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28126.067917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28126.067917                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69525.830455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69525.830455                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20440.789474                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20440.789474                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5687.541667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5687.541667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49951.967170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49951.967170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49951.967170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49951.967170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        24379                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.301683                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1115                       # number of writebacks
system.cpu1.dcache.writebacks::total             1115                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2451                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3765                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3765                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6216                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6216                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6216                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1495                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2130                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     33970028                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     33970028                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     46751603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46751603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       968750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       968750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       100499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       100499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80721631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80721631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80721631                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80721631                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050942                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.075092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.075092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049560                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049560                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049560                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049560                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22722.426756                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22722.426756                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73624.571654                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73624.571654                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 23628.048780                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23628.048780                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4187.458333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4187.458333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 37897.479343                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37897.479343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 37897.479343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37897.479343                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2174                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813435                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              37715                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2174                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.348206                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   148.795279                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   363.018156                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.290616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.709020                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          476                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67603                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30260                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30260                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30260                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30260                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30260                       # number of overall hits
system.cpu1.icache.overall_hits::total          30260                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2454                       # number of overall misses
system.cpu1.icache.overall_misses::total         2454                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58559145                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58559145                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58559145                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58559145                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58559145                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58559145                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32714                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23862.732274                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23862.732274                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23862.732274                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23862.732274                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23862.732274                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23862.732274                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.647059                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          279                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          279                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          279                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2175                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2175                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2175                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2175                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2175                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2175                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48816837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48816837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48816837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48816837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48816837                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48816837                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066485                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066485                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066485                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066485                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066485                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22444.522759                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22444.522759                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22444.522759                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22444.522759                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22444.522759                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22444.522759                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               673642000     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 428000      0.06%     99.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5348500      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           680045000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          329.412796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.170797                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.241999                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596037                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047348                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643384                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5277                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5277                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          890                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            890                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           30                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1122                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1122                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1122                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1122                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          120                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          128                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          128                       # number of overall misses
system.cpu2.dcache.overall_misses::total          128                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5910467                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5910467                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       422253                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       422253                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6332720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6332720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6332720                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6332720                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1250                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1250                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1250                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1250                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.118812                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118812                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.102400                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.102400                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.102400                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.102400                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49253.891667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49253.891667                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52781.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52781.625000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49474.375000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49474.375000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49474.375000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49474.375000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           51                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           52                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           52                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3228014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3228014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       324747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       324747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3552761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3552761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3552761                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3552761                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.068317                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.068317                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.060800                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060800                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.060800                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060800                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46782.811594                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46782.811594                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46392.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46392.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46746.855263                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46746.855263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46746.855263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46746.855263                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              168                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              168                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.059524                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   449.967126                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    62.032874                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.878842                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.121158                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2402                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2402                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          914                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            914                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          914                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             914                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          914                       # number of overall hits
system.cpu2.icache.overall_hits::total            914                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          203                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          203                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          203                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           203                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          203                       # number of overall misses
system.cpu2.icache.overall_misses::total          203                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10354598                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10354598                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10354598                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10354598                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10354598                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10354598                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1117                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1117                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1117                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1117                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.181737                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.181737                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.181737                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.181737                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.181737                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.181737                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51007.871921                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51007.871921                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51007.871921                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51007.871921                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51007.871921                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51007.871921                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           35                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          168                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          168                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8288376                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8288376                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8288376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8288376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8288376                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8288376                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.150403                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.150403                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.150403                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.150403                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.150403                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.150403                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49335.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49335.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49335.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49335.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49335.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49335.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               918858000     96.94%     96.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 400000      0.04%     96.98% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28163000      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           947849000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         816883000     83.97%     83.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           155937500     16.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12259                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.767049                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129972                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12259                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.602170                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.206674                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.560375                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.320716                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960483                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           770172                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          770172                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84705                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84705                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35719                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35719                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1234                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1234                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120424                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120424                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120424                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120424                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14952                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51348                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51348                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           27                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66300                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66300                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66300                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66300                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    527370985                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    527370985                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3608390180                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3608390180                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4387749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4387749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4135761165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4135761165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4135761165                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4135761165                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186724                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186724                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186724                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186724                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.150035                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150035                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589753                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589753                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020930                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355070                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355070                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355070                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355070                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35270.932651                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35270.932651                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70273.237127                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70273.237127                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 21403.653659                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21403.653659                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6703.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6703.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62379.504751                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62379.504751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62379.504751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62379.504751                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       239131                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4387                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.509004                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8088                       # number of writebacks
system.cpu3.dcache.writebacks::total             8088                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9423                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9423                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44577                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44577                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54000                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54000                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54000                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54000                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6771                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6771                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12300                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12300                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12300                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12300                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    182142013                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    182142013                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    542104732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    542104732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1934751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1934751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       141998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       141998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    724246745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    724246745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    724246745                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    724246745                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1119000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055480                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055480                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077768                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077768                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072967                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072967                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020930                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065873                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065873                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065873                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065873                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32943.030024                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32943.030024                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80062.728105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80062.728105                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18426.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18426.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5259.185185                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5259.185185                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58881.849187                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58881.849187                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58881.849187                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58881.849187                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223800                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223800                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5968                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.817372                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107120                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5968                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.949062                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   193.873004                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.944368                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.378658                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620985                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201588                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201588                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90837                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90837                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90837                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90837                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90837                       # number of overall hits
system.cpu3.icache.overall_hits::total          90837                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6971                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6971                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6971                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6971                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6971                       # number of overall misses
system.cpu3.icache.overall_misses::total         6971                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    173110899                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    173110899                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    173110899                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    173110899                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    173110899                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    173110899                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97808                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97808                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97808                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97808                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071272                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071272                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071272                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071272                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071272                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071272                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24833.008033                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24833.008033                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24833.008033                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24833.008033                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24833.008033                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24833.008033                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          490                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          999                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          999                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          999                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          999                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          999                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5972                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5972                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5972                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5972                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5972                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5972                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    134453327                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134453327                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    134453327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134453327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    134453327                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134453327                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061058                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061058                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061058                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061058                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061058                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061058                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22513.952947                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22513.952947                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22513.952947                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22513.952947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22513.952947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22513.952947                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11212                       # number of replacements
system.l2.tags.tagsinuse                 16179.271345                       # Cycle average of tags in use
system.l2.tags.total_refs                       50056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.464502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8341.112124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       770.979365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1481.859388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.230805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       427.381142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.983648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       482.296888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       524.145071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       218.538680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   912.777609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   492.290086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   158.497307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.514670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     8.166143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.449206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   408.441818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   576.607395                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.031991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979675                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    710623                       # Number of tag accesses
system.l2.tags.data_accesses                   710623                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1794                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1879                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          986                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           86                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           40                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3966                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16111                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12695                       # number of Writeback hits
system.l2.Writeback_hits::total                 12695                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2917                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3478                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1039                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5146                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19028                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2282                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3478                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1879                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1039                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           40                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5078                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5146                       # number of overall hits
system.l2.overall_hits::total                   19028                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          658                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          295                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          890                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1551                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4962                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6389                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          974                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7087                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11351                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1207                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          974                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          295                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          789                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          890                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7087                       # number of overall misses
system.l2.overall_misses::total                 11351                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     99415750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58049750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26793000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     22289250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7171250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2722250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     75012000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    135445000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       426898250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       126496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       223494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       475486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        64999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26101248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     44911750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    521868221                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     593060969                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     99415750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     84150998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7171250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     75012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    657313221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1019959219                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     99415750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     84150998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26793000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67201000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7171250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     75012000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    657313221                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1019959219                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21073                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12695                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12695                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9306                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2174                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30379                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2174                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30379                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.345944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.135695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.204839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.149129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.281131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235467                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720930                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.158000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.824300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686546                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.345944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.135695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.431619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.402985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.149129                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.579335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373646                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.345944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.135695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.431619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.402985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.149129                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.579335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373646                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82365.990058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88221.504559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90823.728814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87752.952756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87454.268293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data       108890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84283.146067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87327.530625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86033.504635                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 18070.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24832.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15338.258065                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 21666.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8124.875000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 82598.886076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 83947.196262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94268.103504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92825.319925                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82365.990058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86397.328542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90823.728814                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85172.370089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87454.268293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 107481.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84283.146067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92749.149287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89856.331513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82365.990058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86397.328542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90823.728814                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85172.370089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87454.268293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 107481.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84283.146067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92749.149287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89856.331513                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6368                       # number of writebacks
system.l2.writebacks::total                      6368                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                241                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 241                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                241                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1546                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4721                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6389                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11110                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     79527750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49208500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19668250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18401250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1501500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1802000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     61691750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    115679000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    347480000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       126007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        75003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       169008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       565529                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        57002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       146007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22179252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     38255250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    453559779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    514148531                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     79527750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71387752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19668250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     56656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1956250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     61691750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    569238779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    861628531                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     79527750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71387752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19668250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     56656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1956250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     61691750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    569238779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    861628531                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2952000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1054000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2952000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.327028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.113615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.143432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.280225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.224031                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720930                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.158000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.824300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686546                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.327028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.113615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.426149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.143432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.578926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365713                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.327028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.113615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.426149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.143432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.578926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365713                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69700.043821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75822.033898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79628.542510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75414.959016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        71500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data       106000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72069.801402                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74824.708926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73603.050201                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18750.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18778.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18242.870968                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19000.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18250.875000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 70187.506329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 71505.140187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81929.150831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80474.022695                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69700.043821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73976.945078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79628.542510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 72729.781772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        71500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 102960.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72069.801402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80378.251765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77554.323222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69700.043821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73976.945078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79628.542510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 72729.781772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        71500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 102960.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72069.801402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80378.251765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77554.323222                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210857.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210800                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210857.142857                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4721                       # Transaction distribution
system.membus.trans_dist::ReadResp               4720                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6368                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6356                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6349                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1116080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1116080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              192                       # Total snoops (count)
system.membus.snoop_fanout::samples             17723                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17723    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17723                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46189000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58500933                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62368                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50819                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3814                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        49572                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17038                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.370209                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3968                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          151                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49590                       # DTB read hits
system.switch_cpus0.dtb.read_misses               413                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11113                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31361                       # DTB write hits
system.switch_cpus0.dtb.write_misses               49                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5471                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80951                       # DTB hits
system.switch_cpus0.dtb.data_misses               462                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16584                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12709                       # ITB hits
system.switch_cpus0.itb.fetch_misses              197                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12906                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374312                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       105717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                307007                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62368                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21006                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               160148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9734                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3972                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40351                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       274945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.116612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.490443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218882     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4214      1.53%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6368      2.32%     83.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3794      1.38%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9627      3.50%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2763      1.00%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3254      1.18%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1516      0.55%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24527      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       274945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166620                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820190                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85540                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139397                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            39997                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5772                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4238                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3182                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          646                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        260430                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4238                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89319                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34226                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73951                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41688                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        31522                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        246706                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2881                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3577                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         20249                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167377                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       310388                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       310174                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113405                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           53972                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5793                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          971                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38246                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        49914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8326                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3774                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            222801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210002                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          353                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        63818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        32915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       274945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.763796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.467713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191588     69.68%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31596     11.49%     81.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17169      6.24%     87.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12711      4.62%     92.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11295      4.11%     96.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5374      1.95%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3267      1.19%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1277      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          668      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       274945                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            463      6.38%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4317     59.45%     65.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2482     34.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122053     58.12%     58.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          188      0.09%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           48      0.02%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52218     24.87%     83.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32174     15.32%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210002                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561035                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7262                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034581                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       701914                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       293631                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       196748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          650                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          398                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        216917                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            347                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2072                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        14948                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5548                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6330                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4238                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14691                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7572                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       234349                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        49914                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34287                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5531                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7257                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4125                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206132                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50151                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3870                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4456                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81625                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28294                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31474                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550696                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198443                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197037                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94726                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122140                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526398                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775553                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64599                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       263499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.641152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.668567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204903     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26930     10.22%     87.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10060      3.82%     91.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4464      1.69%     93.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4252      1.61%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1956      0.74%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2129      0.81%     96.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1501      0.57%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7304      2.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       263499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168943                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168943                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63705                       # Number of memory references committed
system.switch_cpus0.commit.loads                34966                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23293                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162932                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97593     57.77%     59.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35943     21.28%     80.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29022     17.18%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168943                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7304                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              487031                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             478624                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              580951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166074                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.253887                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.253887                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443678                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          269094                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138121                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12097                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52207                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        43856                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2414                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        37609                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15389                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.918397                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3069                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          159                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36126                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1026                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3519                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15489                       # DTB write hits
system.switch_cpus1.dtb.write_misses              201                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1198                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51615                       # DTB hits
system.switch_cpus1.dtb.data_misses              1227                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4717                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8280                       # ITB hits
system.switch_cpus1.itb.fetch_misses              346                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8626                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264855                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                255900                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52207                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18458                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7830                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          380                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         6065                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32715                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       238018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.075129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.434362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          191170     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2292      0.96%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6931      2.91%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2463      1.03%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8024      3.37%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1743      0.73%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5215      2.19%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1184      0.50%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18996      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       238018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.197115                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.966189                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58607                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138017                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33514                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4298                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3581                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2068                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206148                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1115                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3581                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           61836                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          20294                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92054                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34684                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        25568                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191465                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           317                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           272                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         15360                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132390                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227492                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227248                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97224                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           35166                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10088                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          811                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            34037                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2404                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165609                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          429                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       238018                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.695784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.360430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       171838     72.20%     72.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22315      9.38%     81.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13902      5.84%     87.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13441      5.65%     93.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11174      4.69%     97.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2903      1.22%     98.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1536      0.65%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          532      0.22%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          377      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       238018                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            102      1.71%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4114     68.88%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1757     29.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102847     62.10%     62.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          107      0.06%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39968     24.13%     86.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16165      9.76%     96.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.92%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165609                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.625282                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5973                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036067                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       574938                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       220565                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          700                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          362                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171203                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            373                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          701                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3123                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6675                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3581                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5537                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13219                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181782                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35575                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17309                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5402                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13110                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3275                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162523                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37732                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3086                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4307                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53620                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23548                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15888                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613630                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155109                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153118                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69203                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86383                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578120                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801118                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42775                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2893                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       229996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.595963                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.606714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       179142     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24754     10.76%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11249      4.89%     93.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2772      1.21%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2007      0.87%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1430      0.62%     96.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          987      0.43%     96.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          839      0.36%     97.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6816      2.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       229996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137069                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38799                       # Number of memory references committed
system.switch_cpus1.commit.loads                24613                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87770     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25673     18.73%     84.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.73%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137069                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6816                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              396352                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             367841                       # The number of ROB writes
system.switch_cpus1.timesIdled                    888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              681834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.972820                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.972820                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.506889                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.506889                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202960                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111883                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15681                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2003                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1492                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          215                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1569                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            259                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.507330                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            162                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1099                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                349                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1448                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                148                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            150                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16825                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8402                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2003                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          421                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            488                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1117                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.926555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.351327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7628     84.12%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              63      0.69%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             162      1.79%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             105      1.16%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             187      2.06%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              90      0.99%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              67      0.74%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              28      0.31%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             738      8.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.119049                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499376                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3195                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4563                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1000                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          103                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           206                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          123                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6237                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           206                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3277                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            756                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3601                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1025                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          202                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5689                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             1                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents            59                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4130                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6482                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6480                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1526                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2604                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          190                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              716                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          244                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           49                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3944                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           36                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.434936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.104879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7296     80.46%     80.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          801      8.83%     89.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          390      4.30%     93.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          230      2.54%     96.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          190      2.10%     98.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           94      1.04%     99.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           35      0.39%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.25%     99.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            9      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9068                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            83     69.17%     73.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     26.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2268     57.51%     57.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.15%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1204     30.53%     88.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          372      9.43%     97.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.38%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3944                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.234413                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                120                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030426                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17112                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8035                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4064                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           34                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          914                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          233                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           206                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            638                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          114                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5137                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1427                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          489                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          239                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          216                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3730                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1107                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          214                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1461                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             550                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               354                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.221694                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3576                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3489                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1556                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2014                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.207370                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.772592                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2978                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          198                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.254501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.946094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7533     88.63%     88.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          494      5.81%     94.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          208      2.45%     96.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           98      1.15%     98.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           36      0.42%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.26%     99.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.20%     99.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           41      0.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2163                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2163                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   769                       # Number of memory references committed
system.switch_cpus2.commit.loads                  513                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               346                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2061                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1257     58.11%     58.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          538     24.87%     83.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.84%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2163                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           41                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13571                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10852                       # The number of ROB writes
system.switch_cpus2.timesIdled                     92                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              930603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2150                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.825581                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.825581                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.127786                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.127786                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4405                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2668                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9712                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132539                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108257                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7158                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        85860                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          50990                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.387375                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8356                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          213                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116767                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1738                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46396                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93887                       # DTB write hits
system.switch_cpus3.dtb.write_misses              927                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18793                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210654                       # DTB hits
system.switch_cpus3.dtb.data_misses              2665                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65189                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37751                       # ITB hits
system.switch_cpus3.itb.fetch_misses              599                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38350                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  974107                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       208182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                768058                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132539                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59346                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               658481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18864                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               169                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        16695                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97809                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4274                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       893369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.859732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.194965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          748560     83.79%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9705      1.09%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16523      1.85%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11663      1.31%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29601      3.31%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6790      0.76%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10189      1.14%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5874      0.66%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54464      6.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       893369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.136062                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.788474                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          156954                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       615542                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87589                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24651                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8632                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7242                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          825                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        668767                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2589                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8632                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          169063                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         292203                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       175602                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99534                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       148334                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        637644                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          575                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19636                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5226                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        105206                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       423386                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       842305                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       839337                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2639                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293840                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          129538                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15603                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1962                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152575                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23454                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13819                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            585963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           545561                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1074                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       155241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        95273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       893369                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.610678                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.342230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       676192     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83120      9.30%     84.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42434      4.75%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36336      4.07%     93.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26281      2.94%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16396      1.84%     98.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8303      0.93%     99.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2813      0.31%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1494      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       893369                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            768      4.01%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9840     51.37%     55.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8547     44.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314112     57.58%     57.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          544      0.10%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1193      0.22%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124034     22.74%     80.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95925     17.58%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        545561                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.560063                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19155                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1996722                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       750425                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       512665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7997                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4108                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3819                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        560096                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4166                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4910                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35883                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12623                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13846                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8632                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          87704                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       186519                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       610425                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119616                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101086                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9868                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       185217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          576                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8456                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       537379                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119023                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8181                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11687                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214023                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71991                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95000                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551663                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                521342                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               516484                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           254153                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           348071                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530213                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       150864                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7582                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       867968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521628                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.468569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       703998     81.11%     81.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73941      8.52%     89.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29387      3.39%     93.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13607      1.57%     94.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16499      1.90%     96.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4958      0.57%     97.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6041      0.70%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4108      0.47%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15429      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       867968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452756                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452756                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172196                       # Number of memory references committed
system.switch_cpus3.commit.loads                83733                       # Number of loads committed
system.switch_cpus3.commit.membars               2325                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58727                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435203                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257460     56.87%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86058     19.01%     78.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88530     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452756                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15429                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1447876                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1232913                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              510937                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443492                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.196448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.196448                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455281                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455281                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          729235                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348877                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2546                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17557                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21934                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21933                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12695                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             164                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            240                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9345                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       223296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       507992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       139136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       188384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1300584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2756784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1088                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44231    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34817999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5476134                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7567486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3326663                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3364732                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            276124                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            129488                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9138172                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19487774                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.057141                       # Number of seconds simulated
sim_ticks                                 57141255500                       # Number of ticks simulated
final_tick                               2319877104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 854791                       # Simulator instruction rate (inst/s)
host_op_rate                                   854791                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180625018                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762732                       # Number of bytes of host memory used
host_seconds                                   316.35                       # Real time elapsed on the host
sim_insts                                   270415598                       # Number of instructions simulated
sim_ops                                     270415598                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        68160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       492288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     23023360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23717952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        71936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       492288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        592704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24170432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       359740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              370593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        377663                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             377663                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       291208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       192645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1258915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1192833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8615281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    402920093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       207206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       397611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             415075794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       291208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1258915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8615281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       207206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10372611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       422994416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            422994416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       422994416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       291208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       192645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1258915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1192833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8615281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    402920093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       207206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       397611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            838070210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      370593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419327                       # Number of write requests accepted
system.mem_ctrls.readBursts                    370593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419327                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23712960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25056640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23717952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26836928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27825                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          637                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24684                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       113                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   57142143500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                370593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               419327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    267                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.547437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.930769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.826550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37490     31.25%     31.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25873     21.57%     52.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10045      8.37%     61.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4715      3.93%     65.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5253      4.38%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3082      2.57%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5624      4.69%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3322      2.77%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24555     20.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.215212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.946244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             951      4.42%      4.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2331     10.83%     15.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         15892     73.84%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1655      7.69%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           423      1.97%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           125      0.58%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            64      0.30%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            31      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21523                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.190308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.659608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.935494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         21318     99.05%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            20      0.09%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            16      0.07%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            16      0.07%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             9      0.04%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            5      0.02%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           12      0.06%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           10      0.05%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           10      0.05%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           14      0.07%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           11      0.05%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           11      0.05%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            4      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            3      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            4      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            8      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           12      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            4      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21523                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12180587879                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19127744129                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1852575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32874.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51624.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       414.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       438.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    415.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    469.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   328799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  313261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72339.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                483915600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                264041250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1527848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1308992400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           3828948240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          21737275470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          16105976250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            45256997610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.001549                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  26486527672                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1908140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28749736078                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                484724520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                264482625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1534423800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1310767920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           3828948240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21537728730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          16281018750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            45242094585                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.747298                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  26779579186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1908140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28454868814                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1725                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     517     32.17%     32.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.19%     32.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     58      3.61%     35.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     36.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1028     63.97%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1607                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      517     47.21%     47.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.27%     47.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      58      5.30%     52.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     516     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1095                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             56908686000     99.54%     99.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1865500      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20680000      0.04%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 540000      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              240405500      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         57172177000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.501946                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.681394                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1484     89.24%     89.24% # number of callpals executed
system.cpu0.kern.callpal::rdps                    118      7.10%     96.33% # number of callpals executed
system.cpu0.kern.callpal::rti                      61      3.67%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1663                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               62                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.389131                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7009                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              421                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.648456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   487.389131                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.951932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           298462                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          298462                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        48504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          48504                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        22698                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         22698                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          767                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          767                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          484                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          484                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        71202                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           71202                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        71202                       # number of overall hits
system.cpu0.dcache.overall_hits::total          71202                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          588                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          588                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           65                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1834                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1834                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     38744218                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     38744218                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20002429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20002429                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1641497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1641497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      2677072                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2677072                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     58746647                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     58746647                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     58746647                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     58746647                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        49750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        49750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        23286                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        23286                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        73036                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        73036                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        73036                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        73036                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025045                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025251                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025251                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.078125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.179661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.179661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.025111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.025111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025111                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31094.878010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31094.878010                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34017.736395                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34017.736395                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 25253.800000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25253.800000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 25255.396226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25255.396226                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32031.977644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32031.977644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32031.977644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32031.977644                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          608                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.454545                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          173                       # number of writebacks
system.cpu0.dcache.writebacks::total              173                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          720                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          256                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          256                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          976                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          332                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           53                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          858                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          588                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          588                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          262                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          262                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          850                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          850                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     16111258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16111258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11112826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11112826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1037502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1037502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2516928                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2516928                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     27224084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     27224084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     27224084                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     27224084                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    132100001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    132100001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     58594501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     58594501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    190694502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    190694502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.063702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.063702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.179661                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.179661                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.011748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.011748                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011748                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30629.768061                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30629.768061                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 33472.367470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33472.367470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 19575.509434                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19575.509434                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 23744.603774                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23744.603774                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31729.701632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31729.701632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31729.701632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31729.701632                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224659.865646                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224659.865646                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223643.133588                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223643.133588                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224346.472941                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224346.472941                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1528                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              13692                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1528                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.960733                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           112362                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          112362                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        53711                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          53711                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        53711                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           53711                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        53711                       # number of overall hits
system.cpu0.icache.overall_hits::total          53711                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1706                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1706                       # number of overall misses
system.cpu0.icache.overall_misses::total         1706                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     48042879                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48042879                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     48042879                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48042879                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     48042879                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48042879                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        55417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        55417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        55417                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        55417                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        55417                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        55417                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.030785                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030785                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.030785                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030785                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.030785                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030785                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 28161.124853                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28161.124853                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 28161.124853                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28161.124853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 28161.124853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28161.124853                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1528                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1528                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1528                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1528                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1528                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1528                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     40115599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40115599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     40115599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40115599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     40115599                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40115599                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.027573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.027573                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027573                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.027573                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027573                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 26253.664267                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26253.664267                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 26253.664267                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26253.664267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 26253.664267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26253.664267                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1747                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     431     32.55%     32.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     58      4.38%     36.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.08%     37.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    834     62.99%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1324                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      431     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      58      6.30%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.11%     53.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     430     46.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  920                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             56500760000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               20649500      0.04%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1214000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               80365000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         56602988500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.515588                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.694864                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.99%      1.06% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.14%      1.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1186     84.17%     85.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                    116      8.23%     93.61% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     93.68% # number of callpals executed
system.cpu1.kern.callpal::rti                      79      5.61%     99.29% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.64%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1409                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 60                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.016667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.368421                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         120604000     57.59%     57.59% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            88824500     42.41%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5300                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.916291                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              83964                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.842264                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.916291                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.962727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           555954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          555954                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        72465                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          72465                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37959                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37959                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          735                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          764                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       110424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          110424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       110424                       # number of overall hits
system.cpu1.dcache.overall_hits::total         110424                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10955                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14498                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        25453                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25453                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        25453                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25453                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    350434214                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    350434214                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    301705744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    301705744                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3533499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3533499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       921016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       921016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    652139958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    652139958                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    652139958                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    652139958                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83420                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83420                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          818                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       135877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       135877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       135877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       135877                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.131323                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131323                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.276379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.276379                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.186047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.186047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.066015                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066015                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.187324                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187324                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.187324                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187324                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31988.517937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31988.517937                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20810.163057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20810.163057                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21032.732143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21032.732143                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 17055.851852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17055.851852                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25621.339646                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25621.339646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25621.339646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25621.339646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        19061                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          322                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1387                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.742610                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    40.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3632                       # number of writebacks
system.cpu1.dcache.writebacks::total             3632                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7595                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12273                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12273                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        19868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        19868                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19868                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3360                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2225                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5585                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           60                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           60                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           60                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           60                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91736258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91736258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47394410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47394410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2268501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2268501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       838984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       838984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    139130668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    139130668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    139130668                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    139130668                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     13533500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     13533500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     13533500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     13533500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.042416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.130676                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130676                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.066015                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066015                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.041103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.041103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.041103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.041103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27302.457738                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27302.457738                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21300.858427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21300.858427                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 19224.584746                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19224.584746                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 15536.740741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15536.740741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24911.489346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24911.489346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24911.489346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24911.489346                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225558.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225558.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225558.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225558.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4612                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999604                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              84072                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4612                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.228968                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999604                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           153659                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          153659                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        69204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          69204                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        69204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           69204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        69204                       # number of overall hits
system.cpu1.icache.overall_hits::total          69204                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5318                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5318                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5318                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5318                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5318                       # number of overall misses
system.cpu1.icache.overall_misses::total         5318                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    177184802                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    177184802                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    177184802                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    177184802                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    177184802                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    177184802                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        74522                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        74522                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        74522                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        74522                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        74522                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        74522                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.071361                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.071361                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.071361                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.071361                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.071361                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.071361                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 33317.939451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33317.939451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 33317.939451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33317.939451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 33317.939451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33317.939451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          510                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.230769                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          704                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          704                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          704                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4614                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4614                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4614                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4614                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    142708424                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    142708424                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    142708424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    142708424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    142708424                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    142708424                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.061915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.061915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.061915                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.061915                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.061915                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.061915                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30929.437365                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30929.437365                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 30929.437365                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30929.437365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 30929.437365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30929.437365                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     145                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     97729                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    7165     44.96%     44.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.25%     45.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     58      0.36%     45.57% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     45.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   8674     54.42%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15938                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     7164     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.28%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      58      0.40%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    7163     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                14426                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             55639706000     97.33%     97.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22359000      0.04%     97.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               25046000      0.04%     97.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     97.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1481180000      2.59%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         57168710500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999860                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.825801                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.905132                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     55.33%     55.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.06%     57.39% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.69%     58.08% # number of syscalls executed
system.cpu2.kern.syscall::17                      109     37.46%     95.53% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.34%     95.88% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.34%     96.22% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.34%     96.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.34%     96.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.06%     98.97% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.34%     99.31% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.34%     99.66% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.34%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   291                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  180      0.33%      0.34% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpipl                12901     23.99%     24.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                    312      0.58%     24.93% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     24.93% # number of callpals executed
system.cpu2.kern.callpal::rti                    2938      5.46%     30.39% # number of callpals executed
system.cpu2.kern.callpal::callsys                 306      0.57%     30.96% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     30.96% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     69.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 53768                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3117                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2883                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2882                      
system.cpu2.kern.mode_good::user                 2883                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.924607                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.960833                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       27488114000     46.67%     46.67% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         31410296500     53.33%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     180                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           573680                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.419011                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           49282076                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           573680                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            85.905167                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.904645                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.514366                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003720                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995145                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998865                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        223152511                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       223152511                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     34855692                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       34855692                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17401470                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17401470                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        99056                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        99056                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       102783                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       102783                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     52257162                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        52257162                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     52257162                       # number of overall hits
system.cpu2.dcache.overall_hits::total       52257162                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       282989                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       282989                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      2897531                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2897531                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4970                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4970                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           90                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3180520                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3180520                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3180520                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3180520                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13782362127                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13782362127                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 225932097474                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 225932097474                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     71853500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71853500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       746509                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       746509                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 239714459601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 239714459601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 239714459601                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 239714459601                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     35138681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35138681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     20299001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20299001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       104026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       104026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       102873                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       102873                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     55437682                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     55437682                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     55437682                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55437682                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008053                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.142743                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.142743                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.047777                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.047777                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.057371                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.057371                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.057371                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.057371                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48702.819286                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48702.819286                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77974.005273                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77974.005273                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 14457.444668                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14457.444668                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8294.544444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8294.544444                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 75369.580949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75369.580949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 75369.580949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75369.580949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     14267108                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1113                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           183722                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    77.655958                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    38.379310                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       519232                       # number of writebacks
system.cpu2.dcache.writebacks::total           519232                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       149985                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       149985                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      2458960                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2458960                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         2137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2137                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2608945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2608945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2608945                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2608945                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       133004                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       133004                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       438571                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       438571                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2833                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2833                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           90                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       571575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       571575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       571575                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       571575                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          410                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          410                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          747                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          747                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1157                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1157                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3702855013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3702855013                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  36207195971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36207195971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     38185750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     38185750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       611491                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       611491                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  39910050984                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39910050984                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  39910050984                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39910050984                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     67251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     67251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    126087500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    126087500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    193339000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    193339000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.021606                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.021606                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.027234                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027234                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.010310                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010310                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.010310                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010310                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27840.177837                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27840.177837                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 82557.205039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82557.205039                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 13478.909283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13478.909283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6794.344444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6794.344444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 69824.696643                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 69824.696643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 69824.696643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 69824.696643                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164028.048780                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164028.048780                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 168791.834003                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168791.834003                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 167103.716508                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 167103.716508                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           140274                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.873260                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22540732                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           140274                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.690734                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.155040                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.718219                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.002256                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997497                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999752                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45965777                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45965777                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     22762561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22762561                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     22762561                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22762561                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     22762561                       # number of overall hits
system.cpu2.icache.overall_hits::total       22762561                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       150176                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       150176                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       150176                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        150176                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       150176                       # number of overall misses
system.cpu2.icache.overall_misses::total       150176                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2551245553                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2551245553                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2551245553                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2551245553                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2551245553                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2551245553                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     22912737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22912737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     22912737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22912737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     22912737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22912737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006554                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006554                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006554                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006554                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006554                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006554                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16988.370665                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16988.370665                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16988.370665                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16988.370665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16988.370665                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16988.370665                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1030                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    18.392857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         9873                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9873                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         9873                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9873                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         9873                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9873                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       140303                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       140303                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       140303                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       140303                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       140303                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       140303                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2191045824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2191045824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2191045824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2191045824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2191045824                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2191045824                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.006123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.006123                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006123                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.006123                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006123                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 15616.528684                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15616.528684                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 15616.528684                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15616.528684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 15616.528684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15616.528684                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1187                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     304     28.63%     28.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     58      5.46%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.28%     34.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    697     65.63%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1062                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      304     45.51%     45.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      58      8.68%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.45%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     303     45.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  668                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             56546840500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               20687000      0.04%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1626500      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               66977000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         56636131000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.434720                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.629002                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.27%      0.27% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  942     83.81%     84.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                    119     10.59%     94.66% # number of callpals executed
system.cpu3.kern.callpal::rti                      60      5.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1124                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               63                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              705                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          458.662851                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5171                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              705                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.334752                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   458.662851                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.895826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.895826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           173971                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          173971                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        26681                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          26681                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13131                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13131                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          240                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        39812                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           39812                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        39812                       # number of overall hits
system.cpu3.dcache.overall_hits::total          39812                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1295                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1295                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1586                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1586                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           49                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2881                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2881                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2881                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2881                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     37088995                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     37088995                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    103250265                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    103250265                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       645250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       645250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       911020                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       911020                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    140339260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    140339260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    140339260                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    140339260                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        27976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        27976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        14717                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        14717                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        42693                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        42693                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        42693                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        42693                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.046290                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.046290                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.107767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.107767                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.133574                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.133574                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.200820                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.200820                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.067482                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.067482                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.067482                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.067482                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28640.150579                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28640.150579                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65101.049811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65101.049811                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 17439.189189                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17439.189189                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 18592.244898                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18592.244898                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 48711.995835                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48711.995835                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 48711.995835                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48711.995835                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5935                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               89                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.685393                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          379                       # number of writebacks
system.cpu3.dcache.writebacks::total              379                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          446                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1243                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1243                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            3                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1689                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1689                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          849                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          849                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          343                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          343                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1192                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1192                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1192                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1192                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           73                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           73                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           77                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           77                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     22190008                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     22190008                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19138959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19138959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       571250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       571250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       837480                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       837480                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     41328967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     41328967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     41328967                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     41328967                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     15637500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     15637500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     16257000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     16257000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.030347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.023306                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.023306                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.122744                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122744                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.200820                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.200820                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.027920                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027920                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.027920                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027920                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26136.640754                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26136.640754                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 55798.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55798.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 16801.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16801.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 17091.428571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17091.428571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34671.952181                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34671.952181                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34671.952181                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34671.952181                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 214212.328767                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 214212.328767                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211129.870130                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 211129.870130                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2223                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12732                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2223                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.727395                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            50353                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           50353                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        21591                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          21591                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        21591                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           21591                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        21591                       # number of overall hits
system.cpu3.icache.overall_hits::total          21591                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2474                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2474                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2474                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2474                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2474                       # number of overall misses
system.cpu3.icache.overall_misses::total         2474                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     57212043                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     57212043                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     57212043                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     57212043                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     57212043                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     57212043                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        24065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        24065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        24065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        24065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        24065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        24065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.102805                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.102805                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.102805                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.102805                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.102805                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.102805                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23125.320534                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23125.320534                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23125.320534                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23125.320534                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23125.320534                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23125.320534                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          251                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2223                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2223                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2223                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2223                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     47959435                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     47959435                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     47959435                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     47959435                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     47959435                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     47959435                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.092375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.092375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.092375                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.092375                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.092375                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.092375                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21574.194782                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21574.194782                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21574.194782                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21574.194782                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21574.194782                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21574.194782                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1098                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1097                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42806                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1142                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1559                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4287                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87807                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2672299                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               687000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              978000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           243998257                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3144000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            41856107                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                41760                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41760                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375840                       # Number of tag accesses
system.iocache.tags.data_accesses              375840                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        41664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        41664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11873920                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11873920                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9124334230                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9124334230                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11873920                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11873920                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11873920                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11873920                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123686.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123686.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218998.037394                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218998.037394                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123686.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123686.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123686.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123686.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         86444                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                12597                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.862269                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           96                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           96                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           96                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6802000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6802000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   6957672364                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   6957672364                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6802000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6802000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6802000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6802000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70854.166667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70854.166667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166994.824405                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166994.824405                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70854.166667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70854.166667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70854.166667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70854.166667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    370291                       # number of replacements
system.l2.tags.tagsinuse                 16093.652366                       # Cycle average of tags in use
system.l2.tags.total_refs                      701079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    370291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.893319                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11240.976743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       137.756556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       131.538870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        20.709821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        45.576304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       141.684152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        52.635103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       128.137779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        28.812367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   126.294348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    78.478476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   367.632817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   334.627424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1254.788866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1749.637417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   132.997173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   121.368148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.686095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.008408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.007821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.020424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.076586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.106789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.008118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994873                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20836293                       # Number of tag accesses
system.l2.tags.data_accesses                 20836293                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         1222                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          215                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         3353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2126                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       132551                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       107880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          403                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  249668                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           523416                       # number of Writeback hits
system.l2.Writeback_hits::total                523416                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       105009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106812                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         1222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       132551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       212889                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1918                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          424                       # number of demand (read+write) hits
system.l2.demand_hits::total                   356480                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1222                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          222                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3353                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3901                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       132551                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       212889                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1918                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          424                       # number of overall hits
system.l2.overall_hits::total                  356480                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          306                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          144                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          789                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         7701                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        26460                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          183                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37142                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          259                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                455                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              130                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       333334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              333825                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1069                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       359794                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 370967                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          306                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          174                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1254                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1069                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7701                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       359794                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          305                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          364                       # number of overall misses
system.l2.overall_misses::total                370967                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     25547500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     13471000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    102631500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     66171250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    656039747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2456940494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     25470750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16918250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3363190491                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       593993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       282496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       438988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       297996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1613473                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       280991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       187494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       468485                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      2466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     23710499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  34592177467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16202499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34634556465                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     25547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     15937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    102631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     89881749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    656039747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  37049117961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     25470750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     33120749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37997746956                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     25547500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     15937000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    102631500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     89881749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    656039747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  37049117961                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     25470750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     33120749                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37997746956                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2915                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       140252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       134340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              286810                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       523416                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            523416                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              507                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       438343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            440637                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4607                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       140252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       572683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2223                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               727447                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4607                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       140252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       572683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2223                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              727447                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.200262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.401114                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.272194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.270669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.054908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.196963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.137202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.312287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.129500                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.981061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.634615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.971014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897436                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.974026                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.409091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.810811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.136253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.760441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.896040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757596                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.200262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.439394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.272194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.054908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.628260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.137202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.461929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.509957                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.200262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.439394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.272194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.054908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.628260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.137202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.461929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.509957                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83488.562092                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 93548.611111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 81843.301435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 83867.237009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85188.903649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 92854.893953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83510.655738                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92449.453552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90549.525901                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2293.409266                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4484.063492                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6651.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4447.701493                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3546.094505                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3746.546667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3603.730769                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        82200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 84680.353571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 103776.324848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 89516.569061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103750.637205                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83488.562092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91591.954023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 81843.301435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 84080.214219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85188.903649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 102973.140077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83510.655738                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90991.068681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102428.914044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83488.562092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91591.954023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 81843.301435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 84080.214219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85188.903649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 102973.140077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83510.655738                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90991.068681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102428.914044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               336000                       # number of writebacks
system.l2.writebacks::total                    336000                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          130                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          120                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                315                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 315                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                315                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         7692                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        26460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36827                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          259                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           455                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          130                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       333334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         333825                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       359794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            370652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       359794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           370652                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          588                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          410                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1002                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          262                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           60                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          747                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           73                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1142                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          850                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           60                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1157                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           77                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2144                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     18757750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     11606500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     77535250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     56272750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    559073253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2128422506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     13433500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14153750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2879255259                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      4734179                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1180034                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1202055                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1261039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8377307                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1333074                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       417518                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       159509                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       416020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2326121                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2087000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     20230501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  30488542533                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13968001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30524828035                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     18757750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     13693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     77535250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76503251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    559073253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  32616965039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     13433500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     28121751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33404083294                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     18757750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     13693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     77535250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76503251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    559073253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  32616965039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     13433500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     28121751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33404083294                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    123876500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     61511500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    185951500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     55180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     12673500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    116372500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     14554000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    198780000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    179056500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     12673500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    177884000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     15117500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    384731500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.170157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.398329                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.243977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269983                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.054844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.196963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.083221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.300341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128402                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.981061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.634615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.971014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.897436                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.974026                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.409091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.810811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.136253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.760441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.896040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757596                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.170157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.436869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.243977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.214688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.054844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.628260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.083221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.453046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.509524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.170157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.436869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.243977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.214688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.054844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.628260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.083221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.453046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.509524                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72145.192308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81164.335664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68981.539146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71502.858958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72682.430187                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80439.248148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72613.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80419.034091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78183.269313                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18278.683398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18730.698413                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18212.954545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18821.477612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18411.663736                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17774.320000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18152.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17723.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18087.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17893.238462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 69566.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 72251.789286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 91465.444668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77171.276243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91439.610679                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72145.192308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 79153.179191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 68981.539146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71699.391753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72682.430187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90654.555215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72613.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78772.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90122.495748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72145.192308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 79153.179191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 68981.539146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71699.391753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72682.430187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90654.555215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72613.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78772.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90122.495748                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210674.319728                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150028.048780                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 185580.339321                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210610.687023                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211225                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 155786.479250                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 199369.863014                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 174063.047285                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210654.705882                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211225                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 153745.894555                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 196331.168831                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 179445.662313                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               37925                       # Transaction distribution
system.membus.trans_dist::ReadResp              37923                       # Transaction distribution
system.membus.trans_dist::WriteReq               1142                       # Transaction distribution
system.membus.trans_dist::WriteResp              1142                       # Transaction distribution
system.membus.trans_dist::Writeback            377663                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              757                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             637                       # Transaction distribution
system.membus.trans_dist::ReadExReq            333785                       # Transaction distribution
system.membus.trans_dist::ReadExResp           333773                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1078876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1083165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1208253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45221888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     45226923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50559915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              513                       # Total snoops (count)
system.membus.snoop_fanout::samples            793328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  793328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              793328                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3897498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2571960052                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42250893                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1940179775                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         132046                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       109901                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1549                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        88687                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          29219                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    32.946204                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           9506                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          131                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54445                       # DTB read hits
system.switch_cpus0.dtb.read_misses               240                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             240                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              26537                       # DTB write hits
system.switch_cpus0.dtb.write_misses              100                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            100                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80982                       # DTB hits
system.switch_cpus0.dtb.data_misses               340                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             340                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              10608                       # ITB hits
system.switch_cpus0.itb.fetch_misses                2                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          10610                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  713219                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        93065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                406494                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             132046                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        38725                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               578297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           7570                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          808                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1414                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            55417                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       677371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.600105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.871661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          597926     88.27%     88.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            5410      0.80%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           14491      2.14%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            7377      1.09%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9979      1.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            4732      0.70%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5362      0.79%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            2529      0.37%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           29565      4.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       677371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.185141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.569943                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           70073                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       544809                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            52339                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6480                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          3670                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         5301                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          116                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        311537                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          525                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          3670                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           74347                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         183197                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       344519                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            54778                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16860                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        289992                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          6323                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           769                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       200883                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       339022                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       338961                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       167571                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           33289                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        11623                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          707                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            57211                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        59554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        29583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22114                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        10713                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            262961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           252708                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          902                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        54870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        25674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        13315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       677371                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.373072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.072357                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       567014     83.71%     83.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        50707      7.49%     91.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        23441      3.46%     94.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        11899      1.76%     96.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12771      1.89%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5354      0.79%     99.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3156      0.47%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1600      0.24%     99.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1429      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       677371                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1013     13.94%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          3565     49.04%     62.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2691     37.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       159525     63.13%     63.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          597      0.24%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        58029     22.96%     86.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        27572     10.91%     97.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         6985      2.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        252708                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.354320                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7269                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028764                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      1190958                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       336613                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       245963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        259977                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2527                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        11854                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5382                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          188                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          3670                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         179463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1498                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       284073                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         2259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        59554                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        29583                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        14954                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3341                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       248646                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4062                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 2884                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           40573                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             26696                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.348625                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                247440                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               245963                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           127039                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           170286                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.344863                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.746033                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        56414                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         4911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3159                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       667802                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.340589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.206097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       583546     87.38%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        38500      5.77%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        15202      2.28%     95.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         9501      1.42%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         5325      0.80%     97.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         4321      0.65%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1318      0.20%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1486      0.22%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         8603      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       667802                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       227446                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        227446                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 71895                       # Number of memory references committed
system.switch_cpus0.commit.loads                47694                       # Number of loads committed
system.switch_cpus0.commit.membars               2357                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             37365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           218472                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         8429                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         1156      0.51%      0.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       144452     63.51%     64.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          485      0.21%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        50051     22.01%     86.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        24317     10.69%     96.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         6985      3.07%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       227446                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         8603                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              942191                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             577260                       # The number of ROB writes
system.switch_cpus0.timesIdled                    906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  35848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           113631450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             226290                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               226290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.151792                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.151792                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.317280                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.317280                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          304790                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         182689                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         493735                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          5289                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         100488                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        79040                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4787                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        68391                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          39229                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    57.359887                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           7692                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          264                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               97160                       # DTB read hits
system.switch_cpus1.dtb.read_misses               799                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35517                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              57531                       # DTB write hits
system.switch_cpus1.dtb.write_misses              191                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  30                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          19250                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              154691                       # DTB hits
system.switch_cpus1.dtb.data_misses               990                       # DTB misses
system.switch_cpus1.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54767                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              31469                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1778                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          33247                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  619265                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       165269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                550294                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             100488                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        46921                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               234310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          14466                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          920                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        88948                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1357                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            74522                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       498074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.104844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.437423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          393456     79.00%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8895      1.79%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           11866      2.38%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            9087      1.82%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17060      3.43%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            6803      1.37%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7203      1.45%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            4699      0.94%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           39005      7.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       498074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162270                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.888624                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          142584                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       257155                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            83839                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7891                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          6605                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         6030                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          636                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        499978                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2261                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          6605                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          148538                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          39387                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       177285                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            85463                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        40796                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        477862                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4670                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         20783                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       326715                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       598491                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       598146                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          260                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       254874                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           71843                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        13003                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1197                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            62848                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        98390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        62278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13766                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            436695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           419354                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          549                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        93662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        46736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       498074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.841951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.533291                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       333961     67.05%     67.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        59890     12.02%     79.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        35262      7.08%     86.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        26038      5.23%     91.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        21091      4.23%     95.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        10579      2.12%     97.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         6744      1.35%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2969      0.60%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1540      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       498074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            958      8.42%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6453     56.74%     65.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3962     34.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       250421     59.72%     59.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          600      0.14%     59.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           49      0.01%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       101016     24.09%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        58958     14.06%     98.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         8301      1.98%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        419354                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.677180                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              11373                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.027120                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1347766                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       546939                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       401926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          939                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          533                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          412                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        430217                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            504                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6535                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        19871                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          542                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8863                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         7310                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          6605                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          19125                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       461569                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        98390                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        62278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        14528                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          542                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6409                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       413604                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        98136                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5751                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 8283                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              155996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           57980                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             57860                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.667895                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                404474                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               402338                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           201097                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           263683                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.649702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.762647                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        95288                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5906                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       481553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.757873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.797493                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       356262     73.98%     73.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        58243     12.09%     86.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        18676      3.88%     89.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        11167      2.32%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         8836      1.83%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         4990      1.04%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4317      0.90%     96.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2832      0.59%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        16230      3.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       481553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       364956                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        364956                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                131934                       # Number of memory references committed
system.switch_cpus1.commit.loads                78519                       # Number of loads committed
system.switch_cpus1.commit.membars               1399                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             51098                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               355                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           352188                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         5412                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5334      1.46%      1.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       217130     59.49%     60.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          526      0.14%     61.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        79918     21.90%     83.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        53698     14.71%     97.73% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         8301      2.27%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       364956                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        16230                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              921114                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             937052                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           112585070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             359628                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               359628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.721960                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.721960                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.580734                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.580734                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          539018                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         288324                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              234                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             165                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         492275                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          5974                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       31929831                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24291994                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       186705                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14626146                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       12818991                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    87.644353                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        2652637                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3800                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            36409984                       # DTB read hits
system.switch_cpus2.dtb.read_misses             38725                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   37                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        35096853                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           21212501                       # DTB write hits
system.switch_cpus2.dtb.write_misses           227265                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       18279180                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            57622485                       # DTB hits
system.switch_cpus2.dtb.data_misses            265990                       # DTB misses
system.switch_cpus2.dtb.data_acv                   55                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        53376033                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           21447747                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3743                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 298                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       21451490                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                89388343                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     25987480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             183334734                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31929831                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15471628                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             61904059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         714554                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                31                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         5351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        71429                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        24969                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         22912738                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       137281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88350678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.075080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.058248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        54281167     61.44%     61.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4336231      4.91%     66.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1713906      1.94%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2560295      2.90%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4156127      4.70%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4407494      4.99%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1787860      2.02%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2360116      2.67%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12747482     14.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88350678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.357204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.050992                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22905687                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     33067527                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30789359                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1235632                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        352473                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4347755                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4854                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     177156729                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        16284                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        352473                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23518399                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       15767511                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      9112071                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31403600                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      8196624                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174919114                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        10260                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        121530                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1424420                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5522085                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    113923639                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    225116353                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    223820932                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      1292408                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    106705754                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         7217881                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       933270                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       112404                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7093797                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     36886771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21830438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       712309                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1027854                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         159406667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1214221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        157899453                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        43906                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      9541406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3948782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       934625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88350678                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.787190                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.174240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     38875806     44.00%     44.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     12603586     14.27%     58.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10618665     12.02%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6613024      7.48%     77.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6885690      7.79%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5018177      5.68%     91.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4525346      5.12%     96.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1249328      1.41%     97.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1961056      2.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88350678                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1450009     26.69%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            2      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult           12      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv       365595      6.73%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     33.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1588993     29.24%     62.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2028839     37.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           71      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     98554354     62.42%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       163896      0.10%     62.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       220866      0.14%     62.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           49      0.00%     62.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          140      0.00%     62.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult          156      0.00%     62.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       109667      0.07%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     36811158     23.31%     86.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21473816     13.60%     99.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       565280      0.36%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     157899453                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766443                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            5433455                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.034411                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    405422036                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    167654402                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    155268851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      4204909                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      2538543                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      1643114                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161001098                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        2331739                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1164374                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2164759                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         3328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        30960                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1424878                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          477                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       137899                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        352473                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2913759                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     12689439                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173180554                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        93770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     36886771                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21830438                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1087435                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         15214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     12666823                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        30960                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        92741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       198322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       291063                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    157442512                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     36495004                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       456941                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             12559666                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            57935496                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        27113343                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          21440492                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.761332                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             157274111                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            156911965                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81600756                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        112792420                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.755396                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.723460                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      9919017                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       279596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       279630                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     86914310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.876426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.645861                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     43882494     50.49%     50.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     11979845     13.78%     64.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6145012      7.07%     71.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5492300      6.32%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5242429      6.03%     83.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2405349      2.77%     86.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1619925      1.86%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1550118      1.78%     90.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8596838      9.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     86914310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    163088310                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     163088310                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              55127571                       # Number of memory references committed
system.switch_cpus2.commit.loads             34722011                       # Number of loads committed
system.switch_cpus2.commit.membars             113614                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          26195119                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           1373479                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        148559308                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2562078                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     12008905      7.36%      7.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     94777865     58.11%     65.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       161394      0.10%     65.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       220580      0.14%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           36      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt          128      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult          139      0.00%     65.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       109597      0.07%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     34835625     21.36%     87.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     20408761     12.51%     99.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       565280      0.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    163088310                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8596838                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           250753202                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347454427                       # The number of ROB writes
system.switch_cpus2.timesIdled                  61662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1037665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            24949972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          151079476                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            151079476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.591664                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.591664                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.690147                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.690147                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       218453779                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      109866691                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          1201058                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1206420                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        3436577                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        481660                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          31758                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        23010                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1812                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        20784                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          11894                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.226713                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           3300                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          191                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               29512                       # DTB read hits
system.switch_cpus3.dtb.read_misses               251                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             272                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              16335                       # DTB write hits
system.switch_cpus3.dtb.write_misses               99                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             99                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               45847                       # DTB hits
system.switch_cpus3.dtb.data_misses               350                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             371                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               2273                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1248                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           3521                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  276765                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        68091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                177616                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              31758                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        15194                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                87342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6460                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        76828                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1519                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            24065                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       237822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.746844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.075588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          204765     86.10%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2584      1.09%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            3198      1.34%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2681      1.13%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            5652      2.38%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2309      0.97%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            2193      0.92%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2238      0.94%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           12202      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       237822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.114747                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.641757                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           62033                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       142662                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            28482                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1706                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          2939                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2046                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          295                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        165518                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          2939                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           64321                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          18848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       113365                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            27874                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10475                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        158864                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           291                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           113                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          3286                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       109197                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       191506                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       191378                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        86062                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           23135                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         6815                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          352                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24464                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        32106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        18392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         5786                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         3483                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            142121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         9786                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           135323                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        33937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        15516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         7729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       237822                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569010                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.274880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       179943     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25165     10.58%     86.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        11923      5.01%     91.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         7985      3.36%     94.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         6428      2.70%     97.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3297      1.39%     98.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1838      0.77%     99.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          812      0.34%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          431      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       237822                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            168      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1850     56.04%     61.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1283     38.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        82270     60.80%     60.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          474      0.35%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.01%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        30801     22.76%     83.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        16914     12.50%     96.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         4848      3.58%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        135323                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.488945                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3301                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024393                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       511783                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       185967                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       131535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          315                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          157                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        138455                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            169                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1225                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         6999                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3298                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          2939                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          14370                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4083                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       154057                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        32106                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        18392                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9082                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            63                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          286                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2875                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       133332                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        29783                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1991                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2150                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               46287                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           18356                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             16504                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.481752                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                132333                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               131681                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            62918                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            83943                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.475786                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.749532                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        35121                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2057                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2708                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       231854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.512102                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.397517                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       184995     79.79%     79.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        23000      9.92%     89.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         7537      3.25%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         5667      2.44%     95.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3001      1.29%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2178      0.94%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1102      0.48%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          840      0.36%     98.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         3534      1.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       231854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       118733                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        118733                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 40201                       # Number of memory references committed
system.switch_cpus3.commit.loads                25107                       # Number of loads committed
system.switch_cpus3.commit.membars                498                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             16296                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           113967                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2436                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          763      0.64%      0.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        72003     60.64%     61.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          404      0.34%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        25605     21.57%     83.20% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        15099     12.72%     95.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         4848      4.08%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       118733                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         3534                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              381295                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             313647                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  38943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           112995497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             117970                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               117970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.346063                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.346063                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.426246                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.426246                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          169680                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          96873                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         490079                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3141                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             290507                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            290410                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1142                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1142                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           523416                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        41738                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             757                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           440754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          440754                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       280555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1668854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1987027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        97792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        37720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       294912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       550944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8976128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     69885311                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       142272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        75188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80060267                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44949                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1298613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.032214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176569                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1256779     96.78%     96.78% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  41834      3.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1298613                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1152378496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2357401                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1888484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7185325                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8626042                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         212149173                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         897608584                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3414565                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1845803                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.300501                       # Number of seconds simulated
sim_ticks                                300501201000                       # Number of ticks simulated
final_tick                               2620378305000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 444213                       # Simulator instruction rate (inst/s)
host_op_rate                                   444213                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41412096                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769900                       # Number of bytes of host memory used
host_seconds                                  7256.36                       # Real time elapsed on the host
sim_insts                                  3223370700                       # Number of instructions simulated
sim_ops                                    3223370700                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       380480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     23680704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       224320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     25135232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       317568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     23936512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     26510336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          100394816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       380480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       224320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       317568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       209664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1132032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54368896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54368896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       370011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       392738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       374008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       414224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1568669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        849514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             849514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1266151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     78804024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       746486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     83644365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1056794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     79655296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       697714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     88220399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334091230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1266151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       746486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1056794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       697714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3767146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       180927383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180927383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       180927383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1266151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     78804024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       746486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     83644365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1056794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     79655296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       697714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     88220399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            515018614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1568669                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     849514                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1568669                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   849514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              100335552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54368576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               100394816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54368896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    926                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         8902                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             88996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             96767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             98806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            102127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            101400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            90362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           101912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            99538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           104710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            98709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            97986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             50708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             52469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             52258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56342                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  300501255000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1568669                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               849514                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  737006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  316583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  195973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  129864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   73295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   47882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   28821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    9656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1206082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.270522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.750198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.950302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       769749     63.82%     63.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       302923     25.12%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61678      5.11%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28983      2.40%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16896      1.40%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6897      0.57%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6781      0.56%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2892      0.24%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9283      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1206082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.666315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.701112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             132      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2146      4.20%      4.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         13195     25.81%     30.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         16501     32.28%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         10879     21.28%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4950      9.68%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1566      3.06%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           510      1.00%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           241      0.47%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           143      0.28%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           158      0.31%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           141      0.28%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          129      0.25%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           97      0.19%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           99      0.19%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           84      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           37      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           35      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           23      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           22      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           11      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.617190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.586108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36736     71.86%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              728      1.42%     73.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10989     21.50%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2070      4.05%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              449      0.88%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51122                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  44143862250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             73539043500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7838715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28157.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46907.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       333.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1018876                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     124267.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5074642440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2768902125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7697320800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4078032480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          23456312880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         177027837210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          60187704750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           280290752685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            780.481411                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  72394006250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10034440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  218072971250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5012083440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2734767750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7593456000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4046617440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          23456312880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         177065218665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60154914000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           280063370175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.848255                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  72047255500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10034440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  218420835000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     214                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1114816                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4976     34.65%     34.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    309      2.15%     36.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    239      1.66%     38.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8837     61.53%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               14361                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4976     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     309      2.99%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     239      2.31%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4813     46.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            297602711500     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              117234500      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              114760500      0.04%     99.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2412427000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        300247133500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.544642                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.719797                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  178      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  815      0.08%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpipl                11923      1.10%      1.19% # number of callpals executed
system.cpu0.kern.callpal::rdps                    653      0.06%      1.25% # number of callpals executed
system.cpu0.kern.callpal::rti                    1891      0.17%      1.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                1221      0.11%      1.54% # number of callpals executed
system.cpu0.kern.callpal::rdunique            1065773     98.46%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1082454                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2705                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1670                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1670                      
system.cpu0.kern.mode_good::user                 1670                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.617375                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.763429                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      116022296000     32.42%     32.42% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        241834063000     67.58%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     815                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           687047                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.176928                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          235362186                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           687047                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           342.570721                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   503.176928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.982767                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982767                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        951050221                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       951050221                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    178927815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      178927815                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     52135404                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52135404                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      2070158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2070158                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      2126766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2126766                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    231063219                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       231063219                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    231063219                       # number of overall hits
system.cpu0.dcache.overall_hits::total      231063219                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1740479                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1740479                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       504368                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       504368                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        71968                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        71968                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6765                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6765                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2244847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2244847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2244847                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2244847                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  94986095318                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  94986095318                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  42248537416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  42248537416                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   3900306445                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3900306445                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     35181190                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     35181190                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       139501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       139501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 137234632734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 137234632734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 137234632734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 137234632734                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    180668294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    180668294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     52639772                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     52639772                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2142126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2142126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2133531                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2133531                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    233308066                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    233308066                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    233308066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    233308066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009634                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009582                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009582                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.033597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.003171                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003171                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009622                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009622                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009622                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54574.686232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54574.686232                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83765.301161                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83765.301161                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 54195.009518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 54195.009518                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5200.471545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5200.471545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61133.178668                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61133.178668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61133.178668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61133.178668                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3050684                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        15852                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            44410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            334                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.693628                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.461078                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       313043                       # number of writebacks
system.cpu0.dcache.writebacks::total           313043                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      1135548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1135548                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       396623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       396623                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        54486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        54486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1532171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1532171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1532171                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1532171                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       604931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       604931                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       107745                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       107745                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        17482                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        17482                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         6754                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6754                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       712676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       712676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       712676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       712676                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          102                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          102                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          761                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          761                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          863                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          863                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  31950592226                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  31950592226                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8050840790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8050840790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    660693279                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    660693279                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     25057810                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25057810                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       127499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       127499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  40001433016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40001433016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  40001433016                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  40001433016                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     23203500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     23203500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    170405505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    170405505                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    193609005                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    193609005                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.002047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.008161                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008161                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.003166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003055                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003055                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003055                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003055                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52816.919989                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52816.919989                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74721.247297                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74721.247297                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 37792.774225                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37792.774225                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3710.069588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3710.069588                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56128.497404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56128.497404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56128.497404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56128.497404                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 227485.294118                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227485.294118                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223923.134034                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223923.134034                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224344.154114                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224344.154114                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           140448                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.988562                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          138097002                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           140448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           983.260723                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   505.988562                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.988259                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.988259                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        284243733                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       284243733                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    141902990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141902990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    141902990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141902990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    141902990                       # number of overall hits
system.cpu0.icache.overall_hits::total      141902990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       148558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       148558                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       148558                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        148558                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       148558                       # number of overall misses
system.cpu0.icache.overall_misses::total       148558                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   2531854743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2531854743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   2531854743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2531854743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   2531854743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2531854743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    142051548                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    142051548                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    142051548                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    142051548                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    142051548                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    142051548                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 17042.870414                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17042.870414                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 17042.870414                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17042.870414                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 17042.870414                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17042.870414                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         7921                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7921                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         7921                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7921                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         7921                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7921                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       140637                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       140637                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       140637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       140637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       140637                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       140637                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2192658232                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2192658232                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2192658232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2192658232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2192658232                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2192658232                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000990                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000990                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000990                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000990                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 15590.905892                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15590.905892                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 15590.905892                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15590.905892                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 15590.905892                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15590.905892                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     228                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1050346                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4976     36.16%     36.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    308      2.24%     38.40% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    257      1.87%     40.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   8220     59.73%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               13761                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4976     48.11%     48.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     308      2.98%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     257      2.48%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4802     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                10343                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            298411780000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              116084000      0.04%     99.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              125391500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2131667500      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        300784923000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.584185                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.751617                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  186      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  843      0.08%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                11280      1.11%      1.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                    671      0.07%      1.28% # number of callpals executed
system.cpu1.kern.callpal::rti                    1916      0.19%      1.47% # number of callpals executed
system.cpu1.kern.callpal::callsys                1213      0.12%      1.59% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%      1.59% # number of callpals executed
system.cpu1.kern.callpal::rdunique            1000287     98.41%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1016398                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2357                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1679                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                402                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1824                      
system.cpu1.kern.mode_good::user                 1679                      
system.cpu1.kern.mode_good::idle                  145                      
system.cpu1.kern.mode_switch_good::kernel     0.773865                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.360697                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.821992                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3525818500      0.99%      0.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        235785512500     66.02%     67.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        117844923000     33.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     843                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           706867                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          503.336275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          229462903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           706867                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           324.619629                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   503.336275                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.983079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        928029617                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       928029617                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    174265210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      174265210                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     51207118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      51207118                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      1945309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1945309                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      1994430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1994430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    225472328                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       225472328                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    225472328                       # number of overall hits
system.cpu1.dcache.overall_hits::total      225472328                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1764311                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1764311                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       574093                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       574093                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        66871                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        66871                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5973                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5973                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2338404                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2338404                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2338404                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2338404                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  97679692761                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  97679692761                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  47846821534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47846821534                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   3691125196                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3691125196                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     30594658                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30594658                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       218501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       218501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 145526514295                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145526514295                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 145526514295                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145526514295                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    176029521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    176029521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     51781211                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     51781211                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2012180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2012180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2000403                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2000403                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    227810732                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    227810732                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    227810732                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    227810732                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010023                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011087                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.033233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.033233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.002986                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002986                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010265                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010265                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010265                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010265                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55364.214564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55364.214564                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83343.328579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83343.328579                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 55197.696999                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55197.696999                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5122.159384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5122.159384                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62233.264353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62233.264353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62233.264353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62233.264353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3416044                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12664                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            49923                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            189                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.426256                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.005291                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       321702                       # number of writebacks
system.cpu1.dcache.writebacks::total           321702                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      1150293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1150293                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       454106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       454106                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data        50403                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        50403                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1604399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1604399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1604399                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1604399                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       614018                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       614018                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       119987                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       119987                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        16468                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16468                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         5956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5956                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       734005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       734005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       734005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       734005                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          751                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          751                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          751                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          751                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  33055249047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  33055249047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   9136118705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9136118705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    659172783                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    659172783                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     21677842                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21677842                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       198999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       198999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  42191367752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42191367752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  42191367752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42191367752                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    168179507                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    168179507                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    168179507                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    168179507                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.002317                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002317                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.008184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.002977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003222                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003222                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003222                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003222                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53834.332295                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53834.332295                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 76142.571320                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76142.571320                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 40027.494717                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40027.494717                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3639.664540                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3639.664540                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57481.035895                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57481.035895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57481.035895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57481.035895                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223940.754993                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223940.754993                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223940.754993                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223940.754993                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           127498                       # number of replacements
system.cpu1.icache.tags.tagsinuse          506.244360                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          135463650                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           127498                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1062.476666                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   506.244360                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.988759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.988759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        277206219                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       277206219                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    138404752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      138404752                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    138404752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       138404752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    138404752                       # number of overall hits
system.cpu1.icache.overall_hits::total      138404752                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       134483                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       134483                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       134483                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        134483                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       134483                       # number of overall misses
system.cpu1.icache.overall_misses::total       134483                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2137024356                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2137024356                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2137024356                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2137024356                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2137024356                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2137024356                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    138539235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    138539235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    138539235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    138539235                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    138539235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    138539235                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000971                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000971                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000971                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000971                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000971                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000971                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 15890.665408                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15890.665408                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 15890.665408                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15890.665408                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 15890.665408                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15890.665408                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         6734                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6734                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         6734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         6734                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6734                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       127749                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       127749                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       127749                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       127749                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       127749                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       127749                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1840689691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1840689691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1840689691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1840689691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1840689691                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1840689691                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000922                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000922                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000922                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000922                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 14408.642659                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14408.642659                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 14408.642659                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14408.642659                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 14408.642659                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14408.642659                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     157                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1141385                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5609     37.44%     37.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    308      2.06%     39.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    132      0.88%     40.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   8934     59.63%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               14983                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5609     48.54%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     308      2.67%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     132      1.14%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5506     47.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                11555                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            298084707000     99.20%     99.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              116019500      0.04%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               62696500      0.02%     99.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2237543500      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        300500966500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.616297                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.771207                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         8      8.08%      8.08% # number of syscalls executed
system.cpu2.kern.syscall::71                       32     32.32%     40.40% # number of syscalls executed
system.cpu2.kern.syscall::73                       27     27.27%     67.68% # number of syscalls executed
system.cpu2.kern.syscall::74                       32     32.32%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    99                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  321      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  797      0.07%      0.10% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.10% # number of callpals executed
system.cpu2.kern.callpal::swpipl                12557      1.13%      1.23% # number of callpals executed
system.cpu2.kern.callpal::rdps                    675      0.06%      1.30% # number of callpals executed
system.cpu2.kern.callpal::rti                    1987      0.18%      1.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                1378      0.12%      1.60% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%      1.60% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1089912     98.40%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1107629                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2784                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1824                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1824                      
system.cpu2.kern.mode_good::user                 1824                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.655172                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.791667                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       59743627000     19.88%     19.88% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        240757339500     80.12%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     797                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           711975                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          499.798959                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          235219048                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           711975                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           330.375432                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   499.798959                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.976170                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976170                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        938636510                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       938636510                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    175480010                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      175480010                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     52244212                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      52244212                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      2121596                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      2121596                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      2177855                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      2177855                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    227724222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       227724222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    227724222                       # number of overall hits
system.cpu2.dcache.overall_hits::total      227724222                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1763980                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1763980                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       605690                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       605690                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        72576                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        72576                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         7103                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7103                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2369670                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2369670                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2369670                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2369670                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  93602390410                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  93602390410                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  49749833070                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  49749833070                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   3865541459                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3865541459                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     35673665                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35673665                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       144502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       144502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 143352223480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 143352223480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 143352223480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 143352223480                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    177243990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    177243990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     52849902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     52849902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      2194172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2194172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      2184958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      2184958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    230093892                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    230093892                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    230093892                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    230093892                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009952                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.011461                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011461                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033077                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033077                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.003251                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003251                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010299                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010299                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010299                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010299                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53063.181221                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53063.181221                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82137.451617                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82137.451617                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 53261.979980                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 53261.979980                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5022.337745                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5022.337745                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60494.593543                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60494.593543                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60494.593543                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60494.593543                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3329544                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        13924                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            50188                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            215                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.341436                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.762791                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       329744                       # number of writebacks
system.cpu2.dcache.writebacks::total           329744                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1145750                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1145750                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       482274                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       482274                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        54541                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        54541                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1628024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1628024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1628024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1628024                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       618230                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618230                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       123416                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       123416                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        18035                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        18035                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         7091                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7091                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       741646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       741646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       741646                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       741646                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          760                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          760                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          760                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          760                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  31045743938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31045743938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   9335434641                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9335434641                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    673351776                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    673351776                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     25050835                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25050835                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       129498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       129498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  40381178579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  40381178579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  40381178579                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  40381178579                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    170196502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    170196502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    170196502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    170196502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.008220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.003245                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003245                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003223                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003223                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003223                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003223                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50217.142387                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50217.142387                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75642.012713                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75642.012713                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 37335.834544                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37335.834544                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3532.764772                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3532.764772                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 54448.050120                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54448.050120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 54448.050120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54448.050120                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223942.765789                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223942.765789                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223942.765789                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223942.765789                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           147416                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.662752                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          137085620                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           147416                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           929.923618                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.662752                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995435                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995435                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        281455504                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       281455504                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    140498643                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      140498643                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    140498643                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       140498643                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    140498643                       # number of overall hits
system.cpu2.icache.overall_hits::total      140498643                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       155288                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       155288                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       155288                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        155288                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       155288                       # number of overall misses
system.cpu2.icache.overall_misses::total       155288                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2508434425                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2508434425                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2508434425                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2508434425                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2508434425                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2508434425                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    140653931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    140653931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    140653931                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    140653931                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    140653931                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    140653931                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001104                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001104                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001104                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001104                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001104                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001104                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16153.433781                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16153.433781                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16153.433781                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16153.433781                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16153.433781                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16153.433781                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.642857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         7646                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7646                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         7646                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7646                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         7646                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7646                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       147642                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       147642                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       147642                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       147642                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       147642                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       147642                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2163758184                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2163758184                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2163758184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2163758184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2163758184                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2163758184                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001050                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001050                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001050                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001050                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001050                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001050                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14655.438046                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14655.438046                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14655.438046                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14655.438046                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14655.438046                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14655.438046                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     185                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1164728                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    5177     36.20%     36.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    308      2.15%     38.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    288      2.01%     40.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8529     59.64%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14302                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     5177     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     308      2.84%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     288      2.66%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    5060     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                10833                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            298401515500     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              117795500      0.04%     99.25% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              126104500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2139560500      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        300784976000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.593270                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.757447                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  199      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  848      0.08%      0.09% # number of callpals executed
system.cpu3.kern.callpal::swpipl                11739      1.04%      1.13% # number of callpals executed
system.cpu3.kern.callpal::rdps                    658      0.06%      1.19% # number of callpals executed
system.cpu3.kern.callpal::rti                    1998      0.18%      1.37% # number of callpals executed
system.cpu3.kern.callpal::callsys                1281      0.11%      1.48% # number of callpals executed
system.cpu3.kern.callpal::rdunique            1112942     98.52%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1129665                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2846                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1806                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1806                      
system.cpu3.kern.mode_good::user                 1806                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.634575                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776440                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       96193415000     26.87%     26.87% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        261738121000     73.13%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     848                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           768045                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.555991                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          254052952                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           768045                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           330.778733                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   506.555991                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.989367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1027240921                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1027240921                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    194005132                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      194005132                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     55602276                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      55602276                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2162758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2162758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2219975                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2219975                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    249607408                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       249607408                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    249607408                       # number of overall hits
system.cpu3.dcache.overall_hits::total      249607408                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1943812                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1943812                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       595974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       595974                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        73633                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        73633                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         7108                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7108                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2539786                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2539786                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2539786                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2539786                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 104040143802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 104040143802                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  48954383963                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  48954383963                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   3962954185                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3962954185                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     35972181                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     35972181                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       120001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       120001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 152994527765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 152994527765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 152994527765                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 152994527765                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    195948944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    195948944                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     56198250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     56198250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2236391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2236391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2227083                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2227083                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    252147194                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    252147194                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    252147194                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    252147194                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009920                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009920                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.010605                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010605                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.032925                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.032925                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.003192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.003192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.010073                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010073                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.010073                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010073                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53523.768658                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53523.768658                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82141.811493                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82141.811493                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 53820.354800                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 53820.354800                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5060.802054                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5060.802054                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 60239.141315                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60239.141315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 60239.141315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60239.141315                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3542777                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11856                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            51066                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            202                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.376434                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    58.693069                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       348182                       # number of writebacks
system.cpu3.dcache.writebacks::total           348182                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      1272470                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1272470                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       470527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       470527                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        56087                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        56087                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1742997                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1742997                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1742997                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1742997                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       671342                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       671342                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       125447                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       125447                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        17546                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        17546                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         7090                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7090                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       796789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       796789                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       796789                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       796789                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          764                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          764                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          764                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          764                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  35004501094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  35004501094                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   9352083795                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9352083795                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    658272536                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    658272536                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     25349819                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25349819                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       104999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       104999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  44356584889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44356584889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  44356584889                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44356584889                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    171118502                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    171118502                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    171118502                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    171118502                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.002232                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.007846                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007846                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.003184                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003184                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003160                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003160                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003160                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003160                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 52141.086203                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 52141.086203                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74550.079277                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74550.079277                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 37516.957483                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37516.957483                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3575.432863                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3575.432863                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55669.173255                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55669.173255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55669.173255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55669.173255                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 223977.096859                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223977.096859                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 223977.096859                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 223977.096859                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           133676                       # number of replacements
system.cpu3.icache.tags.tagsinuse          502.854291                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          148723047                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           133676                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1112.563564                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   502.854291                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.982137                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.982137                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        305954521                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       305954521                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    152769282                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      152769282                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    152769282                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       152769282                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    152769282                       # number of overall hits
system.cpu3.icache.overall_hits::total      152769282                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       141024                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       141024                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       141024                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        141024                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       141024                       # number of overall misses
system.cpu3.icache.overall_misses::total       141024                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2205885358                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2205885358                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2205885358                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2205885358                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2205885358                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2205885358                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    152910306                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    152910306                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    152910306                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    152910306                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    152910306                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    152910306                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000922                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000922                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000922                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000922                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000922                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 15641.914554                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15641.914554                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 15641.914554                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15641.914554                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 15641.914554                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15641.914554                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.733333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         7115                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7115                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         7115                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7115                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         7115                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7115                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       133909                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       133909                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       133909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       133909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       133909                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       133909                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1897050827                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1897050827                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1897050827                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1897050827                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1897050827                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1897050827                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000876                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000876                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000876                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000876                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000876                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000876                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 14166.716404                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14166.716404                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 14166.716404                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14166.716404                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 14166.716404                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14166.716404                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  102                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 103                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3036                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3036                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          275                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6277                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6277                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          138                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24139                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    24139                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6000000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              172000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3242000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1571103                       # number of replacements
system.l2.tags.tagsinuse                 16327.252906                       # Cycle average of tags in use
system.l2.tags.total_refs                     2733479                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1571103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.739847                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1361.337562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.821056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.052028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.000338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.016834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.525246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.020960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   171.373610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3596.746139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    93.285281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3613.600281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   120.009458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3390.613418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    89.340856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3888.509840                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.083089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.219528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.220557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.206947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.237336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996536                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77883813                       # Number of tag accesses
system.l2.tags.data_accesses                 77883813                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       133550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       294415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       123048                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       290210                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       141735                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       315787                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       129333                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       326758                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1754836                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1312671                       # number of Writeback hits
system.l2.Writeback_hits::total               1312671                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1287                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1517                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1415                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5553                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                882                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        19345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        22414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        22009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        22863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86631                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       133550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       313760                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       123048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       312624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       141735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       337796                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       129333                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       349621                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1841467                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       133550                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       313760                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       123048                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       312624                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       141735                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       337796                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       129333                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       349621                       # number of overall hits
system.l2.overall_hits::total                 1841467                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         6893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       302564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         4453                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       315331                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         5671                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       293719                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         4322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       334181                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1267134                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         2047                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1909                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2047                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8030                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          201                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              728                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        68043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        78249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        80834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        80821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307947                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         6893                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       370607                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         4453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       393580                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5671                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       374553                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       415002                       # number of demand (read+write) misses
system.l2.demand_misses::total                1575081                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         6893                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       370607                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         4453                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       393580                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5671                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       374553                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4322                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       415002                       # number of overall misses
system.l2.overall_misses::total               1575081                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    642716000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  28722830250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    414219500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  29861616000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    520665500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  27588724250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    398301500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  31355139500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    119504212500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      9898203                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      6063817                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      7561277                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6751799                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     30275096                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       528983                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       408989                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       654980                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       695479                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2288431                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   7619590227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   8663052462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   8854152701                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   8857368478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33994163868                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    642716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  36342420477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    414219500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  38524668462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    520665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  36442876951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    398301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  40212507978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153498376368                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    642716000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  36342420477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    414219500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  38524668462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    520665500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  36442876951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    398301500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  40212507978                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153498376368                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       140443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       596979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       127501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       605541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       147406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       609506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       133655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       660939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3021970                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1312671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1312671                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3381                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3462                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            13583                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          359                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          408                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1610                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        87388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       100663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       102843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       103684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            394578                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       140443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       684367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       127501                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       706204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       147406                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       712349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       133655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       764623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3416548                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       140443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       684367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       127501                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       706204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       147406                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       712349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       133655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       764623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3416548                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.049080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.506825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.034925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.520743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.038472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.481897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.032337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.505615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.419307                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.605442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.597309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.571953                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.591277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.591180                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.461009                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.467967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.425061                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.455882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.452174                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.778631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.777336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.785994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.779493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780446                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.049080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.541533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.034925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.557318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.038472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.525800                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.032337                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.542754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.461015                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.049080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.541533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.034925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.557318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.038472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.525800                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.032337                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.542754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.461015                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 93241.839547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94931.420295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 93020.323377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94699.271559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 91811.937930                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93928.973781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 92156.756131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93826.816905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 94310.635260                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4835.468002                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3176.436354                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  3730.279724                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3298.387396                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3770.248568                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2631.756219                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2434.458333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3786.011561                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3739.134409                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3143.449176                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 111981.985318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 110711.350458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 109535.006322                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 109592.413828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110389.657532                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 93241.839547                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 98061.883550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 93020.323377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 97882.688302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 91811.937930                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 97296.983207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 92156.756131                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96897.142611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97454.274649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 93241.839547                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 98061.883550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 93020.323377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 97882.688302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 91811.937930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 97296.983207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 92156.756131                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96897.142611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97454.274649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               849513                       # number of writebacks
system.l2.writebacks::total                    849513                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          948                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          559                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          948                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          793                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          709                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          495                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1046                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          752                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               6250                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          948                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          948                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          495                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1046                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6250                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         5945                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       302005                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3505                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       314538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         4962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       293224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       333429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1260884                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1909                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8030                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          201                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          728                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        68043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        78249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        80834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        80821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307947                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         5945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       370048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       392787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         4962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       374058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       414250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1568831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         5945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       370048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       392787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         4962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       374058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       414250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1568831                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          102                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          102                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          761                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          751                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          760                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          764                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3036                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          863                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          751                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          760                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          764                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3138                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    489552500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  24918702500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    293030750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  25880840250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    400943250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  23900033252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    270600000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  27144061500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 103297764002                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     36848259                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     34273705                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     36446765                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     36720828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    144289557                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      3580195                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      3002659                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      3080665                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      3316681                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12980200                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   6780399271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   7698187034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7857127293                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   7860925514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30196639112                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    489552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  31699101771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    293030750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  33579027284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    400943250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  31757160545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    270600000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  35004987014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 133494403114                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    489552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  31699101771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    293030750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  33579027284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    400943250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  31757160545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    270600000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  35004987014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 133494403114                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     21761000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     21761000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    160476000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    158369000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    160266000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    161144000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    640255000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    182237000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    158369000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    160266000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    161144000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    662016000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.042330                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.505889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.027490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.519433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.033662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.481085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.024511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.504478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.417239                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.605442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.597309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.571953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.591277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.591180                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.461009                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.467967                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.425061                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.455882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.452174                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.778631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.777336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.785994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.779493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.780446                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.042330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.540716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.027490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.556195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.033662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.525105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.024511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.541770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.459186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.042330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.540716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.027490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.556195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.033662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.525105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.024511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.541770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.459186                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 82346.930193                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82510.893859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83603.637660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82282.078000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 80802.750907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81507.766254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 82600.732601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81408.820169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81924.874931                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18001.103566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17953.748036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17980.643809                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17938.851001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17968.811582                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17811.915423                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17872.970238                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17807.312139                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17831.618280                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17829.945055                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 99648.740811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 98380.644277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 97200.773103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 97263.403249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98057.909679                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82346.930193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 85662.135104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 83603.637660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 85489.151331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 80802.750907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84899.027811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 82600.732601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 84502.080903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85091.640281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82346.930193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 85662.135104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 83603.637660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 85489.151331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 80802.750907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84899.027811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 82600.732601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 84502.080903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85091.640281                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 213343.137255                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 213343.137255                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210875.164258                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210877.496671                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210876.315789                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210921.465969                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210887.681159                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211166.859791                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210877.496671                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210876.315789                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210921.465969                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210967.495220                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1260986                       # Transaction distribution
system.membus.trans_dist::ReadResp            1260969                       # Transaction distribution
system.membus.trans_dist::WriteReq               3036                       # Transaction distribution
system.membus.trans_dist::WriteResp              3036                       # Transaction distribution
system.membus.trans_dist::Writeback            849514                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            55246                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          25968                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            8902                       # Transaction distribution
system.membus.trans_dist::ReadExReq            307893                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307803                       # Transaction distribution
system.membus.trans_dist::BadAddressError           18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4077058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4083371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4083371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        24139                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    154763712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    154787851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               154787851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            72402                       # Total snoops (count)
system.membus.snoop_fanout::samples           2502643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2502643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2502643                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6898990                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6278791628                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               24498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8318277981                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      197879238                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    179962274                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      4393665                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     80814545                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       64468601                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    79.773512                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        4555979                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         4234                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           227693298                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1295524                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   85                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       228049925                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           57266663                       # DTB write hits
system.switch_cpus0.dtb.write_misses            21661                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  47                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       56677559                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           284959961                       # DTB hits
system.switch_cpus0.dtb.data_misses           1317185                       # DTB misses
system.switch_cpus0.dtb.data_acv                  132                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       284727484                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          141426467                       # ITB hits
system.switch_cpus0.itb.fetch_misses             4210                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 328                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      141430677                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               491873424                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    147676598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1106580848                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          197879238                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     69024580                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            337391806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11123300                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               417                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        19120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       160134                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         5780                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines        142051548                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2522640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    490815505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.254576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.203811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       299118124     60.94%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         8266965      1.68%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        25072869      5.11%     67.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2732634      0.56%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        35588469      7.25%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         9508488      1.94%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        15487843      3.16%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         3174035      0.65%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        91866078     18.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    490815505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.402297                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.249727                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       117541207                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    199055362                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        159167156                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      9494873                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5556907                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      8573268                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5020                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1034836712                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         7631                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5556907                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       124777668                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       30606873                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    146605972                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        160908429                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     22359656                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1002264938                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       353485                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1670620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      10466464                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3165931                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    707392392                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1228680624                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    955284912                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    273393028                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    565631605                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       141760810                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      7195816                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      2193040                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51888071                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    236455501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     60039936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     60926879                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     21662060                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         860634429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     19039061                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        827363702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       573821                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    151334323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     80841474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     13675751                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    490815505                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.685692                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.957327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    202184270     41.19%     41.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     73335120     14.94%     56.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     73819252     15.04%     71.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     62509763     12.74%     83.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27471685      5.60%     89.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20261228      4.13%     93.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15937974      3.25%     96.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10329639      2.10%     98.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4966574      1.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    490815505                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         622480      2.71%      2.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult          2254      0.01%      2.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       180578      0.79%      3.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp          118      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      4395588     19.12%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv      5647192     24.56%     47.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt        79622      0.35%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       8444163     36.72%     84.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3622999     15.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    420272914     50.80%     50.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       533513      0.06%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     50.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     66595048      8.05%     58.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      9166964      1.11%     60.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     33637600      4.07%     64.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      1922666      0.23%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       580991      0.07%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    235426111     28.45%     92.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     57757948      6.98%     99.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1469946      0.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     827363702                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682066                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           22994994                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.027793                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1753359788                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    752832487                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    617606572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    415751936                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    278199423                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    189333604                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     635126595                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      215232100                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     45811830                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     37775987                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6671                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        24572                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5263937                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       161694                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5556907                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       24296013                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4300983                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    973656109                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       292772                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    236455501                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     60039936                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     16889429                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         64851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4209484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        24572                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2275940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3619721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      5895661                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    817051061                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    230065280                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10312641                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             93982619                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           287356842                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       115505301                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          57291562                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661100                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             811529489                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            806940176                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        548426822                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        672482220                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640544                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.815526                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    160720671                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      5363312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5503738                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    467815641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.736688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.548544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    235118184     50.26%     50.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     78599139     16.80%     67.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     47195410     10.09%     77.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     12480358      2.67%     79.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     18310699      3.91%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     14579632      3.12%     86.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      9970281      2.13%     88.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     16439397      3.51%     92.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     35122541      7.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    467815641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    812449782                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     812449782                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             253455519                       # Number of memory references committed
system.switch_cpus0.commit.loads            198679520                       # Number of loads committed
system.switch_cpus0.commit.membars            2141197                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         108856014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         167253527                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        618874347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4149385                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     84110586     10.35%     10.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    369196246     45.44%     55.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       497724      0.06%     55.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     55.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     59827237      7.36%     63.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      8760086      1.08%     64.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     30627597      3.77%     68.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      1912871      0.24%     68.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       448691      0.06%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    200820717     24.72%     93.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     54778089      6.74%     99.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1469938      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    812449782                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     35122541                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1405442225                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1969401530                       # The number of ROB writes
system.switch_cpus0.timesIdled                  60730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1057919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           108620530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          728339196                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            728339196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.675336                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.675336                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.480745                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.480745                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       893213213                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      461312883                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        218495885                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       177563020                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      279064867                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       5525328                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      178228640                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    161699672                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      4302964                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     73063815                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       63371783                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    86.734840                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        4368290                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         4200                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           223412425                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1259862                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  102                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       223831551                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           56189488                       # DTB write hits
system.switch_cpus1.dtb.write_misses            25538                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  57                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       55609580                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           279601913                       # DTB hits
system.switch_cpus1.dtb.data_misses           1285400                       # DTB misses
system.switch_cpus1.dtb.data_acv                  159                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       279441131                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          137943350                       # ITB hits
system.switch_cpus1.itb.fetch_misses           276166                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 352                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      138219516                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               479267685                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    144000838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1067204559                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          178228640                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     67740073                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            308017580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10812022                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              1472                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        23318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     21006369                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         6713                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines        138539235                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2244020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    478462301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.230488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.191382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       293149329     61.27%     61.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         7924940      1.66%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        24649242      5.15%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2652622      0.55%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        34362441      7.18%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         9127922      1.91%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        15225608      3.18%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3381329      0.71%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        87988868     18.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    478462301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371877                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.226740                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       116496082                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    192026007                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        155276347                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      9262433                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5401432                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      8123405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4923                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1008688965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         7413                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5401432                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       123305706                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       31192081                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    138606256                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        157150178                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     22806648                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     979231374                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       358689                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2126770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      10647361                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3527091                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    691598067                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1202297638                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937003067                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    265291840                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    552980860                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       138617207                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      6582139                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      2061544                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         48502188                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    231928275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     58941564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     60508848                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     21940970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         842423685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     15972768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        809627334                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       556563                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    145562035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     79128687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     10943424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    478462301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.692144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.954035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195376683     40.83%     40.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     71551609     14.95%     55.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     73468682     15.36%     71.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     61367798     12.83%     83.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     26666846      5.57%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     19603533      4.10%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15536509      3.25%     96.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9994264      2.09%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4896377      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    478462301                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         613858      2.78%      2.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          2360      0.01%      2.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       186138      0.84%      3.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp          102      0.00%      3.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4235040     19.15%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv      5538164     25.04%     47.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt        76305      0.34%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       8056646     36.42%     84.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      3409870     15.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    411707869     50.85%     50.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       580777      0.07%     50.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     64526622      7.97%     58.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      8883839      1.10%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     32567395      4.02%     64.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      1874780      0.23%     64.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       559337      0.07%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    230828986     28.51%     92.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     56679468      7.00%     99.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1418261      0.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     809627334                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.689301                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           22118483                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.027319                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1716891477                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    733506461                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    605988114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    403500538                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    270473854                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    183703664                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     622850056                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      208895761                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     46220046                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     36932961                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6794                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        22293                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      5157234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       178522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5401432                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       24448399                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      4414269                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    951528199                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       286235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    231928275                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     58941564                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     13958196                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      4313317                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        22293                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2231599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3505247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      5736846                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    799560708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    225684060                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     10066626                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             93131746                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           281902449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       113326821                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          56218389                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.668297                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             794167359                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            789691778                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        536940223                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        657351308                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647705                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.816824                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    154903377                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      5029344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5348731                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    456254637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.744923                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.556815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    229079851     50.21%     50.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     76388866     16.74%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     46164105     10.12%     77.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     12157219      2.66%     79.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     17795061      3.90%     83.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     13780932      3.02%     86.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9539799      2.09%     88.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     17173431      3.76%     92.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     34175373      7.49%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    456254637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    796129432                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     796129432                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             248779644                       # Number of memory references committed
system.switch_cpus1.commit.loads            194995314                       # Number of loads committed
system.switch_cpus1.commit.membars            2006942                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         106830884                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         162155774                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        607071661                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3910601                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     83295014     10.46%     10.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    361757484     45.44%     55.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       544497      0.07%     55.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     55.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     57917260      7.27%     63.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      8485231      1.07%     64.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     29630020      3.72%     68.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      1862971      0.23%     68.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       430630      0.05%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    197002256     24.75%     93.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     53785822      6.76%     99.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1418247      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    796129432                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     34175373                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1372670042                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1924334100                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 805384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           122302163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          712834418                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            712834418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.672341                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.672341                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.487341                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.487341                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       876107011                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      452467321                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        211792724                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       172152094                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      270658991                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       5200688                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      198108108                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    179842435                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4253720                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     83182766                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       63774021                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.667348                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4679389                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3679                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           224375999                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1252606                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  113                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       224644006                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           57493491                       # DTB write hits
system.switch_cpus2.dtb.write_misses            22667                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  62                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       56789671                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           281869490                       # DTB hits
system.switch_cpus2.dtb.data_misses           1275273                       # DTB misses
system.switch_cpus2.dtb.data_acv                  175                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       281433677                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          139955119                       # ITB hits
system.switch_cpus2.itb.fetch_misses             4834                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 244                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      139959953                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               490785534                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    146267714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1091026084                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          198108108                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     68453410                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            337984055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10895806                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               221                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        17065                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       169942                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         4537                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        140653931                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2514777                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    489891461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.227077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.191340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       300314728     61.30%     61.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         8367096      1.71%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        25213154      5.15%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2736012      0.56%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        35057709      7.16%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         9426249      1.92%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        15148029      3.09%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3253483      0.66%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        90375001     18.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    489891461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.403655                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.223020                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       116453546                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    201356479                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        157342265                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      9296537                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5442634                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      8693968                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5659                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1019360323                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9777                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5442634                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       123564057                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       29913027                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    150584222                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        159025863                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     21361658                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     987303964                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       320328                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1606529                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       9377206                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3225608                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    693949486                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1207329025                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    941620792                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    265705477                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    557019160                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       136930325                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7369992                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      2249819                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         51275279                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    232897063                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     60168286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     61297079                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     22009436                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         847012842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     19524926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        815079926                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       575657                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    147105927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     78342508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     14031453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    489891461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.663797                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.942761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    203217010     41.48%     41.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     73908153     15.09%     56.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     74278446     15.16%     71.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     61234621     12.50%     84.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27056902      5.52%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     19989992      4.08%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15447348      3.15%     96.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10022550      2.05%     99.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      4736439      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    489891461                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         589953      2.57%      2.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult          2410      0.01%      2.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       172271      0.75%      3.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp          108      0.00%      3.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      4312736     18.80%     22.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv      5649405     24.63%     46.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt        60320      0.26%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     47.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       8477678     36.96%     84.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      3670602     16.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    414440307     50.85%     50.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       537092      0.07%     50.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     64593923      7.92%     58.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp      8870731      1.09%     59.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     32635918      4.00%     63.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      1929805      0.24%     64.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       580817      0.07%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    232029058     28.47%     92.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     57951863      7.11%     99.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1510412      0.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     815079926                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.660766                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           22935483                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028139                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1739764992                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    743567453                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    611574175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    403797461                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    270098408                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    183721564                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     628840402                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      209175007                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     45897973                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     36426295                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        22590                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5130637                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       159868                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5442634                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       23456157                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      4405038                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    959726952                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       270777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    232897063                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     60168286                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     17321228                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         63740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      4313327                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        22590                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2181014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      3576773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      5757787                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    805097555                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    226730186                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      9982371                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             93189184                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           284249621                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       114867713                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          57519435                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.640426                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             799725866                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            795295739                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        538623139                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        660370429                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.620455                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.815638                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    156196222                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      5493473                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5389836                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    467520605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.717664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.536333                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    236472951     50.58%     50.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     78674137     16.83%     67.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     46972712     10.05%     77.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     12160315      2.60%     80.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     18098371      3.87%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     14441112      3.09%     87.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      9701106      2.08%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     16862059      3.61%     92.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     34137842      7.30%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    467520605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    803043335                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     803043335                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             251508418                       # Number of memory references committed
system.switch_cpus2.commit.loads            196470769                       # Number of loads committed
system.switch_cpus2.commit.membars            2194812                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         108401545                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         162349626                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        612768794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      4224749                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     83611494     10.41%     10.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    365095411     45.46%     55.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       501459      0.06%     55.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     58043341      7.23%     63.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp      8478023      1.06%     64.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     64.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     29731015      3.70%     67.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1919326      0.24%     68.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       447730      0.06%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    198665581     24.74%     92.96% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     55039549      6.85%     99.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1510406      0.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    803043335                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     34137842                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1392183010                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1940908901                       # The number of ROB writes
system.switch_cpus2.timesIdled                  63187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 894073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           110216885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          719431841                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            719431841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.682185                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.682185                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.465878                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.465878                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       881955875                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      455417410                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        212176459                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       172216575                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      271018322                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       5658098                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      195608390                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    176942820                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      4875396                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     99147069                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       69741142                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    70.341103                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        4986765                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         4230                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           245443333                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1367731                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   80                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       245936196                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           61096127                       # DTB write hits
system.switch_cpus3.dtb.write_misses            23544                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  45                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       60480597                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           306539460                       # DTB hits
system.switch_cpus3.dtb.data_misses           1391275                       # DTB misses
system.switch_cpus3.dtb.data_acv                  125                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       306416793                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          152289925                       # ITB hits
system.switch_cpus3.itb.fetch_misses           341278                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 367                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      152631203                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               531373459                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    158828082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1185359293                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          195608390                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     74727907                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            342285381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12192072                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              1248                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        21500                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     23358509                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         5553                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        152910306                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2520372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              6                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    530596321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.234013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.191927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       324413075     61.14%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         9555065      1.80%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        26566388      5.01%     67.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2829508      0.53%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        39365662      7.42%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        10089116      1.90%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        16045491      3.02%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3854374      0.73%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        97877642     18.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    530596321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368118                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.230746                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       128710825                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    212643714                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        173080260                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     10070238                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       6091284                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      9268022                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         5109                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1121183156                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         7980                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       6091284                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       136240505                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       33860930                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    154553640                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        174999140                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     24850822                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1088521997                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       426835                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2054924                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      11913504                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3611344                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    773485683                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1343262209                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1039796808                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    303462572                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    617660541                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       155825142                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      7264426                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2295244                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         52642699                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    254989545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     64242374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     64679178                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     23433622                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         938062552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     17780629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        901064050                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       681745                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    163493534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     88846696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     12183991                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    530596321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.698210                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.961382                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    217670585     41.02%     41.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     78413782     14.78%     55.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     79971051     15.07%     70.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     67441902     12.71%     83.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     30517510      5.75%     89.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22883492      4.31%     93.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     17215858      3.24%     96.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11257316      2.12%     99.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      5224825      0.98%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    530596321                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         678437      2.60%      2.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult          2738      0.01%      2.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       202948      0.78%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp          149      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      5217990     20.00%     23.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv      6794826     26.04%     49.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt        90749      0.35%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     49.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       9395840     36.01%     85.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      3711729     14.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    459316541     50.97%     50.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       603486      0.07%     51.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     51.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73871544      8.20%     59.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp     10114751      1.12%     60.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     37338904      4.14%     64.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv      2300657      0.26%     64.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       696801      0.08%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    253659694     28.15%     92.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     61616358      6.84%     99.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1545314      0.17%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     901064050                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.695726                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           26095406                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028961                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1897909872                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    811816534                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    668712614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    461591700                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    307544327                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    209860920                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     687664049                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      239495407                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     48213246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     41294175                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         8588                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        24585                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      5814232                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       185446                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       6091284                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       26693594                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      4880207                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1057491223                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       307798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    254989545                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     64242374                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     15538779                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         73037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      4775210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        24585                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2511846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3934876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      6446722                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    889575758                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    247935176                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11488292                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop            101648042                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           309058227                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       124645818                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          61123051                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.674106                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             883553405                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            878573534                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        597660471                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        734491704                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.653401                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.813706                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    174228081                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5596638                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      6035372                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    505627380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.745817                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.561343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    254537149     50.34%     50.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     84674400     16.75%     67.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     49975895      9.88%     76.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     13134985      2.60%     79.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     20498243      4.05%     83.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     15445603      3.05%     86.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     10675866      2.11%     88.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     18056244      3.57%     92.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     38628995      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    505627380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    882732996                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     882732996                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             272123512                       # Number of memory references committed
system.switch_cpus3.commit.loads            213695370                       # Number of loads committed
system.switch_cpus3.commit.membars            2234080                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         117230512                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         185425383                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        671148556                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      4463157                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     90383349     10.24%     10.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    403011022     45.65%     55.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       565250      0.06%     55.96% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     55.96% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     66357266      7.52%     63.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      9664485      1.09%     64.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     34021463      3.85%     68.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv      2289362      0.26%     68.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       536324      0.06%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    215929450     24.46%     93.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     58429724      6.62%     99.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1545301      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    882732996                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     38628995                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1523502951                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2138961627                       # The number of ROB writes
system.switch_cpus3.timesIdled                  54264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 777138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            70196501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          792349647                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            792349647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.670630                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.670630                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.491135                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.491135                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       970968320                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      501443007                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        243020657                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196539338                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      307996526                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5772035                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            3127723                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3127706                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3036                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3036                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1312671                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           60655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         26850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          87505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416650                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       281080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1739944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       255250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1789470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       295048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1814437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       267564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1939713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8382506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8988352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     63839731                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8160064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     65791800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9433984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     66699776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      8553920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     71225376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              302693003                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200076                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4947646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                4947646    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4947646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3788543754                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         212918268                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1130912166                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         193156809                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1164546673                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         223229815                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1175590734                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         202414673                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1261611996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036110                       # Number of seconds simulated
sim_ticks                                 36109875000                       # Number of ticks simulated
final_tick                               2656488180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               15188492                       # Simulator instruction rate (inst/s)
host_op_rate                                 15188492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              164946406                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771948                       # Number of bytes of host memory used
host_seconds                                   218.92                       # Real time elapsed on the host
sim_insts                                  3325046864                       # Number of instructions simulated
sim_ops                                    3325046864                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        89984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       540928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       473920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     19932992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        30144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        88064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21166848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        89984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       473920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        30144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        600512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17512576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17512576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       311453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              330732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        273634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273634                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2491950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     14980057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       179009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       120521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     13124388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    552009443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       834785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2438779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             586178933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2491950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       179009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     13124388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       834785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16630132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       484980244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            484980244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       484980244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2491950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     14980057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       179009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       120521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     13124388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    552009443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       834785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2438779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1071159177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      330732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     275042                       # Number of write requests accepted
system.mem_ctrls.readBursts                    330732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   275042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21166272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17539136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21166848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17602688                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          323                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17405                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   36109880500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                330732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               275042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   71502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.556114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.834333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.546712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32002     31.96%     31.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20760     20.73%     52.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10027     10.01%     62.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4911      4.90%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3819      3.81%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3224      3.22%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4323      4.32%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6660      6.65%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14401     14.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.694099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.660650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             111      0.66%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4709     28.04%     28.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          9912     59.02%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           638      3.80%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           491      2.92%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           405      2.41%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           230      1.37%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           128      0.76%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            66      0.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            31      0.18%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            23      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            14      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16793                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14491     86.29%     86.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              185      1.10%     87.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1477      8.79%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              501      2.98%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               78      0.46%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16794                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7005208750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13206265000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1653615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21181.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39931.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       586.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    586.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    487.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   289824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214816                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59609.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5450699520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2974092000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8984297400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4958722800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          25814505600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         194818215510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          66245014500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           309245547330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            782.443906                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9924589000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1205620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   24976675500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5392865520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2942535750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8885916000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4941460080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          25814505600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         194685028740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          66361887000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           309024198690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            781.883717                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10171445250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1205620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24728165250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2351                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     602     38.52%     38.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.19%     38.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     37      2.37%     41.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     41.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    920     58.86%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1563                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      600     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.24%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      37      2.98%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     599     48.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1240                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             36132968500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2183500      0.01%     99.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               14092000      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 497500      0.00%     99.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              213536500      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         36363278000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996678                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.651087                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.793346                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.16%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.06%      3.40% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1382     82.46%     85.86% # number of callpals executed
system.cpu0.kern.callpal::rdps                     78      4.65%     90.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     90.57% # number of callpals executed
system.cpu0.kern.callpal::rti                     140      8.35%     98.93% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.89%     99.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1676                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              192                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.505208                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.672414                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       36205908000     99.49%     99.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           185691500      0.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12379                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          444.600628                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             186838                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12891                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.493678                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   444.600628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.868361                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.868361                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           971046                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          971046                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       115101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         115101                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        52504                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         52504                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1844                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1844                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1626                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       167605                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          167605                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       167605                       # number of overall hits
system.cpu0.dcache.overall_hits::total         167605                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17232                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        50872                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50872                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          301                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          301                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          119                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        68104                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         68104                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        68104                       # number of overall misses
system.cpu0.dcache.overall_misses::total        68104                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1012818176                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1012818176                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3673529586                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3673529586                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      9710998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9710998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1886538                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1886538                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4686347762                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4686347762                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4686347762                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4686347762                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       132333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       132333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       103376                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       103376                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       235709                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       235709                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       235709                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       235709                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.130217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.130217                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.492106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.492106                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.140326                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140326                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.068195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.068195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.288933                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.288933                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.288933                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.288933                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 58775.428041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58775.428041                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72211.227905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72211.227905                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 32262.451827                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32262.451827                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 15853.260504                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15853.260504                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68811.637525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68811.637525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68811.637525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68811.637525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       285681                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4782                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.740903                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.848485                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8079                       # number of writebacks
system.cpu0.dcache.writebacks::total             8079                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11592                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11592                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        43804                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43804                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55396                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55396                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5640                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5640                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7068                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          180                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          180                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          118                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12708                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12708                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12708                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12708                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          209                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          209                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          686                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          686                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    305001258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    305001258                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    566702834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    566702834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      4383252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4383252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1709462                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1709462                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    871704092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    871704092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    871704092                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    871704092                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    107341500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    107341500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     46763000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     46763000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    154104500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    154104500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.042620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.068372                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068372                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.083916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.083916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.067622                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.067622                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.053914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.053914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053914                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54078.237234                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54078.237234                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 80178.669213                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80178.669213                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 24351.400000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24351.400000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 14486.966102                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14486.966102                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 68594.908089                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68594.908089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 68594.908089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68594.908089                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225034.591195                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225034.591195                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223746.411483                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223746.411483                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224642.128280                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224642.128280                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6935                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.040971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3978042                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7446                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           534.252216                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   509.040971                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.994221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           276664                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          276664                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       126873                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126873                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       126873                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126873                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       126873                       # number of overall hits
system.cpu0.icache.overall_hits::total         126873                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7988                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7988                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7988                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7988                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7988                       # number of overall misses
system.cpu0.icache.overall_misses::total         7988                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    239626147                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    239626147                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    239626147                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    239626147                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    239626147                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    239626147                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       134861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       134861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       134861                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       134861                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       134861                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       134861                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.059231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059231                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.059231                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059231                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.059231                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059231                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 29998.265774                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29998.265774                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 29998.265774                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29998.265774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 29998.265774                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29998.265774                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          487                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.136364                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1046                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1046                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1046                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6942                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6942                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6942                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6942                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6942                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6942                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    190727343                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    190727343                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    190727343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    190727343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    190727343                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    190727343                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.051475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.051475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.051475                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.051475                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.051475                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.051475                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 27474.408384                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27474.408384                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 27474.408384                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27474.408384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 27474.408384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27474.408384                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       727                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     183     28.02%     28.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     37      5.67%     33.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     33.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    432     66.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 653                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      183     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      37      9.18%     54.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.25%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     182     45.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  403                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             36077093000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               13694000      0.04%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1117000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36462000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         36128366000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.421296                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.617152                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  577     83.74%     83.74% # number of callpals executed
system.cpu1.kern.callpal::rdps                     74     10.74%     94.48% # number of callpals executed
system.cpu1.kern.callpal::rti                      38      5.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   689                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 38                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              117                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          452.980858                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              33305                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              542                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.448339                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   452.980858                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.884728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.884728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            91162                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           91162                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        14422                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          14422                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         7376                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7376                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          147                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        21798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           21798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        21798                       # number of overall hits
system.cpu1.dcache.overall_hits::total          21798                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          520                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           48                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           22                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          568                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           568                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          568                       # number of overall misses
system.cpu1.dcache.overall_misses::total          568                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     18481482                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18481482                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2060006                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2060006                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       615497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       615497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       253004                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       253004                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     20541488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     20541488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     20541488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     20541488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        14942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        14942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         7424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         7424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        22366                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        22366                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        22366                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        22366                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.034801                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034801                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006466                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.117021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.117021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.119760                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.119760                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025396                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35541.311538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35541.311538                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42916.791667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42916.791667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 27977.136364                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27977.136364                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 12650.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12650.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36164.591549                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36164.591549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36164.591549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36164.591549                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    46.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu1.dcache.writebacks::total               40                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          280                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          291                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           37                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           20                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          277                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           38                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           38                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           38                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           38                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data      7251504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7251504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       994244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       994244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       416001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       416001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       222996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       222996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data      8245748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      8245748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data      8245748                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      8245748                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      8573000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      8573000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      8573000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      8573000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.016062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.004984                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004984                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.106383                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106383                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.119760                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.119760                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012385                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012385                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012385                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012385                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30214.600000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30214.600000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26871.459459                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26871.459459                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20800.050000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20800.050000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 11149.800000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11149.800000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29768.043321                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29768.043321                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29768.043321                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29768.043321                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225605.263158                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225605.263158                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225605.263158                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225605.263158                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              631                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2976078                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1143                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2603.742782                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            26477                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           26477                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        12240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          12240                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        12240                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           12240                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        12240                       # number of overall hits
system.cpu1.icache.overall_hits::total          12240                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          683                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          683                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          683                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           683                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          683                       # number of overall misses
system.cpu1.icache.overall_misses::total          683                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25036152                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25036152                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25036152                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25036152                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25036152                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25036152                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        12923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        12923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        12923                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        12923                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        12923                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        12923                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.052852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.052852                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.052852                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.052852                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.052852                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.052852                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 36656.152269                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36656.152269                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 36656.152269                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36656.152269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 36656.152269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36656.152269                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           52                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           52                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          631                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          631                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     22388341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22388341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     22388341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22388341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     22388341                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22388341                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.048828                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.048828                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.048828                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.048828                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.048828                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.048828                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35480.730586                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35480.730586                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 35480.730586                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35480.730586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 35480.730586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35480.730586                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     17312                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5367     47.76%     47.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.04%     47.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     37      0.33%     48.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     48.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5827     51.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               11237                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5367     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.05%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      37      0.34%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5366     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                10776                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             34954151500     97.43%     97.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3229000      0.01%     97.44% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               19615500      0.05%     97.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 966500      0.00%     97.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              899098500      2.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         35877061000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.920886                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.958975                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.37%      4.49% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.06% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      5.62% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      6.74% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.30% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.81%     10.11% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.89%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   178                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   38      0.30%      0.31% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10942     87.24%     87.57% # number of callpals executed
system.cpu2.kern.callpal::rdps                    742      5.92%     93.49% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     93.49% # number of callpals executed
system.cpu2.kern.callpal::rti                     252      2.01%     95.50% # number of callpals executed
system.cpu2.kern.callpal::callsys                 187      1.49%     96.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.04%     97.03% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      2.97%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 12542                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              291                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                243                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                244                      
system.cpu2.kern.mode_good::user                  243                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.838488                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.911985                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        3170984000      8.94%      8.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         32290193500     91.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      38                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           375876                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.749237                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           34613357                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           376313                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            91.980232                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.749237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997557                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997557                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        143482065                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       143482065                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20326056                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20326056                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     14074412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14074412                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        91117                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        91117                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        91587                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        91587                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     34400468                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34400468                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     34400468                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34400468                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       980245                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       980245                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       210908                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210908                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2018                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2018                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          100                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1191153                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1191153                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1191153                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1191153                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  74565621631                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  74565621631                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  13258737671                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13258737671                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     58118245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     58118245                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       731007                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       731007                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  87824359302                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  87824359302                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  87824359302                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  87824359302                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21306301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21306301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     14285320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14285320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        93135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        93135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        91687                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        91687                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     35591621                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35591621                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     35591621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35591621                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046007                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046007                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014764                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014764                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.021667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.021667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001091                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001091                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.033467                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.033467                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.033467                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.033467                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 76068.351923                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 76068.351923                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 62865.029639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62865.029639                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 28799.923191                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28799.923191                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7310.070000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7310.070000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73730.544525                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73730.544525                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73730.544525                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73730.544525                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7686378                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5925                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           140506                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             57                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.704981                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   103.947368                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       309365                       # number of writebacks
system.cpu2.dcache.writebacks::total           309365                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       637044                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       637044                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       178950                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       178950                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          566                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          566                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       815994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       815994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       815994                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       815994                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       343201                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       343201                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        31958                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        31958                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1452                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1452                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           99                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           99                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       375159                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       375159                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       375159                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       375159                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          131                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          185                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          185                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  27130966526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27130966526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   2062608230                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2062608230                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     34859003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     34859003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       582493                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       582493                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  29193574756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  29193574756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  29193574756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  29193574756                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      9001000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      9001000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     24063001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     24063001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     33064001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     33064001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.016108                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016108                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002237                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002237                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.015590                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.015590                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001080                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001080                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.010541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.010541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010541                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79052.702428                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79052.702428                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64541.217536                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64541.217536                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 24007.577824                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24007.577824                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5883.767677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5883.767677                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 77816.538470                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 77816.538470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 77816.538470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 77816.538470                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166685.185185                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166685.185185                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 183687.030534                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 183687.030534                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 178724.329730                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 178724.329730                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            61591                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.201583                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21899200                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62103                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           352.627087                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.201583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36661275                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36661275                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18233649                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18233649                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18233649                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18233649                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18233649                       # number of overall hits
system.cpu2.icache.overall_hits::total       18233649                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        66184                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        66184                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        66184                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         66184                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        66184                       # number of overall misses
system.cpu2.icache.overall_misses::total        66184                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1526271561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1526271561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1526271561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1526271561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1526271561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1526271561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18299833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18299833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18299833                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18299833                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18299833                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18299833                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003617                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003617                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003617                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003617                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003617                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003617                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 23061.035311                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23061.035311                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 23061.035311                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23061.035311                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 23061.035311                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23061.035311                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1355                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.743590                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         4575                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4575                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         4575                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4575                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         4575                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4575                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        61609                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61609                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        61609                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61609                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        61609                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61609                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1292661183                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1292661183                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1292661183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1292661183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1292661183                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1292661183                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.003367                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003367                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.003367                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003367                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 20981.693957                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20981.693957                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 20981.693957                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20981.693957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 20981.693957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20981.693957                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1511                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     284     33.37%     33.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     37      4.35%     37.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.35%     38.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    527     61.93%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      284     46.79%     46.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      37      6.10%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.49%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     283     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  607                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             36060319500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               13767500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1992000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               55700500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         36131779500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.537002                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.713278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      6.03%      6.13% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.52%      6.65% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  706     73.39%     80.04% # number of callpals executed
system.cpu3.kern.callpal::rdps                     75      7.80%     87.84% # number of callpals executed
system.cpu3.kern.callpal::rti                     106     11.02%     98.86% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.94%     99.79% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.21%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   962                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              164                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.408537                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.580087                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       35779136000     99.89%     99.89% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38540000      0.11%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2431                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          427.437819                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              61828                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2898                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.334714                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   427.437819                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.834839                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.834839                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           276469                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          276469                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        36105                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          36105                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        15699                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         15699                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          629                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          629                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          591                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          591                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        51804                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           51804                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        51804                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51804                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7655                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7495                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7495                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          135                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          135                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15150                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15150                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15150                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15150                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    332367211                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    332367211                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    503786507                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    503786507                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6327999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6327999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       655511                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       655511                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    836153718                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    836153718                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    836153718                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    836153718                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        43760                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        43760                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        23194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        66954                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        66954                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        66954                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        66954                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.174931                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.174931                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.323144                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.323144                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.176702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.176702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.103187                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.103187                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.226275                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226275                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.226275                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226275                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43418.316264                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43418.316264                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67216.345163                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67216.345163                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 46874.066667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 46874.066667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9639.867647                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9639.867647                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55191.664554                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55191.664554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55191.664554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55191.664554                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        56445                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          320                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1450                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.927586                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1371                       # number of writebacks
system.cpu3.dcache.writebacks::total             1371                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5637                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5637                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         6416                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6416                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           42                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12053                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12053                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12053                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12053                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         2018                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2018                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1079                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           93                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3097                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3097                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3097                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3097                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           40                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           40                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           40                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           40                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     88372010                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     88372010                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     80210510                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     80210510                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2791001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2791001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       554989                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       554989                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    168582520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    168582520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    168582520                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    168582520                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      9109000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      9109000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.046115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.046115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.046521                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046521                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.121728                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.121728                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.101669                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.101669                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.046256                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046256                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.046256                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046256                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43791.878097                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43791.878097                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74337.822057                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74337.822057                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 30010.763441                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30010.763441                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8283.417910                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8283.417910                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 54434.136261                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54434.136261                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 54434.136261                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54434.136261                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       227725                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227725                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       227725                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       227725                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2542                       # number of replacements
system.cpu3.icache.tags.tagsinuse          507.096490                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4103024                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3054                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1343.491814                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   507.096490                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.990423                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990423                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            87779                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           87779                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        39816                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          39816                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        39816                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           39816                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        39816                       # number of overall hits
system.cpu3.icache.overall_hits::total          39816                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2800                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2800                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2800                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2800                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2800                       # number of overall misses
system.cpu3.icache.overall_misses::total         2800                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     85977635                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     85977635                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     85977635                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     85977635                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     85977635                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     85977635                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        42616                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        42616                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        42616                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        42616                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        42616                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        42616                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.065703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.065703                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.065703                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.065703                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.065703                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.065703                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 30706.298214                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30706.298214                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 30706.298214                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30706.298214                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 30706.298214                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30706.298214                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          253                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          253                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          253                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2547                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2547                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     72821856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     72821856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     72821856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     72821856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     72821856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     72821856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059766                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059766                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059766                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059766                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 28591.227326                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28591.227326                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 28591.227326                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28591.227326                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 28591.227326                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28591.227326                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  538                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 538                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1826                       # Transaction distribution
system.iobus.trans_dist::WriteResp                418                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          633                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2273                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    92441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               344000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              195000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             8148032                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1480000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1422006                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       873990                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       873990                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    311740036                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    311740036                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       873990                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       873990                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       873990                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       873990                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124855.714286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124855.714286                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221406.275568                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221406.275568                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124855.714286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124855.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124855.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124855.714286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3009                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  468                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.429487                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       500000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       500000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    238522038                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    238522038                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       500000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       500000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       500000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       500000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71428.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169404.856534                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169404.856534                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71428.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71428.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71428.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    330702                       # number of replacements
system.l2.tags.tagsinuse                 16304.724455                       # Cycle average of tags in use
system.l2.tags.total_refs                      642254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    346935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.851223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3458.687080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    84.473980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   232.153813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    41.943735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    52.059689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   763.730022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 11464.116094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    45.852122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   161.707920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.211102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.014170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.046614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.699714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.009870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990784                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12875112                       # Number of tag accesses
system.l2.tags.data_accesses                 12875112                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2735                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           74                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        54153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1201                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120721                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           318855                       # number of Writeback hits
system.l2.Writeback_hits::total                318855                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  350                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         8909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10290                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3950                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           80                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        54153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        63523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1361                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131011                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5486                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3950                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          454                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           80                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        54153                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        63523                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2004                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1361                       # number of overall hits
system.l2.overall_hits::total                  131011                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1453                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2877                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          177                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           65                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         7430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       288812                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          543                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          708                       # number of ReadReq misses
system.l2.ReadReq_misses::total                302065                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                240                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        22670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28933                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8461                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           71                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       311482                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          543                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1381                       # number of demand (read+write) misses
system.l2.demand_misses::total                 330998                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1453                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8461                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          177                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           71                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7430                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       311482                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          543                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1381                       # number of overall misses
system.l2.overall_misses::total                330998                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    125968500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    273122250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     16937250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      6236000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    660667750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  26199276250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     49147500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     75644750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     27407000250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       319991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       663480                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1014470                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        93497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       187994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       281491                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    540616245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       547250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1930498990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     74477249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2546139734                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    125968500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    813738495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     16937250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      6783250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    660667750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  28129775240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     49147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    150121999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29953139984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    125968500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    813738495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     16937250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      6783250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    660667750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  28129775240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     49147500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    150121999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29953139984                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        61583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       343426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              422786                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       318855                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            318855                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              590                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        31579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39223                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        61583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       375005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462009                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        61583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       375005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462009                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.209396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.512651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.280507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.467626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.120650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.840973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.213192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.370875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.714463                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.947977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.173516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.148936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.406780                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.814815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.670000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.821297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.717882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.807923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737654                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.209396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.681734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.280507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.470199                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.120650                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.830608                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.213192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.503647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.716432                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.209396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.681734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.280507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.470199                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.120650                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.830608                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.213192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.503647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.716432                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 86695.457674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94933.003128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 95690.677966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 95938.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88918.943472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90713.946270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 90511.049724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 106842.867232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90732.128019                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1951.164634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data        17460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1107.107143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4226.958333                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2124.931818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 26856.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4201.358209                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 96815.230122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 85156.550066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 110664.560178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88001.235060                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86695.457674                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96175.215105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 95690.677966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95538.732394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88918.943472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90309.472907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 90511.049724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 108705.285301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90493.416830                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86695.457674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96175.215105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 95690.677966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95538.732394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88918.943472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90309.472907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 90511.049724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 108705.285301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90493.416830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               272226                       # number of writebacks
system.l2.writebacks::total                    272226                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           72                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                241                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 241                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                241                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         7405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       288802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           301824                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           240                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           67                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        22670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28933                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       311472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            330757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       311472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           330757                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          477                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           54                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          531                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          209                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           38                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          131                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           40                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          418                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          686                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           38                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          185                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           40                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          949                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    104524500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    236927500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      8302750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      5106250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    566417750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  22614192500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     37139000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     66440500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  23639050750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3027119                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       188006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       682537                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       505021                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4402683                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       801538                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        71004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       125007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       217011                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1214560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    471669755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       471250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1648541510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     66124751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186807266                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    104524500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    708597255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      8302750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      5577500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    566417750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  24262734010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     37139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    132565251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25825858016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    104524500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    708597255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      8302750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      5577500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    566417750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  24262734010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     37139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    132565251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25825858016                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    100660500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      8245000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    108905500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     44045500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      8033500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     22359500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8506500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     82945000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    144706000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      8033500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     30604500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      8506500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    191850500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.202623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.511939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.160063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.446043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.120244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.840944                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.184923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.368779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.713893                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.947977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.173516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.148936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.406780                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.814815                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.670000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.821297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.717882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.807923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737654                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.202623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.681412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.160063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.450331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.120244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.830581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.184923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.502188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.715910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.202623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.681412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.160063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.450331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.120244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.830581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.184923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.502188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.715910                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 74341.749644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82466.933519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82205.445545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82358.870968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76491.255908                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78303.448383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78851.380042                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94375.710227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78320.646304                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18458.042683                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18800.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17961.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18036.464286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18344.512500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18216.772727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17858.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18084.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18127.761194                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84468.079334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 72719.078518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 98253.716196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75581.767048                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 74341.749644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83788.252927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82205.445545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82022.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76491.255908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77896.998799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78851.380042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 96271.061002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78081.062581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 74341.749644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83788.252927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82205.445545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82022.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76491.255908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77896.998799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78851.380042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 96271.061002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78081.062581                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211028.301887                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152685.185185                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 205095.103578                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210744.019139                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211407.894737                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 170683.206107                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212662.500000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 198433.014354                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210941.690962                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211407.894737                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165429.729730                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212662.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202160.695469                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              302362                       # Transaction distribution
system.membus.trans_dist::ReadResp             302357                       # Transaction distribution
system.membus.trans_dist::WriteReq                418                       # Transaction distribution
system.membus.trans_dist::WriteResp               418                       # Transaction distribution
system.membus.trans_dist::Writeback            273634                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              466                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             323                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28934                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28917                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       934771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       936679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 940910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       180224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       180224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38589312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38591585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38771809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              442                       # Total snoops (count)
system.membus.snoop_fanout::samples            607495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  607495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              607495                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1616499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1795599908                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1448994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1735921240                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         217239                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       178259                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7366                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       151833                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          75336                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    49.617672                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          14716                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          257                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              156947                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1679                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45921                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             111305                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1127                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18833                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              268252                       # DTB hits
system.switch_cpus0.dtb.data_misses              2806                       # DTB misses
system.switch_cpus0.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64754                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              45453                       # ITB hits
system.switch_cpus0.itb.fetch_misses              564                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          46017                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1626707                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       279369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1017887                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             217239                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        90052                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1171754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          22232                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               297                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        15987                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          900                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           134862                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1480175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.687680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.978376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1282116     86.62%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13769      0.93%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           29328      1.98%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           16753      1.13%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36251      2.45%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           10047      0.68%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           13923      0.94%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            7478      0.51%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           70510      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1480175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.133545                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.625735                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          204920                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1113612                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           121773                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29458                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         10412                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        10563                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          721                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        860092                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         10412                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          219606                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         483161                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       442559                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           135821                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       188616                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        816916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          562                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         25620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          6938                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        130883                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       545970                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      1048398                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      1045415                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2615                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       410992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          134970                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        23199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2487                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           195317                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       157461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       119757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        39961                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        23104                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            751793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        24819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           714478                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1723                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       173836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       103579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        16814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1480175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.207723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1184225     80.01%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       122087      8.25%     88.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        61022      4.12%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        43026      2.91%     95.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        33865      2.29%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        18936      1.28%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        10525      0.71%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3933      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         2556      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1480175                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1758      7.24%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12531     51.61%     58.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9992     41.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.06%      0.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       417919     58.49%     58.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          882      0.12%     58.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1179      0.17%     58.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.03%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       166158     23.26%     82.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       114037     15.96%     98.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        13621      1.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        714478                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.439217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              24281                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033984                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2927181                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       947314                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       674684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7953                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4048                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3802                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        734167                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4137                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6425                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        39532                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          930                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        14285                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          483                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        18595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         10412                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         272494                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       180218                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       790067                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       157461                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       119757                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19548                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       177956                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          930                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         9913                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       704715                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       159130                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         9762                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                13455                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              271788                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          100274                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            112658                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.433216                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                684253                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               678486                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           339572                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           462670                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.417092                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.733940                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       170070                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         8005                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         9013                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1451301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.422337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.340271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1229041     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       100264      6.91%     91.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        40476      2.79%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        19769      1.36%     95.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19509      1.34%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         8307      0.57%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6833      0.47%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4970      0.34%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        22132      1.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1451301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       612938                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        612938                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                223401                       # Number of memory references committed
system.switch_cpus0.commit.loads               117929                       # Number of loads committed
system.switch_cpus0.commit.membars               4121                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             86448                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           589084                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        10590                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10620      1.73%      1.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       358845     58.55%     60.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          790      0.13%     60.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.19%     60.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       122050     19.91%     80.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       105613     17.23%     97.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        13621      2.22%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       612938                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        22132                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             2203361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1595113                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 146532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            71101500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             602772                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               602772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.698710                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.698710                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370547                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370547                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          930878                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         468238                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2543                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          56227                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         11181                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          23023                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        18755                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          622                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        16862                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           6882                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.813664                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           1562                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           74                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               15831                       # DTB read hits
system.switch_cpus1.dtb.read_misses               131                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses             131                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               8266                       # DTB write hits
system.switch_cpus1.dtb.write_misses               62                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             62                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               24097                       # DTB hits
system.switch_cpus1.dtb.data_misses               193                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             193                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               1858                       # ITB hits
system.switch_cpus1.itb.fetch_misses              759                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           2617                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  139625                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        31410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 99763                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              23023                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         8444                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                39879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           2956                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          503                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        43075                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          869                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines            12923                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes          296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       117214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.851118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.206594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           98780     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            1325      1.13%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            2128      1.82%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            1403      1.20%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            2873      2.45%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1180      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            1190      1.02%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1239      1.06%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            7096      6.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       117214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.714507                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           23999                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        75445                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            15050                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1289                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          1431                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         1002                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred           47                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         90326                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          1431                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           25324                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           2058                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        69061                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            15045                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         4295                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts         84042                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           111                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents            46                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.RenamedOperands        57427                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        99824                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        99786                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps        48300                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            9127                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4547                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          239                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16148                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        16765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         9269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2962                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         1572                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             74473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6370                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            72510                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          249                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        15619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         6110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       117214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.618612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.313938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        85608     73.04%     73.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        14350     12.24%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         6403      5.46%     90.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3         4094      3.49%     94.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4         3406      2.91%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         1695      1.45%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6          895      0.76%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          501      0.43%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          262      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       117214                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            112      6.19%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           995     54.97%     61.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          703     38.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu        44212     60.97%     60.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          275      0.38%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        16491     22.74%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         8578     11.83%     95.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         2954      4.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         72510                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.519320                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               1810                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024962                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       264293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        96624                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        70681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         74320                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          646                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads         2614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1601                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          1431                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           2006                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles           15                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts        82021                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        16765                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         9269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5937                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents            15                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         1362                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        71316                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        15962                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1194                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 1178                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               24328                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            9640                       # Number of branches executed
system.switch_cpus1.iew.exec_stores              8366                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.510768                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 70970                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                70681                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            34752                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            46222                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506220                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.751850                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        16308                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         1302                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       114246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.574208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.476892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        88360     77.34%     77.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        12917     11.31%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2         4095      3.58%     92.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         3030      2.65%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         1486      1.30%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1234      1.08%     97.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          631      0.55%     97.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          440      0.39%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         2053      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       114246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        65601                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         65601                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 21819                       # Number of memory references committed
system.switch_cpus1.commit.loads                14151                       # Number of loads committed
system.switch_cpus1.commit.membars                326                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              8826                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            62802                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1316                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          377      0.57%      0.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        39886     60.80%     61.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          239      0.36%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        14477     22.07%     83.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite         7668     11.69%     95.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         2954      4.50%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        65601                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         2053                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              193570                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             166753                       # The number of ROB writes
system.switch_cpus1.timesIdled                    391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  22411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            72117114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              65224                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                65224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.140700                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.140700                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.467137                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.467137                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads           90251                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes          52519                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          45773                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1951                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       20743304                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11849389                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        62454                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     13742174                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10539155                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.692050                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        3893384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2574                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            23986431                       # DTB read hits
system.switch_cpus2.dtb.read_misses             15469                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   16                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        23153089                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           14448361                       # DTB write hits
system.switch_cpus2.dtb.write_misses             5611                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  33                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13847369                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            38434792                       # DTB hits
system.switch_cpus2.dtb.data_misses             21080                       # DTB misses
system.switch_cpus2.dtb.data_acv                   49                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        37000458                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           17391705                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1056                       # ITB misses
system.switch_cpus2.itb.fetch_acv                1030                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       17392761                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                70913487                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     19614359                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115884745                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20743304                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14432539                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             50232444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         184878                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                30                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         4618                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        40006                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         2702                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         18299834                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        33627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     69986661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.655812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.639089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44041622     62.93%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3424412      4.89%     67.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4580807      6.55%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2480485      3.54%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3484466      4.98%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3087286      4.41%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1390171      1.99%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1837352      2.63%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         5660060      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     69986661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.292516                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.634171                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17731735                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     27457171                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24108006                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       602109                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         87640                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4284463                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4843                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     114668887                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        15888                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         87640                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18005300                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        8282074                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     14140811                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24374810                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      5096026                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     114319652                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       419968                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1113482                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3783601                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        620345                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     71997465                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    135035185                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    135034197                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          714                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     70602586                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1394884                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       230672                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        97721                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3148641                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     23568290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14564593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       902163                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       740579                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         102218902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       354804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        102422351                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7943                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1763107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       936616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       143736                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     69986661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.463455                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.933641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     33695039     48.14%     48.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11974577     17.11%     65.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7397543     10.57%     75.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5381413      7.69%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3978278      5.68%     89.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3718763      5.31%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2512600      3.59%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       701662      1.00%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       626786      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     69986661                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          80219      5.62%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1231347     86.25%     91.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116111      8.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     63702671     62.20%     62.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13844      0.01%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          518      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            3      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     24137552     23.57%     85.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14473563     14.13%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        94150      0.09%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     102422351                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.444328                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1427677                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.013939                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    276263696                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    104343825                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    101650350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         3287                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1775                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1523                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     103848273                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1723                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2039409                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       354341                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         9005                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       187202                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          994                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       646741                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         87640                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2347053                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5387137                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    113923389                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     23568290                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     14564593                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       242267                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         20329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5353560                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         9005                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        32287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        47139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        79426                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    102282448                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24004355                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139903                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             11349683                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            38458534                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19756501                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          14454179                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.442355                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             101690374                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            101651873                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         45132711                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         61757535                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.433463                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.730805                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      1792911                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       211068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        74967                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69702458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607967                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.622174                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     40364848     57.91%     57.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      9778973     14.03%     71.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      3448941      4.95%     76.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3693139      5.30%     82.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2240636      3.21%     85.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       689786      0.99%     86.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1061349      1.52%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1854867      2.66%     90.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      6569919      9.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69702458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112079261                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112079261                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              37591340                       # Number of memory references committed
system.switch_cpus2.commit.loads             23213949                       # Number of loads committed
system.switch_cpus2.commit.membars             105646                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19613527                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1409                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99593930                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3848427                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     11268688     10.05%     10.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     63005093     56.21%     66.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        13169      0.01%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          501      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            2      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     23319595     20.81%     87.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     14378046     12.83%     99.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        94150      0.08%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    112079261                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      6569919                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           176942645                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          228029033                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 926826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              839279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          100810605                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100810605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.703433                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.703433                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.421600                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.421600                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       134169690                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       71263171                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              668                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             535                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         284053                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        228839                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          65996                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        55258                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2253                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        42606                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          24162                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    56.710322                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           3801                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          189                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               55531                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1145                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3463                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              25256                       # DTB write hits
system.switch_cpus3.dtb.write_misses              258                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1309                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               80787                       # DTB hits
system.switch_cpus3.dtb.data_misses              1403                       # DTB misses
system.switch_cpus3.dtb.data_acv                   38                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4772                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               9351                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1223                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   5                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          10574                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  456749                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        97965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                327689                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              65996                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        27963                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               234731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           9112                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          622                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        58214                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          889                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            42616                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       397001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.825411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.156260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          334742     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3547      0.89%     85.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           10389      2.62%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            3503      0.88%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10757      2.71%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2467      0.62%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6446      1.62%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2384      0.60%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           22766      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       397001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.144491                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.717438                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           78654                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       262807                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            45172                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6021                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          4347                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2729                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        275941                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          901                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          4347                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           82964                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          44149                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       175814                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            46935                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        42792                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        257568                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           484                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           462                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         28061                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       174364                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       304649                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       304332                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          205                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       142300                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           32064                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        14358                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          980                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            52383                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        50221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        27577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9348                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         5795                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            230800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           231903                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          599                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        45820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        21712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       397001                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.584137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259875                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       299790     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        37457      9.43%     84.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        20322      5.12%     90.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        17143      4.32%     94.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        14879      3.75%     98.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3711      0.93%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2179      0.55%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          932      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          588      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       397001                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            167      1.94%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5916     68.62%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2539     29.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       136595     58.90%     58.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          335      0.14%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        59500     25.66%     84.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        26124     11.27%     95.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9315      4.02%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        231903                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.507725                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               8622                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.037179                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       869248                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       289121                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       214751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          780                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          437                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          337                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        240105                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            414                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1148                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        10034                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3578                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        11419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          4347                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10279                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        28572                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       248624                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        50221                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        27577                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10933                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        28382                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3841                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       228724                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        57249                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         3179                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 5241                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               82999                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           31140                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             25750                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.500765                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                217206                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               215088                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            98773                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           124738                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.470911                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.791844                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        46244                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3555                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       388154                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517148                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.488457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       312870     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        36974      9.53%     90.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        15098      3.89%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         5169      1.33%     95.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3301      0.85%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2665      0.69%     96.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1921      0.49%     97.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1247      0.32%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         8909      2.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       388154                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       200733                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        200733                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 64186                       # Number of memory references committed
system.switch_cpus3.commit.loads                40187                       # Number of loads committed
system.switch_cpus3.commit.membars               1390                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             27882                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           192346                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2560                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         3176      1.58%      1.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       122330     60.94%     62.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          295      0.15%     62.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.01%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        41577     20.71%     83.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        24013     11.96%     95.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9315      4.64%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       200733                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         8909                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              619046                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             502859                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  59748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            71806817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             197563                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               197563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.311916                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.311916                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.432542                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.432542                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          285171                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         155904                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              183                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             167                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          51429                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          6304                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             425105                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            425093                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               418                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              418                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           318855                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1410                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             800                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39349                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        35095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       123192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1061690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1248472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       444096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1312375                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        40384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3941312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     43799994                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       163008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       263552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49977249                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3738                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           786241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001802                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 784824     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1417      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             786241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          711476499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10704906                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20893650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            994659                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            467255                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          94016317                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         619902273                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3932643                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4828271                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
