# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/exclude ${CMAKE_CURRENT_BINARY_DIR}/exclude ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gain-stage.cir ${CMAKE_CURRENT_BINARY_DIR}/gain-stage.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gain-stage.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/gain-stage.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/gain-stage.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gain-stage1.cir ${CMAKE_CURRENT_BINARY_DIR}/gain-stage1.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gain-stage1.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/gain-stage1.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/gain-stage1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/op-amp.cir ${CMAKE_CURRENT_BINARY_DIR}/op-amp.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/op-amp.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/op-amp.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/op-amp.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step-op-amp.cir ${CMAKE_CURRENT_BINARY_DIR}/step-op-amp.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step-op-amp.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/step-op-amp.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/step-op-amp.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/tags ${CMAKE_CURRENT_BINARY_DIR}/tags ONLY_IF_DIFFERENT)
add_test(NAME ACtests/bsim3/gain-stage1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage1.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage1.cir ${OutputDataDir}/ACtests/bsim3/gain-stage1.cir.prn )
set_property(TEST ACtests/bsim3/gain-stage1.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
add_test(NAME ACtests/bsim3/step-op-amp.cir.sh COMMAND perl -I${XyceRegressionTestScripts} step-op-amp.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} step-op-amp.cir ${OutputDataDir}/ACtests/bsim3/step-op-amp.cir.prn )
set_property(TEST ACtests/bsim3/step-op-amp.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
add_test(NAME ACtests/bsim3/gain-stage.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage.cir ${OutputDataDir}/ACtests/bsim3/gain-stage.cir.prn )
set_property(TEST ACtests/bsim3/gain-stage.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
