
`timescale 1ns / 100ps

module test;


wire  Y;



TIELO top(Y); 
 
