Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 17 12:05:42 2022
| Host         : 603-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file upcounter_timing_summary_routed.rpt -pb upcounter_timing_summary_routed.pb -rpx upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U0/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.451        0.000                      0                   98        0.263        0.000                      0                   98        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.451        0.000                      0                   98        0.263        0.000                      0                   98        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.890ns (20.662%)  route 3.417ns (79.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.898     9.388    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[25]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.839    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.890ns (20.662%)  route 3.417ns (79.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.898     9.388    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.839    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.890ns (20.662%)  route 3.417ns (79.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.898     9.388    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.839    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.890ns (20.781%)  route 3.393ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.873     9.363    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.876    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.890ns (20.781%)  route 3.393ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.873     9.363    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[29]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.876    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.890ns (20.781%)  route 3.393ns (79.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.873     9.363    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[31]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.876    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.890ns (21.356%)  route 3.277ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.758     9.248    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[22]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.840    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.890ns (21.356%)  route 3.277ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.758     9.248    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[23]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.840    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.890ns (21.356%)  route 3.277ns (78.644%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.758     9.248    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.840    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.890ns (21.483%)  route 3.253ns (78.517%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.559     5.080    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.819     6.417    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[28]
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.541 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.316     6.857    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_10_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.981 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          1.384     8.366    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.490 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_1/O
                         net (fo=32, routed)          0.733     9.223    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_0
    SLICE_X54Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y18         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[21]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.853    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X57Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/Q
                         net (fo=3, routed)           0.168     1.752    U2/upcounter_design_i/FND_counter_0/inst/U0/CLK
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.797    U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_i_1_n_1001
    SLICE_X57Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.827     1.954    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X57Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDCE (Hold_fdce_C_D)         0.091     1.534    U2/upcounter_design_i/FND_counter_0/inst/U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y14         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.786    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[0]_i_1_n_1001
    SLICE_X56Y14         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y14         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.120     1.567    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U0/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.470    U0/r_clk_reg_0
    SLICE_X61Y18         FDCE                                         r  U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U0/r_clk_reg/Q
                         net (fo=15, routed)          0.195     1.806    U0/CLK
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.851    U0/r_clk_i_1_n_0
    SLICE_X61Y18         FDCE                                         r  U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     1.982    U0/r_clk_reg_0
    SLICE_X61Y18         FDCE                                         r  U0/r_clk_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.091     1.561    U0/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.592     1.475    U0/r_clk_reg_0
    SLICE_X61Y11         FDCE                                         r  U0/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U0/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.847    U0/r_counter[0]
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  U0/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U0/r_counter_0[0]
    SLICE_X61Y11         FDCE                                         r  U0/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.862     1.989    U0/r_clk_reg_0
    SLICE_X61Y11         FDCE                                         r  U0/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDCE (Hold_fdce_C_D)         0.092     1.567    U0/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.868%)  route 0.223ns (49.132%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    U0/r_clk_reg_0
    SLICE_X63Y14         FDCE                                         r  U0/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U0/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.727    U0/r_counter[16]
    SLICE_X63Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.111     1.883    U0/r_counter[31]_i_2_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.928 r  U0/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.928    U0/r_counter_0[22]
    SLICE_X63Y15         FDCE                                         r  U0/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U0/r_clk_reg_0
    SLICE_X63Y15         FDCE                                         r  U0/r_counter_reg[22]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.092     1.580    U0/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 U0/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.757%)  route 0.224ns (49.243%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    U0/r_clk_reg_0
    SLICE_X63Y14         FDCE                                         r  U0/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U0/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.112     1.727    U0/r_counter[16]
    SLICE_X63Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  U0/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.112     1.884    U0/r_counter[31]_i_2_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  U0/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.929    U0/r_counter_0[20]
    SLICE_X63Y15         FDCE                                         r  U0/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U0/r_clk_reg_0
    SLICE_X63Y15         FDCE                                         r  U0/r_counter_reg[20]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.091     1.579    U0/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.139%)  route 0.274ns (51.861%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.796    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[1]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.841 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_4/O
                         net (fo=33, routed)          0.089     1.930    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_4_n_1001
    SLICE_X54Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.975 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.975    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[4]_i_1_n_1001
    SLICE_X54Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y13         FDCE (Hold_fdce_C_D)         0.121     1.602    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.254ns (47.957%)  route 0.276ns (52.043%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.796    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[1]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.841 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_4/O
                         net (fo=33, routed)          0.091     1.932    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_4_n_1001
    SLICE_X54Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.977 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.977    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[2]_i_1_n_1001
    SLICE_X54Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y13         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y13         FDCE (Hold_fdce_C_D)         0.120     1.601    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.301%)  route 0.261ns (50.699%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y17         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.731    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[17]
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_6/O
                         net (fo=33, routed)          0.137     1.913    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_6_n_1001
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.958    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[20]_i_1_n_1001
    SLICE_X54Y17         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X54Y17         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[20]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     1.564    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.254ns (45.888%)  route 0.300ns (54.112%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/Q
                         net (fo=2, routed)           0.153     1.760    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[27]
    SLICE_X56Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5/O
                         net (fo=33, routed)          0.147     1.952    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[31]_i_5_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.997 r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter[27]_i_1_n_1001
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.827     1.954    U2/upcounter_design_i/FND_counter_0/inst/U0/i_clk
    SLICE_X56Y19         FDCE                                         r  U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.121     1.564    U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   U0/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   U0/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   U0/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   U0/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   U0/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U0/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U0/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   U0/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   U0/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U2/upcounter_design_i/FND_counter_0/inst/U0/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U0/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U0/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   U0/r_counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   U0/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   U0/r_counter_reg[22]/C



