// Seed: 1168736240
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  output wand id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = -1;
  wire id_6;
  assign id_4[1] = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  wire \id_7 ;
endmodule
