<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_q" name="index_q"></a>- q -</h3><ul>
<li>QSPI_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4c3147bf44b5434facb53bb9aa88ca31">stm32l476xx.h</a></li>
<li>QSPI_R_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga3b6b7d9c67dec50557fd634505198e9d">stm32l476xx.h</a></li>
<li>QUADSPI_ABR_ALTERNATE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacec428dde9b33f356fb630b6944d9ab4">stm32l476xx.h</a></li>
<li>QUADSPI_ABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee28c0dbb70fc72098cc10d75edf6131">stm32l476xx.h</a></li>
<li>QUADSPI_AR_ADDRESS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac204c686bdf36b5d6e848467d4ce3d86">stm32l476xx.h</a></li>
<li>QUADSPI_AR_ADDRESS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0d5af1a1214bb00a732c7213a9e69c">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f909348c71158503ac2c88920a83b47">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3479cace0fc2a6484e4d8972a5f6527f">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5152b4a6f79afebad47e48b3b00164c">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf1a75ed248abae68c5c7886f935229b">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABSIZE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07e06ab4a72b1a656dc5109865c094cd">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc04385fd4c11faea9bfc69abdaeffd4">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9edfe20cd5f17adf58431043c60e8e4d">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e9a51af71674f5a81bf660f99d7f98">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9864b837f30e0a71c01f2e0bdb2aca">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf621124ab63b71e0eb81bd3f5de5a692">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98b17d18d09eaa2d0b3964a8bba2987f">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8933f698cf4d1e2fe6be5c058c92ac">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADSIZE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c1450a577fbd8a23f4eae6bacd19e0e">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa8bcf22a33048f216cb2f4cb04a804c">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac494d4650497b178db83a0d2e2f76523">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1bb9e881487896c02827b587129cf09">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DCYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga668f5eab7fce95556ef4a5d963b816e5">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea9d644c4058a425e82f939b37323005">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DDRM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884faae87510ac6026871e24a517f3d8">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DDRM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3446a45e544546887305d64341e245">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c416cd5ebdbcf7ba0a4c909dc83d9b6">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8dd1cabe88ebfc68fec73a3323fda">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga620fa9db75387cc03044997325b2c291">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11cd83632f1d5c4e110d5c9bd1702466">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_FMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8bc946580d9e262135bec9bd61deef0">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_FMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fffb292781550aa45bfa9c7794fd831">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_FMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ddd04f00327d4b6110472fc5627d7d0">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_FMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b3c279c3e9cadbba9b29040eed3bedb">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_IMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68f4596d166dc7ab94d2da7a5dd7539d">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_IMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab695f13859f6781ad3e7628bf3a49e">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_IMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga823ea8041e96d5f07da42bab62eff812">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa00234074a8f3c422b37b27c4018637c">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_INSTRUCTION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ed7a5064224daa407ad9029eb42b28">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cefca385410f735408a014b4d2db8f0">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_SIOO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga688f887b33af465540dbaf97ee924497">stm32l476xx.h</a></li>
<li>QUADSPI_CCR_SIOO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb2acd179421e6fb0f74dfed3f9bb686">stm32l476xx.h</a></li>
<li>QUADSPI_CR_ABORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad099d47035fb63f8793169d7f0eb0ae3">stm32l476xx.h</a></li>
<li>QUADSPI_CR_ABORT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3943d288eb9c96ca27136a6bf897cd7">stm32l476xx.h</a></li>
<li>QUADSPI_CR_APMS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d623300af29d42d1233140873c43db6">stm32l476xx.h</a></li>
<li>QUADSPI_CR_APMS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96d5cbc8c43b952d08dd1211406d102e">stm32l476xx.h</a></li>
<li>QUADSPI_CR_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7806b1bf9954ff72139fd657f193732">stm32l476xx.h</a></li>
<li>QUADSPI_CR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fec485d7854f604b165a742784c302a">stm32l476xx.h</a></li>
<li>QUADSPI_CR_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga050f00e199825fdcbf074c6c1f8607e3">stm32l476xx.h</a></li>
<li>QUADSPI_CR_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46cef7c03db0d2f56c0162e46f6d5b7e">stm32l476xx.h</a></li>
<li>QUADSPI_CR_FTHRES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082e8164b4758a9259244923b602b3ea">stm32l476xx.h</a></li>
<li>QUADSPI_CR_FTHRES_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a4c063ab026506633d7fae01b756b9">stm32l476xx.h</a></li>
<li>QUADSPI_CR_FTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2045af0479b1dac21baee49c33e8e42f">stm32l476xx.h</a></li>
<li>QUADSPI_CR_FTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25c42df9850be004b2a905418247d0ff">stm32l476xx.h</a></li>
<li>QUADSPI_CR_PMM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccf439c54bb374d15bb1407e3018e4a">stm32l476xx.h</a></li>
<li>QUADSPI_CR_PMM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f020bd6457b98962d55bd5bf198a944">stm32l476xx.h</a></li>
<li>QUADSPI_CR_PRESCALER&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114d302227e035a45dc61fdf1ac1b779">stm32l476xx.h</a></li>
<li>QUADSPI_CR_PRESCALER_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62974bf5335f5adb1703e8cd978dbea9">stm32l476xx.h</a></li>
<li>QUADSPI_CR_SMIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f95f4be636467b6fde77aa7a5785459">stm32l476xx.h</a></li>
<li>QUADSPI_CR_SMIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8269f74372f54434546644791504dfa">stm32l476xx.h</a></li>
<li>QUADSPI_CR_SSHIFT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac649059660621f63f0fad2475c9054de">stm32l476xx.h</a></li>
<li>QUADSPI_CR_SSHIFT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4750dc0e2b6b04adb40fae6401694a98">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932b50af86c9c97f801efd75f342638a">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76b5767d370f90eb6dbbbb4f11599ebc">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b40d2fa562d560e20c1be773996e9ba">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2b833518483dfbfac21a5cba9c38">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TEIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25e8a6f3a65548cd3507bb01e1d505c4">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TEIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74f93e9c1c1c20a032b6fbdff478db62">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TOIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24de4f12fa1b925837252613f85e4c94">stm32l476xx.h</a></li>
<li>QUADSPI_CR_TOIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23a6933c16c6f2f599eb2400be00449c">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CKMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8832f18ae10c2d8d1406182e340561bf">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CKMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf08d28379992cc33a77c8b179eb2ed33">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CSHT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63f0111a0ed3bcdcfabfd618da1909">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CSHT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac912ef20933fcfb0a1618f78d4809a35">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CSHT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6964dc08cfe39a49142c172efec76c62">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CSHT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92c3f2d244cf216043f65940860f39ed">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_CSHT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaffcf3d688615c78fd05559dc3d3ad03">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_FSIZE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf584e24757c37b02f1dd151c03e20561">stm32l476xx.h</a></li>
<li>QUADSPI_DCR_FSIZE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga368780b3973790e6ed38d4ec1f84d3c5">stm32l476xx.h</a></li>
<li>QUADSPI_DLR_DL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59fb9f95ad0078959c752e92cde27249">stm32l476xx.h</a></li>
<li>QUADSPI_DLR_DL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb22282d2a69a2db801a310ccbbfea3f">stm32l476xx.h</a></li>
<li>QUADSPI_DR_DATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae10dc21fda848c12e954e5627f73fb1c">stm32l476xx.h</a></li>
<li>QUADSPI_DR_DATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e47d752f67a4d6a3fabf8c71da0426b">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CSMF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4a83d65aa38256bcfa4e88621bc514">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CSMF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0356f5d6bc4282392be36d2473ab61c9">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44c6130ef9224cad78ad7c8161782886">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf9137481f0934856da91f1c00395970">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4884ff79878b8b4a9bbf4cab3719b72f">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63058292a090cdbe5e8549c26a874016">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6694075780a7586b8a4dcaa97fd86dd">stm32l476xx.h</a></li>
<li>QUADSPI_FCR_CTOF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf086299045c80044206d34a27e5f20a">stm32l476xx.h</a></li>
<li>QUADSPI_LPTR_TIMEOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab18ac0dc4be5d70af1fbbfb7443d8c49">stm32l476xx.h</a></li>
<li>QUADSPI_LPTR_TIMEOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad959445e1e5968ae309857547f79ba6">stm32l476xx.h</a></li>
<li>QUADSPI_PIR_INTERVAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c199545122e685c22c56c3cb89cb22">stm32l476xx.h</a></li>
<li>QUADSPI_PIR_INTERVAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcec0ecb3086582dca75aebe34c421c0">stm32l476xx.h</a></li>
<li>QUADSPI_PSMAR_MATCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga539a30463ce63b7e73fdf85292296d1c">stm32l476xx.h</a></li>
<li>QUADSPI_PSMAR_MATCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab20175d341b7f273f0d221424184bd52">stm32l476xx.h</a></li>
<li>QUADSPI_PSMKR_MASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b390cb9922c1fc26e0c2140f783806">stm32l476xx.h</a></li>
<li>QUADSPI_PSMKR_MASK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7258eb53f55c15e6c90a2b539d4e391d">stm32l476xx.h</a></li>
<li>QUADSPI_SR_BUSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27254c6ca941e4ca5d2f46e5bc7fdf0d">stm32l476xx.h</a></li>
<li>QUADSPI_SR_BUSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade769c50d3921188ecf13db3619bd13d">stm32l476xx.h</a></li>
<li>QUADSPI_SR_FLEVEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4c03a504a1e187cdac3f993580f050">stm32l476xx.h</a></li>
<li>QUADSPI_SR_FLEVEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340ed2c87acf50c9a031fdd32039caad">stm32l476xx.h</a></li>
<li>QUADSPI_SR_FTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad96f31e896e12ca3a3f2e836a115bb09">stm32l476xx.h</a></li>
<li>QUADSPI_SR_FTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9c43d86edbd0af2ef0acbbe1ee83d">stm32l476xx.h</a></li>
<li>QUADSPI_SR_SMF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33328be6c9c4f951ba6d04c80ed846a5">stm32l476xx.h</a></li>
<li>QUADSPI_SR_SMF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d593adbb4f4147a3a10328128817d6">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c813dad6149701606c0ff42663b64c9">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacf5b7079925037717377eb190962cf3">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cec647b2b62709c4518c4f82eb38b1d">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f735f87bc58b45b805955787f44dc48">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TOF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76452c78d891392aad440842dc2882f6">stm32l476xx.h</a></li>
<li>QUADSPI_SR_TOF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c908040b579907946bac113088a3bbf">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
