###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 02:10:19 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_postCTS -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[0]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[0]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.383
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.356
  Arrival Time                  0.000
  Slack Time                   -2.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]                                  |   ^   | In1[0] |           |       |   0.000 |    2.356 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/SD |   ^   | In1[0] | SDFRQHDX1 | 0.000 |   0.000 |    2.356 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.356 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.354 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.299 | 
     | clk__L2_I4/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.005 |   0.062 |   -2.294 | 
     | clk__L2_I4/Q                           |   v   | clk__L2_N4  | BUHDX12   | 0.109 |   0.171 |   -2.185 | 
     | clk__L3_I6/A                           |   v   | clk__L2_N4  | INHDX12   | 0.028 |   0.198 |   -2.157 | 
     | clk__L3_I6/Q                           |   ^   | clk__L3_N6  | INHDX12   | 0.065 |   0.263 |   -2.092 | 
     | clk__L4_I18/A                          |   ^   | clk__L3_N6  | INHDX12   | 0.003 |   0.266 |   -2.089 | 
     | clk__L4_I18/Q                          |   v   | clk__L4_N18 | INHDX12   | 0.056 |   0.322 |   -2.033 | 
     | clk__L5_I61/A                          |   v   | clk__L4_N18 | INHDX12   | 0.003 |   0.326 |   -2.030 | 
     | clk__L5_I61/Q                          |   ^   | clk__L5_N61 | INHDX12   | 0.054 |   0.380 |   -1.976 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/C |   ^   | clk__L5_N61 | SDFRQHDX1 | 0.003 |   0.383 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.375
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.000
  Slack Time                   -2.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]                                  |   ^   | In1[1] |           |       |   0.000 |    2.348 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/SD |   ^   | In1[1] | SDFRQHDX1 | 0.000 |   0.000 |    2.348 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.348 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.346 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.291 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.285 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.178 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.156 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.094 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -2.091 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -2.033 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.031 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.055 |   0.372 |   -1.976 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.375 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[2]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.375
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.000
  Slack Time                   -2.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]                                  |   ^   | In1[2] |           |       |   0.000 |    2.348 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/SD |   ^   | In1[2] | SDFRQHDX1 | 0.000 |   0.000 |    2.348 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.348 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.346 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.291 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.285 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.178 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.155 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.093 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -2.091 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -2.033 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.030 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.055 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.375 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.375
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.000
  Slack Time                   -2.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]                                  |   ^   | In1[4] |           |       |   0.000 |    2.348 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/SD |   ^   | In1[4] | SDFRQHDX1 | 0.000 |   0.000 |    2.348 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.348 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.345 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.291 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.285 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.178 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.155 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.093 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -2.091 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -2.033 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.030 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.055 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.375 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[3]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[3]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.375
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.348
  Arrival Time                  0.000
  Slack Time                   -2.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]                                  |   ^   | In1[3] |           |       |   0.000 |    2.348 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/SD |   ^   | In1[3] | SDFRQHDX1 | 0.000 |   0.000 |    2.348 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.348 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.345 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.291 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.285 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.178 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.155 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.093 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -2.091 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -2.033 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.030 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.055 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.375 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.347
  Arrival Time                  0.000
  Slack Time                   -2.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]                                  |   ^   | In1[5] |           |       |   0.000 |    2.347 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/SD |   ^   | In1[5] | SDFRQHDX1 | 0.000 |   0.000 |    2.347 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.347 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.345 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.290 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.284 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.177 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.155 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.093 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -2.090 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.314 |   -2.032 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.030 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.003 |   0.374 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.346
  Arrival Time                  0.000
  Slack Time                   -2.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[8]                                  |   ^   | In1[8] |           |       |   0.000 |    2.346 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/SD |   ^   | In1[8] | SDFRQHDX1 | 0.000 |   0.000 |    2.346 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.347 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.345 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.290 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.284 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.177 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.154 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.092 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -2.090 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.314 |   -2.032 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.029 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.346
  Arrival Time                  0.000
  Slack Time                   -2.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]                                  |   ^   | In1[7] |           |       |   0.000 |    2.346 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/SD |   ^   | In1[7] | SDFRQHDX1 | 0.000 |   0.000 |    2.346 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.347 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.345 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.290 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.284 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.177 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.154 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.092 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.256 |   -2.090 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.314 |   -2.032 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.029 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.346
  Arrival Time                  0.000
  Slack Time                   -2.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]                                  |   ^   | In1[6] |           |       |   0.000 |    2.346 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/SD |   ^   | In1[6] | SDFRQHDX1 | 0.000 |   0.000 |    2.346 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.346 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.344 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.290 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.284 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -2.176 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -2.154 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -2.092 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -2.090 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -2.032 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -2.029 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.000
  Slack Time                   -2.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[15]                                  |   ^   | In1[15] |           |       |   0.000 |    2.342 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/SD |   ^   | In1[15] | SDFRQHDX1 | 0.000 |   0.000 |    2.342 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.342 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.340 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.285 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.279 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.173 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.153 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.092 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.088 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.031 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.028 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.369 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.000
  Slack Time                   -2.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[14]                                  |   ^   | In1[14] |           |       |   0.000 |    2.342 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/SD |   ^   | In1[14] | SDFRQHDX1 | 0.000 |   0.000 |    2.342 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.342 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.340 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.285 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.279 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.173 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.153 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.092 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.088 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.031 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.028 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.369 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.000
  Slack Time                   -2.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[13]                                  |   ^   | In1[13] |           |       |   0.000 |    2.342 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/SD |   ^   | In1[13] | SDFRQHDX1 | 0.000 |   0.000 |    2.342 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.342 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.340 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.285 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.279 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.173 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.153 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.092 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.088 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.031 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.028 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.369 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.368
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.341
  Arrival Time                  0.000
  Slack Time                   -2.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[16]                                  |   ^   | In1[16] |           |       |   0.000 |    2.341 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/SD |   ^   | In1[16] | SDFRQHDX1 | 0.000 |   0.000 |    2.341 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.341 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.339 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.284 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.278 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.172 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.152 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.092 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.087 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.030 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.028 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.974 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.368 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[17]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.341
  Arrival Time                  0.001
  Slack Time                   -2.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[17]                                  |   ^   | In1[17] |           |       |   0.000 |    2.340 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/SD |   ^   | In1[17] | SDFRQHDX1 | 0.001 |   0.001 |    2.341 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.340 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.338 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.283 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.278 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.171 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.151 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.091 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.087 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.030 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.027 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.974 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.369 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.341
  Arrival Time                  0.002
  Slack Time                   -2.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[18]                                  |   ^   | In1[18] |           |       |   0.000 |    2.340 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/SD |   ^   | In1[18] | SDFRQHDX1 | 0.002 |   0.002 |    2.341 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.340 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.338 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.283 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.277 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.171 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.151 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.091 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.086 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.029 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -2.026 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.973 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.369 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.000
  Slack Time                   -2.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[9]                                  |   ^   | In1[9] |           |       |   0.000 |    2.339 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/SD |   ^   | In1[9] | SDFRQHDX1 | 0.000 |   0.000 |    2.339 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.339 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.337 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.283 | 
     | clk__L2_I6/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.277 | 
     | clk__L2_I6/Q                           |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.171 | 
     | clk__L3_I8/A                           |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.151 | 
     | clk__L3_I8/Q                           |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.090 | 
     | clk__L4_I24/A                          |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.086 | 
     | clk__L4_I24/Q                          |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.029 | 
     | clk__L5_I79/A                          |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -2.027 | 
     | clk__L5_I79/Q                          |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.973 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.000
  Slack Time                   -2.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[10]                                  |   ^   | In1[10] |           |       |   0.000 |    2.339 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/SD |   ^   | In1[10] | SDFRQHDX1 | 0.000 |   0.000 |    2.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.339 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.337 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.283 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.277 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.170 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.151 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.090 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.086 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.029 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -2.026 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.000
  Slack Time                   -2.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[11]                                  |   ^   | In1[11] |           |       |   0.000 |    2.339 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/SD |   ^   | In1[11] | SDFRQHDX1 | 0.000 |   0.000 |    2.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.339 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.337 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.283 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.277 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.170 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.150 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.090 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.086 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.029 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -2.026 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.000
  Slack Time                   -2.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]                                  |   ^   | In1[12] |           |       |   0.000 |    2.339 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/SD |   ^   | In1[12] | SDFRQHDX1 | 0.000 |   0.000 |    2.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.339 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.337 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.282 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.276 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -2.170 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -2.150 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -2.090 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -2.085 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -2.029 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -2.026 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.975 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.366 |   -1.973 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count24_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count24_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.387
  Arrival Time                  0.101
  Slack Time                   -2.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    2.286 | 
     | Non_recursive_CIC1_tc_1/g2650/C          |   ^   | reset_x                      | AO211HDX0 | 0.015 |   0.016 |    2.301 | 
     | Non_recursive_CIC1_tc_1/g2650/Q          |   ^   | Non_recursive_CIC1_tc_1/n_37 | AO211HDX0 | 0.086 |   0.101 |    2.387 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_37 | DFRQHDX1  | 0.000 |   0.101 |    2.387 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                          |       |             |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |          |       |   0.000 |   -2.286 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |   -2.284 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12  | 0.055 |   0.057 |   -2.229 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0  | BUHDX6   | 0.009 |   0.066 |   -2.220 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7  | BUHDX6   | 0.117 |   0.183 |   -2.103 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7  | INHDX12  | 0.005 |   0.187 |   -2.098 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9  | INHDX12  | 0.058 |   0.245 |   -2.041 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9  | INHDX12  | 0.007 |   0.253 |   -2.033 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29 | INHDX12  | 0.068 |   0.321 |   -1.965 | 
     | clk__L5_I96/A                            |   v   | clk__L4_N29 | INHDX12  | 0.003 |   0.324 |   -1.962 | 
     | clk__L5_I96/Q                            |   ^   | clk__L5_N96 | INHDX12  | 0.055 |   0.379 |   -1.907 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/C |   ^   | clk__L5_N96 | DFRQHDX1 | 0.001 |   0.380 |   -1.906 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count48_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count48_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.387
  Arrival Time                  0.102
  Slack Time                   -2.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    2.285 | 
     | Non_recursive_CIC1_tc_1/g2648/C          |   ^   | reset_x                      | AO211HDX0 | 0.015 |   0.015 |    2.301 | 
     | Non_recursive_CIC1_tc_1/g2648/Q          |   ^   | Non_recursive_CIC1_tc_1/n_39 | AO211HDX0 | 0.087 |   0.102 |    2.387 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_39 | DFRQHDX1  | 0.000 |   0.102 |    2.387 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                          |       |             |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |          |       |   0.000 |   -2.285 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |   -2.283 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12  | 0.055 |   0.057 |   -2.229 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0  | BUHDX6   | 0.009 |   0.066 |   -2.220 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7  | BUHDX6   | 0.117 |   0.183 |   -2.103 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7  | INHDX12  | 0.005 |   0.187 |   -2.098 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9  | INHDX12  | 0.058 |   0.245 |   -2.040 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9  | INHDX12  | 0.007 |   0.253 |   -2.033 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29 | INHDX12  | 0.068 |   0.321 |   -1.965 | 
     | clk__L5_I96/A                            |   v   | clk__L4_N29 | INHDX12  | 0.003 |   0.324 |   -1.962 | 
     | clk__L5_I96/Q                            |   ^   | clk__L5_N96 | INHDX12  | 0.055 |   0.379 |   -1.906 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/C |   ^   | clk__L5_N96 | DFRQHDX1 | 0.001 |   0.380 |   -1.905 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count12_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count12_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.387
  Arrival Time                  0.103
  Slack Time                   -2.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    2.284 | 
     | Non_recursive_CIC1_tc_1/g2649/C          |   ^   | reset_x                      | AO211HDX0 | 0.015 |   0.016 |    2.299 | 
     | Non_recursive_CIC1_tc_1/g2649/Q          |   ^   | Non_recursive_CIC1_tc_1/n_38 | AO211HDX0 | 0.088 |   0.103 |    2.387 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_38 | DFRQHDX1  | 0.000 |   0.103 |    2.387 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                                          |       |             |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |          |       |   0.000 |   -2.284 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |   -2.282 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12  | 0.055 |   0.057 |   -2.227 | 
     | clk__L2_I7/A                             |   v   | clk__L1_N0  | BUHDX6   | 0.009 |   0.066 |   -2.218 | 
     | clk__L2_I7/Q                             |   v   | clk__L2_N7  | BUHDX6   | 0.117 |   0.183 |   -2.101 | 
     | clk__L3_I9/A                             |   v   | clk__L2_N7  | INHDX12  | 0.005 |   0.187 |   -2.096 | 
     | clk__L3_I9/Q                             |   ^   | clk__L3_N9  | INHDX12  | 0.058 |   0.245 |   -2.039 | 
     | clk__L4_I29/A                            |   ^   | clk__L3_N9  | INHDX12  | 0.007 |   0.253 |   -2.031 | 
     | clk__L4_I29/Q                            |   v   | clk__L4_N29 | INHDX12  | 0.068 |   0.321 |   -1.963 | 
     | clk__L5_I96/A                            |   v   | clk__L4_N29 | INHDX12  | 0.003 |   0.324 |   -1.960 | 
     | clk__L5_I96/Q                            |   ^   | clk__L5_N96 | INHDX12  | 0.055 |   0.379 |   -1.905 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/C |   ^   | clk__L5_N96 | DFRQHDX1 | 0.001 |   0.380 |   -1.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                            (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.382
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.357
  Arrival Time                  0.084
  Slack Time                   -2.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                              |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                            |   ^   | clk_enable                   |           |       |   0.000 |    2.273 | 
     | Non_recursive_CIC1_tc_1/g2622/A       |   ^   | clk_enable                   | ON211HDX0 | 0.014 |   0.014 |    2.287 | 
     | Non_recursive_CIC1_tc_1/g2622/Q       |   v   | Non_recursive_CIC1_tc_1/n_59 | ON211HDX0 | 0.070 |   0.084 |    2.357 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_59 | DFRHDX1   | 0.000 |   0.084 |    2.357 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                       |       |             |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk         |         |       |   0.000 |   -2.273 | 
     | clk__L1_I0/A                          |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.271 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.216 | 
     | clk__L2_I7/A                          |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.207 | 
     | clk__L2_I7/Q                          |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -2.090 | 
     | clk__L3_I9/A                          |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -2.086 | 
     | clk__L3_I9/Q                          |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -2.028 | 
     | clk__L4_I29/A                         |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.253 |   -2.021 | 
     | clk__L4_I29/Q                         |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.952 | 
     | clk__L5_I97/A                         |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.949 | 
     | clk__L5_I97/Q                         |   ^   | clk__L5_N97 | INHDX12 | 0.057 |   0.381 |   -1.892 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/C |   ^   | clk__L5_N97 | DFRHDX1 | 0.001 |   0.382 |   -1.891 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count144_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count144_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                                (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.382
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.361
  Arrival Time                  0.093
  Slack Time                   -2.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                              |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                |   ^   | clk_enable                   |           |       |   0.000 |    2.268 | 
     | Non_recursive_CIC1_tc_1/g2633/D           |   ^   | clk_enable                   | ON321HDX0 | 0.014 |   0.014 |    2.282 | 
     | Non_recursive_CIC1_tc_1/g2633/Q           |   v   | Non_recursive_CIC1_tc_1/n_51 | ON321HDX0 | 0.079 |   0.093 |    2.361 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/D |   v   | Non_recursive_CIC1_tc_1/n_51 | DFRHDX1   | 0.000 |   0.093 |    2.361 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                           |       |             |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |         |       |   0.000 |   -2.268 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.266 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.211 | 
     | clk__L2_I7/A                              |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.202 | 
     | clk__L2_I7/Q                              |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -2.085 | 
     | clk__L3_I9/A                              |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -2.081 | 
     | clk__L3_I9/Q                              |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -2.023 | 
     | clk__L4_I29/A                             |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.253 |   -2.016 | 
     | clk__L4_I29/Q                             |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.947 | 
     | clk__L5_I97/A                             |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.944 | 
     | clk__L5_I97/Q                             |   ^   | clk__L5_N97 | INHDX12 | 0.057 |   0.381 |   -1.887 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/C |   ^   | clk__L5_N97 | DFRHDX1 | 0.001 |   0.382 |   -1.886 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_2_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_2_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.382
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.361
  Arrival Time                  0.094
  Slack Time                   -2.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    2.267 | 
     | Non_recursive_CIC1_tc_1/g2612/D         |   ^   | clk_enable                   | ON321HDX0 | 0.014 |   0.014 |    2.281 | 
     | Non_recursive_CIC1_tc_1/g2612/Q         |   v   | Non_recursive_CIC1_tc_1/n_67 | ON321HDX0 | 0.080 |   0.094 |    2.361 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/D |   v   | Non_recursive_CIC1_tc_1/n_67 | DFRHDX1   | 0.000 |   0.094 |    2.361 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                         |       |             |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |         |       |   0.000 |   -2.267 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.265 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.210 | 
     | clk__L2_I7/A                            |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.201 | 
     | clk__L2_I7/Q                            |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -2.084 | 
     | clk__L3_I9/A                            |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -2.080 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -2.022 | 
     | clk__L4_I29/A                           |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.253 |   -2.014 | 
     | clk__L4_I29/Q                           |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.946 | 
     | clk__L5_I97/A                           |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.943 | 
     | clk__L5_I97/Q                           |   ^   | clk__L5_N97 | INHDX12 | 0.057 |   0.381 |   -1.886 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/C |   ^   | clk__L5_N97 | DFRHDX1 | 0.001 |   0.382 |   -1.885 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.355
  Arrival Time                  0.108
  Slack Time                   -2.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    2.248 | 
     | Non_recursive_CIC1_tc_1/g2613/D         |   ^   | clk_enable                   | ON321HDX0 | 0.013 |   0.013 |    2.260 | 
     | Non_recursive_CIC1_tc_1/g2613/Q         |   v   | Non_recursive_CIC1_tc_1/n_66 | ON321HDX0 | 0.095 |   0.108 |    2.355 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_66 | DFRHDX1   | 0.000 |   0.108 |    2.355 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                         |       |             |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |         |       |   0.000 |   -2.248 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.246 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.191 | 
     | clk__L2_I7/A                            |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.182 | 
     | clk__L2_I7/Q                            |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -2.065 | 
     | clk__L3_I9/A                            |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -2.060 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -2.002 | 
     | clk__L4_I29/A                           |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.253 |   -1.995 | 
     | clk__L4_I29/Q                           |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.927 | 
     | clk__L5_I96/A                           |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.924 | 
     | clk__L5_I96/Q                           |   ^   | clk__L5_N96 | INHDX12 | 0.055 |   0.379 |   -1.868 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/C |   ^   | clk__L5_N96 | DFRHDX1 | 0.001 |   0.380 |   -1.867 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.329
  Arrival Time                  0.189
  Slack Time                   -2.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | In1[18]                                   |   ^   | In1[18]                             |           |       |   0.000 |    2.140 | 
     | First_Block_H2_z_2/add_175_38/g454/A      |   ^   | In1[18]                             | CAGHDX1   | 0.002 |   0.002 |    2.142 | 
     | First_Block_H2_z_2/add_175_38/g454/CO     |   ^   | First_Block_H2_z_2/Add_add_temp[19] | CAGHDX1   | 0.187 |   0.189 |    2.329 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/SD |   ^   | First_Block_H2_z_2/Add_add_temp[19] | SDFRQHDX1 | 0.000 |   0.189 |    2.329 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.140 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.138 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.084 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.078 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.971 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.952 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.891 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.887 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.830 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.827 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.776 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.366 |   -1.774 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_2_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_2_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.361
  Arrival Time                  0.236
  Slack Time                   -2.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                                 |   ^   | reset_x                      |          |       |   0.000 |    2.126 | 
     | Non_recursive_CIC1_tc_1/g2674/A         |   ^   | reset_x                      | NO2HDX0  | 0.015 |   0.016 |    2.141 | 
     | Non_recursive_CIC1_tc_1/g2674/Q         |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.073 |   0.088 |    2.214 | 
     | Non_recursive_CIC1_tc_1/g2606/C         |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.088 |    2.214 | 
     | Non_recursive_CIC1_tc_1/g2606/Q         |   ^   | Non_recursive_CIC1_tc_1/n_72 | NA3HDX1  | 0.095 |   0.183 |    2.309 | 
     | Non_recursive_CIC1_tc_1/g2591/A         |   ^   | Non_recursive_CIC1_tc_1/n_72 | ON22HDX0 | 0.000 |   0.183 |    2.309 | 
     | Non_recursive_CIC1_tc_1/g2591/Q         |   v   | Non_recursive_CIC1_tc_1/n_81 | ON22HDX0 | 0.053 |   0.236 |    2.361 | 
     | Non_recursive_CIC1_tc_1/phase_0_2_reg/D |   v   | Non_recursive_CIC1_tc_1/n_81 | DFRHDX1  | 0.000 |   0.236 |    2.361 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                         |       |             |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |         |       |   0.000 |   -2.126 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.124 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.069 | 
     | clk__L2_I7/A                            |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.060 | 
     | clk__L2_I7/Q                            |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -1.943 | 
     | clk__L3_I9/A                            |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -1.938 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -1.880 | 
     | clk__L4_I29/A                           |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.252 |   -1.873 | 
     | clk__L4_I29/Q                           |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.805 | 
     | clk__L5_I96/A                           |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.802 | 
     | clk__L5_I96/Q                           |   ^   | clk__L5_N96 | INHDX12 | 0.055 |   0.379 |   -1.747 | 
     | Non_recursive_CIC1_tc_1/phase_0_2_reg/C |   ^   | clk__L5_N96 | DFRHDX1 | 0.001 |   0.380 |   -1.746 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.380
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.360
  Arrival Time                  0.246
  Slack Time                   -2.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                                 |   ^   | reset_x                      |          |       |   0.000 |    2.114 | 
     | Non_recursive_CIC1_tc_1/g2674/A         |   ^   | reset_x                      | NO2HDX0  | 0.015 |   0.016 |    2.130 | 
     | Non_recursive_CIC1_tc_1/g2674/Q         |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.073 |   0.088 |    2.203 | 
     | Non_recursive_CIC1_tc_1/g2625/C         |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.088 |    2.203 | 
     | Non_recursive_CIC1_tc_1/g2625/Q         |   ^   | Non_recursive_CIC1_tc_1/n_57 | NA3HDX1  | 0.098 |   0.186 |    2.300 | 
     | Non_recursive_CIC1_tc_1/g2614/A         |   ^   | Non_recursive_CIC1_tc_1/n_57 | ON22HDX0 | 0.000 |   0.186 |    2.300 | 
     | Non_recursive_CIC1_tc_1/g2614/Q         |   v   | Non_recursive_CIC1_tc_1/n_65 | ON22HDX0 | 0.060 |   0.246 |    2.360 | 
     | Non_recursive_CIC1_tc_1/phase_0_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_65 | DFRHDX1  | 0.000 |   0.246 |    2.360 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                         |       |             |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |         |       |   0.000 |   -2.114 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.112 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.058 | 
     | clk__L2_I7/A                            |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.049 | 
     | clk__L2_I7/Q                            |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -1.932 | 
     | clk__L3_I9/A                            |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -1.927 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -1.869 | 
     | clk__L4_I29/A                           |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.252 |   -1.862 | 
     | clk__L4_I29/Q                           |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.793 | 
     | clk__L5_I96/A                           |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.791 | 
     | clk__L5_I96/Q                           |   ^   | clk__L5_N96 | INHDX12 | 0.055 |   0.379 |   -1.735 | 
     | Non_recursive_CIC1_tc_1/phase_0_1_reg/C |   ^   | clk__L5_N96 | DFRHDX1 | 0.001 |   0.380 |   -1.735 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_0_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_0_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.382
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.362
  Arrival Time                  0.253
  Slack Time                   -2.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                              |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | reset_x                               |   ^   | reset_x                      |          |       |   0.000 |    2.109 | 
     | Non_recursive_CIC1_tc_1/g2674/A       |   ^   | reset_x                      | NO2HDX0  | 0.015 |   0.015 |    2.124 | 
     | Non_recursive_CIC1_tc_1/g2674/Q       |   v   | Non_recursive_CIC1_tc_1/n_9  | NO2HDX0  | 0.073 |   0.088 |    2.197 | 
     | Non_recursive_CIC1_tc_1/g2656/C       |   v   | Non_recursive_CIC1_tc_1/n_9  | NA3HDX1  | 0.000 |   0.088 |    2.197 | 
     | Non_recursive_CIC1_tc_1/g2656/Q       |   ^   | Non_recursive_CIC1_tc_1/n_31 | NA3HDX1  | 0.100 |   0.188 |    2.297 | 
     | Non_recursive_CIC1_tc_1/g2646/A       |   ^   | Non_recursive_CIC1_tc_1/n_31 | ON22HDX0 | 0.000 |   0.188 |    2.297 | 
     | Non_recursive_CIC1_tc_1/g2646/Q       |   v   | Non_recursive_CIC1_tc_1/n_41 | ON22HDX0 | 0.064 |   0.253 |    2.362 | 
     | Non_recursive_CIC1_tc_1/phase_0_reg/D |   v   | Non_recursive_CIC1_tc_1/n_41 | DFRHDX1  | 0.000 |   0.253 |    2.362 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                                       |       |             |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk         |         |       |   0.000 |   -2.109 | 
     | clk__L1_I0/A                          |   ^   | clk         | INHDX12 | 0.002 |   0.002 |   -2.107 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0  | INHDX12 | 0.055 |   0.057 |   -2.052 | 
     | clk__L2_I7/A                          |   v   | clk__L1_N0  | BUHDX6  | 0.009 |   0.066 |   -2.043 | 
     | clk__L2_I7/Q                          |   v   | clk__L2_N7  | BUHDX6  | 0.117 |   0.183 |   -1.926 | 
     | clk__L3_I9/A                          |   v   | clk__L2_N7  | INHDX12 | 0.005 |   0.187 |   -1.922 | 
     | clk__L3_I9/Q                          |   ^   | clk__L3_N9  | INHDX12 | 0.058 |   0.245 |   -1.864 | 
     | clk__L4_I29/A                         |   ^   | clk__L3_N9  | INHDX12 | 0.007 |   0.252 |   -1.856 | 
     | clk__L4_I29/Q                         |   v   | clk__L4_N29 | INHDX12 | 0.068 |   0.321 |   -1.788 | 
     | clk__L5_I97/A                         |   v   | clk__L4_N29 | INHDX12 | 0.003 |   0.324 |   -1.785 | 
     | clk__L5_I97/Q                         |   ^   | clk__L5_N97 | INHDX12 | 0.057 |   0.381 |   -1.728 | 
     | Non_recursive_CIC1_tc_1/phase_0_reg/C |   ^   | clk__L5_N97 | DFRHDX1 | 0.001 |   0.382 |   -1.727 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.261
  Slack Time                   -2.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[7]                                   |   ^   | In1[7]                               |           |       |   0.000 |    2.081 | 
     | First_Block_H2_z_2/add_175_38/g467/B     |   ^   | In1[7]                               | FAHDX0    | 0.000 |   0.000 |    2.081 | 
     | First_Block_H2_z_2/add_175_38/g467/S     |   ^   | First_Block_H2_z_2/Add_add_temp[7]   | FAHDX0    | 0.124 |   0.124 |    2.205 | 
     | First_Block_H2_z_2/g5289/B               |   ^   | First_Block_H2_z_2/Add_add_temp[7]   | AO21HDX1  | 0.000 |   0.124 |    2.205 | 
     | First_Block_H2_z_2/g5289/Q               |   ^   | First_Block_H2_z_2/Add_out1[8]_13385 | AO21HDX1  | 0.137 |   0.261 |    2.342 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/SD |   ^   | First_Block_H2_z_2/Add_out1[8]_13385 | SDFRQHDX1 | 0.000 |   0.261 |    2.342 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.081 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.079 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.024 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.018 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.911 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.889 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.827 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -1.824 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -1.766 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -1.764 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.709 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.707 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.335
  Arrival Time                  0.255
  Slack Time                   -2.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[8]                                   |   ^   | In1[8]                               |           |       |   0.000 |    2.080 | 
     | First_Block_H2_z_2/add_175_38/g466/B     |   ^   | In1[8]                               | FAHDX0    | 0.000 |   0.000 |    2.080 | 
     | First_Block_H2_z_2/add_175_38/g466/S     |   ^   | First_Block_H2_z_2/Add_add_temp[8]   | FAHDX0    | 0.119 |   0.119 |    2.199 | 
     | First_Block_H2_z_2/g5288/B               |   ^   | First_Block_H2_z_2/Add_add_temp[8]   | AO21HDX1  | 0.000 |   0.119 |    2.199 | 
     | First_Block_H2_z_2/g5288/Q               |   ^   | First_Block_H2_z_2/Add_out1[9]_13386 | AO21HDX1  | 0.136 |   0.255 |    2.335 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/SD |   ^   | First_Block_H2_z_2/Add_out1[9]_13386 | SDFRQHDX1 | 0.000 |   0.255 |    2.335 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.080 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.078 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.024 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.018 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.912 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.892 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.831 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.827 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.770 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.768 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.716 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.367 |   -1.713 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[16]/C 
Endpoint:   Downsample1_bypass_reg_reg[16]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.272
  Slack Time                   -2.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.067 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.079 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.338 | 
     | Downsample1_bypass_reg_reg[16]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.339 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.067 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.065 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.005 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.883 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.821 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.815 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.746 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.743 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.688 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.686 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.272
  Slack Time                   -2.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.067 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.079 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.338 | 
     | Downsample1_bypass_reg_reg[17]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.339 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.067 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.065 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.882 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.821 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.815 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.745 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.743 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.688 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.685 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[14]/C 
Endpoint:   Downsample1_bypass_reg_reg[14]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.272
  Slack Time                   -2.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.067 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.079 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.338 | 
     | Downsample1_bypass_reg_reg[14]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.339 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.067 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.065 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.882 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.820 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.815 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.745 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.743 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.688 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.685 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[15]/C 
Endpoint:   Downsample1_bypass_reg_reg[15]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.272
  Slack Time                   -2.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.066 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.079 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.337 | 
     | Downsample1_bypass_reg_reg[15]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.339 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.066 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.064 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.882 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.820 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.815 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.745 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.743 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.688 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.685 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.334
  Arrival Time                  0.268
  Slack Time                   -2.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[13]                                   |   ^   | In1[13]                               |           |       |   0.000 |    2.066 | 
     | First_Block_H2_z_2/add_175_38/g461/B      |   ^   | In1[13]                               | FAHDX0    | 0.000 |   0.000 |    2.066 | 
     | First_Block_H2_z_2/add_175_38/g461/S      |   ^   | First_Block_H2_z_2/Add_add_temp[13]   | FAHDX0    | 0.127 |   0.127 |    2.193 | 
     | First_Block_H2_z_2/g5287/B                |   ^   | First_Block_H2_z_2/Add_add_temp[13]   | AO21HDX1  | 0.000 |   0.127 |    2.193 | 
     | First_Block_H2_z_2/g5287/Q                |   ^   | First_Block_H2_z_2/Add_out1[14]_13374 | AO21HDX1  | 0.141 |   0.268 |    2.334 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/SD |   ^   | First_Block_H2_z_2/Add_out1[14]_13374 | SDFRQHDX1 | 0.000 |   0.268 |    2.334 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.066 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.064 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.897 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.878 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.817 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.813 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.756 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.754 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.702 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.366 |   -1.700 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[13]/C 
Endpoint:   Downsample1_bypass_reg_reg[13]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.339
  Arrival Time                  0.272
  Slack Time                   -2.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.066 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.079 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.337 | 
     | Downsample1_bypass_reg_reg[13]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.339 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.066 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.064 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.170 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.882 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.820 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.815 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.745 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.743 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.687 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.685 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[12]/C 
Endpoint:   Downsample1_bypass_reg_reg[12]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.381
+ Hold                         -0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.338
  Arrival Time                  0.272
  Slack Time                   -2.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk_enable                        |   ^   | clk_enable |           |       |   0.000 |    2.066 | 
     | Non_recursive_CIC1_tc_1/g999/B    |   ^   | clk_enable | AND2HDX1  | 0.012 |   0.012 |    2.078 | 
     | Non_recursive_CIC1_tc_1/g999/Q    |   ^   | enb_1_48_1 | AND2HDX1  | 0.259 |   0.271 |    2.337 | 
     | Downsample1_bypass_reg_reg[12]/SE |   ^   | enb_1_48_1 | SDFRQHDX1 | 0.001 |   0.272 |    2.338 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -2.066 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.002 |   0.002 |   -2.064 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.055 |   0.057 |   -2.010 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.006 |   0.062 |   -2.004 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.108 |   0.171 |   -1.896 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.014 |   0.184 |   -1.882 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.062 |   0.246 |   -1.820 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.006 |   0.252 |   -1.814 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.069 |   0.321 |   -1.745 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.002 |   0.324 |   -1.742 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.055 |   0.379 |   -1.687 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.002 |   0.381 |   -1.685 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.334
  Arrival Time                  0.270
  Slack Time                   -2.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[10]                                   |   ^   | In1[10]                               |           |       |   0.000 |    2.064 | 
     | First_Block_H2_z_2/add_175_38/g464/B      |   ^   | In1[10]                               | FAHDX0    | 0.000 |   0.000 |    2.064 | 
     | First_Block_H2_z_2/add_175_38/g464/S      |   ^   | First_Block_H2_z_2/Add_add_temp[10]   | FAHDX0    | 0.126 |   0.126 |    2.191 | 
     | First_Block_H2_z_2/g5297/B                |   ^   | First_Block_H2_z_2/Add_add_temp[10]   | AO21HDX1  | 0.000 |   0.126 |    2.191 | 
     | First_Block_H2_z_2/g5297/Q                |   ^   | First_Block_H2_z_2/Add_out1[11]_13371 | AO21HDX1  | 0.144 |   0.270 |    2.334 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/SD |   ^   | First_Block_H2_z_2/Add_out1[11]_13371 | SDFRQHDX1 | 0.000 |   0.270 |    2.334 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.064 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.062 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.008 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.002 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.895 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.876 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.815 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.811 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.754 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.751 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.700 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.697 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.333
  Arrival Time                  0.271
  Slack Time                   -2.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[11]                                   |   ^   | In1[11]                               |           |       |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g463/B      |   ^   | In1[11]                               | FAHDX0    | 0.000 |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g463/S      |   ^   | First_Block_H2_z_2/Add_add_temp[11]   | FAHDX0    | 0.119 |   0.119 |    2.181 | 
     | First_Block_H2_z_2/g5293/B                |   ^   | First_Block_H2_z_2/Add_add_temp[11]   | AO21HDX1  | 0.000 |   0.119 |    2.181 | 
     | First_Block_H2_z_2/g5293/Q                |   ^   | First_Block_H2_z_2/Add_out1[12]_13372 | AO21HDX1  | 0.152 |   0.271 |    2.333 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/SD |   ^   | First_Block_H2_z_2/Add_out1[12]_13372 | SDFRQHDX1 | 0.000 |   0.271 |    2.333 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.062 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.060 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.006 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -2.000 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.894 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.874 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.813 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.809 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.752 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.750 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.698 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.696 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                    (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.367
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.334
  Arrival Time                  0.272
  Slack Time                   -2.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[9]                                    |   ^   | In1[9]                                |           |       |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g465/B      |   ^   | In1[9]                                | FAHDX0    | 0.000 |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g465/S      |   ^   | First_Block_H2_z_2/Add_add_temp[9]    | FAHDX0    | 0.124 |   0.124 |    2.186 | 
     | First_Block_H2_z_2/g5300/B                |   ^   | First_Block_H2_z_2/Add_add_temp[9]    | AO21HDX1  | 0.000 |   0.124 |    2.186 | 
     | First_Block_H2_z_2/g5300/Q                |   ^   | First_Block_H2_z_2/Add_out1[10]_13370 | AO21HDX1  | 0.148 |   0.272 |    2.334 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/SD |   ^   | First_Block_H2_z_2/Add_out1[10]_13370 | SDFRQHDX1 | 0.000 |   0.272 |    2.334 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.062 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.060 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.005 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.999 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.893 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.873 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.813 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.808 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.751 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.749 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.697 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.367 |   -1.695 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.333
  Arrival Time                  0.272
  Slack Time                   -2.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[12]                                   |   ^   | In1[12]                               |           |       |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g462/B      |   ^   | In1[12]                               | FAHDX0    | 0.000 |   0.000 |    2.062 | 
     | First_Block_H2_z_2/add_175_38/g462/S      |   ^   | First_Block_H2_z_2/Add_add_temp[12]   | FAHDX0    | 0.123 |   0.123 |    2.184 | 
     | First_Block_H2_z_2/g5291/B                |   ^   | First_Block_H2_z_2/Add_add_temp[12]   | AO21HDX1  | 0.000 |   0.123 |    2.184 | 
     | First_Block_H2_z_2/g5291/Q                |   ^   | First_Block_H2_z_2/Add_out1[13]_13373 | AO21HDX1  | 0.149 |   0.272 |    2.333 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/SD |   ^   | First_Block_H2_z_2/Add_out1[13]_13373 | SDFRQHDX1 | 0.000 |   0.272 |    2.333 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.062 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.060 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -2.005 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.999 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.893 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.873 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.812 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.808 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.751 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.749 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.697 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.367 |   -1.695 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.286
  Slack Time                   -2.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[6]                                   |   ^   | In1[6]                               |           |       |   0.000 |    2.056 | 
     | First_Block_H2_z_2/add_175_38/g468/B     |   ^   | In1[6]                               | FAHDX0    | 0.000 |   0.000 |    2.056 | 
     | First_Block_H2_z_2/add_175_38/g468/S     |   ^   | First_Block_H2_z_2/Add_add_temp[6]   | FAHDX0    | 0.140 |   0.140 |    2.195 | 
     | First_Block_H2_z_2/g5290/B               |   ^   | First_Block_H2_z_2/Add_add_temp[6]   | AO21HDX1  | 0.000 |   0.140 |    2.195 | 
     | First_Block_H2_z_2/g5290/Q               |   ^   | First_Block_H2_z_2/Add_out1[7]_13384 | AO21HDX1  | 0.146 |   0.286 |    2.342 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/SD |   ^   | First_Block_H2_z_2/Add_out1[7]_13384 | SDFRQHDX1 | 0.000 |   0.286 |    2.342 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.056 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.054 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.999 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.993 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.886 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.863 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.801 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -1.799 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -1.741 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -1.738 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.684 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.682 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.340
  Arrival Time                  0.293
  Slack Time                   -2.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[5]                                   |   ^   | In1[5]                               |           |       |   0.000 |    2.048 | 
     | First_Block_H2_z_2/add_175_38/g469/B     |   ^   | In1[5]                               | FAHDX0    | 0.000 |   0.000 |    2.048 | 
     | First_Block_H2_z_2/add_175_38/g469/S     |   ^   | First_Block_H2_z_2/Add_add_temp[5]   | FAHDX0    | 0.135 |   0.135 |    2.183 | 
     | First_Block_H2_z_2/g5292/B               |   ^   | First_Block_H2_z_2/Add_add_temp[5]   | AO21HDX1  | 0.000 |   0.135 |    2.183 | 
     | First_Block_H2_z_2/g5292/Q               |   ^   | First_Block_H2_z_2/Add_out1[6]_13383 | AO21HDX1  | 0.157 |   0.293 |    2.340 | 
     | First_Block_H2_z_2/Delay1_out1_reg[6]/SD |   ^   | First_Block_H2_z_2/Add_out1[6]_13383 | SDFRQHDX1 | 0.000 |   0.293 |    2.340 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.048 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.046 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.991 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.985 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.878 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.856 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.794 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -1.791 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -1.733 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -1.730 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.676 | 
     | First_Block_H2_z_2/Delay1_out1_reg[6]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.674 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.342
  Arrival Time                  0.300
  Slack Time                   -2.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[3]                                   |   ^   | In1[3]                               |           |       |   0.000 |    2.042 | 
     | First_Block_H2_z_2/add_175_38/g471/B     |   ^   | In1[3]                               | FAHDX0    | 0.000 |   0.000 |    2.042 | 
     | First_Block_H2_z_2/add_175_38/g471/S     |   ^   | First_Block_H2_z_2/Add_add_temp[3]   | FAHDX0    | 0.151 |   0.151 |    2.193 | 
     | First_Block_H2_z_2/g5295/B               |   ^   | First_Block_H2_z_2/Add_add_temp[3]   | AO21HDX1  | 0.000 |   0.151 |    2.193 | 
     | First_Block_H2_z_2/g5295/Q               |   ^   | First_Block_H2_z_2/Add_out1[4]_13381 | AO21HDX1  | 0.149 |   0.300 |    2.342 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/SD |   ^   | First_Block_H2_z_2/Add_out1[4]_13381 | SDFRQHDX1 | 0.000 |   0.300 |    2.342 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.042 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.040 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.985 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.979 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.872 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.849 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.787 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -1.785 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -1.727 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -1.724 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.670 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.668 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.336
  Arrival Time                  0.295
  Slack Time                   -2.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[15]                                   |   ^   | In1[15]                               |           |       |   0.000 |    2.041 | 
     | First_Block_H2_z_2/add_175_38/g459/B      |   ^   | In1[15]                               | FAHDX0    | 0.000 |   0.000 |    2.041 | 
     | First_Block_H2_z_2/add_175_38/g459/S      |   ^   | First_Block_H2_z_2/Add_add_temp[15]   | FAHDX0    | 0.138 |   0.138 |    2.179 | 
     | First_Block_H2_z_2/g5286/B                |   ^   | First_Block_H2_z_2/Add_add_temp[15]   | AO21HDX1  | 0.000 |   0.138 |    2.179 | 
     | First_Block_H2_z_2/g5286/Q                |   ^   | First_Block_H2_z_2/Add_out1[16]_13376 | AO21HDX1  | 0.157 |   0.295 |    2.336 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/SD |   ^   | First_Block_H2_z_2/Add_out1[16]_13376 | SDFRQHDX1 | 0.000 |   0.295 |    2.336 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.041 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.039 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.984 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.978 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.872 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.852 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.792 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.787 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.730 | 
     | clk__L5_I80/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -1.728 | 
     | clk__L5_I80/Q                            |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.674 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.369 |   -1.672 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.366
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.333
  Arrival Time                  0.292
  Slack Time                   -2.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[14]                                   |   ^   | In1[14]                               |           |       |   0.000 |    2.041 | 
     | First_Block_H2_z_2/add_175_38/g460/B      |   ^   | In1[14]                               | FAHDX0    | 0.000 |   0.000 |    2.041 | 
     | First_Block_H2_z_2/add_175_38/g460/S      |   ^   | First_Block_H2_z_2/Add_add_temp[14]   | FAHDX0    | 0.132 |   0.132 |    2.173 | 
     | First_Block_H2_z_2/g5296/B                |   ^   | First_Block_H2_z_2/Add_add_temp[14]   | AO21HDX1  | 0.000 |   0.132 |    2.173 | 
     | First_Block_H2_z_2/g5296/Q                |   ^   | First_Block_H2_z_2/Add_out1[15]_13375 | AO21HDX1  | 0.160 |   0.292 |    2.333 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/SD |   ^   | First_Block_H2_z_2/Add_out1[15]_13375 | SDFRQHDX1 | 0.000 |   0.292 |    2.333 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.041 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.039 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.984 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.978 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.872 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.852 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.791 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.787 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.730 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.002 |   0.313 |   -1.728 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.052 |   0.364 |   -1.676 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.002 |   0.366 |   -1.674 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.369
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.336
  Arrival Time                  0.296
  Slack Time                   -2.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                       |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | In1[16]                                   |   ^   | In1[16]                               |           |       |   0.000 |    2.040 | 
     | First_Block_H2_z_2/add_175_38/g458/B      |   ^   | In1[16]                               | FAHDX0    | 0.000 |   0.000 |    2.040 | 
     | First_Block_H2_z_2/add_175_38/g458/S      |   ^   | First_Block_H2_z_2/Add_add_temp[16]   | FAHDX0    | 0.140 |   0.140 |    2.180 | 
     | First_Block_H2_z_2/g5285/B                |   ^   | First_Block_H2_z_2/Add_add_temp[16]   | AO21HDX1  | 0.000 |   0.140 |    2.180 | 
     | First_Block_H2_z_2/g5285/Q                |   ^   | First_Block_H2_z_2/Add_out1[17]_13377 | AO21HDX1  | 0.156 |   0.296 |    2.336 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/SD |   ^   | First_Block_H2_z_2/Add_out1[17]_13377 | SDFRQHDX1 | 0.000 |   0.296 |    2.336 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -2.040 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.038 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.983 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.977 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.106 |   0.169 |   -1.871 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.020 |   0.189 |   -1.851 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.060 |   0.249 |   -1.790 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.004 |   0.253 |   -1.786 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.057 |   0.310 |   -1.729 | 
     | clk__L5_I80/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.313 |   -1.726 | 
     | clk__L5_I80/Q                            |   ^   | clk__L5_N80 | INHDX12   | 0.053 |   0.366 |   -1.673 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.369 |   -1.670 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.374
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.340
  Arrival Time                  0.304
  Slack Time                   -2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                      |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | In1[4]                                   |   ^   | In1[4]                               |           |       |   0.000 |    2.036 | 
     | First_Block_H2_z_2/add_175_38/g470/B     |   ^   | In1[4]                               | FAHDX0    | 0.000 |   0.000 |    2.036 | 
     | First_Block_H2_z_2/add_175_38/g470/S     |   ^   | First_Block_H2_z_2/Add_add_temp[4]   | FAHDX0    | 0.138 |   0.138 |    2.174 | 
     | First_Block_H2_z_2/g5294/B               |   ^   | First_Block_H2_z_2/Add_add_temp[4]   | AO21HDX1  | 0.000 |   0.138 |    2.174 | 
     | First_Block_H2_z_2/g5294/Q               |   ^   | First_Block_H2_z_2/Add_out1[5]_13382 | AO21HDX1  | 0.165 |   0.304 |    2.340 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/SD |   ^   | First_Block_H2_z_2/Add_out1[5]_13382 | SDFRQHDX1 | 0.000 |   0.304 |    2.340 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.036 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.002 |   0.002 |   -2.034 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.055 |   0.057 |   -1.979 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.006 |   0.062 |   -1.973 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.107 |   0.170 |   -1.866 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.022 |   0.192 |   -1.844 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.062 |   0.254 |   -1.782 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.002 |   0.257 |   -1.779 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.058 |   0.315 |   -1.721 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.317 |   -1.719 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.054 |   0.372 |   -1.664 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.374 |   -1.662 | 
     +--------------------------------------------------------------------------------------------------------+ 

