# vsim -c -do "run 7000000000000000ns; exit;" work.main_tb 
# Start time: 10:01:05 on Jan 17,2017
# Loading work.main_tb
# Loading work.top
# Loading work.memory_controller
# Loading work.rom_dual_port
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_dual_port
# Loading work.main
# Loading work.lpm_divide
# Loading work.LPM_HINT_EVALUATION
# Loading work.encode
# Loading work.upzero
# ** Warning: Design size of 14569 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# run 7000000000000000ns
# Result:         495 RESULT: FAILAt t=          2590190000 clk=1 finish=1 return_val=       495
# Cycles:               129507
# ** Note: $finish    : _adpcm.v(23895)
#    Time: 2590190 ns  Iteration: 2  Instance: /main_tb
# End time: 10:09:19 on Jan 17,2017, Elapsed time: 0:08:14
# Errors: 0, Warnings: 1
