<profile>

<section name = "Vivado HLS Report for 'sobel_x'" level="0">
<item name = "Date">Fri Dec 13 11:11:32 2019
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">sobel_1212</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.51, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">786950, 786950, 786950, 786950, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">786434, 786434, 6, 3, 1, 262144, yes</column>
<column name="- Loop 2">513, 513, 1, -, -, 513, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 628</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 242</column>
<column name="Register">-, -, 407, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lineBuff_val_0_V_U">gaussianBlur_linefYi, 1, 0, 0, 512, 8, 1, 4096</column>
<column name="lineBuff_val_1_V_U">gaussianBlur_linefYi, 1, 0, 0, 512, 8, 1, 4096</column>
<column name="lineBuff_val_2_V_U">gaussianBlur_linefYi, 1, 0, 0, 512, 8, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="accumulator_V_1_2_fu_474_p2">+, 0, 0, 8, 11, 11</column>
<column name="accumulator_V_2_2_fu_497_p2">+, 0, 0, 8, 11, 11</column>
<column name="col_assign_4_0_2_fu_363_p2">+, 0, 0, 39, 2, 32</column>
<column name="countWait_3_fu_541_p2">+, 0, 0, 17, 10, 1</column>
<column name="idxCol_fu_324_p2">+, 0, 0, 39, 1, 32</column>
<column name="idxRow_3_fu_330_p2">+, 0, 0, 39, 1, 32</column>
<column name="out_V_fu_503_p2">+, 0, 0, 8, 8, 8</column>
<column name="phitmp_fu_396_p2">+, 0, 0, 26, 19, 1</column>
<column name="pixConvolved_4_fu_357_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_15_fu_480_p2">+, 0, 0, 8, 8, 8</column>
<column name="accumulator_V_0_2_fu_410_p2">-, 0, 0, 16, 9, 9</column>
<column name="accumulator_V_1_fu_458_p2">-, 0, 0, 8, 11, 11</column>
<column name="accumulator_V_2_fu_486_p2">-, 0, 0, 8, 11, 11</column>
<column name="out_V_3_fu_515_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_10_fu_416_p2">-, 0, 0, 15, 8, 8</column>
<column name="tmp_11_fu_464_p2">-, 0, 0, 8, 8, 8</column>
<column name="tmp_16_fu_492_p2">-, 0, 0, 8, 8, 8</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state7_pp0_stage2_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_312_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond6_fu_268_p2">icmp, 0, 0, 18, 19, 19</column>
<column name="exitcond_fu_535_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp2_fu_306_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_fu_290_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="tmp_18_fu_318_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_19_fu_344_p2">icmp, 0, 0, 18, 19, 10</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="idxCol_1_fu_383_p3">select, 0, 0, 32, 1, 32</column>
<column name="idxRow_1_fu_336_p3">select, 0, 0, 32, 1, 32</column>
<column name="out_V_4_fu_520_p3">select, 0, 0, 8, 1, 8</column>
<column name="pixConvolved_1_fu_376_p3">select, 0, 0, 32, 1, 32</column>
<column name="pixConvolved_2_fu_389_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_V_fu_527_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_col_assign_phi_fu_215_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_countWait_phi_fu_249_p4">9, 2, 19, 38</column>
<column name="ap_phi_mux_idxRow_phi_fu_226_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_pixConvolved_phi_fu_237_p4">9, 2, 32, 64</column>
<column name="col_assign_reg_211">9, 2, 32, 64</column>
<column name="countWait_1_reg_257">9, 2, 10, 20</column>
<column name="countWait_reg_245">9, 2, 19, 38</column>
<column name="dst_V_V_blk_n">9, 2, 1, 2</column>
<column name="dst_V_V_din">15, 3, 8, 24</column>
<column name="idxRow_reg_222">9, 2, 32, 64</column>
<column name="lineBuff_val_0_V_address0">15, 3, 9, 27</column>
<column name="lineBuff_val_1_V_address0">21, 4, 9, 36</column>
<column name="lineBuff_val_2_V_address0">21, 4, 9, 36</column>
<column name="pixConvolved_reg_233">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulator_V_0_2_reg_661">9, 0, 9, 0</column>
<column name="accumulator_V_2_2_reg_671">11, 0, 11, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond6_reg_547">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_or_cond_reg_566">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_tmp_19_reg_588">1, 0, 1, 0</column>
<column name="col_assign_reg_211">32, 0, 32, 0</column>
<column name="countWait_1_reg_257">10, 0, 10, 0</column>
<column name="countWait_reg_245">19, 0, 19, 0</column>
<column name="exitcond6_reg_547">1, 0, 1, 0</column>
<column name="idxCol_1_reg_622">32, 0, 32, 0</column>
<column name="idxCol_reg_578">32, 0, 32, 0</column>
<column name="idxRow_1_reg_583">32, 0, 32, 0</column>
<column name="idxRow_reg_222">32, 0, 32, 0</column>
<column name="lineBuff_val_1_V_ad_reg_556">9, 0, 9, 0</column>
<column name="lineBuff_val_1_V_lo_1_reg_637">8, 0, 8, 0</column>
<column name="lineBuff_val_1_V_lo_2_reg_643">8, 0, 8, 0</column>
<column name="lineBuff_val_2_V_ad_reg_561">9, 0, 9, 0</column>
<column name="lineBuff_val_2_V_lo_4_reg_649">8, 0, 8, 0</column>
<column name="lineBuff_val_2_V_lo_5_reg_655">8, 0, 8, 0</column>
<column name="or_cond_reg_566">1, 0, 1, 0</column>
<column name="out_V_reg_676">8, 0, 8, 0</column>
<column name="phitmp_reg_632">19, 0, 19, 0</column>
<column name="pixConvolved_2_reg_627">32, 0, 32, 0</column>
<column name="pixConvolved_reg_233">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_10_reg_666">8, 0, 8, 0</column>
<column name="tmp_18_reg_572">1, 0, 1, 0</column>
<column name="tmp_19_reg_588">1, 0, 1, 0</column>
<column name="tmp_s_reg_551">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, sobel_x, return value</column>
<column name="src_V_V_dout">in, 8, ap_fifo, src_V_V, pointer</column>
<column name="src_V_V_empty_n">in, 1, ap_fifo, src_V_V, pointer</column>
<column name="src_V_V_read">out, 1, ap_fifo, src_V_V, pointer</column>
<column name="dst_V_V_din">out, 8, ap_fifo, dst_V_V, pointer</column>
<column name="dst_V_V_full_n">in, 1, ap_fifo, dst_V_V, pointer</column>
<column name="dst_V_V_write">out, 1, ap_fifo, dst_V_V, pointer</column>
</table>
</item>
</section>
</profile>
