library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity cofre_ckt is
   Port (clk, FAILURE, SUCCESS: in std_logic;
		E:  in std_logic_vector(2 downto 0);
         	S: out std_logic_vector(2 downto 0);
          	encerrando: out std_logic);
end cofre_ckt;

architecture ckt of cofre_ckt is

	component ffd is
		port (ck, clr, set, d : in  std_logic;
								  q : out std_logic);
	end component;

  	signal saida_ffd: std_logic_vector(2 downto 0);
  
  begin	

	  F2: ffd port map(cLk, clearFF2,setFF2, E(2), saida_ffd(2));
	  
end ckt;