# Day 7: Handy Haversacks

## Hardware Simulation Results
Simulation using Icarus Verilog Testbench (`sim/tb.v`).

- **Cycle Count**: Approx 20,468 cycles.
- **Result**: Splitters Hit: 1499, Active Beams: 86 (Matches Python Ground Truth).


