#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Apr 23 09:54:12 2021
# Process ID: 10408
# Log file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_2/planAhead.log
# Journal file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/Verilog/segment7Module/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list IN_CLR]]
startgroup
set_property package_pin P92 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  IN_CLR]]
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  IN_CLR]]
startgroup
set_property package_pin P51 [get_ports IN_CLR]
endgroup
save_constraints
