#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jul 29 02:40:44 2018
# Process ID: 7362
# Current directory: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/synth_1
# Command line: vivado -log spi_slave_simple.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_slave_simple.tcl
# Log file: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/synth_1/spi_slave_simple.vds
# Journal file: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alois/.Xilinx/Vivado/Vivado_init.tcl'
source spi_slave_simple.tcl -notrace
Command: synth_design -top spi_slave_simple -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7369 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1264.250 ; gain = 82.992 ; free physical = 421 ; free virtual = 4170
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi_slave_simple' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:46]
	Parameter datawidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_slave_simple' (1#1) [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.781 ; gain = 124.523 ; free physical = 435 ; free virtual = 4184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.781 ; gain = 124.523 ; free physical = 434 ; free virtual = 4183
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alois/Xilinx_projects/constraints/basys3.xdc]
Finished Parsing XDC File [/home/alois/Xilinx_projects/constraints/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alois/Xilinx_projects/constraints/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_slave_simple_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_slave_simple_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.000 ; gain = 0.000 ; free physical = 186 ; free virtual = 3937
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 252 ; free virtual = 4002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 252 ; free virtual = 4002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 254 ; free virtual = 4003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 244 ; free virtual = 3994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_slave_simple 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (data_temp_out_reg[0]) is unused and will be removed from module spi_slave_simple.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'data_temp_out_reg[0]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
WARNING: [Synth 8-3332] Sequential element (data_temp_out_reg[0]__0) is unused and will be removed from module spi_slave_simple.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 236 ; free virtual = 3986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[15] with 1st driver pin 'data_temp_out_reg[15]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[15] with 2nd driver pin 'data_temp_out_reg[15]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[14] with 1st driver pin 'data_temp_out_reg[14]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[14] with 2nd driver pin 'data_temp_out_reg[14]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[13] with 1st driver pin 'data_temp_out_reg[13]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[13] with 2nd driver pin 'data_temp_out_reg[13]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[12] with 1st driver pin 'data_temp_out_reg[12]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[12] with 2nd driver pin 'data_temp_out_reg[12]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[11] with 1st driver pin 'data_temp_out_reg[11]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[11] with 2nd driver pin 'data_temp_out_reg[11]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[10] with 1st driver pin 'data_temp_out_reg[10]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[10] with 2nd driver pin 'data_temp_out_reg[10]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[9] with 1st driver pin 'data_temp_out_reg[9]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[9] with 2nd driver pin 'data_temp_out_reg[9]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[8] with 1st driver pin 'data_temp_out_reg[8]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[8] with 2nd driver pin 'data_temp_out_reg[8]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[7] with 1st driver pin 'data_temp_out_reg[7]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[7] with 2nd driver pin 'data_temp_out_reg[7]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[6] with 1st driver pin 'data_temp_out_reg[6]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[6] with 2nd driver pin 'data_temp_out_reg[6]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[5] with 1st driver pin 'data_temp_out_reg[5]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[5] with 2nd driver pin 'data_temp_out_reg[5]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[4] with 1st driver pin 'data_temp_out_reg[4]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[4] with 2nd driver pin 'data_temp_out_reg[4]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[3] with 1st driver pin 'data_temp_out_reg[3]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[3] with 2nd driver pin 'data_temp_out_reg[3]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[2] with 1st driver pin 'data_temp_out_reg[2]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[2] with 2nd driver pin 'data_temp_out_reg[2]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[1] with 1st driver pin 'data_temp_out_reg[1]/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net data_temp_out[1] with 2nd driver pin 'data_temp_out_reg[1]__0/Q' [/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.srcs/sources_1/new/spi_slave_simple.vhd:72]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       15|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |FDRE |    63|
|4     |IBUF |     3|
|5     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.000 ; gain = 435.742 ; free physical = 143 ; free virtual = 3856
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1617.000 ; gain = 124.523 ; free physical = 197 ; free virtual = 3910
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.008 ; gain = 435.742 ; free physical = 197 ; free virtual = 3910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.008 ; gain = 454.855 ; free physical = 193 ; free virtual = 3906
INFO: [Common 17-1381] The checkpoint '/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/synth_1/spi_slave_simple.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_slave_simple_utilization_synth.rpt -pb spi_slave_simple_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1617.008 ; gain = 0.000 ; free physical = 191 ; free virtual = 3905
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 02:41:54 2018...
