// Seed: 1288341617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout uwire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout uwire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = -1;
  assign id_9 = -1;
  assign id_7 = ~id_9;
  wire [1 : 1] id_10;
  assign id_5 = -1'b0;
  wire id_11, id_12;
endmodule
module module_1 #(
    parameter id_19 = 32'd99,
    parameter id_23 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire _id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire _id_19;
  input wire id_18;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_12,
      id_9,
      id_3,
      id_2,
      id_22,
      id_2,
      id_26
  );
  assign modCall_1.id_5 = 0;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_29, id_30[!  id_23 : id_19];
  wire id_31, id_32, id_33, id_34;
endmodule
