EDA Netlist Writer report for pipeline
Sat Dec  7 00:54:20 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Legal Notice
  4. Flow Summary
  5. Flow Settings
  6. Flow Non-Default Global Settings
  7. Flow Elapsed Time
  8. Flow OS Summary
  9. Flow Log
 10. Analysis & Synthesis Summary
 11. Analysis & Synthesis Settings
 12. Parallel Compilation
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Resource Utilization by Entity
 16. Analysis & Synthesis RAM Summary
 17. Analysis & Synthesis IP Cores Summary
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated
 24. Source assignments for dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated
 25. Parameter Settings for User Entity Instance: fetch:fetch|Gshare_predict:bpu
 26. Parameter Settings for User Entity Instance: fetch:fetch|adder:PCAdder
 27. Parameter Settings for User Entity Instance: fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: IFID:ifid
 29. Parameter Settings for User Entity Instance: decode:dcd|controlUnit:CU
 30. Parameter Settings for User Entity Instance: decode:dcd|mux2x1:RFMux
 31. Parameter Settings for User Entity Instance: decode:dcd|mux2x1:RegWriteMux
 32. Parameter Settings for User Entity Instance: IDEX:idex
 33. Parameter Settings for User Entity Instance: execute:exec|mux4x1:frwrda
 34. Parameter Settings for User Entity Instance: execute:exec|mux4x1:frwrdb
 35. Parameter Settings for User Entity Instance: execute:exec|mux2x1:ALUMux
 36. Parameter Settings for User Entity Instance: execute:exec|ALU:alu
 37. Parameter Settings for User Entity Instance: EXMEM:exmem
 38. Parameter Settings for User Entity Instance: mux2x1:memForward
 39. Parameter Settings for User Entity Instance: dataMemory:DM|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: MEMWB:memwb
 41. Parameter Settings for User Entity Instance: mux2x1:WBMux
 42. Parameter Settings for User Entity Instance: mux2x1:WritePc
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "mux2x1:WritePc"
 45. Port Connectivity Checks: "execute:exec|comparator:comp"
 46. Port Connectivity Checks: "execute:exec|ALU:alu"
 47. Port Connectivity Checks: "execute:exec|mux4x1:frwrdb"
 48. Port Connectivity Checks: "execute:exec|mux4x1:frwrda"
 49. Port Connectivity Checks: "decode:dcd|mux2x1:RegWriteMux"
 50. Port Connectivity Checks: "decode:dcd|controlUnit:CU"
 51. Port Connectivity Checks: "fetch:fetch|adder:PCAdder"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages
 56. Fitter Summary
 57. Fitter Settings
 58. Parallel Compilation
 59. Fitter Netlist Optimizations
 60. Incremental Compilation Preservation Summary
 61. Incremental Compilation Partition Settings
 62. Incremental Compilation Placement Preservation
 63. Pin-Out File
 64. Fitter Resource Usage Summary
 65. Fitter Partition Statistics
 66. Input Pins
 67. Output Pins
 68. Dual Purpose and Dedicated Pins
 69. I/O Bank Usage
 70. All Package Pins
 71. I/O Assignment Warnings
 72. Fitter Resource Utilization by Entity
 73. Delay Chain Summary
 74. Pad To Core Delay Chain Fanout
 75. Control Signals
 76. Global & Other Fast Signals
 77. Non-Global High Fan-Out Signals
 78. Fitter RAM Summary
 79. |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ALTSYNCRAM
 80. |pipeline|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM
 81. Routing Usage Summary
 82. LAB Logic Elements
 83. LAB-wide Signals
 84. LAB Signals Sourced
 85. LAB Signals Sourced Out
 86. LAB Distinct Inputs
 87. I/O Rules Summary
 88. I/O Rules Details
 89. I/O Rules Matrix
 90. Fitter Device Options
 91. Operating Settings and Conditions
 92. Estimated Delay Added for Hold Timing Summary
 93. Estimated Delay Added for Hold Timing Details
 94. Fitter Messages
 95. Fitter Suppressed Messages
 96. Assembler Summary
 97. Assembler Settings
 98. Assembler Generated Files
 99. Assembler Device Options: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.sof
100. Assembler Messages
101. Legal Notice
102. Timing Analyzer Summary
103. Parallel Compilation
104. SDC File List
105. Clocks
106. Slow 1200mV 85C Model Fmax Summary
107. Slow 1200mV 85C Model Setup Summary
108. Slow 1200mV 85C Model Hold Summary
109. Slow 1200mV 85C Model Recovery Summary
110. Slow 1200mV 85C Model Removal Summary
111. Slow 1200mV 85C Model Minimum Pulse Width Summary
112. Slow 1200mV 85C Model Metastability Summary
113. Slow 1200mV 0C Model Fmax Summary
114. Slow 1200mV 0C Model Setup Summary
115. Slow 1200mV 0C Model Hold Summary
116. Slow 1200mV 0C Model Recovery Summary
117. Slow 1200mV 0C Model Removal Summary
118. Slow 1200mV 0C Model Minimum Pulse Width Summary
119. Slow 1200mV 0C Model Metastability Summary
120. Fast 1200mV 0C Model Setup Summary
121. Fast 1200mV 0C Model Hold Summary
122. Fast 1200mV 0C Model Recovery Summary
123. Fast 1200mV 0C Model Removal Summary
124. Fast 1200mV 0C Model Minimum Pulse Width Summary
125. Fast 1200mV 0C Model Metastability Summary
126. Multicorner Timing Analysis Summary
127. Board Trace Model Assignments
128. Input Transition Times
129. Signal Integrity Metrics (Slow 1200mv 0c Model)
130. Signal Integrity Metrics (Slow 1200mv 85c Model)
131. Signal Integrity Metrics (Fast 1200mv 0c Model)
132. Setup Transfers
133. Hold Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths Summary
137. Clock Status Summary
138. Timing Analyzer Messages
139. EDA Netlist Writer Messages
140. Simulation Settings
141. Simulation Generated Files
142. Flow Messages
143. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Dec  7 00:54:20 2024 ;
; Revision Name             ; pipeline                              ;
; Top-level Entity Name     ; pipeline                              ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Sat Dec  7 00:54:20 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; pipeline                                       ;
; Top-level Entity Name              ; pipeline                                       ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,761 / 49,760 ( 6 % )                         ;
;     Total combinational functions  ; 2,608 / 49,760 ( 5 % )                         ;
;     Dedicated logic registers      ; 1,429 / 49,760 ( 3 % )                         ;
; Total registers                    ; 1429                                           ;
; Total pins                         ; 12 / 360 ( 3 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 40,960 / 1,677,312 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/07/2024 00:53:47 ;
; Main task         ; Compilation         ;
; Revision Name     ; pipeline            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                   ;
+--------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                            ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                      ; 2544320857565.173352202744804          ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME                   ; NA                                     ; --            ; --          ; testbench      ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH       ; testbench                              ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                     ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                        ; ModelSim (Verilog)                     ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS               ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                        ; testbench.v                            ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_MODULE_NAME                 ; testbench                              ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_NAME                        ; testbench                              ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                             ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                     ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                     ; 0                                      ; --            ; --          ; --             ;
; MISC_FILE                                  ; instructionMemory_bb.v                 ; --            ; --          ; --             ;
; MISC_FILE                                  ; dataMemory_inst.v                      ; --            ; --          ; --             ;
; MISC_FILE                                  ; dataMemory_bb.v                        ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS                    ; 6                                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS             ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS             ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS            ; Half Vccio                             ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS            ; Half Vccio                             ; --            ; --          ; --             ;
; PARTITION_COLOR                            ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL        ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL                  ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION              ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
+--------------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:08     ; 1.0                     ; 4823 MB             ; 00:00:15                           ;
; Fitter               ; 00:00:15     ; 1.4                     ; 5810 MB             ; 00:00:28                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4722 MB             ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 2.2                     ; 4895 MB             ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4688 MB             ; 00:00:01                           ;
; Total                ; 00:00:29     ; --                      ; --                  ; 00:00:51                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-G6MURCC  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-G6MURCC  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-G6MURCC  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-G6MURCC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-G6MURCC  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline
quartus_fit --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline
quartus_asm --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline
quartus_sta SecondPhasePipeline -c pipeline
quartus_eda --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec  7 00:53:55 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; pipeline                                       ;
; Top-level Entity Name              ; pipeline                                       ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 3,790                                          ;
;     Total combinational functions  ; 2,607                                          ;
;     Dedicated logic registers      ; 1,461                                          ;
; Total registers                    ; 1461                                           ;
; Total pins                         ; 12                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 40,960                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; pipeline           ; pipeline           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 6                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                            ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; instructionMemory.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v                     ;         ;
; dataMemory.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v                            ;         ;
; SignExtender.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v                          ;         ;
; registerFile.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v                          ;         ;
; programCounter.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v                        ;         ;
; Pipes.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v                                 ;         ;
; pipeline.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v                              ;         ;
; mux2x1.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v                                ;         ;
; hazard_detection.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v                      ;         ;
; ForwardingUnit.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v                        ;         ;
; fetch.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v                                 ;         ;
; execute.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v                               ;         ;
; decode.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v                                ;         ;
; controlUnit.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v                           ;         ;
; comparator.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v                            ;         ;
; ALU.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v                                   ;         ;
; adder.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v                                 ;         ;
; Gshare_predict.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v                        ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal221.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_11g1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_11g1.tdf                  ;         ;
; instructionmemoryinitializationfile.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionmemoryinitializationfile.mif ;         ;
; db/altsyncram_8km1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_8km1.tdf                  ;         ;
; datamemoryinitializationfile.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/datamemoryinitializationfile.mif        ;         ;
+-----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,790     ;
;                                             ;           ;
; Total combinational functions               ; 2607      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1998      ;
;     -- 3 input functions                    ; 555       ;
;     -- <=2 input functions                  ; 54        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2526      ;
;     -- arithmetic mode                      ; 81        ;
;                                             ;           ;
; Total registers                             ; 1461      ;
;     -- Dedicated logic registers            ; 1461      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
; Total memory bits                           ; 40960     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1525      ;
; Total fan-out                               ; 16102     ;
; Average fan-out                             ; 3.87      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                       ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |pipeline                                    ; 2607 (1)            ; 1461 (0)                  ; 40960       ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |pipeline                                                                                                 ; pipeline          ; work         ;
;    |EXMEM:exmem|                             ; 45 (45)             ; 89 (89)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|EXMEM:exmem                                                                                     ; EXMEM             ; work         ;
;    |IDEX:idex|                               ; 1411 (1411)         ; 144 (144)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|IDEX:idex                                                                                       ; IDEX              ; work         ;
;    |IFID:ifid|                               ; 48 (48)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|IFID:ifid                                                                                       ; IFID              ; work         ;
;    |MEMWB:memwb|                             ; 0 (0)               ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|MEMWB:memwb                                                                                     ; MEMWB             ; work         ;
;    |dataMemory:DM|                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|dataMemory:DM                                                                                   ; dataMemory        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|dataMemory:DM|altsyncram:altsyncram_component                                                   ; altsyncram        ; work         ;
;          |altsyncram_8km1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated                    ; altsyncram_8km1   ; work         ;
;    |decode:dcd|                              ; 57 (0)              ; 1024 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|decode:dcd                                                                                      ; decode            ; work         ;
;       |controlUnit:CU|                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|decode:dcd|controlUnit:CU                                                                       ; controlUnit       ; work         ;
;       |mux2x1:RegWriteMux|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|decode:dcd|mux2x1:RegWriteMux                                                                   ; mux2x1            ; work         ;
;       |registerFile:RF|                      ; 40 (40)             ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|decode:dcd|registerFile:RF                                                                      ; registerFile      ; work         ;
;    |execute:exec|                            ; 744 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|execute:exec                                                                                    ; execute           ; work         ;
;       |ALU:alu|                              ; 561 (561)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|execute:exec|ALU:alu                                                                            ; ALU               ; work         ;
;       |mux2x1:ALUMux|                        ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|execute:exec|mux2x1:ALUMux                                                                      ; mux2x1            ; work         ;
;       |mux4x1:frwrda|                        ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|execute:exec|mux4x1:frwrda                                                                      ; mux4x1            ; work         ;
;       |mux4x1:frwrdb|                        ; 70 (70)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|execute:exec|mux4x1:frwrdb                                                                      ; mux4x1            ; work         ;
;    |fetch:fetch|                             ; 171 (42)            ; 74 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch                                                                                     ; fetch             ; work         ;
;       |Gshare_predict:bpu|                   ; 106 (106)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|Gshare_predict:bpu                                                                  ; Gshare_predict    ; work         ;
;       |adder:PCAdder|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|adder:PCAdder                                                                       ; adder             ; work         ;
;       |instructionMemory:IM|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM                                                                ; instructionMemory ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;             |altsyncram_11g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated ; altsyncram_11g1   ; work         ;
;       |programCounter:pc|                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|fetch:fetch|programCounter:pc                                                                   ; programCounter    ; work         ;
;    |forwarding_unit:fw|                      ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|forwarding_unit:fw                                                                              ; forwarding_unit   ; work         ;
;    |hazard_detection:HDU|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|hazard_detection:HDU                                                                            ; hazard_detection  ; work         ;
;    |mux2x1:WBMux|                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|mux2x1:WBMux                                                                                    ; mux2x1            ; work         ;
;    |mux2x1:WritePc|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|mux2x1:WritePc                                                                                  ; mux2x1            ; work         ;
;    |mux2x1:memForward|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline|mux2x1:memForward                                                                               ; mux2x1            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; Name                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                     ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM                    ; M9K  ; Single Port ; 256          ; 32           ; --           ; --           ; 8192  ; dataMemoryInitializationFile.mif        ;
; fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; instructionMemoryInitializationFile.mif ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |pipeline|dataMemory:DM                    ; dataMemory.v        ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |pipeline|fetch:fetch|instructionMemory:IM ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; IDEX:idex|Q[11..20,22]                            ; Lost fanout                            ;
; IFID:ifid|Q[11..20]                               ; Lost fanout                            ;
; fetch:fetch|Gshare_predict:bpu|brn_hist_reg[0..4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26            ;                                        ;
+---------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                   ;
+-----------------+--------------------+----------------------------------------+
; Register name   ; Reason for Removal ; Registers Removed due to This Register ;
+-----------------+--------------------+----------------------------------------+
; IDEX:idex|Q[20] ; Lost Fanouts       ; IFID:ifid|Q[20]                        ;
; IDEX:idex|Q[19] ; Lost Fanouts       ; IFID:ifid|Q[19]                        ;
; IDEX:idex|Q[18] ; Lost Fanouts       ; IFID:ifid|Q[18]                        ;
; IDEX:idex|Q[17] ; Lost Fanouts       ; IFID:ifid|Q[17]                        ;
; IDEX:idex|Q[16] ; Lost Fanouts       ; IFID:ifid|Q[16]                        ;
; IDEX:idex|Q[15] ; Lost Fanouts       ; IFID:ifid|Q[15]                        ;
; IDEX:idex|Q[14] ; Lost Fanouts       ; IFID:ifid|Q[14]                        ;
; IDEX:idex|Q[13] ; Lost Fanouts       ; IFID:ifid|Q[13]                        ;
; IDEX:idex|Q[12] ; Lost Fanouts       ; IFID:ifid|Q[12]                        ;
; IDEX:idex|Q[11] ; Lost Fanouts       ; IFID:ifid|Q[11]                        ;
+-----------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1461  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 1397  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1146  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; fetch:fetch|programCounter:pc|PCout[0]  ; 11      ;
; fetch:fetch|programCounter:pc|PCout[1]  ; 12      ;
; fetch:fetch|programCounter:pc|PCout[2]  ; 11      ;
; fetch:fetch|programCounter:pc|PCout[3]  ; 12      ;
; fetch:fetch|programCounter:pc|PCout[4]  ; 5       ;
; fetch:fetch|programCounter:pc|PCout[5]  ; 3       ;
; fetch:fetch|programCounter:pc|PCout[6]  ; 3       ;
; fetch:fetch|programCounter:pc|PCout[7]  ; 3       ;
; fetch:fetch|programCounter:pc|PCout[8]  ; 3       ;
; fetch:fetch|programCounter:pc|PCout[9]  ; 3       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pipeline|IDEX:idex|Q[21]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pipeline|IDEX:idex|Q[134]                       ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |pipeline|IFID:ifid|Q[33]                        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |pipeline|IDEX:idex|Q[106]                       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |pipeline|IDEX:idex|Q[67]                        ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |pipeline|IDEX:idex|Q[151]                       ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[69]                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[74]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[64]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[82]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[59]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[86]                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |pipeline|EXMEM:exmem|Q[87]                      ;
; 33:1               ; 10 bits   ; 220 LEs       ; 40 LEs               ; 180 LEs                ; Yes        ; |pipeline|fetch:fetch|programCounter:pc|PCout[9] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline|execute:exec|mux4x1:frwrda|Mux29       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline|execute:exec|mux4x1:frwrdb|Mux30       ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |pipeline|fetch:fetch|Gshare_predict:bpu|Mux65   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:fetch|Gshare_predict:bpu ;
+----------------------+-------+----------------------------------------------+
; Parameter Name       ; Value ; Type                                         ;
+----------------------+-------+----------------------------------------------+
; GSHARE_BITS_NUM      ; 5     ; Signed Integer                               ;
; OPTION_OPERAND_WIDTH ; 10    ; Signed Integer                               ;
+----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:fetch|adder:PCAdder ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                   ; Type                           ;
+------------------------------------+-----------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                        ;
; WIDTH_A                            ; 32                                      ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WIDTH_B                            ; 1                                       ; Untyped                        ;
; WIDTHAD_B                          ; 1                                       ; Untyped                        ;
; NUMWORDS_B                         ; 1                                       ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; M9K                                     ; Untyped                        ;
; BYTE_SIZE                          ; 8                                       ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 1024                                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                        ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_11g1                         ; Untyped                        ;
+------------------------------------+-----------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID:ifid ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; size           ; 63    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:dcd|controlUnit:CU ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                              ;
; _addi          ; 001000 ; Unsigned Binary                              ;
; _ori_          ; 001101 ; Unsigned Binary                              ;
; _xori_         ; 001110 ; Unsigned Binary                              ;
; _andi_         ; 001100 ; Unsigned Binary                              ;
; _slti_         ; 001010 ; Unsigned Binary                              ;
; _lw            ; 100011 ; Unsigned Binary                              ;
; _sw            ; 101011 ; Unsigned Binary                              ;
; _beq           ; 000100 ; Unsigned Binary                              ;
; _j_            ; 000010 ; Unsigned Binary                              ;
; _jal_          ; 000011 ; Unsigned Binary                              ;
; _bne_          ; 000101 ; Unsigned Binary                              ;
; _add_          ; 100000 ; Unsigned Binary                              ;
; _sub_          ; 100010 ; Unsigned Binary                              ;
; _and_          ; 100100 ; Unsigned Binary                              ;
; _or_           ; 100101 ; Unsigned Binary                              ;
; _slt_          ; 101010 ; Unsigned Binary                              ;
; _xor_          ; 100110 ; Unsigned Binary                              ;
; _nor_          ; 100111 ; Unsigned Binary                              ;
; _sll_          ; 000000 ; Unsigned Binary                              ;
; _srl_          ; 000010 ; Unsigned Binary                              ;
; _jr_           ; 001000 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:dcd|mux2x1:RFMux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:dcd|mux2x1:RegWriteMux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; size           ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX:idex ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; size           ; 160   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:exec|mux4x1:frwrda ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:exec|mux4x1:frwrdb ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:exec|mux2x1:ALUMux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:exec|ALU:alu   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM:exmem ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 89    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:memForward ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; size           ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataMemory:DM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+--------------------+
; Parameter Name                     ; Value                            ; Type               ;
+------------------------------------+----------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped            ;
; WIDTH_A                            ; 32                               ; Signed Integer     ;
; WIDTHAD_A                          ; 8                                ; Signed Integer     ;
; NUMWORDS_A                         ; 256                              ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped            ;
; WIDTH_B                            ; 1                                ; Untyped            ;
; WIDTHAD_B                          ; 1                                ; Untyped            ;
; NUMWORDS_B                         ; 1                                ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped            ;
; RAM_BLOCK_TYPE                     ; M9K                              ; Untyped            ;
; BYTE_SIZE                          ; 8                                ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped            ;
; INIT_FILE                          ; dataMemoryInitializationFile.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped            ;
; ENABLE_ECC                         ; FALSE                            ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_8km1                  ; Untyped            ;
+------------------------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB:memwb ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 82    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:WBMux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:WritePc ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; dataMemory:DM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux2x1:WritePc"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; in2[31..10] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "execute:exec|comparator:comp" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Explicitly unconnected        ;
; hold  ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:exec|ALU:alu"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "execute:exec|mux4x1:frwrdb" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "execute:exec|mux4x1:frwrda" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "decode:dcd|mux2x1:RegWriteMux" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; in2  ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode:dcd|controlUnit:CU"                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; jump ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fetch:fetch|adder:PCAdder" ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; in2[9..1] ; Input ; Info     ; Stuck at GND           ;
; in2[0]    ; Input ; Info     ; Stuck at VCC           ;
+-----------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 1461                        ;
;     CLR               ; 224                         ;
;     CLR SCLR          ; 73                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 1082                        ;
; cycloneiii_lcell_comb ; 2607                        ;
;     arith             ; 81                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 71                          ;
;     normal            ; 2526                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 484                         ;
;         4 data inputs ; 1998                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  7 00:53:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/SignExtender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/registerFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file pipes.v
    Info (12023): Found entity 1: IFID File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v Line: 1
    Info (12023): Found entity 2: IDEX File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v Line: 17
    Info (12023): Found entity 3: EXMEM File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v Line: 34
    Info (12023): Found entity 4: MEMWB File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Pipes.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.v
    Info (12023): Found entity 1: pipeline File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v Line: 1
    Info (12023): Found entity 2: mux4x1 File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/mux2x1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection.v
    Info (12023): Found entity 1: hazard_detection File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/hazard_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/adder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file gshare_predict.v
    Info (12023): Found entity 1: Gshare_predict File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/Gshare_predict.v Line: 2
Info (12127): Elaborating entity "pipeline" for the top level hierarchy
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:fetch" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 28
Info (12128): Elaborating entity "Gshare_predict" for hierarchy "fetch:fetch|Gshare_predict:bpu" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v Line: 39
Info (12128): Elaborating entity "adder" for hierarchy "fetch:fetch|adder:PCAdder" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v Line: 46
Info (12128): Elaborating entity "programCounter" for hierarchy "fetch:fetch|programCounter:pc" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v Line: 48
Info (12128): Elaborating entity "instructionMemory" for hierarchy "fetch:fetch|instructionMemory:IM" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/fetch.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v Line: 82
Info (12130): Elaborated megafunction instantiation "fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v Line: 82
Info (12133): Instantiated megafunction "fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/instructionMemory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf
    Info (12023): Found entity 1: altsyncram_11g1 File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_11g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_11g1" for hierarchy "fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IFID" for hierarchy "IFID:ifid" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 32
Info (12128): Elaborating entity "decode" for hierarchy "decode:dcd" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 43
Info (12128): Elaborating entity "controlUnit" for hierarchy "decode:dcd|controlUnit:CU" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v Line: 33
Info (12128): Elaborating entity "mux2x1" for hierarchy "decode:dcd|mux2x1:RFMux" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v Line: 37
Info (12128): Elaborating entity "registerFile" for hierarchy "decode:dcd|registerFile:RF" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v Line: 43
Info (12128): Elaborating entity "SignExtender" for hierarchy "decode:dcd|SignExtender:SignExtend" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/decode.v Line: 46
Info (12128): Elaborating entity "hazard_detection" for hierarchy "hazard_detection:HDU" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 53
Info (12128): Elaborating entity "IDEX" for hierarchy "IDEX:idex" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 59
Info (12128): Elaborating entity "execute" for hierarchy "execute:exec" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 67
Info (12128): Elaborating entity "mux4x1" for hierarchy "execute:exec|mux4x1:frwrda" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v Line: 17
Info (12128): Elaborating entity "mux2x1" for hierarchy "execute:exec|mux2x1:ALUMux" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v Line: 21
Info (12128): Elaborating entity "ALU" for hierarchy "execute:exec|ALU:alu" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v Line: 23
Info (12128): Elaborating entity "comparator" for hierarchy "execute:exec|comparator:comp" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/execute.v Line: 26
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:fw" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 83
Info (12128): Elaborating entity "EXMEM" for hierarchy "EXMEM:exmem" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 91
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:DM" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v Line: 89
Info (12130): Elaborated megafunction instantiation "dataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v Line: 89
Info (12133): Instantiated megafunction "dataMemory:DM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/dataMemory.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dataMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf
    Info (12023): Found entity 1: altsyncram_8km1 File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/db/altsyncram_8km1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8km1" for hierarchy "dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEMWB" for hierarchy "MEMWB:memwb" File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 102
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/programCounter.v Line: 16
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3939 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 3863 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Sat Dec  7 00:53:55 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.map.smsg.


+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec  7 00:54:11 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; pipeline                                       ;
; Top-level Entity Name              ; pipeline                                       ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,761 / 49,760 ( 6 % )                         ;
;     Total combinational functions  ; 2,608 / 49,760 ( 5 % )                         ;
;     Dedicated logic registers      ; 1,429 / 49,760 ( 3 % )                         ;
; Total registers                    ; 1429                                           ;
; Total pins                         ; 12 / 360 ( 3 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 40,960 / 1,677,312 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; 6                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   7.7%      ;
;     Processor 5            ;   7.7%      ;
;     Processor 6            ;   7.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                ;
+-------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------+------------------+-----------------------+
; Node              ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                     ; Destination Port ; Destination Port Name ;
+-------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------+------------------+-----------------------+
; MEMWB:memwb|Q[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[0]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[1]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[2]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[3]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[4]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[5]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[6]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[7]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[8]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[9]  ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[10] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[11] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[12] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[13] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[14] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[15] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[16] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[17] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[18] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[32] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[19] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[33] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[20] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[34] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[21] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[35] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[22] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[36] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[23] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[37] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[24] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[38] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[25] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[39] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[26] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[40] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[27] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[41] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[28] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[42] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[29] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[43] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[30] ; PORTADATAOUT     ;                       ;
; MEMWB:memwb|Q[44] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|q_a[31] ; PORTADATAOUT     ;                       ;
+-------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4177 ) ; 0.00 % ( 0 / 4177 )        ; 0.00 % ( 0 / 4177 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4177 ) ; 0.00 % ( 0 / 4177 )        ; 0.00 % ( 0 / 4177 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4161 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,761 / 49,760 ( 6 % )     ;
;     -- Combinational with no register       ; 1332                       ;
;     -- Register only                        ; 153                        ;
;     -- Combinational with a register        ; 1276                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1998                       ;
;     -- 3 input functions                    ; 555                        ;
;     -- <=2 input functions                  ; 55                         ;
;     -- Register only                        ; 153                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2527                       ;
;     -- arithmetic mode                      ; 81                         ;
;                                             ;                            ;
; Total registers*                            ; 1,429 / 51,509 ( 3 % )     ;
;     -- Dedicated logic registers            ; 1,429 / 49,760 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 203 / 3,110 ( 7 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 12 / 360 ( 3 % )           ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 5 / 182 ( 3 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 2 ( 0 % )              ;
; Total block memory bits                     ; 40,960 / 1,677,312 ( 2 % ) ;
; Total block memory implementation bits      ; 46,080 / 1,677,312 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 1                          ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 2.4% / 2.3% / 2.5%         ;
; Peak interconnect usage (total/H/V)         ; 41.7% / 40.8% / 43.0%      ;
; Maximum fan-out                             ; 1437                       ;
; Highest non-global fan-out                  ; 1417                       ;
; Total fan-out                               ; 15528                      ;
; Average fan-out                             ; 3.66                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2761 / 49760 ( 6 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1332                 ; 0                              ;
;     -- Register only                        ; 153                  ; 0                              ;
;     -- Combinational with a register        ; 1276                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1998                 ; 0                              ;
;     -- 3 input functions                    ; 555                  ; 0                              ;
;     -- <=2 input functions                  ; 55                   ; 0                              ;
;     -- Register only                        ; 153                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2527                 ; 0                              ;
;     -- arithmetic mode                      ; 81                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1429                 ; 0                              ;
;     -- Dedicated logic registers            ; 1429 / 49760 ( 3 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 203 / 3110 ( 7 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 12                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 40960                ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                              ;
; M9K                                         ; 5 / 182 ( 2 % )      ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 15541                ; 8                              ;
;     -- Registered Connections               ; 6051                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 10                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk  ; P11   ; 3        ; 34           ; 0            ; 28           ; 1437                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; rst  ; A7    ; 7        ; 49           ; 54           ; 28           ; 1417                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; PC[0] ; E10   ; 8        ; 36           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[1] ; H11   ; 8        ; 34           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[2] ; E11   ; 8        ; 36           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[3] ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[4] ; D9    ; 8        ; 31           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[5] ; J10   ; 8        ; 34           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[6] ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[7] ; A6    ; 8        ; 34           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[8] ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[9] ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; PC[4]               ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 52 ( 2 % )   ; 2.5V          ; --           ;
; 8        ; 14 / 36 ( 39 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; PC[8]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 471        ; 8        ; PC[7]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 445        ; 7        ; rst                                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; PC[6]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; PC[9]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 465        ; 8        ; PC[3]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; PC[4]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; PC[0]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; PC[2]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; PC[1]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; PC[5]                                          ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; clk                                            ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; PC[0]    ; Incomplete set of assignments ;
; PC[1]    ; Incomplete set of assignments ;
; PC[2]    ; Incomplete set of assignments ;
; PC[3]    ; Incomplete set of assignments ;
; PC[4]    ; Incomplete set of assignments ;
; PC[5]    ; Incomplete set of assignments ;
; PC[6]    ; Incomplete set of assignments ;
; PC[7]    ; Incomplete set of assignments ;
; PC[8]    ; Incomplete set of assignments ;
; PC[9]    ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; rst      ; Incomplete set of assignments ;
; PC[0]    ; Missing location assignment   ;
; PC[1]    ; Missing location assignment   ;
; PC[2]    ; Missing location assignment   ;
; PC[3]    ; Missing location assignment   ;
; PC[4]    ; Missing location assignment   ;
; PC[5]    ; Missing location assignment   ;
; PC[6]    ; Missing location assignment   ;
; PC[7]    ; Missing location assignment   ;
; PC[8]    ; Missing location assignment   ;
; PC[9]    ; Missing location assignment   ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                       ; Entity Name       ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |pipeline                                    ; 2761 (2)    ; 1429 (0)                  ; 0 (0)         ; 40960       ; 5    ; 1          ; 0            ; 0       ; 0         ; 12   ; 0            ; 1332 (2)     ; 153 (0)           ; 1276 (0)         ; 0          ; |pipeline                                                                                                 ; pipeline          ; work         ;
;    |EXMEM:exmem|                             ; 115 (115)   ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 14 (14)           ; 78 (78)          ; 0          ; |pipeline|EXMEM:exmem                                                                                     ; EXMEM             ; work         ;
;    |IDEX:idex|                               ; 1440 (1440) ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 393 (393)    ; 11 (11)           ; 1036 (1036)      ; 0          ; |pipeline|IDEX:idex                                                                                       ; IDEX              ; work         ;
;    |IFID:ifid|                               ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0          ; |pipeline|IFID:ifid                                                                                       ; IFID              ; work         ;
;    |MEMWB:memwb|                             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 44 (44)          ; 0          ; |pipeline|MEMWB:memwb                                                                                     ; MEMWB             ; work         ;
;    |dataMemory:DM|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|dataMemory:DM                                                                                   ; dataMemory        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|dataMemory:DM|altsyncram:altsyncram_component                                                   ; altsyncram        ; work         ;
;          |altsyncram_8km1:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated                    ; altsyncram_8km1   ; work         ;
;    |decode:dcd|                              ; 1081 (0)    ; 1024 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 102 (0)           ; 927 (0)          ; 0          ; |pipeline|decode:dcd                                                                                      ; decode            ; work         ;
;       |controlUnit:CU|                       ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 4 (4)            ; 0          ; |pipeline|decode:dcd|controlUnit:CU                                                                       ; controlUnit       ; work         ;
;       |mux2x1:RegWriteMux|                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |pipeline|decode:dcd|mux2x1:RegWriteMux                                                                   ; mux2x1            ; work         ;
;       |registerFile:RF|                      ; 1064 (1064) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 102 (102)         ; 922 (922)        ; 0          ; |pipeline|decode:dcd|registerFile:RF                                                                      ; registerFile      ; work         ;
;    |execute:exec|                            ; 744 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 693 (0)      ; 0 (0)             ; 51 (0)           ; 0          ; |pipeline|execute:exec                                                                                    ; execute           ; work         ;
;       |ALU:alu|                              ; 561 (561)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 545 (545)    ; 0 (0)             ; 16 (16)          ; 0          ; |pipeline|execute:exec|ALU:alu                                                                            ; ALU               ; work         ;
;       |mux2x1:ALUMux|                        ; 47 (47)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 6 (6)            ; 0          ; |pipeline|execute:exec|mux2x1:ALUMux                                                                      ; mux2x1            ; work         ;
;       |mux4x1:frwrda|                        ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 8 (8)            ; 0          ; |pipeline|execute:exec|mux4x1:frwrda                                                                      ; mux4x1            ; work         ;
;       |mux4x1:frwrdb|                        ; 70 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 21 (21)          ; 0          ; |pipeline|execute:exec|mux4x1:frwrdb                                                                      ; mux4x1            ; work         ;
;    |fetch:fetch|                             ; 191 (32)    ; 74 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (31)     ; 20 (0)            ; 55 (11)          ; 0          ; |pipeline|fetch:fetch                                                                                     ; fetch             ; work         ;
;       |Gshare_predict:bpu|                   ; 126 (126)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 20 (20)           ; 44 (44)          ; 0          ; |pipeline|fetch:fetch|Gshare_predict:bpu                                                                  ; Gshare_predict    ; work         ;
;       |adder:PCAdder|                        ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|fetch:fetch|adder:PCAdder                                                                       ; adder             ; work         ;
;       |instructionMemory:IM|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM                                                                ; instructionMemory ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;             |altsyncram_11g1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated ; altsyncram_11g1   ; work         ;
;       |programCounter:pc|                    ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; 0          ; |pipeline|fetch:fetch|programCounter:pc                                                                   ; programCounter    ; work         ;
;    |forwarding_unit:fw|                      ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 15 (15)          ; 0          ; |pipeline|forwarding_unit:fw                                                                              ; forwarding_unit   ; work         ;
;    |hazard_detection:HDU|                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |pipeline|hazard_detection:HDU                                                                            ; hazard_detection  ; work         ;
;    |mux2x1:WBMux|                            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 30 (30)          ; 0          ; |pipeline|mux2x1:WBMux                                                                                    ; mux2x1            ; work         ;
;    |mux2x1:WritePc|                          ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 17 (17)          ; 0          ; |pipeline|mux2x1:WritePc                                                                                  ; mux2x1            ; work         ;
;    |mux2x1:memForward|                       ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 12 (12)          ; 0          ; |pipeline|mux2x1:memForward                                                                               ; mux2x1            ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; PC[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[9] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                               ;                   ;         ;
; rst                                                                                               ;                   ;         ;
;      - IDEX:idex|Q[0]                                                                             ; 0                 ; 6       ;
;      - IDEX:idex|Q[21]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[24]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[98]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[134]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[133]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[132]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[131]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[130]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[99]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[100]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[101]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[102]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[103]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[104]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[105]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[106]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[107]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[23]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[108]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[109]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[110]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[111]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[112]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[113]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[114]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[115]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[116]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[117]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[118]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[119]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[120]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[121]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[122]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[123]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[124]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[125]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[126]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[127]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[128]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[129]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[66]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[150]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[67]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[68]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[69]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[70]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[71]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[72]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[73]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[74]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[75]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[76]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[77]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[78]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[79]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[80]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[81]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[82]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[83]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[84]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[85]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[86]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[87]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[88]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[89]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[90]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[91]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[92]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[93]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[94]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[95]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[96]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[97]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[149]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[152]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[65]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[66]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[67]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[68]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[69]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[70]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[71]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[72]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[73]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[74]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[75]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[76]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[77]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[78]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[79]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[80]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[87]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[88]                                                                          ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[0]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[1]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[2]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[3]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[4]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[5]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[6]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[7]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[8]                                                     ; 0                 ; 6       ;
;      - fetch:fetch|programCounter:pc|PCout[9]                                                     ; 0                 ; 6       ;
;      - IDEX:idex|Q[154]                                                                           ; 0                 ; 6       ;
;      - IFID:ifid|Q[43]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[42]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[45]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[44]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[46]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[23]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[21]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[25]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[24]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[26]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[22]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[48]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[50]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[52]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[51]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[49]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[47]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[37]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[38]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[39]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[40]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[41]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[25]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[26]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[27]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[28]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[29]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[30]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[31]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[32]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[33]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[53]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[1]                                                                             ; 0                 ; 6       ;
;      - IDEX:idex|Q[3]                                                                             ; 0                 ; 6       ;
;      - IDEX:idex|Q[2]                                                                             ; 0                 ; 6       ;
;      - IDEX:idex|Q[4]                                                                             ; 0                 ; 6       ;
;      - IDEX:idex|Q[5]                                                                             ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~2                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~3                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~4                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~5                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~6                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~7                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~8                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~9                                                     ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~10                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~11                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~12                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~13                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~14                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~15                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~16                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~17                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~18                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~19                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~20                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~21                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~22                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~23                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~24                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~25                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~26                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~27                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~28                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~29                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~30                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~31                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~32                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~33                                                    ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~34                                                    ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][0]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][0]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][0]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[0]                                                                             ; 0                 ; 6       ;
;      - IFID:ifid|Q[32]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[33]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[34]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[35]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[36]                                                                            ; 0                 ; 6       ;
;      - IFID:ifid|Q[54]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][1]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][1]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][1]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[55]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][2]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][2]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][2]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[56]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][3]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][3]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][3]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[57]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][4]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][4]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][4]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[58]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][5]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][5]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][5]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[59]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][6]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][6]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][6]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[60]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][7]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][7]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][7]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[61]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][8]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][8]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][8]                                                ; 0                 ; 6       ;
;      - IFID:ifid|Q[62]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][9]                                                 ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][9]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][9]                                                ; 0                 ; 6       ;
;      - fetch:fetch|Gshare_predict:bpu|state~36                                                    ; 0                 ; 6       ;
;      - IFID:ifid|Q[1]                                                                             ; 0                 ; 6       ;
;      - IFID:ifid|Q[3]                                                                             ; 0                 ; 6       ;
;      - IFID:ifid|Q[2]                                                                             ; 0                 ; 6       ;
;      - IFID:ifid|Q[4]                                                                             ; 0                 ; 6       ;
;      - IFID:ifid|Q[5]                                                                             ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[3]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[50]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[1]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[2]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[0]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[45]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[46]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[47]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[49]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[48]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[4]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[51]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[5]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[52]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[6]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[53]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[7]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[54]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[8]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[55]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[9]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[56]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[10]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[57]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[11]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[58]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[12]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[59]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[5]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[57]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[23]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[20]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[21]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[15]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[16]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[17]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[19]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[18]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[6]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[58]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[7]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[59]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[8]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[60]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[9]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[61]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[10]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[62]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[11]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[63]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[12]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[64]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[13]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[14]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[22]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[24]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[25]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[1]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[0]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[3]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[2]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[4]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[148]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[146]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[147]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[145]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[159]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[81]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[141]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[140]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[143]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[142]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[144]                                                                           ; 0                 ; 6       ;
;      - forwarding_unit:fw|ForwardA[1]~0                                                           ; 0                 ; 6       ;
;      - forwarding_unit:fw|ForwardA[0]~1                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[80]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[155]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[79]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[86]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[78]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[85]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[156]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[77]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[84]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[76]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[83]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[75]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[82]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[74]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[81]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[157]                                                                           ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[73]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[72]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[71]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[70]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[69]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[68]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[67]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[66]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[158]                                                                           ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrda|Mux30~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrda|Mux31~0                                                         ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[65]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[64]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[63]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[62]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[61]                                                                          ; 0                 ; 6       ;
;      - MEMWB:memwb|Q[60]                                                                          ; 0                 ; 6       ;
;      - IDEX:idex|Q[34]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[136]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[135]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[138]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[137]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[139]                                                                           ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux31~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux31~1                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[65]                                                                            ; 0                 ; 6       ;
;      - forwarding_unit:fw|ForwardB[1]~5                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[64]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[63]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[62]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[61]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[60]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[59]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[58]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[57]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[56]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[55]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[54]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[53]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[52]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[51]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[50]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[49]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[48]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[47]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[46]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[45]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[44]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[43]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[42]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[41]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[40]                                                                            ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux26~0                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[39]                                                                            ; 0                 ; 6       ;
;      - IDEX:idex|Q[38]                                                                            ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux27~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux27~1                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[37]                                                                            ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux28~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux28~1                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[36]                                                                            ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux29~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux29~1                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[35]                                                                            ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux30~0                                                         ; 0                 ; 6       ;
;      - execute:exec|mux4x1:frwrdb|Mux30~1                                                         ; 0                 ; 6       ;
;      - IDEX:idex|Q[153]                                                                           ; 0                 ; 6       ;
;      - IDEX:idex|Q[151]                                                                           ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[26]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[27]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[28]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[29]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[30]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[31]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[32]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[33]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[34]                                                                          ; 0                 ; 6       ;
;      - IFID:ifid|Q[31]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][31]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][31]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][30]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][30]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][30]                                               ; 0                 ; 6       ;
;      - IFID:ifid|Q[27]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][29]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][29]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][28]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][28]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][28]                                               ; 0                 ; 6       ;
;      - IFID:ifid|Q[28]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][27]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][27]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][26]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][26]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][25]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][25]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][24]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][24]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][24]                                               ; 0                 ; 6       ;
;      - IFID:ifid|Q[29]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][23]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][23]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][22]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][22]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][21]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][21]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][20]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][20]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][19]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][19]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][18]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][18]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][17]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][17]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][16]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][16]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][16]                                               ; 0                 ; 6       ;
;      - IFID:ifid|Q[30]                                                                            ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][15]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][15]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][14]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][14]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][13]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][13]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][12]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][12]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][11]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][11]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[22][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[26][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[18][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[30][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[25][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[21][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[17][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[29][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[20][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[24][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[16][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[28][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[27][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[23][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[19][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[31][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[10][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[9][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[8][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[11][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[5][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[6][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[4][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[7][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[2][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[1][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[0][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[3][10]                                                ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[13][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[14][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[12][10]                                               ; 0                 ; 6       ;
;      - decode:dcd|registerFile:RF|registers[15][10]                                               ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[56]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[55]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[54]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[53]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[52]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[51]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[50]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[49]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[48]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[47]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[46]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[45]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[44]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[43]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[42]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[41]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[40]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[39]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[38]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[37]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[36]                                                                          ; 0                 ; 6       ;
;      - EXMEM:exmem|Q[35]                                                                          ; 0                 ; 6       ;
;      - dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a10 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                      ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; EXMEM:exmem|Q[22]                       ; FF_X36_Y28_N15     ; 3       ; Write enable ; no     ; --                   ; --               ; --                        ;
; EXMEM:exmem|Q[24]                       ; FF_X35_Y23_N1      ; 2       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; EXMEM:exmem|Q[59]~26                    ; LCCOMB_X41_Y28_N30 ; 34      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; EXMEM:exmem|Q[69]~46                    ; LCCOMB_X43_Y25_N26 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; EXMEM:exmem|Q[74]~45                    ; LCCOMB_X41_Y27_N6  ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; IDEX:idex|Q[148]                        ; FF_X37_Y30_N1      ; 27      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; clk                                     ; PIN_P11            ; 1435    ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; comb~0                                  ; LCCOMB_X35_Y30_N24 ; 77      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~1   ; LCCOMB_X31_Y26_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~10  ; LCCOMB_X32_Y26_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~11  ; LCCOMB_X29_Y23_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~13  ; LCCOMB_X30_Y26_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~15  ; LCCOMB_X30_Y26_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~16  ; LCCOMB_X30_Y26_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~17  ; LCCOMB_X30_Y26_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~19  ; LCCOMB_X31_Y26_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~21  ; LCCOMB_X30_Y26_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~22  ; LCCOMB_X31_Y26_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~23  ; LCCOMB_X31_Y26_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~24  ; LCCOMB_X30_Y26_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~25  ; LCCOMB_X32_Y26_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~26  ; LCCOMB_X30_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~27  ; LCCOMB_X31_Y26_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~28  ; LCCOMB_X32_Y27_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~29  ; LCCOMB_X31_Y26_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~3   ; LCCOMB_X30_Y26_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~30  ; LCCOMB_X32_Y27_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~31  ; LCCOMB_X32_Y26_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~32  ; LCCOMB_X30_Y26_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~33  ; LCCOMB_X32_Y26_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~34  ; LCCOMB_X31_Y26_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~35  ; LCCOMB_X30_Y26_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~36  ; LCCOMB_X31_Y26_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~37  ; LCCOMB_X32_Y26_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~38  ; LCCOMB_X30_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~39  ; LCCOMB_X31_Y26_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~4   ; LCCOMB_X30_Y26_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~5   ; LCCOMB_X32_Y26_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~7   ; LCCOMB_X32_Y26_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode:dcd|registerFile:RF|Decoder0~9   ; LCCOMB_X29_Y23_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~10 ; LCCOMB_X40_Y35_N8  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~11 ; LCCOMB_X39_Y32_N6  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~12 ; LCCOMB_X39_Y32_N16 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~13 ; LCCOMB_X39_Y32_N26 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~14 ; LCCOMB_X39_Y33_N20 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~15 ; LCCOMB_X39_Y31_N20 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~16 ; LCCOMB_X40_Y35_N22 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~17 ; LCCOMB_X40_Y32_N0  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~18 ; LCCOMB_X40_Y35_N24 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~19 ; LCCOMB_X40_Y35_N26 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~20 ; LCCOMB_X39_Y32_N4  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~21 ; LCCOMB_X39_Y32_N30 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~22 ; LCCOMB_X40_Y35_N20 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~23 ; LCCOMB_X39_Y32_N8  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~24 ; LCCOMB_X39_Y31_N14 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~25 ; LCCOMB_X39_Y31_N12 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~26 ; LCCOMB_X39_Y31_N30 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~27 ; LCCOMB_X40_Y32_N30 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~28 ; LCCOMB_X40_Y32_N16 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~29 ; LCCOMB_X40_Y32_N22 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~3  ; LCCOMB_X39_Y33_N16 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~30 ; LCCOMB_X40_Y32_N24 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~31 ; LCCOMB_X39_Y33_N18 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~32 ; LCCOMB_X40_Y35_N30 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~33 ; LCCOMB_X39_Y33_N4  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~34 ; LCCOMB_X40_Y35_N4  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~4  ; LCCOMB_X39_Y32_N24 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~5  ; LCCOMB_X39_Y32_N10 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~6  ; LCCOMB_X39_Y33_N26 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~7  ; LCCOMB_X39_Y31_N18 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~8  ; LCCOMB_X40_Y35_N14 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fetch:fetch|Gshare_predict:bpu|state~9  ; LCCOMB_X40_Y35_N0  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; hazard_detection:HDU|ld_has_hazard~6    ; LCCOMB_X35_Y23_N16 ; 150     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; rst                                     ; PIN_A7             ; 1417    ; Async. clear ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_P11  ; 1435    ; 4                                    ; Global Clock         ; GCLK19           ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------+---------------------+
; Name      ; Fan-Out             ;
+-----------+---------------------+
; rst~input ; 1417                ;
+-----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                       ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                     ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM                    ; M9K  ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; dataMemoryInitializationFile.mif        ; M9K_X33_Y28_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; instructionMemoryInitializationFile.mif ; M9K_X33_Y31_N0, M9K_X33_Y33_N0, M9K_X33_Y30_N0, M9K_X33_Y32_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pipeline|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00110100000000100000000000000000) (2105432704) (872546304) (34020000)    ;(00111000000010100000000000000000) (-1587534592) (940179456) (380A0000)   ;(00100000000101000000000000001010) (-289967284) (538181642) (2014000A)   ;(00000000000000000010100000100000) (24040) (10272) (2820)   ;(00100000000000010000000000000001) (-294767295) (536936449) (20010001)   ;(00100000000101101111111111111111) (-289389519) (538378239) (2016FFFF)   ;(00000000001000000010100000100000) (10024040) (2107424) (202820)   ;(10001100101011110000000000000000) (118250944) (-1934688256) (-7-3-5-10000)   ;
;8;(00000001111000000101000000100101) (170050045) (31477797) (1E05025)    ;(00100000001000101111111111111111) (-284389519) (539164671) (2022FFFF)   ;(00000000010000000011000000100000) (20030040) (4206624) (403020)   ;(10001100110100000000000000000000) (128450944) (-1932525568) (-7-3-300000)   ;(00000010110000101100100000101010) (260544052) (46319658) (2C2C82A)   ;(00000001010100001101000000101010) (124150052) (22073386) (150D02A)   ;(00000011010110011101100000100100) (326354044) (56219684) (359D824)   ;(00010000000110110000000000000100) (2006600004) (270204932) (101B0004)   ;
;16;(00100000010001110000000000000001) (-273367295) (541523969) (20470001)    ;(10101100111100000000000000000000) (-156516352) (-1393557504) (-5-3-100000)   ;(00100000010000101111111111111111) (-274389519) (541261823) (2042FFFF)   ;(00001000000000000000000000001010) (1000000012) (134217738) (800000A)   ;(00100000010001110000000000000001) (-273367295) (541523969) (20470001)   ;(10101100111010100000000000000000) (-157916352) (-1393950720) (-5-3-1-60000)   ;(00100000001000010000000000000001) (-284767295) (539033601) (20210001)   ;(00000000001101001110000000101010) (15160052) (3465258) (34E02A)   ;
;24;(00010100000111001111111111101101) (-1887789541) (337444845) (141CFFED)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(10001101101011000000000000000000) (217450944) (-1918107648) (-7-2-5-40000)   ;(00100001101011010000000000000001) (-141767295) (564985857) (21AD0001)   ;(00010110100011011111111111111101) (-1651589521) (378404861) (168DFFFD)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pipeline|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000101) (5) (5) (05)    ;(00000000000000000000000000000111) (7) (7) (07)   ;(00000000000000000000000000000010) (2) (2) (02)   ;(00000000000000000000000000001111) (17) (15) (0F)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00000000000000000000000000010000) (20) (16) (10)   ;(00000000000000000000000000110000) (60) (48) (30)   ;(00000000000000000000000000000001) (1) (1) (01)   ;
;8;(00000000000000000000000011111111) (377) (255) (FF)    ;(00000000000000000000000001010101) (125) (85) (55)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,269 / 148,641 ( 4 % ) ;
; C16 interconnects     ; 22 / 5,382 ( < 1 % )    ;
; C4 interconnects      ; 2,860 / 106,704 ( 3 % ) ;
; Direct links          ; 611 / 148,641 ( < 1 % ) ;
; Global clocks         ; 1 / 20 ( 5 % )          ;
; Local interconnects   ; 1,367 / 49,760 ( 3 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 51 / 5,406 ( < 1 % )    ;
; R4 interconnects      ; 3,510 / 147,764 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.60) ; Number of LABs  (Total = 203) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 10                            ;
; 5                                           ; 0                             ;
; 6                                           ; 6                             ;
; 7                                           ; 3                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 6                             ;
; 14                                          ; 10                            ;
; 15                                          ; 20                            ;
; 16                                          ; 124                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.47) ; Number of LABs  (Total = 203) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 162                           ;
; 1 Clock                            ; 180                           ;
; 1 Clock enable                     ; 32                            ;
; 1 Sync. clear                      ; 28                            ;
; 1 Sync. load                       ; 7                             ;
; 2 Clock enables                    ; 93                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.47) ; Number of LABs  (Total = 203) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 0                             ;
; 8                                            ; 6                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 14                            ;
; 17                                           ; 12                            ;
; 18                                           ; 14                            ;
; 19                                           ; 15                            ;
; 20                                           ; 12                            ;
; 21                                           ; 12                            ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 0                             ;
; 26                                           ; 3                             ;
; 27                                           ; 1                             ;
; 28                                           ; 8                             ;
; 29                                           ; 9                             ;
; 30                                           ; 12                            ;
; 31                                           ; 12                            ;
; 32                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.57) ; Number of LABs  (Total = 203) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 5                             ;
; 2                                                ; 7                             ;
; 3                                                ; 7                             ;
; 4                                                ; 14                            ;
; 5                                                ; 12                            ;
; 6                                                ; 6                             ;
; 7                                                ; 5                             ;
; 8                                                ; 7                             ;
; 9                                                ; 11                            ;
; 10                                               ; 19                            ;
; 11                                               ; 11                            ;
; 12                                               ; 16                            ;
; 13                                               ; 3                             ;
; 14                                               ; 7                             ;
; 15                                               ; 6                             ;
; 16                                               ; 14                            ;
; 17                                               ; 6                             ;
; 18                                               ; 3                             ;
; 19                                               ; 7                             ;
; 20                                               ; 3                             ;
; 21                                               ; 2                             ;
; 22                                               ; 2                             ;
; 23                                               ; 3                             ;
; 24                                               ; 3                             ;
; 25                                               ; 5                             ;
; 26                                               ; 4                             ;
; 27                                               ; 4                             ;
; 28                                               ; 2                             ;
; 29                                               ; 2                             ;
; 30                                               ; 1                             ;
; 31                                               ; 2                             ;
; 32                                               ; 3                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.65) ; Number of LABs  (Total = 203) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 0                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 6                             ;
; 17                                           ; 5                             ;
; 18                                           ; 1                             ;
; 19                                           ; 8                             ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 9                             ;
; 23                                           ; 9                             ;
; 24                                           ; 4                             ;
; 25                                           ; 10                            ;
; 26                                           ; 10                            ;
; 27                                           ; 0                             ;
; 28                                           ; 5                             ;
; 29                                           ; 7                             ;
; 30                                           ; 13                            ;
; 31                                           ; 7                             ;
; 32                                           ; 14                            ;
; 33                                           ; 12                            ;
; 34                                           ; 7                             ;
; 35                                           ; 12                            ;
; 36                                           ; 7                             ;
; 37                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 2            ; 0            ; 2            ; 0            ; 0            ; 12        ; 2            ; 0            ; 12        ; 12        ; 0            ; 10           ; 0            ; 0            ; 2            ; 0            ; 10           ; 2            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 10           ; 12           ; 10           ; 12           ; 12           ; 0         ; 10           ; 12           ; 0         ; 0         ; 12           ; 2            ; 12           ; 12           ; 10           ; 12           ; 2            ; 10           ; 12           ; 12           ; 12           ; 2            ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; PC[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                ;
+-----------------+----------------------------------------+-------------------+
; Source Register ; Destination Register                   ; Delay Added in ns ;
+-----------------+----------------------------------------+-------------------+
; IFID:ifid|Q[2]  ; IDEX:idex|Q[2]                         ; 0.056             ;
; IFID:ifid|Q[3]  ; IDEX:idex|Q[3]                         ; 0.056             ;
; IFID:ifid|Q[60] ; IDEX:idex|Q[31]                        ; 0.056             ;
; IFID:ifid|Q[58] ; IDEX:idex|Q[29]                        ; 0.056             ;
; IFID:ifid|Q[56] ; IDEX:idex|Q[27]                        ; 0.056             ;
; IFID:ifid|Q[55] ; IDEX:idex|Q[26]                        ; 0.056             ;
; IFID:ifid|Q[54] ; IDEX:idex|Q[25]                        ; 0.056             ;
; IFID:ifid|Q[62] ; IDEX:idex|Q[33]                        ; 0.056             ;
; IFID:ifid|Q[31] ; IDEX:idex|Q[44]                        ; 0.055             ;
; IDEX:idex|Q[28] ; fetch:fetch|programCounter:pc|PCout[4] ; 0.050             ;
; IDEX:idex|Q[32] ; fetch:fetch|programCounter:pc|PCout[8] ; 0.050             ;
+-----------------+----------------------------------------+-------------------+
Note: This table only shows the top 11 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (119006): Selected device 10M50DAF484C7G for design "pipeline"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'pipeline.out.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   12.450          clk
Info (176353): Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.v Line: 1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.05 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5810 megabytes
    Info: Processing ended: Sat Dec  7 00:54:12 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sat Dec  7 00:54:14 2024 ;
; Revision Name         ; pipeline                              ;
; Top-level Entity Name ; pipeline                              ;
; Family                ; MAX 10                                ;
; Device                ; 10M50DAF484C7G                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+----------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                    ;
+----------------------------------------------------------------------------------------------+
; File Name                                                                                    ;
+----------------------------------------------------------------------------------------------+
; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.sof ;
+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/pipeline.sof ;
+----------------+-------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                               ;
+----------------+-------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x004809F8                                                                                            ;
; Checksum       ; 0x004809F8                                                                                            ;
+----------------+-------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  7 00:54:12 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4723 megabytes
    Info: Processing ended: Sat Dec  7 00:54:14 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; pipeline                                               ;
; Device Family         ; MAX 10                                                 ;
; Device Name           ; 10M50DAF484C7G                                         ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.18        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.2%      ;
;     Processor 3            ;  23.5%      ;
;     Processors 4-6         ;  23.2%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; pipeline.out.sdc ; OK     ; Sat Dec  7 00:54:16 2024 ;
+------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 12.450 ; 80.32 MHz ; 0.000 ; 5.700 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 72.29 MHz ; 72.29 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -0.750 ; -5.186             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.356 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 5.543 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 78.42 MHz ; 78.42 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.164 ; -0.452            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.322 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 5.516 ; 0.000                            ;
+-------+-------+----------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 3.215 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.152 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 5.700 ; 0.000                            ;
+-------+-------+----------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.750 ; 0.152 ; N/A      ; N/A     ; 5.516               ;
;  clk             ; -0.750 ; 0.152 ; N/A      ; N/A     ; 5.516               ;
; Design-wide TNS  ; -5.186 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -5.186 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; clk                 ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; rst                 ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TMS~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TCK~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TDI~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; PC[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-08 V                   ; 2.39 V              ; -0.0409 V           ; 0.21 V                               ; 0.121 V                              ; 4.7e-10 s                   ; 5.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-08 V                  ; 2.39 V             ; -0.0409 V          ; 0.21 V                              ; 0.121 V                             ; 4.7e-10 s                  ; 5.93e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; PC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; PC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; PC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; PC[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; PC[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.97e-06 V                   ; 2.36 V              ; -0.0173 V           ; 0.144 V                              ; 0.094 V                              ; 6.44e-10 s                  ; 7.2e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.97e-06 V                  ; 2.36 V             ; -0.0173 V          ; 0.144 V                             ; 0.094 V                             ; 6.44e-10 s                 ; 7.2e-10 s                  ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; PC[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.68e-07 V                   ; 2.73 V              ; -0.0395 V           ; 0.361 V                              ; 0.109 V                              ; 3.1e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.68e-07 V                  ; 2.73 V             ; -0.0395 V          ; 0.361 V                             ; 0.109 V                             ; 3.1e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 171966   ; 2482     ; 15196    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 171966   ; 2482     ; 15196    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  7 00:54:15 2024
Info: Command: quartus_sta SecondPhasePipeline -c pipeline
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'pipeline.out.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.750              -5.186 clk 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.543               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.164              -0.452 clk 
Info (332146): Worst-case hold slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.516               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 3.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.215               0.000 clk 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.700               0.000 clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Sat Dec  7 00:54:17 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:05


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  7 00:54:18 2024
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off SecondPhasePipeline -c pipeline
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec  7 00:54:19 2024
Info: Command: quartus_eda -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool "ModelSim (Verilog)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): SecondPhasePipeline pipeline --gen_script --called_from_qeda --qsf_sim_tool {ModelSim (Verilog)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used
Warning: Warning: File pipeline_run_msim_rtl_verilog.do already exists - backing up current file as pipeline_run_msim_rtl_verilog.do.bak11
Info: Info: Generated ModelSim script file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline_run_msim_rtl_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4600 megabytes
    Info: Processing ended: Sat Dec  7 00:54:19 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info (204019): Generated file pipeline.vo in folder "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Sat Dec  7 00:54:20 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Option                                                                                            ; Setting            ;
+---------------------------------------------------------------------------------------------------+--------------------+
; Tool Name                                                                                         ; ModelSim (Verilog) ;
; Generate functional simulation netlist                                                            ; On                 ;
; Truncate long hierarchy paths                                                                     ; Off                ;
; Map illegal HDL characters                                                                        ; Off                ;
; Flatten buses into individual nodes                                                               ; Off                ;
; Maintain hierarchy                                                                                ; Off                ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                ;
; Enable glitch filtering                                                                           ; Off                ;
; Do not write top level VHDL entity                                                                ; Off                ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                ;
; Architecture name in VHDL output netlist                                                          ; structure          ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On                 ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                ;
+---------------------------------------------------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------+
; C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/post_BPU/simulation/modelsim/pipeline.vo ;
+-----------------------------------------------------------------------------------------------------------------+


