

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sun Dec  6 00:33:42 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    282|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    328|
|Register         |        -|      -|     336|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     336|    610|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_266_p2           |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_300_p2         |     +    |      0|  0|  32|          32|           1|
    |j_s_fu_314_p2         |     +    |      0|  0|  32|          32|           1|
    |result_fu_285_p2      |     +    |      0|  0|  32|          32|           1|
    |result_1_s_fu_291_p3  |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_70         |    and   |      0|  0|   1|           1|           1|
    |tmp6_fu_309_p2        |   icmp   |      0|  0|  40|          32|          32|
    |tmp_5_fu_279_p2       |   icmp   |      0|  0|  40|          32|          32|
    |tmp_fu_251_p2         |   icmp   |      0|  0|  40|          32|           1|
    |ap_sig_bdd_52         |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 282|         227|         103|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |currentIteration            |  32|          3|   32|         96|
    |currentIteration_preg       |  32|          2|   32|         64|
    |i_1_reg2mem_reg_205         |  32|          2|   32|         64|
    |i_reg2mem_reg_181           |  32|          2|   32|         64|
    |iterations_in_sig           |  32|          2|   32|         64|
    |j_1_reg2mem_reg_157         |  32|          2|   32|         64|
    |op2_assign_reg2mem_reg_194  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          2|    4|          8|
    |result_reg2mem_0_fu_88      |  32|          2|   32|         64|
    |result_reg2mem_1_reg_218    |  32|          2|   32|         64|
    |val_assign_reg2mem_reg_170  |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 328|         30|  328|        694|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |cmdOut_V_preg                  |   2|   0|    2|          0|
    |currentIteration_preg          |  32|   0|   32|          0|
    |fullOut_preg                   |   1|   0|    1|          0|
    |i_1_reg2mem_reg_205            |  32|   0|   32|          0|
    |i_reg2mem_reg_181              |  32|   0|   32|          0|
    |iterations_ap_vld_preg         |   1|   0|    1|          0|
    |iterations_preg                |  32|   0|   32|          0|
    |j_1_reg2mem_reg_157            |  32|   0|   32|          0|
    |localEmpty_fu_84               |   1|   0|    1|          0|
    |localEmpty_load_reg_361        |   1|   0|    1|          0|
    |localFull_fu_80                |   1|   0|    1|          0|
    |op2_assign_reg2mem_reg_194     |  32|   0|   32|          0|
    |priorityOut_V_preg             |   4|   0|    4|          0|
    |result_reg2mem_0_fu_88         |  32|   0|   32|          0|
    |result_reg2mem_0_load_reg_373  |  32|   0|   32|          0|
    |result_reg2mem_1_reg_218       |  32|   0|   32|          0|
    |tmp_reg_338                    |   1|   0|    1|          0|
    |val_assign_reg2mem_reg_170     |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 336|   0|  336|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_return          | out |   32| ap_ctrl_hs |     runQueue     | return value |
|priorityOut_V      | out |    4|   ap_none  |   priorityOut_V  |    pointer   |
|priorityIn_V       |  in |    4|   ap_none  |   priorityIn_V   |    pointer   |
|cmdOut_V           | out |    2|   ap_none  |     cmdOut_V     |    pointer   |
|empty              |  in |    1|   ap_none  |       empty      |    pointer   |
|full               |  in |    1|   ap_none  |       full       |    pointer   |
|fullOut            | out |    1|   ap_none  |      fullOut     |    pointer   |
|iterations         |  in |   32|   ap_vld   |    iterations    |    scalar    |
|iterations_ap_vld  |  in |    1|   ap_vld   |    iterations    |    scalar    |
|finished           | out |    1|   ap_ovld  |     finished     |    pointer   |
|finished_ap_vld    | out |    1|   ap_ovld  |     finished     |    pointer   |
|currentIteration   | out |   32|   ap_none  | currentIteration |    pointer   |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!localFull_load)
	5  / (localFull_load)
4 --> 
	4  / (!localFull_load_1)
	5  / (localFull_load_1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!localEmpty_load & !localEmpty_load_1)
	8  / (localEmpty_load) | (localEmpty_load_1)
8 --> 
	9  / (!tmp) | (!tmp6)
	3  / (tmp & tmp6)
9 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: iterations_read [1/1] 0.00ns
:11  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:12  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:13  %localEmpty = alloca i1, align 1


 <State 2>: 4.09ns
ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !14

ST_2: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !18

ST_2: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !22

ST_2: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !26

ST_2: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !30

ST_2: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !34

ST_2: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !38

ST_2: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !44

ST_2: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !48

ST_2: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !52

ST_2: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_2: stg_24 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_25 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_26 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_27 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_28 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_29 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: tmp_2 [1/1] 0.00ns
:26  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_2: stg_37 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:28  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: tmp [1/1] 2.52ns
:29  %tmp = icmp sgt i32 %iterations_read, 0

ST_2: stg_40 [1/1] 1.57ns
:30  br i1 %tmp, label %1, label %.loopexit39

ST_2: result_reg2mem_0 [1/1] 0.00ns
:0  %result_reg2mem_0 = alloca i32, align 4

ST_2: stg_42 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 0)

ST_2: stg_43 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: full_read [1/1] 0.00ns
:3  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_2: stg_45 [1/1] 1.41ns
:4  store volatile i1 %full_read, i1* %localFull, align 1

ST_2: stg_46 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: stg_47 [1/1] 1.57ns
:6  store i32 0, i32* %result_reg2mem_0, align 4

ST_2: stg_48 [1/1] 1.57ns
:7  br label %3


 <State 3>: 1.57ns
ST_3: j_1_reg2mem [1/1] 0.00ns
:0  %j_1_reg2mem = phi i32 [ 1, %1 ], [ %j_s, %2 ]

ST_3: stg_50 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_51 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: localFull_load [1/1] 0.00ns
:3  %localFull_load = load volatile i1* %localFull, align 1

ST_3: stg_53 [1/1] 1.57ns
:4  br i1 %localFull_load, label %.loopexit38, label %.preheader37


 <State 4>: 2.44ns
ST_4: val_assign_reg2mem [1/1] 0.00ns
.preheader37:0  %val_assign_reg2mem = phi i32 [ %i_reg2mem, %.preheader37 ], [ 0, %3 ]

ST_4: i_reg2mem [1/1] 0.00ns
.preheader37:1  %i_reg2mem = phi i32 [ %i, %.preheader37 ], [ 1, %3 ]

ST_4: stg_56 [1/1] 0.00ns
.preheader37:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_1 [1/1] 0.00ns
.preheader37:3  %tmp_1 = trunc i32 %val_assign_reg2mem to i4

ST_4: stg_58 [1/1] 0.00ns
.preheader37:4  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_4: full_read_1 [1/1] 0.00ns
.preheader37:5  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_60 [1/1] 0.00ns
.preheader37:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_1)

ST_4: stg_61 [1/1] 0.00ns
.preheader37:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_4: localFull_1 [1/1] 0.00ns
.preheader37:8  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_63 [1/1] 1.41ns
.preheader37:9  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_4: localFull_load_1 [1/1] 0.00ns
.preheader37:10  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
.preheader37:11  %i = add nsw i32 %i_reg2mem, 1

ST_4: stg_66 [1/1] 0.00ns
.preheader37:12  br i1 %localFull_load_1, label %.loopexit38, label %.preheader37


 <State 5>: 1.30ns
ST_5: stg_67 [1/1] 0.00ns
.loopexit38:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_68 [1/1] 0.00ns
.loopexit38:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: localEmpty_1 [1/1] 0.00ns
.loopexit38:2  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_5: stg_70 [1/1] 1.30ns
.loopexit38:3  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 6>: 1.57ns
ST_6: stg_71 [1/1] 0.00ns
.loopexit38:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_72 [1/1] 0.00ns
.loopexit38:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: localEmpty_load [1/1] 0.00ns
.loopexit38:6  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_6: stg_74 [1/1] 1.57ns
.loopexit38:7  br i1 %localEmpty_load, label %4, label %.preheader


 <State 7>: 5.46ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
.preheader:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %.pre ], [ 0, %.loopexit38 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
.preheader:1  %i_1_reg2mem = phi i32 [ %i_s, %.pre ], [ 1, %.loopexit38 ]

ST_7: result_reg2mem_0_load_1 [1/1] 0.00ns
.preheader:2  %result_reg2mem_0_load_1 = load i32* %result_reg2mem_0, align 4

ST_7: stg_78 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: priorityIn_V_read [1/1] 0.00ns
.preheader:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_4 [1/1] 0.00ns
.preheader:5  %tmp_4 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_5 [1/1] 2.52ns
.preheader:6  %tmp_5 = icmp eq i32 %tmp_4, %op2_assign_reg2mem

ST_7: result [1/1] 2.44ns
.preheader:7  %result = add nsw i32 %result_reg2mem_0_load_1, 1

ST_7: result_1_s [1/1] 1.37ns
.preheader:8  %result_1_s = select i1 %tmp_5, i32 %result_reg2mem_0_load_1, i32 %result

ST_7: localEmpty_2 [1/1] 0.00ns
.preheader:9  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_85 [1/1] 1.30ns
.preheader:10  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_7: localEmpty_load_1 [1/1] 0.00ns
.preheader:11  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
.preheader:12  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_88 [1/1] 0.00ns
.preheader:13  br i1 %localEmpty_load_1, label %.loopexit, label %.pre

ST_7: stg_89 [1/1] 1.57ns
.pre:0  store i32 %result_1_s, i32* %result_reg2mem_0, align 4

ST_7: stg_90 [1/1] 0.00ns
.pre:1  br label %.preheader

ST_7: stg_91 [1/1] 1.57ns
.loopexit:0  store i32 %result_1_s, i32* %result_reg2mem_0, align 4

ST_7: stg_92 [1/1] 0.00ns
.loopexit:1  br label %4

ST_7: result_reg2mem_0_load [1/1] 0.00ns
:0  %result_reg2mem_0_load = load i32* %result_reg2mem_0, align 4


 <State 8>: 4.09ns
ST_8: stg_94 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_95 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: tmp6 [1/1] 2.52ns
:3  %tmp6 = icmp slt i32 %j_1_reg2mem, %iterations_read

ST_8: j_s [1/1] 2.44ns
:4  %j_s = add nsw i32 %j_1_reg2mem, 1

ST_8: stg_98 [1/1] 1.57ns
:5  br i1 %tmp6, label %2, label %.loopexit39

ST_8: stg_99 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j_1_reg2mem)

ST_8: stg_100 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: full_read_3 [1/1] 0.00ns
:2  %full_read_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_8: stg_102 [1/1] 1.41ns
:3  store volatile i1 %full_read_3, i1* %localFull, align 1

ST_8: stg_103 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: stg_104 [1/1] 0.00ns
:5  br label %3

ST_8: result_reg2mem_1 [1/1] 0.00ns
.loopexit39:0  %result_reg2mem_1 = phi i32 [ 0, %0 ], [ %result_reg2mem_0_load, %4 ]

ST_8: empty_2 [1/1] 0.00ns
.loopexit39:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_2)


 <State 9>: 0.00ns
ST_9: stg_107 [1/1] 0.00ns
.loopexit39:2  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_9: stg_108 [1/1] 0.00ns
.loopexit39:3  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_9: stg_109 [1/1] 0.00ns
.loopexit39:4  ret i32 %result_reg2mem_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5567cc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x55678c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x55af620; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x558a650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x557a540; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x557fec0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5568980; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5552b10; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x55716c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iterations_read         (read           ) [ 0011111110]
localFull               (alloca         ) [ 0011111110]
localEmpty              (alloca         ) [ 0011111110]
stg_13                  (specbitsmap    ) [ 0000000000]
stg_14                  (specbitsmap    ) [ 0000000000]
stg_15                  (specbitsmap    ) [ 0000000000]
stg_16                  (specbitsmap    ) [ 0000000000]
stg_17                  (specbitsmap    ) [ 0000000000]
stg_18                  (specbitsmap    ) [ 0000000000]
stg_19                  (specbitsmap    ) [ 0000000000]
stg_20                  (specbitsmap    ) [ 0000000000]
stg_21                  (specbitsmap    ) [ 0000000000]
stg_22                  (specbitsmap    ) [ 0000000000]
stg_23                  (spectopmodule  ) [ 0000000000]
stg_24                  (specwire       ) [ 0000000000]
stg_25                  (specwire       ) [ 0000000000]
stg_26                  (specifcore     ) [ 0000000000]
stg_27                  (specwire       ) [ 0000000000]
stg_28                  (specwire       ) [ 0000000000]
stg_29                  (specwire       ) [ 0000000000]
stg_30                  (specwire       ) [ 0000000000]
stg_31                  (specwire       ) [ 0000000000]
stg_32                  (specwire       ) [ 0000000000]
stg_33                  (specwire       ) [ 0000000000]
stg_34                  (specwire       ) [ 0000000000]
stg_35                  (specifcore     ) [ 0000000000]
tmp_2                   (specregionbegin) [ 0001111110]
stg_37                  (specprotocol   ) [ 0000000000]
stg_38                  (write          ) [ 0000000000]
tmp                     (icmp           ) [ 0011111110]
stg_40                  (br             ) [ 0011111110]
result_reg2mem_0        (alloca         ) [ 0011111110]
stg_42                  (write          ) [ 0000000000]
stg_43                  (specifcore     ) [ 0000000000]
full_read               (read           ) [ 0000000000]
stg_45                  (store          ) [ 0000000000]
stg_46                  (write          ) [ 0000000000]
stg_47                  (store          ) [ 0000000000]
stg_48                  (br             ) [ 0011111110]
j_1_reg2mem             (phi            ) [ 0001111110]
stg_50                  (wait           ) [ 0000000000]
stg_51                  (write          ) [ 0000000000]
localFull_load          (load           ) [ 0001111110]
stg_53                  (br             ) [ 0001111110]
val_assign_reg2mem      (phi            ) [ 0000100000]
i_reg2mem               (phi            ) [ 0001111110]
stg_56                  (wait           ) [ 0000000000]
tmp_1                   (trunc          ) [ 0000000000]
stg_58                  (write          ) [ 0000000000]
full_read_1             (read           ) [ 0000000000]
stg_60                  (write          ) [ 0000000000]
stg_61                  (specifcore     ) [ 0000000000]
localFull_1             (read           ) [ 0000000000]
stg_63                  (store          ) [ 0000000000]
localFull_load_1        (load           ) [ 0001111110]
i                       (add            ) [ 0001111110]
stg_66                  (br             ) [ 0001111110]
stg_67                  (wait           ) [ 0000000000]
stg_68                  (write          ) [ 0000000000]
localEmpty_1            (read           ) [ 0000000000]
stg_70                  (store          ) [ 0000000000]
stg_71                  (wait           ) [ 0000000000]
stg_72                  (write          ) [ 0000000000]
localEmpty_load         (load           ) [ 0000000100]
stg_74                  (br             ) [ 0001111110]
op2_assign_reg2mem      (phi            ) [ 0000000100]
i_1_reg2mem             (phi            ) [ 0001111110]
result_reg2mem_0_load_1 (load           ) [ 0000000000]
stg_78                  (wait           ) [ 0000000000]
priorityIn_V_read       (read           ) [ 0000000000]
tmp_4                   (zext           ) [ 0000000000]
tmp_5                   (icmp           ) [ 0000000000]
result                  (add            ) [ 0000000000]
result_1_s              (select         ) [ 0000000000]
localEmpty_2            (read           ) [ 0000000000]
stg_85                  (store          ) [ 0000000000]
localEmpty_load_1       (load           ) [ 0001111110]
i_s                     (add            ) [ 0001111110]
stg_88                  (br             ) [ 0000000000]
stg_89                  (store          ) [ 0000000000]
stg_90                  (br             ) [ 0001111110]
stg_91                  (store          ) [ 0000000000]
stg_92                  (br             ) [ 0000000000]
result_reg2mem_0_load   (load           ) [ 0010000010]
stg_94                  (wait           ) [ 0000000000]
stg_95                  (write          ) [ 0000000000]
tmp6                    (icmp           ) [ 0001111110]
j_s                     (add            ) [ 0011111110]
stg_98                  (br             ) [ 0000000000]
stg_99                  (write          ) [ 0000000000]
stg_100                 (specifcore     ) [ 0000000000]
full_read_3             (read           ) [ 0000000000]
stg_102                 (store          ) [ 0000000000]
stg_103                 (write          ) [ 0000000000]
stg_104                 (br             ) [ 0011111110]
result_reg2mem_1        (phi            ) [ 0001111111]
empty_2                 (specregionend  ) [ 0000000000]
stg_107                 (write          ) [ 0000000000]
stg_108                 (specifcore     ) [ 0000000000]
stg_109                 (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="localFull_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="localEmpty_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="result_reg2mem_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_reg2mem_0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="iterations_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/2 stg_46/2 stg_51/3 stg_68/5 stg_72/6 stg_95/8 stg_103/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/2 stg_99/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/2 full_read_1/4 localFull_1/4 full_read_3/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_58_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_60_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/5 localEmpty_2/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="priorityIn_V_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_107_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_107/9 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_1_reg2mem_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_1_reg2mem_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="val_assign_reg2mem_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="val_assign_reg2mem_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign_reg2mem/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg2mem_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_reg2mem_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="op2_assign_reg2mem_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="op2_assign_reg2mem_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_1_reg2mem_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_1_reg2mem_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="218" class="1005" name="result_reg2mem_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="result_reg2mem_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="6"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/2 stg_63/4 stg_102/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/3 localFull_load_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="4"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/5 stg_85/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="5"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/6 localEmpty_load_1/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="5"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/7 stg_91/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="stg_47_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="result_reg2mem_0_load_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="5"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_reg2mem_0_load_1/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="result_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="result_1_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="result_reg2mem_0_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="5"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_reg2mem_0_load/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="5"/>
<pin id="311" dir="0" index="1" bw="32" slack="7"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="j_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="5"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/8 "/>
</bind>
</comp>

<comp id="320" class="1005" name="iterations_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="localFull_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="332" class="1005" name="localEmpty_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="4"/>
<pin id="334" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="6"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="342" class="1005" name="result_reg2mem_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_reg2mem_0 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="361" class="1005" name="localEmpty_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_s_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="373" class="1005" name="result_reg2mem_0_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="j_s_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="114" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="78" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="205" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="136" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="174" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="270"><net_src comp="186" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="143" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="198" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="272" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="304"><net_src comp="210" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="157" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="157" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="92" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="329"><net_src comp="80" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="335"><net_src comp="84" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="341"><net_src comp="251" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="88" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="359"><net_src comp="266" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="364"><net_src comp="244" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="300" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="376"><net_src comp="306" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="384"><net_src comp="314" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {4 }
	Port: cmdOut_V | {2 3 5 6 8 }
	Port: fullOut | {4 }
	Port: finished | {9 }
	Port: currentIteration | {2 8 }
  - Chain level:
	State 1
	State 2
		stg_40 : 1
		stg_47 : 1
	State 3
		stg_53 : 1
	State 4
		tmp_1 : 1
		stg_58 : 2
		i : 1
		stg_66 : 1
	State 5
	State 6
		stg_74 : 1
	State 7
		tmp_5 : 1
		result : 1
		result_1_s : 2
		i_s : 1
		stg_88 : 1
		stg_89 : 3
		stg_91 : 3
	State 8
		stg_98 : 1
		result_reg2mem_1 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_266           |    0    |    32   |
|    add   |         result_fu_285         |    0    |    32   |
|          |           i_s_fu_300          |    0    |    32   |
|          |           j_s_fu_314          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_251          |    0    |    40   |
|   icmp   |          tmp_5_fu_279         |    0    |    40   |
|          |          tmp6_fu_309          |    0    |    40   |
|----------|-------------------------------|---------|---------|
|  select  |       result_1_s_fu_291       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |   iterations_read_read_fu_92  |    0    |    0    |
|   read   |        grp_read_fu_114        |    0    |    0    |
|          |        grp_read_fu_136        |    0    |    0    |
|          | priorityIn_V_read_read_fu_143 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_98        |    0    |    0    |
|          |        grp_write_fu_106       |    0    |    0    |
|   write  |      stg_58_write_fu_121      |    0    |    0    |
|          |      stg_60_write_fu_128      |    0    |    0    |
|          |      stg_107_write_fu_149     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_261         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_4_fu_275         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   280   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     i_1_reg2mem_reg_205     |   32   |
|      i_reg2mem_reg_181      |   32   |
|          i_reg_356          |   32   |
|         i_s_reg_368         |   32   |
|   iterations_read_reg_320   |   32   |
|     j_1_reg2mem_reg_157     |   32   |
|         j_s_reg_381         |   32   |
|   localEmpty_load_reg_361   |    1   |
|      localEmpty_reg_332     |    1   |
|      localFull_reg_326      |    1   |
|  op2_assign_reg2mem_reg_194 |   32   |
|result_reg2mem_0_load_reg_373|   32   |
|   result_reg2mem_0_reg_342  |   32   |
|   result_reg2mem_1_reg_218  |   32   |
|         tmp_reg_338         |    1   |
|  val_assign_reg2mem_reg_170 |   32   |
+-----------------------------+--------+
|            Total            |   388  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_98     |  p2  |   3  |   2  |    6   |
|     grp_write_fu_106     |  p2  |   2  |  32  |   64   ||    32   |
|    j_1_reg2mem_reg_157   |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg2mem_reg_181    |  p0  |   2  |  32  |   64   ||    32   |
|    i_1_reg2mem_reg_205   |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_1_reg_218 |  p0  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   326  ||  9.2855 ||   160   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   160  |
|  Register |    -   |   388  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   388  |   440  |
+-----------+--------+--------+--------+
