#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000892d00 .scope module, "processor_top_test" "processor_top_test" 2 1;
 .timescale -9 -12;
v0000000000915030_0 .var "clk", 0 0;
v0000000000914c70_0 .var "rst", 0 0;
S_0000000000892e90 .scope module, "proc" "processor_top" 2 5, 3 9 0, S_0000000000892d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000000000915ad0_0 .net "ALUop", 3 0, v00000000008a9540_0;  1 drivers
v0000000000915530_0 .net "ImmSel", 0 0, v00000000008a8f00_0;  1 drivers
v0000000000915490_0 .net "PC_in", 31 0, L_0000000000926510;  1 drivers
v0000000000915df0_0 .net "PC_out", 31 0, v000000000090bc90_0;  1 drivers
v00000000009157b0_0 .net "RegWrite", 0 0, v000000000090a430_0;  1 drivers
v00000000009155d0_0 .net "Shift", 0 0, v00000000008a9360_0;  1 drivers
v00000000009144f0_0 .net "Zero", 0 0, L_0000000000914d10;  1 drivers
v0000000000915670_0 .net *"_s11", 4 0, L_0000000000927f50;  1 drivers
L_00000000011003e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000914b30_0 .net *"_s15", 26 0, L_00000000011003e8;  1 drivers
v0000000000914270_0 .net "alu_in1", 31 0, L_00000000008a7ed0;  1 drivers
v0000000000915710_0 .net "alu_in2", 31 0, L_00000000008a7b50;  1 drivers
v0000000000914bd0_0 .net "alu_res", 31 0, v00000000008a9180_0;  1 drivers
v0000000000915850_0 .net "alumux_out", 31 0, L_0000000000927e10;  1 drivers
v0000000000915b70_0 .net "clk", 0 0, v0000000000915030_0;  1 drivers
v0000000000915e90_0 .net "instr", 31 0, L_0000000000926470;  1 drivers
v0000000000914950_0 .net "regfile_out_r0", 31 0, L_00000000008a7140;  1 drivers
v0000000000915cb0_0 .net "regfile_out_r10", 31 0, L_00000000008a7bc0;  1 drivers
v0000000000914130_0 .net "regfile_out_r11", 31 0, L_00000000008a7290;  1 drivers
v0000000000914810_0 .net "regfile_out_r13", 31 0, L_00000000008a8020;  1 drivers
v00000000009146d0_0 .net "regfile_out_r4", 31 0, L_00000000008a7840;  1 drivers
v0000000000915f30_0 .net "regfile_out_r8", 31 0, L_00000000008a7610;  1 drivers
v0000000000915c10_0 .net "regfile_out_r9", 31 0, L_00000000008a7e60;  1 drivers
v0000000000914090_0 .net "regfilemux_out", 31 0, L_00000000009260b0;  1 drivers
v00000000009141d0_0 .net "rst", 0 0, v0000000000914c70_0;  1 drivers
v0000000000914310_0 .net "sign_extend_out", 31 0, L_0000000000927b90;  1 drivers
L_0000000000926290 .part L_0000000000926470, 16, 5;
L_0000000000927730 .part L_0000000000926470, 11, 5;
L_0000000000926f10 .part L_0000000000926470, 21, 5;
L_0000000000927370 .part L_0000000000926470, 26, 6;
L_0000000000927af0 .part L_0000000000926470, 0, 6;
L_0000000000927f50 .part L_0000000000926470, 6, 5;
L_0000000000926fb0 .concat [ 5 27 0 0], L_0000000000927f50, L_00000000011003e8;
L_00000000009261f0 .part L_0000000000926470, 0, 21;
S_000000000087c5e0 .scope module, "ALUmux" "mux2to1" 3 25, 4 1 0, S_0000000000892e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "q";
    .port_info 3 /INPUT 1 "sel";
v00000000008a8aa0_0 .net "in1", 31 0, L_00000000008a7b50;  alias, 1 drivers
v00000000008a8fa0_0 .net "in2", 31 0, L_0000000000926fb0;  1 drivers
v00000000008a8b40_0 .net "q", 31 0, L_0000000000927e10;  alias, 1 drivers
v00000000008a8be0_0 .net "sel", 0 0, v00000000008a9360_0;  alias, 1 drivers
L_0000000000927e10 .functor MUXZ 32, L_00000000008a7b50, L_0000000000926fb0, v00000000008a9360_0, C4<>;
S_000000000087c770 .scope module, "alu" "ALU" 3 19, 5 23 0, S_0000000000892e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "cntrl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000000008a92c0_0 .net "A", 31 0, L_00000000008a7ed0;  alias, 1 drivers
v00000000008a8960_0 .net "B", 31 0, L_0000000000927e10;  alias, 1 drivers
v00000000008a9680_0 .net "Result", 31 0, v00000000008a9180_0;  alias, 1 drivers
v00000000008a8d20_0 .net "Zero", 0 0, L_0000000000914d10;  alias, 1 drivers
L_0000000001100088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008a8dc0_0 .net/2u *"_s2", 31 0, L_0000000001100088;  1 drivers
v00000000008a8e60_0 .net "cntrl", 3 0, v00000000008a9540_0;  alias, 1 drivers
v00000000008a9180_0 .var "res", 31 0;
E_00000000008aec40 .event edge, v00000000008a8e60_0, v00000000008a92c0_0, v00000000008a8b40_0;
L_0000000000914d10 .cmp/eq 32, v00000000008a9180_0, L_0000000001100088;
S_0000000000895a80 .scope module, "contr0" "main_control" 3 24, 6 1 0, S_0000000000892e90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUop";
    .port_info 3 /OUTPUT 1 "regWrite";
    .port_info 4 /OUTPUT 1 "Shift";
    .port_info 5 /OUTPUT 1 "ImmSel";
v00000000008a9540_0 .var "ALUop", 3 0;
v00000000008a8f00_0 .var "ImmSel", 0 0;
v00000000008a9360_0 .var "Shift", 0 0;
v00000000008a97c0_0 .net "funct", 5 0, L_0000000000927af0;  1 drivers
v00000000008a9720_0 .net "opcode", 5 0, L_0000000000927370;  1 drivers
v000000000090a430_0 .var "regWrite", 0 0;
E_00000000008ae9c0 .event edge, v00000000008a9720_0, v00000000008a97c0_0, v00000000008a8e60_0;
S_0000000000895c10 .scope module, "file0" "reg_file" 3 21, 7 1 0, S_0000000000892e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeReg";
    .port_info 3 /INPUT 5 "read_reg_num_1";
    .port_info 4 /INPUT 5 "read_reg_num_2";
    .port_info 5 /INPUT 5 "write_reg_num";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "regfile_out_r0";
    .port_info 10 /OUTPUT 32 "regfile_out_r4";
    .port_info 11 /OUTPUT 32 "regfile_out_r8";
    .port_info 12 /OUTPUT 32 "regfile_out_r9";
    .port_info 13 /OUTPUT 32 "regfile_out_r11";
    .port_info 14 /OUTPUT 32 "regfile_out_r13";
    .port_info 15 /OUTPUT 32 "regfile_out_r10";
L_00000000008a7ed0 .functor BUFZ 32, L_00000000009266f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008a7b50 .functor BUFZ 32, L_0000000000927190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_0 .array/port v000000000090b010, 0;
L_00000000008a7140 .functor BUFZ 32, v000000000090b010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_4 .array/port v000000000090b010, 4;
L_00000000008a7840 .functor BUFZ 32, v000000000090b010_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_8 .array/port v000000000090b010, 8;
L_00000000008a7610 .functor BUFZ 32, v000000000090b010_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_9 .array/port v000000000090b010, 9;
L_00000000008a7e60 .functor BUFZ 32, v000000000090b010_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_11 .array/port v000000000090b010, 11;
L_00000000008a7290 .functor BUFZ 32, v000000000090b010_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_13 .array/port v000000000090b010, 13;
L_00000000008a8020 .functor BUFZ 32, v000000000090b010_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090b010_10 .array/port v000000000090b010, 10;
L_00000000008a7bc0 .functor BUFZ 32, v000000000090b010_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000090bd30_0 .net *"_s0", 31 0, L_00000000009266f0;  1 drivers
v000000000090ab10_0 .net *"_s10", 6 0, L_0000000000926dd0;  1 drivers
L_0000000001100358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000090b830_0 .net *"_s13", 1 0, L_0000000001100358;  1 drivers
v000000000090aa70_0 .net *"_s2", 6 0, L_0000000000926150;  1 drivers
L_0000000001100310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000090a750_0 .net *"_s5", 1 0, L_0000000001100310;  1 drivers
v000000000090abb0_0 .net *"_s8", 31 0, L_0000000000927190;  1 drivers
v000000000090ac50_0 .net "clk", 0 0, v0000000000915030_0;  alias, 1 drivers
v000000000090bf10_0 .var/i "i", 31 0;
v000000000090b150_0 .net "read_data_1", 31 0, L_00000000008a7ed0;  alias, 1 drivers
v000000000090a570_0 .net "read_data_2", 31 0, L_00000000008a7b50;  alias, 1 drivers
v000000000090be70_0 .net "read_reg_num_1", 4 0, L_0000000000926290;  1 drivers
v000000000090aed0_0 .net "read_reg_num_2", 4 0, L_0000000000927730;  1 drivers
v000000000090b010 .array "regfile", 0 31, 31 0;
v000000000090acf0_0 .net "regfile_out_r0", 31 0, L_00000000008a7140;  alias, 1 drivers
v000000000090a7f0_0 .net "regfile_out_r10", 31 0, L_00000000008a7bc0;  alias, 1 drivers
v000000000090b8d0_0 .net "regfile_out_r11", 31 0, L_00000000008a7290;  alias, 1 drivers
v000000000090b790_0 .net "regfile_out_r13", 31 0, L_00000000008a8020;  alias, 1 drivers
v000000000090b5b0_0 .net "regfile_out_r4", 31 0, L_00000000008a7840;  alias, 1 drivers
v000000000090ad90_0 .net "regfile_out_r8", 31 0, L_00000000008a7610;  alias, 1 drivers
v000000000090bb50_0 .net "regfile_out_r9", 31 0, L_00000000008a7e60;  alias, 1 drivers
v000000000090a930_0 .net "rst", 0 0, v0000000000914c70_0;  alias, 1 drivers
v000000000090a890_0 .net "writeReg", 0 0, v000000000090a430_0;  alias, 1 drivers
v000000000090a110_0 .net "write_data", 31 0, L_00000000009260b0;  alias, 1 drivers
v000000000090bdd0_0 .net "write_reg_num", 4 0, L_0000000000926f10;  1 drivers
E_00000000008ae5c0/0 .event negedge, v000000000090a930_0;
E_00000000008ae5c0/1 .event posedge, v000000000090ac50_0;
E_00000000008ae5c0 .event/or E_00000000008ae5c0/0, E_00000000008ae5c0/1;
L_00000000009266f0 .array/port v000000000090b010, L_0000000000926150;
L_0000000000926150 .concat [ 5 2 0 0], L_0000000000926290, L_0000000001100310;
L_0000000000927190 .array/port v000000000090b010, L_0000000000926dd0;
L_0000000000926dd0 .concat [ 5 2 0 0], L_0000000000927730, L_0000000001100358;
S_0000000000890b60 .scope module, "mem0" "instruction_memory" 3 20, 8 1 0, S_0000000000892e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction_code";
v000000000090a1b0_0 .net "PC", 31 0, v000000000090bc90_0;  alias, 1 drivers
v000000000090b510_0 .net *"_s0", 7 0, L_00000000009143b0;  1 drivers
v000000000090a6b0_0 .net *"_s10", 7 0, L_0000000000914e50;  1 drivers
v000000000090a070_0 .net *"_s12", 32 0, L_0000000000914770;  1 drivers
L_0000000001100160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000090b470_0 .net *"_s15", 0 0, L_0000000001100160;  1 drivers
L_00000000011001a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000090a4d0_0 .net/2u *"_s16", 32 0, L_00000000011001a8;  1 drivers
v000000000090af70_0 .net *"_s18", 32 0, L_00000000009148b0;  1 drivers
v000000000090a610_0 .net *"_s2", 32 0, L_0000000000914450;  1 drivers
v000000000090b1f0_0 .net *"_s20", 7 0, L_0000000000927050;  1 drivers
v000000000090b970_0 .net *"_s22", 32 0, L_0000000000927cd0;  1 drivers
L_00000000011001f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000090ae30_0 .net *"_s25", 0 0, L_00000000011001f0;  1 drivers
L_0000000001100238 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000090a250_0 .net/2u *"_s26", 32 0, L_0000000001100238;  1 drivers
v000000000090ba10_0 .net *"_s28", 32 0, L_00000000009270f0;  1 drivers
v000000000090b0b0_0 .net *"_s30", 7 0, L_0000000000926bf0;  1 drivers
v000000000090b290_0 .net *"_s32", 32 0, L_0000000000927eb0;  1 drivers
L_0000000001100280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000090a2f0_0 .net *"_s35", 0 0, L_0000000001100280;  1 drivers
L_00000000011002c8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000090a9d0_0 .net/2u *"_s36", 32 0, L_00000000011002c8;  1 drivers
v000000000090bab0_0 .net *"_s38", 32 0, L_0000000000927d70;  1 drivers
L_00000000011000d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000090b330_0 .net *"_s5", 0 0, L_00000000011000d0;  1 drivers
L_0000000001100118 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000090b3d0_0 .net/2u *"_s6", 32 0, L_0000000001100118;  1 drivers
v000000000090bbf0_0 .net *"_s8", 32 0, L_0000000000914630;  1 drivers
v000000000090a390_0 .net "instruction_code", 31 0, L_0000000000926470;  alias, 1 drivers
v000000000090b650 .array "mem", 0 36, 7 0;
v000000000090b6f0_0 .net "reset", 0 0, v0000000000914c70_0;  alias, 1 drivers
E_00000000008ae6c0 .event edge, v000000000090a930_0;
L_00000000009143b0 .array/port v000000000090b650, L_0000000000914630;
L_0000000000914450 .concat [ 32 1 0 0], v000000000090bc90_0, L_00000000011000d0;
L_0000000000914630 .arith/sum 33, L_0000000000914450, L_0000000001100118;
L_0000000000914e50 .array/port v000000000090b650, L_00000000009148b0;
L_0000000000914770 .concat [ 32 1 0 0], v000000000090bc90_0, L_0000000001100160;
L_00000000009148b0 .arith/sum 33, L_0000000000914770, L_00000000011001a8;
L_0000000000927050 .array/port v000000000090b650, L_00000000009270f0;
L_0000000000927cd0 .concat [ 32 1 0 0], v000000000090bc90_0, L_00000000011001f0;
L_00000000009270f0 .arith/sum 33, L_0000000000927cd0, L_0000000001100238;
L_0000000000926bf0 .array/port v000000000090b650, L_0000000000927d70;
L_0000000000927eb0 .concat [ 32 1 0 0], v000000000090bc90_0, L_0000000001100280;
L_0000000000927d70 .arith/sum 33, L_0000000000927eb0, L_00000000011002c8;
L_0000000000926470 .concat [ 8 8 8 8], L_0000000000926bf0, L_0000000000927050, L_0000000000914e50, L_00000000009143b0;
S_0000000000890cf0 .scope module, "pc0" "PC" 3 23, 9 1 0, S_0000000000892e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v000000000090bc90_0 .var "PC", 31 0;
v0000000000914a90_0 .net "PC_in", 31 0, L_0000000000926510;  alias, 1 drivers
v00000000009152b0_0 .net "PC_out", 31 0, v000000000090bc90_0;  alias, 1 drivers
v0000000000914db0_0 .net "clk", 0 0, v0000000000915030_0;  alias, 1 drivers
v0000000000915990_0 .net "rst", 0 0, v0000000000914c70_0;  alias, 1 drivers
S_0000000000891020 .scope module, "pc_add0" "pc_adder" 3 22, 10 23 0, S_0000000000892e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "next";
L_00000000011003a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000009150d0_0 .net/2u *"_s0", 31 0, L_00000000011003a0;  1 drivers
v00000000009149f0_0 .net "next", 31 0, L_0000000000926510;  alias, 1 drivers
v0000000000915d50_0 .net "pc", 31 0, v000000000090bc90_0;  alias, 1 drivers
L_0000000000926510 .arith/sum 32, v000000000090bc90_0, L_00000000011003a0;
S_00000000008911b0 .scope module, "regfilemux" "mux2to1" 3 26, 4 1 0, S_0000000000892e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "q";
    .port_info 3 /INPUT 1 "sel";
v00000000009158f0_0 .net "in1", 31 0, v00000000008a9180_0;  alias, 1 drivers
v0000000000914590_0 .net "in2", 31 0, L_0000000000927b90;  alias, 1 drivers
v0000000000914ef0_0 .net "q", 31 0, L_00000000009260b0;  alias, 1 drivers
v0000000000914f90_0 .net "sel", 0 0, v00000000008a8f00_0;  alias, 1 drivers
L_00000000009260b0 .functor MUXZ 32, v00000000008a9180_0, L_0000000000927b90, v00000000008a8f00_0, C4<>;
S_00000000008846f0 .scope module, "sign" "sign_extend" 3 27, 11 1 0, S_0000000000892e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
L_00000000008a7990 .functor BUFZ 21, L_00000000009261f0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
v0000000000915170_0 .net *"_s10", 20 0, L_00000000008a7990;  1 drivers
v0000000000915210_0 .net *"_s3", 0 0, L_00000000009277d0;  1 drivers
v0000000000915a30_0 .net *"_s4", 10 0, L_0000000000926ab0;  1 drivers
v0000000000915350_0 .net "in", 20 0, L_00000000009261f0;  1 drivers
v00000000009153f0_0 .net "out", 31 0, L_0000000000927b90;  alias, 1 drivers
L_00000000009277d0 .part L_00000000009261f0, 20, 1;
LS_0000000000926ab0_0_0 .concat [ 1 1 1 1], L_00000000009277d0, L_00000000009277d0, L_00000000009277d0, L_00000000009277d0;
LS_0000000000926ab0_0_4 .concat [ 1 1 1 1], L_00000000009277d0, L_00000000009277d0, L_00000000009277d0, L_00000000009277d0;
LS_0000000000926ab0_0_8 .concat [ 1 1 1 0], L_00000000009277d0, L_00000000009277d0, L_00000000009277d0;
L_0000000000926ab0 .concat [ 4 4 3 0], LS_0000000000926ab0_0_0, LS_0000000000926ab0_0_4, LS_0000000000926ab0_0_8;
L_0000000000927b90 .concat8 [ 21 11 0 0], L_00000000008a7990, L_0000000000926ab0;
    .scope S_000000000087c770;
T_0 ;
    %wait E_00000000008aec40;
    %load/vec4 v00000000008a8e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v00000000008a92c0_0;
    %load/vec4 v00000000008a8960_0;
    %and;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v00000000008a92c0_0;
    %load/vec4 v00000000008a8960_0;
    %or;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v00000000008a92c0_0;
    %load/vec4 v00000000008a8960_0;
    %add;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v00000000008a92c0_0;
    %load/vec4 v00000000008a8960_0;
    %sub;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v00000000008a92c0_0;
    %ix/getv 4, v00000000008a8960_0;
    %shiftl 4;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v00000000008a92c0_0;
    %ix/getv 4, v00000000008a8960_0;
    %shiftr 4;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v00000000008a92c0_0;
    %load/vec4 v00000000008a8960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v00000000008a9180_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000890b60;
T_1 ;
    %wait E_00000000008ae6c0;
    %load/vec4 v000000000090b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 69664, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 8728610, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 17387556, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 19419173, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 23462272, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 27853442, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %pushi/vec4 4249179477, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090b650, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000895c10;
T_2 ;
    %wait E_00000000008ae5c0;
    %load/vec4 v000000000090a930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090bf10_0, 0, 32;
T_2.2 ;
    %load/vec4 v000000000090bf10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 3, v000000000090bf10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000090b010, 0, 4;
    %load/vec4 v000000000090bf10_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000090bf10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000090a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000000000090a110_0;
    %load/vec4 v000000000090bdd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000090b010, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000890cf0;
T_3 ;
    %wait E_00000000008ae5c0;
    %load/vec4 v0000000000915990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000090bc90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000914a90_0;
    %assign/vec4 v000000000090bc90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000895a80;
T_4 ;
    %wait E_00000000008ae9c0;
    %load/vec4 v00000000008a9720_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v00000000008a8f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a9360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000000000090a430_0, 0, 1;
    %store/vec4 v00000000008a9540_0, 0, 4;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008a9540_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a9360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008a8f00_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a8f00_0, 0, 1;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008a9540_0, 4, 1;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008a9540_0, 4, 1;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008a9540_0, 4, 1;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v00000000008a97c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008a9540_0, 4, 1;
    %load/vec4 v00000000008a9540_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000000008a9360_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000892d00;
T_5 ;
    %vpi_call 2 8 "$dumpfile", "yep.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000915030_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000000000915030_0;
    %nor/r;
    %store/vec4 v0000000000915030_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000000000892d00;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000914c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914c70_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_top_test.v";
    "processor_top.v";
    "./mux2to1.v";
    "./ALU.v";
    "./main_control.v";
    "./reg_file.v";
    "./instruction_memory.v";
    "./PC.v";
    "./pc_adder.v";
    "./sign_extend.v";
