Running: D:\Ise14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE_projects/ppcpu/test_ppcpu_isim_beh.exe -prj E:/ISE_projects/ppcpu/test_ppcpu_beh.prj work.test_ppcpu work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE_projects/ppcpu/Regfile.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/mux5_2_1.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/mux32_4_1.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/mux32_2_1.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/Inst_ROM.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/dff32.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/Control_Unit.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/alu.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/add32.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/WB_STAGE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/MEM_WB.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/MEM_STAGE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/IF_STAGE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/IF_ID.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/ID_STAGE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/ID_EXE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/EXE_STAGE.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/EXE_MEM.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/PPCPU.v" into library work
Analyzing Verilog file "E:/ISE_projects/ppcpu/test_ppcpu.v" into library work
Analyzing Verilog file "D:/Ise14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/ISE_projects/ppcpu/PPCPU.v" Line 60: Size mismatch in connection of port <id_wreg>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/ISE_projects/ppcpu/PPCPU.v" Line 62: Size mismatch in connection of port <id_wreg>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/ISE_projects/ppcpu/PPCPU.v" Line 73: Size mismatch in connection of port <wb_wreg>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module dff32
Compiling module add32
Compiling module mux32_4_1
Compiling module Inst_ROM
Compiling module IF_STAGE
Compiling module IF_ID
Compiling module Control_Unit
Compiling module Regfile
Compiling module mux5_2_1
Compiling module ID_STAGE
Compiling module ID_EXE
Compiling module mux32_2_1
Compiling module alu
Compiling module EXE_STAGE
Compiling module EXE_MEM
Compiling module MEM_STAGE
Compiling module MEM_WB
Compiling module WB_STAGE
Compiling module PPCPU
Compiling module test_ppcpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/ISE_projects/ppcpu/test_ppcpu_isim_beh.exe
Fuse Memory Usage: 31024 KB
Fuse CPU Usage: 561 ms
