

================================================================
== Vitis HLS Report for 'VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4'
================================================================
* Date:           Tue Jan 30 21:23:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  54.618 us|  54.618 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_65_4  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln65_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln65"   --->   Operation 7 'read' 'sext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln65_cast = sext i63 %sext_ln65_read"   --->   Operation 8 'sext' 'sext_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond47"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln65_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 13 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.66ns)   --->   "%icmp_ln65 = icmp_eq  i15 %i_1, i15 16384" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln65 = add i15 %i_1, i15 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 16 'add' 'add_ln65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc64, void %for.end69.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 17 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i15 %i_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 18 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_buf_V_addr = getelementptr i16 %out_buf_V, i64 0, i64 %zext_ln65" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:69]   --->   Operation 19 'getelementptr' 'out_buf_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.24ns)   --->   "%out_buf_V_load = load i14 %out_buf_V_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:69]   --->   Operation 20 'load' 'out_buf_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln65 = store i15 %add_ln65, i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 21 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 22 [1/2] (1.24ns)   --->   "%out_buf_V_load = load i14 %out_buf_V_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:69]   --->   Operation 22 'load' 'out_buf_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16384> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:66]   --->   Operation 23 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:67]   --->   Operation 24 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.43ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %out_buf_V_load, i2 3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:69]   --->   Operation 25 'write' 'write_ln69' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.cond47" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65]   --->   Operation 26 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
sext_ln65_read    (read             ) [ 0000]
sext_ln65_cast    (sext             ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
gmem1_addr        (getelementptr    ) [ 0111]
icmp_ln65         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln65          (add              ) [ 0000]
br_ln65           (br               ) [ 0000]
zext_ln65         (zext             ) [ 0000]
out_buf_V_addr    (getelementptr    ) [ 0110]
store_ln65        (store            ) [ 0000]
out_buf_V_load    (load             ) [ 0101]
specpipeline_ln66 (specpipeline     ) [ 0000]
specloopname_ln67 (specloopname     ) [ 0000]
write_ln69        (write            ) [ 0000]
br_ln65           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln65">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln65_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="63" slack="0"/>
<pin id="56" dir="0" index="1" bw="63" slack="0"/>
<pin id="57" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln65_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln69_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2"/>
<pin id="63" dir="0" index="2" bw="16" slack="1"/>
<pin id="64" dir="0" index="3" bw="1" slack="0"/>
<pin id="65" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_buf_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="15" slack="0"/>
<pin id="72" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_V_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln65_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="63" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="15" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_1_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="gmem1_addr_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="63" slack="0"/>
<pin id="96" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln65_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="15" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln65_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln65_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="15" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln65_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="15" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="0"/>
<pin id="123" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="128" class="1005" name="gmem1_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2"/>
<pin id="130" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="133" class="1005" name="icmp_ln65_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="137" class="1005" name="out_buf_V_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="1"/>
<pin id="139" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_V_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="out_buf_V_load_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="54" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="81" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="90" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="50" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="93" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="136"><net_src comp="99" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="68" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="145"><net_src comp="75" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
 - Input state : 
	Port: VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4 : sext_ln65 | {1 }
	Port: VITIS_LOOP_65_4_proc_Pipeline_VITIS_LOOP_65_4 : out_buf_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		gmem1_addr : 1
		icmp_ln65 : 2
		add_ln65 : 2
		br_ln65 : 3
		zext_ln65 : 2
		out_buf_V_addr : 3
		out_buf_V_load : 4
		store_ln65 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln65_fu_105      |    0    |    22   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln65_fu_99      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln65_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln69_write_fu_60  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln65_cast_fu_81   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln65_fu_111     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    34   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  gmem1_addr_reg_128  |   16   |
|       i_reg_121      |   15   |
|   icmp_ln65_reg_133  |    1   |
|out_buf_V_addr_reg_137|   14   |
|out_buf_V_load_reg_142|   16   |
+----------------------+--------+
|         Total        |   62   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   62   |   43   |
+-----------+--------+--------+--------+
