// Seed: 2928470893
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign {{1 - 1'b0, 1'b0}, 1'b0, id_3} = 1;
  type_0 id_7 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_4)
  );
  always @(*) begin
    id_3 <= id_5;
  end
endmodule
