TimeQuest Timing Analyzer report for animation
Tue Nov 19 18:57:11 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'flipflop:stage3|y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'flipflop:stage3|y[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'flipflop:stage3|y[0]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'flipflop:stage3|y[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; flipflop:stage3|y[0]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { flipflop:stage3|y[0] }                  ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; INF MHz    ; 225.53 MHz      ; flipflop:stage3|y[0]                  ; limit due to hold check ;
; 100.34 MHz ; 100.34 MHz      ; CLOCK_50                              ;                         ;
; 151.7 MHz  ; 151.7 MHz       ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -4.676 ; -12.615       ;
; CLOCK_50                              ; -1.575 ; -8.088        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.408 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -2.217 ; -3.509        ;
; CLOCK_50                              ; -1.776 ; -33.378       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.662  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -4.676 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.798      ;
; -4.658 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.780      ;
; -4.582 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.704      ;
; -4.510 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.632      ;
; -4.444 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.566      ;
; -4.385 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.538      ;
; -4.367 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.520      ;
; -4.323 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.445      ;
; -4.291 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.444      ;
; -4.230 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.749      ; 5.352      ;
; -4.219 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.372      ;
; -4.153 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.306      ;
; -4.032 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.185      ;
; -3.939 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.476      ; 5.092      ;
; -3.554 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -1.617     ; 1.584      ;
; -3.197 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.614      ; 4.184      ;
; -3.043 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.990      ;
; -3.011 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.958      ;
; -2.906 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.341      ; 3.924      ;
; -2.879 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.576      ; 3.828      ;
; -2.871 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.818      ;
; -2.714 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.661      ;
; -2.684 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.631      ;
; -2.424 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.301      ; 3.402      ;
; -2.394 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.301      ; 3.372      ;
; -2.345 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.292      ;
; -2.284 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 3.316      ;
; -2.259 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.303      ; 3.239      ;
; -2.250 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.301      ; 3.228      ;
; -2.221 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 3.253      ;
; -2.135 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.574      ; 3.082      ;
; -2.055 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.301      ; 3.033      ;
; -2.013 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 3.045      ;
; -1.993 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 3.056      ;
; -1.941 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 2.973      ;
; -1.930 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.993      ;
; -1.882 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 2.914      ;
; -1.845 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.301      ; 2.823      ;
; -1.817 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.116      ; 2.610      ;
; -1.784 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 2.816      ;
; -1.780 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 2.812      ;
; -1.722 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.785      ;
; -1.650 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.713      ;
; -1.600 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.353      ; 2.630      ;
; -1.591 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.654      ;
; -1.493 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.556      ;
; -1.489 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.552      ;
; -1.329 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.626      ; 2.328      ;
; -1.317 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.659      ; 2.349      ;
; -1.026 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.386      ; 2.089      ;
; 0.969  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 3.798      ; 2.756      ;
; 1.469  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 3.798      ; 2.756      ;
; 1.590  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 4.071      ; 2.104      ;
; 2.090  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 4.071      ; 2.104      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.575 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.626     ; 0.485      ;
; -1.533 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.114     ; 0.955      ;
; -0.903 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.717      ; 3.085      ;
; -0.882 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.715      ; 3.062      ;
; -0.814 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.707      ; 2.986      ;
; -0.604 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.710      ; 2.779      ;
; -0.597 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.716      ; 2.778      ;
; -0.557 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.715      ; 2.737      ;
; -0.526 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.713      ; 2.704      ;
; -0.097 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.704      ; 2.266      ;
; 0.043  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.703      ; 2.125      ;
; 0.060  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.706      ; 2.111      ;
; 0.170  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.715      ; 2.010      ;
; 0.170  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.708      ; 2.003      ;
; 0.179  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.711      ; 1.997      ;
; 0.202  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.713      ; 1.976      ;
; 0.342  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.707      ; 1.830      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 0.594  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.094  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.412      ; 2.604      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.379  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 1.879  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.678      ; 2.085      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 2.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.497      ; 1.237      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.034 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.371     ; 9.631      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[0]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[1]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[2]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[3]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[4]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[5]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[6]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.062 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|Duck_2_inputX[7]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.065 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.360     ; 9.611      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[0]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[1]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[2]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[3]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[4]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[5]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[6]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.093 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[7]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.006      ; 9.949      ;
; 10.181 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[0]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.236     ; 9.619      ;
; 10.212 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|currentCYCLE[23]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.015     ; 9.809      ;
; 10.212 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|currentCYCLE[20]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.015     ; 9.809      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.614      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.610      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.606      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.530      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.526      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.522      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.057      ; 6.523      ;
; 33.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.522      ;
; 33.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.522      ;
; 33.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.522      ;
; 33.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.522      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.217 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 4.071      ; 2.104      ;
; -1.717 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 4.071      ; 2.104      ;
; -1.292 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 3.798      ; 2.756      ;
; -0.792 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 3.798      ; 2.756      ;
; 1.190  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 2.349      ;
; 1.202  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.626      ; 2.328      ;
; 1.203  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.089      ;
; 1.334  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.353      ; 2.187      ;
; 1.653  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 2.812      ;
; 1.657  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 2.816      ;
; 1.666  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.552      ;
; 1.670  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.556      ;
; 1.755  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 2.914      ;
; 1.768  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.654      ;
; 1.814  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 2.973      ;
; 1.827  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.713      ;
; 1.886  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 3.045      ;
; 1.890  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.576      ; 2.966      ;
; 1.899  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.785      ;
; 1.904  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.303      ; 2.707      ;
; 1.949  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.023      ;
; 1.982  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.056      ;
; 1.994  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.116      ; 2.610      ;
; 2.022  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.301      ; 2.823      ;
; 2.081  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.155      ;
; 2.094  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 3.253      ;
; 2.107  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 2.993      ;
; 2.157  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.659      ; 3.316      ;
; 2.159  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.408      ;
; 2.170  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.386      ; 3.056      ;
; 2.172  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.148      ;
; 2.232  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.301      ; 3.033      ;
; 2.388  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.462      ;
; 2.413  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.487      ;
; 2.424  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.673      ;
; 2.427  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.301      ; 3.228      ;
; 2.437  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.413      ;
; 2.449  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.698      ;
; 2.462  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.438      ;
; 2.475  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.724      ;
; 2.488  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.464      ;
; 2.571  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.301      ; 3.372      ;
; 2.585  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.834      ;
; 2.598  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.574      ;
; 2.601  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.301      ; 3.402      ;
; 2.632  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.881      ;
; 2.645  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.621      ;
; 2.654  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.749      ; 3.903      ;
; 2.667  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.476      ; 3.643      ;
; 2.884  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.958      ;
; 2.916  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.574      ; 3.990      ;
; 3.070  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.614      ; 4.184      ;
; 3.083  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.341      ; 3.924      ;
; 3.701  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -1.617     ; 1.584      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.776 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.276 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.497      ; 1.237      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.232 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.696      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -1.109 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.678      ; 2.085      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.732 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.696      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; -0.609 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.678      ; 2.085      ;
; 0.389  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.707      ; 1.830      ;
; 0.526  ; changeCoordinate:stage4|address[9]       ; changeCoordinate:stage4|address[9]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.529  ; changeCoordinate:stage4|x[7]             ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.713      ; 1.976      ;
; 0.539  ; changeCoordinate:stage4|y[6]             ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.552  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.711      ; 1.997      ;
; 0.561  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.715      ; 2.010      ;
; 0.561  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.708      ; 2.003      ;
; 0.667  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 1.269      ;
; 0.671  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.706      ; 2.111      ;
; 0.674  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 1.276      ;
; 0.679  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 1.281      ;
; 0.684  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.368      ; 1.286      ;
; 0.688  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.703      ; 2.125      ;
; 0.801  ; changeCoordinate:stage4|address[7]       ; changeCoordinate:stage4|address[7]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; moveInstances:stage5|main_clock:C0|Q[24] ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; moveInstances:stage5|main_clock:C0|Q[10] ; moveInstances:stage5|main_clock:C0|Q[10]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; changeCoordinate:stage4|address[0]       ; changeCoordinate:stage4|address[0]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|address[2]       ; changeCoordinate:stage4|address[2]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|address[5]       ; changeCoordinate:stage4|address[5]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|x[0]             ; changeCoordinate:stage4|x[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|x[5]             ; changeCoordinate:stage4|x[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; moveInstances:stage5|main_clock:C0|Q[1]  ; moveInstances:stage5|main_clock:C0|Q[1]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; moveInstances:stage5|main_clock:C0|Q[4]  ; moveInstances:stage5|main_clock:C0|Q[4]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; changeCoordinate:stage4|x[2]             ; changeCoordinate:stage4|x[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; moveInstances:stage5|main_clock:C0|Q[6]  ; moveInstances:stage5|main_clock:C0|Q[6]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816  ; moveInstances:stage5|main_clock:C0|Q[8]  ; moveInstances:stage5|main_clock:C0|Q[8]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.820  ; changeCoordinate:stage4|y[5]             ; changeCoordinate:stage4|y[5]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.827  ; changeCoordinate:stage4|y[1]             ; changeCoordinate:stage4|y[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.704      ; 2.266      ;
; 0.832  ; changeCoordinate:stage4|y[3]             ; changeCoordinate:stage4|y[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; changeCoordinate:stage4|address[6]       ; changeCoordinate:stage4|address[6]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; changeCoordinate:stage4|address[8]       ; changeCoordinate:stage4|address[8]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; changeCoordinate:stage4|x[6]             ; changeCoordinate:stage4|x[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; changeCoordinate:stage4|address[1]       ; changeCoordinate:stage4|address[1]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; changeCoordinate:stage4|address[3]       ; changeCoordinate:stage4|address[3]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; changeCoordinate:stage4|address[4]       ; changeCoordinate:stage4|address[4]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; changeCoordinate:stage4|x[3]             ; changeCoordinate:stage4|x[3]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; changeCoordinate:stage4|x[4]             ; changeCoordinate:stage4|x[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.844  ; moveInstances:stage5|main_clock:C0|Q[5]  ; moveInstances:stage5|main_clock:C0|Q[5]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; moveInstances:stage5|main_clock:C0|Q[9]  ; moveInstances:stage5|main_clock:C0|Q[9]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; moveInstances:stage5|main_clock:C0|Q[0]  ; moveInstances:stage5|main_clock:C0|Q[0]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; moveInstances:stage5|main_clock:C0|Q[18] ; moveInstances:stage5|main_clock:C0|Q[18]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; moveInstances:stage5|main_clock:C0|Q[16] ; moveInstances:stage5|main_clock:C0|Q[16]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; changeCoordinate:stage4|x[1]             ; changeCoordinate:stage4|x[1]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.849  ; moveInstances:stage5|main_clock:C0|Q[3]  ; moveInstances:stage5|main_clock:C0|Q[3]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850  ; moveInstances:stage5|main_clock:C0|Q[2]  ; moveInstances:stage5|main_clock:C0|Q[2]                                                                                            ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.858  ; changeCoordinate:stage4|y[0]             ; changeCoordinate:stage4|y[0]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.863  ; changeCoordinate:stage4|y[2]             ; changeCoordinate:stage4|y[2]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.864  ; changeCoordinate:stage4|y[4]             ; changeCoordinate:stage4|y[4]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.662 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.927      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.991      ;
; 0.697 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.962      ;
; 0.697 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.962      ;
; 0.697 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.962      ;
; 0.698 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.965      ;
; 0.706 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.001      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.833 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.852 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.931 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.193      ;
; 0.957 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.224      ;
; 0.994 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.287      ;
; 0.996 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.293      ;
; 1.014 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.304      ;
; 1.015 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.312      ;
; 1.016 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.309      ;
; 1.019 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.315      ;
; 1.022 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.289      ;
; 1.030 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.320      ;
; 1.034 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.329      ;
; 1.035 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.043 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.330      ;
; 1.048 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.343      ;
; 1.081 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.349      ;
; 1.084 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.352      ;
; 1.112 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.378      ;
; 1.143 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.408      ;
; 1.166 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.433      ;
; 1.193 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.195 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.209 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.211 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.228 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.496      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.513      ;
; 1.254 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.256 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.552      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.555      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.524      ;
; 1.262 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.557      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.565      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.282 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.548      ;
; 1.287 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.553      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.308 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.574      ;
; 1.310 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.606      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.335 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.602      ;
; 1.337 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.603      ;
; 1.341 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.348 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.614      ;
; 1.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.619      ;
; 1.358 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.639      ;
; 1.377 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.379 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.645      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.648      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
; 1.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.648      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.408 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.674      ;
; 1.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.707      ;
; 1.424 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.718      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.721      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.482 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.749      ;
; 1.483 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.483 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.491 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.757      ;
; 1.495 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.521 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.787      ;
; 1.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.792      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.968 ; 5.968 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.968 ; 5.968 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -5.546 ; -5.546 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.546 ; -5.546 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.793 ; 8.793 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.783 ; 8.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.857 ; 8.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.023 ; 9.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.023 ; 9.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.804 ; 5.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.728 ; 8.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.728 ; 8.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.536 ; 8.536 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.536 ; 8.536 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.546 ; 8.546 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.546 ; 8.546 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.704 ; 8.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.001 ; 6.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.775 ; 8.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.775 ; 8.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.514 ; 8.514 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.494 ; 8.494 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.714 ; 5.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.875 ; 5.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.875 ; 5.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.875 ; 5.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.131 ; 6.131 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.121 ; 6.121 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.195 ; 6.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.361 ; 6.361 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.361 ; 6.361 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.804 ; 5.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.312 ; 6.312 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.312 ; 6.312 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.130 ; 6.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.130 ; 6.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.288 ; 6.288 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.308 ; 6.308 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.318 ; 6.318 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.318 ; 6.318 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.001 ; 6.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.576 ; 6.576 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.556 ; 6.556 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.556 ; 6.556 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.614 ; 6.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.295 ; 6.295 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.285 ; 6.285 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.475 ; 6.475 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.475 ; 6.475 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.714 ; 5.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.789 ; -4.952        ;
; CLOCK_50                              ; -0.479 ; -0.700        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 37.027 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.294 ; -2.209        ;
; CLOCK_50                              ; -0.950 ; -21.752       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.289  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.789 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -1.184     ; 0.753      ;
; -1.648 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.533      ;
; -1.645 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.530      ;
; -1.607 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.492      ;
; -1.572 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.457      ;
; -1.538 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.423      ;
; -1.515 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.419      ;
; -1.512 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.416      ;
; -1.486 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.371      ;
; -1.474 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.378      ;
; -1.441 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.865      ; 2.326      ;
; -1.439 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.343      ;
; -1.405 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.309      ;
; -1.353 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.257      ;
; -1.308 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.745      ; 2.212      ;
; -1.039 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.792      ; 1.851      ;
; -0.941 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.737      ;
; -0.929 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.725      ;
; -0.906 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.672      ; 1.737      ;
; -0.881 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.677      ;
; -0.863 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.659      ;
; -0.814 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.610      ;
; -0.800 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.596      ;
; -0.683 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.498      ;
; -0.676 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.340      ; 1.175      ;
; -0.669 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.484      ;
; -0.666 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.462      ;
; -0.654 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.480      ;
; -0.617 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.432      ;
; -0.615 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.441      ;
; -0.599 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.414      ;
; -0.572 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.776      ; 1.368      ;
; -0.535 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.350      ;
; -0.521 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.366      ;
; -0.508 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.334      ;
; -0.482 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.327      ;
; -0.473 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.299      ;
; -0.445 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.271      ;
; -0.441 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.656      ; 1.256      ;
; -0.403 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.229      ;
; -0.390 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.216      ;
; -0.375 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.220      ;
; -0.367 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.681      ; 1.207      ;
; -0.340 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.185      ;
; -0.312 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.157      ;
; -0.270 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.115      ;
; -0.259 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.801      ; 1.080      ;
; -0.257 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 1.102      ;
; -0.228 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.806      ; 1.054      ;
; -0.095 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.686      ; 0.940      ;
; 1.074  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 1.996      ; 1.222      ;
; 1.314  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.116      ; 0.963      ;
; 1.574  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 1.996      ; 1.222      ;
; 1.814  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.116      ; 0.963      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.479 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.801     ; 0.210      ;
; -0.221 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.336     ; 0.417      ;
; 0.371  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.255      ; 1.383      ;
; 0.398  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.265      ; 1.366      ;
; 0.408  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.262      ; 1.353      ;
; 0.469  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.259      ; 1.289      ;
; 0.495  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.263      ; 1.267      ;
; 0.514  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.261      ; 1.246      ;
; 0.538  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.264      ; 1.225      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.685  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.310      ; 1.298      ;
; 0.741  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.253      ; 1.011      ;
; 0.821  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.254      ; 0.932      ;
; 0.835  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.256      ; 0.920      ;
; 0.863  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.257      ; 0.893      ;
; 0.869  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.259      ; 0.889      ;
; 0.872  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.263      ; 0.890      ;
; 0.888  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.261      ; 0.872      ;
; 0.963  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.258      ; 0.794      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.185  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.310      ; 1.298      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.276  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.051      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.330  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.340      ; 0.683      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.776  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.051      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 1.830  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.340      ; 0.683      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.229 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.417     ; 4.386      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.263 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.364      ;
; 15.310 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputX[0]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.344     ; 4.378      ;
; 15.344 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|inputX[0]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.332     ; 4.356      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.378 ; moveInstances:stage5|currentCYCLE[7] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.249      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[6]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.380 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputX[7]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.401     ; 4.251      ;
; 15.413 ; moveInstances:stage5|currentCYCLE[8] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.214      ;
; 15.413 ; moveInstances:stage5|currentCYCLE[8] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.214      ;
; 15.413 ; moveInstances:stage5|currentCYCLE[8] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.405     ; 4.214      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.038      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.034 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.029      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.016      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.054 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.011      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.002      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.067 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.998      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 2.989      ;
; 37.087 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.978      ;
; 37.087 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.978      ;
; 37.087 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.978      ;
; 37.087 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 2.978      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.294 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.116      ; 0.963      ;
; -0.915 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 1.996      ; 1.222      ;
; -0.794 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.116      ; 0.963      ;
; -0.415 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 1.996      ; 1.222      ;
; 0.748  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.054      ;
; 0.754  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 0.940      ;
; 0.779  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.801      ; 1.080      ;
; 0.786  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.681      ; 0.967      ;
; 0.910  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.216      ;
; 0.916  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.102      ;
; 0.923  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.229      ;
; 0.929  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.115      ;
; 0.965  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.271      ;
; 0.971  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.157      ;
; 0.993  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.299      ;
; 0.999  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.185      ;
; 1.028  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.334      ;
; 1.034  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.220      ;
; 1.050  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.326      ;
; 1.058  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.214      ;
; 1.063  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.339      ;
; 1.073  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.349      ;
; 1.100  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.256      ;
; 1.117  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.393      ;
; 1.126  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.491      ;
; 1.132  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.377      ;
; 1.135  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.441      ;
; 1.141  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.327      ;
; 1.174  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.806      ; 1.480      ;
; 1.180  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.686      ; 1.366      ;
; 1.194  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.350      ;
; 1.231  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.596      ;
; 1.237  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.482      ;
; 1.245  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.521      ;
; 1.246  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.611      ;
; 1.250  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.526      ;
; 1.252  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.497      ;
; 1.258  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.414      ;
; 1.268  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.633      ;
; 1.274  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.519      ;
; 1.318  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.683      ;
; 1.324  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.569      ;
; 1.328  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.693      ;
; 1.328  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.484      ;
; 1.334  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.579      ;
; 1.335  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.340      ; 1.175      ;
; 1.342  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.656      ; 1.498      ;
; 1.345  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.865      ; 1.710      ;
; 1.351  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.745      ; 1.596      ;
; 1.449  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.725      ;
; 1.461  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.776      ; 1.737      ;
; 1.559  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.792      ; 1.851      ;
; 1.565  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.672      ; 1.737      ;
; 2.437  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -1.184     ; 0.753      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.950 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 0.683      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.896 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.051      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.749 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.310      ; 0.854      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.450 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 0.683      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.396 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.051      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.249 ; flipflop:stage3|y[0]               ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.310      ; 0.854      ;
; -0.102 ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.258      ; 0.794      ;
; -0.027 ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.261      ; 0.872      ;
; -0.011 ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.263      ; 0.890      ;
; -0.008 ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.259      ; 0.889      ;
; -0.002 ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.257      ; 0.893      ;
; 0.026  ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.256      ; 0.920      ;
; 0.040  ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.254      ; 0.932      ;
; 0.064  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.425      ; 0.627      ;
; 0.072  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.425      ; 0.635      ;
; 0.073  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.425      ; 0.636      ;
; 0.076  ; changeCoordinate:stage4|x[3]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.425      ; 0.639      ;
; 0.120  ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.253      ; 1.011      ;
; 0.185  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.423      ; 0.746      ;
; 0.186  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.423      ; 0.747      ;
; 0.188  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.423      ; 0.749      ;
; 0.193  ; changeCoordinate:stage4|x[4]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.751      ;
; 0.198  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.421      ; 0.757      ;
; 0.202  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.760      ;
; 0.206  ; changeCoordinate:stage4|x[3]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.423      ; 0.767      ;
; 0.207  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.419      ; 0.764      ;
; 0.207  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.421      ; 0.766      ;
; 0.209  ; changeCoordinate:stage4|x[3]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.767      ;
; 0.211  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.769      ;
; 0.214  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.770      ;
; 0.218  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.420      ; 0.776      ;
; 0.222  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.419      ; 0.779      ;
; 0.225  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.418      ; 0.781      ;
; 0.230  ; changeCoordinate:stage4|x[4]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.416      ; 0.784      ;
; 0.231  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.784      ;
; 0.231  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.416      ; 0.785      ;
; 0.236  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.789      ;
; 0.238  ; changeCoordinate:stage4|x[3]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.419      ; 0.795      ;
; 0.240  ; changeCoordinate:stage4|address[9] ; changeCoordinate:stage4|address[9]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; changeCoordinate:stage4|x[7]       ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.248  ; changeCoordinate:stage4|y[6]       ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; changeCoordinate:stage4|x[1]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.416      ; 0.803      ;
; 0.252  ; changeCoordinate:stage4|x[3]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.805      ;
; 0.320  ; changeCoordinate:stage4|x[4]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.425      ; 0.883      ;
; 0.323  ; NextState:stage2|start             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.264      ; 1.225      ;
; 0.329  ; changeCoordinate:stage4|x[0]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.421      ; 0.888      ;
; 0.340  ; changeCoordinate:stage4|x[2]       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.415      ; 0.893      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[0]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[1]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[2]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[3]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[4]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[5]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[6]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[7]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
; 0.340  ; flipflop:stage3|y[1]               ; changeCoordinate:stage4|address[8]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.339      ; 0.831      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.289 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.493      ;
; 0.296 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.500      ;
; 0.311 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.461      ;
; 0.317 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.470      ;
; 0.318 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.469      ;
; 0.319 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.469      ;
; 0.319 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.469      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.629      ;
; 0.424 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.572      ;
; 0.426 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.628      ;
; 0.433 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.639      ;
; 0.435 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.637      ;
; 0.441 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.641      ;
; 0.444 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.649      ;
; 0.446 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.599      ;
; 0.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.454 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.608      ;
; 0.457 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.660      ;
; 0.458 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.654      ;
; 0.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.667      ;
; 0.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.660      ;
; 0.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.631      ;
; 0.486 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.640      ;
; 0.501 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.659      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.691      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.700      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.705      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.761      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.707      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.763      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.766      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.771      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.785      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.601 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.602 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.760      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.776      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.825      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.774      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.630 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.801      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.289 ; 3.289 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.289 ; 3.289 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.004 ; -3.004 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.004 ; -3.004 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.098 ; 4.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.098 ; 4.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.244 ; 4.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.174 ; 4.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.174 ; 4.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.033 ; 3.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.023 ; 3.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.096 ; 3.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.086 ; 3.086 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.165 ; 3.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.165 ; 3.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.155 ; 3.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.155 ; 3.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.037 ; 3.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.037 ; 3.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.114 ; 3.114 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.124 ; 3.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.124 ; 3.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.100 ; 3.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.232 ; 3.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.232 ; 3.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.272 ; 3.272 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.272 ; 3.272 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.120 ; 3.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.100 ; 3.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.110 ; 3.110 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.182 ; 3.182 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.182 ; 3.182 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.676  ; -2.217  ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -1.575  ; -1.776  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.408  ; 0.289   ; N/A      ; N/A     ; 17.873              ;
;  flipflop:stage3|y[0]                  ; -4.676  ; -2.217  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -20.703 ; -36.887 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -8.088  ; -33.378 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  flipflop:stage3|y[0]                  ; -12.615 ; -3.509  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.968 ; 5.968 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.968 ; 5.968 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.004 ; -3.004 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.004 ; -3.004 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.793 ; 8.793 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.783 ; 8.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.857 ; 8.857 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.023 ; 9.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.023 ; 9.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.804 ; 5.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.728 ; 8.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.728 ; 8.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.536 ; 8.536 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.536 ; 8.536 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.546 ; 8.546 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.546 ; 8.546 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.704 ; 8.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.734 ; 8.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.001 ; 6.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.795 ; 8.795 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.775 ; 8.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.775 ; 8.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.833 ; 8.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.514 ; 8.514 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.494 ; 8.494 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.714 ; 5.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.917 ; 2.917 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.033 ; 3.033 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.023 ; 3.023 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.096 ; 3.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.086 ; 3.086 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.165 ; 3.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.165 ; 3.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.155 ; 3.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.155 ; 3.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.927 ; 2.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.027 ; 3.027 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.037 ; 3.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.037 ; 3.037 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.094 ; 3.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.114 ; 3.114 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.124 ; 3.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.124 ; 3.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.017 ; 3.017 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.100 ; 3.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.232 ; 3.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.232 ; 3.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.272 ; 3.272 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.272 ; 3.272 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.120 ; 3.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.100 ; 3.100 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.110 ; 3.110 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.182 ; 3.182 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.182 ; 3.182 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 288154   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 33       ; 50       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 466      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 288154   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 33       ; 50       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 466      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 18:57:06 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "stage2|start|combout" is a latch
    Warning (335094): Node "stage2|Y[0]|combout" is a latch
    Warning (335094): Node "stage2|Y[1]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop:stage3|y[0] flipflop:stage3|y[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.676
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.676       -12.615 flipflop:stage3|y[0] 
    Info (332119):    -1.575        -8.088 CLOCK_50 
    Info (332119):    33.408         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.217        -3.509 flipflop:stage3|y[0] 
    Info (332119):    -1.776       -33.378 CLOCK_50 
    Info (332119):     0.662         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.789
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.789        -4.952 flipflop:stage3|y[0] 
    Info (332119):    -0.479        -0.700 CLOCK_50 
    Info (332119):    37.027         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.294
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.294        -2.209 flipflop:stage3|y[0] 
    Info (332119):    -0.950       -21.752 CLOCK_50 
    Info (332119):     0.289         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Tue Nov 19 18:57:11 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


