;redcode
;assert 1
	SPL 0, <702
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #72, @200
	DJN -1, @-20
	DJN -1, @-20
	JMZ @72, #200
	CMP 12, @10
	CMP 12, @10
	SUB #12, @200
	JMN 0, <702
	JMN 0, <702
	SUB 1, <-1
	SPL 7, 20
	ADD -70, -90
	ADD -30, 9
	SPL -1, @-20
	SUB 12, @10
	JMN -1, @-20
	JMP -7, @-28
	MOV -1, <-20
	ADD 270, 65
	SUB 12, @10
	JMP @12, #200
	SUB 12, @10
	SUB @227, 106
	MOV -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	SUB @125, <-6
	SUB @125, <-6
	MOV @121, 106
	MOV -7, -20
	SPL @300, 90
	SPL -1, @-20
	SUB @121, 103
	SPL -1, @-20
	SUB @121, 106
	SPL @300, 90
	SPL @300, 90
	SPL -1, @-20
	SPL 0, <702
	JMP @12, #200
	SLT 121, 0
	SUB @127, 106
	CMP -232, <-120
	SUB @121, 106
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #72, @200
