#! /home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-492-g61943c844)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/gilles/Desktop/MA2/Emb_Sys_design/Practicals/oss-cad-suite-linux-x64-20240220/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557439000 .scope module, "ramdma_TB" "ramdma_TB" 2 3;
 .timescale -12 -12;
v0x555557498230_0 .var "clock", 0 0;
v0x5555574982f0_0 .var "cpu_Cin_sig", 7 0;
v0x555557498390_0 .var "cpu_start_sig", 0 0;
v0x555557498430_0 .net "done", 0 0, L_0x555557467bd0;  1 drivers
v0x5555574984d0_0 .var "reset", 0 0;
v0x555557498570_0 .net "result", 31 0, L_0x5555574a9270;  1 drivers
v0x555557498610_0 .var "valueA", 31 0;
v0x5555574986b0_0 .var "valueB", 31 0;
E_0x55555747bb90 .event negedge, v0x5555574977b0_0;
S_0x555557439190 .scope module, "DUT" "ramDmaCi" 2 24, 3 2 0, S_0x555557439000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555557462c90 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555557467bd0 .functor AND 1, L_0x555557498920, L_0x5555574a8df0, C4<1>, C4<1>;
L_0x72f4b566d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555557468870_0 .net/2u *"_ivl_0", 7 0, L_0x72f4b566d018;  1 drivers
v0x555557468a00_0 .net *"_ivl_11", 21 0, L_0x555557498ba0;  1 drivers
L_0x72f4b566d0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557496f20_0 .net/2u *"_ivl_12", 21 0, L_0x72f4b566d0a8;  1 drivers
v0x555557496fe0_0 .net *"_ivl_17", 0 0, L_0x5555574a8df0;  1 drivers
v0x5555574970a0_0 .net *"_ivl_2", 0 0, L_0x5555574987b0;  1 drivers
v0x5555574971b0_0 .net *"_ivl_20", 31 0, L_0x5555574a8fc0;  1 drivers
v0x555557497290_0 .net *"_ivl_22", 10 0, L_0x5555574a9060;  1 drivers
L_0x72f4b566d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555557497370_0 .net *"_ivl_25", 1 0, L_0x72f4b566d0f0;  1 drivers
L_0x72f4b566d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555557497450_0 .net/2u *"_ivl_26", 31 0, L_0x72f4b566d138;  1 drivers
L_0x72f4b566d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557497530_0 .net/2u *"_ivl_4", 0 0, L_0x72f4b566d060;  1 drivers
v0x555557497610_0 .var "busy", 0 0;
v0x5555574976d0_0 .net "ciN", 7 0, v0x5555574982f0_0;  1 drivers
v0x5555574977b0_0 .net "clock", 0 0, v0x555557498230_0;  1 drivers
v0x555557497870_0 .net "done", 0 0, L_0x555557467bd0;  alias, 1 drivers
v0x555557497930 .array "memory", 0 511, 31 0;
v0x5555574979f0_0 .var "ptrA", 8 0;
v0x555557497ad0_0 .net "reset", 0 0, v0x5555574984d0_0;  1 drivers
v0x555557497b90_0 .net "result", 31 0, L_0x5555574a9270;  alias, 1 drivers
v0x555557497c70_0 .net "s_isMyCi", 0 0, L_0x555557498920;  1 drivers
v0x555557497d30_0 .net "start", 0 0, v0x555557498390_0;  1 drivers
v0x555557497df0_0 .net "validA", 0 0, L_0x5555574a8c80;  1 drivers
v0x555557497eb0_0 .net "valueA", 31 0, v0x555557498610_0;  1 drivers
v0x555557497f90_0 .net "valueB", 31 0, v0x5555574986b0_0;  1 drivers
v0x555557498070_0 .net "writea_en", 0 0, L_0x555557498ab0;  1 drivers
E_0x555557479130 .event posedge, v0x5555574977b0_0;
L_0x5555574987b0 .cmp/eq 8, v0x5555574982f0_0, L_0x72f4b566d018;
L_0x555557498920 .functor MUXZ 1, L_0x72f4b566d060, v0x555557498390_0, L_0x5555574987b0, C4<>;
L_0x555557498ab0 .part v0x555557498610_0, 9, 1;
L_0x555557498ba0 .part v0x555557498610_0, 10, 22;
L_0x5555574a8c80 .cmp/eq 22, L_0x555557498ba0, L_0x72f4b566d0a8;
L_0x5555574a8df0 .reduce/nor v0x555557497610_0;
L_0x5555574a8fc0 .array/port v0x555557497930, L_0x5555574a9060;
L_0x5555574a9060 .concat [ 9 2 0 0], v0x5555574979f0_0, L_0x72f4b566d0f0;
L_0x5555574a9270 .functor MUXZ 32, L_0x72f4b566d138, L_0x5555574a8fc0, L_0x555557498920, C4<>;
S_0x555557477ed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 32, 3 32 0, S_0x555557439190;
 .timescale -12 -12;
v0x555557467d20_0 .var/i "i", 31 0;
    .scope S_0x555557439190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557497610_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x555557439190;
T_1 ;
    %wait E_0x555557479130;
    %load/vec4 v0x555557497610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555557497eb0_0;
    %load/vec4 v0x5555574979f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555557497930, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557497610_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555557497eb0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555574979f0_0, 0;
T_1.1 ;
    %load/vec4 v0x555557498070_0;
    %load/vec4 v0x555557497df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557497610_0, 0, 1;
T_1.2 ;
    %load/vec4 v0x555557497ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %fork t_1, S_0x555557477ed0;
    %jmp t_0;
    .scope S_0x555557477ed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557467d20_0, 0, 32;
T_1.6 ; Top of for-loop
    %load/vec4 v0x555557467d20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_1.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555557467d20_0;
    %store/vec4a v0x555557497930, 4, 0;
T_1.8 ; for-loop step statement
    %load/vec4 v0x555557467d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557467d20_0, 0, 32;
    %jmp T_1.6;
T_1.7 ; for-loop exit label
    %end;
    .scope S_0x555557439190;
t_0 %join;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555557439000;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555574984d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557498230_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x555557498230_0;
    %inv;
    %store/vec4 v0x555557498230_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555574984d0_0, 0, 1;
T_2.2 ;
    %delay 5, 0;
    %load/vec4 v0x555557498230_0;
    %inv;
    %store/vec4 v0x555557498230_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .thread T_2;
    .scope S_0x555557439000;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "ramDMA_Signals.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555557439190 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555557439000;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555574986b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557498610_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557498390_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555574982f0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555747bb90;
    %load/vec4 v0x555557498610_0;
    %parti/s 9, 0, 2;
    %addi 1, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557498610_0, 4, 9;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557498610_0, 0, 32;
    %pushi/vec4 255, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555747bb90;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557498610_0, 4, 1;
    %load/vec4 v0x555557498610_0;
    %parti/s 9, 0, 2;
    %addi 2, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557498610_0, 4, 9;
    %wait E_0x55555747bb90;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557498610_0, 4, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557498610_0, 0, 32;
    %pushi/vec4 255, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555747bb90;
    %load/vec4 v0x555557498610_0;
    %parti/s 9, 0, 2;
    %addi 1, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555557498610_0, 4, 9;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramdma_tb.v";
    "ramdmaCi.v";
