<profile>

<section name = "Vivado HLS Report for 'StreamingMatrixVecto_1'" level="0">
<item name = "Date">Tue Jul  7 16:28:03 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR10</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.343, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">65558, 65558, 65558, 65558, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, 2, 1, -, -, 2, no</column>
<column name="- Loop 2">65553, 65553, 20, 2, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 596</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 118, 1</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 216</column>
<column name="Register">0, -, 946, 128</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mul_24s_24s_48_4_1_U610">BlackBoxJam_mul_24s_24s_48_4_1, 0, 2, 118, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U612">BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1, i0 + i1 * i2</column>
<column name="BlackBoxJam_mul_mul_16s_24s_24_3_1_U611">BlackBoxJam_mul_mul_16s_24s_24_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_V_U">StreamingMatrixVecto_1_inputBuf_V, 1, 0, 0, 128, 8, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addconv_fu_661_p2">+, 0, 0, 31, 24, 24</column>
<column name="agg_result_V_i_fu_557_p2">+, 0, 0, 15, 5, 5</column>
<column name="i_fu_320_p2">+, 0, 0, 23, 16, 1</column>
<column name="in_idx_2_fu_268_p2">+, 0, 0, 10, 2, 1</column>
<column name="nf_3_fu_358_p2">+, 0, 0, 39, 32, 1</column>
<column name="pct_V_i_fu_541_p2">+, 0, 0, 13, 4, 4</column>
<column name="sf_3_fu_326_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp2_fu_445_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp3_fu_519_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp4_fu_507_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp5_fu_501_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp_22_fu_344_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_25_fu_567_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_34_fu_631_p2">+, 0, 0, 56, 49, 49</column>
<column name="tmp_355_i_fu_451_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp_363_i_fu_528_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp_39_fu_656_p2">-, 0, 0, 31, 24, 24</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage0_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage1_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_214">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_842">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_846">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op161_write_state21">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op165_write_state22">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op75_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_314_p2">icmp, 0, 0, 18, 16, 17</column>
<column name="tmp_26_fu_349_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="tmp_37_fu_376_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_V_18_fu_647_p2">icmp, 0, 0, 18, 24, 1</column>
<column name="tmp_V_19_fu_671_p2">icmp, 0, 0, 18, 24, 1</column>
<column name="tmp_fu_262_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="tmp_s_fu_332_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="accPopCount_V_0_0_1_fu_286_p3">select, 0, 0, 16, 1, 16</column>
<column name="accPopCount_V_1_0_1_fu_278_p3">select, 0, 0, 16, 1, 1</column>
<column name="accResidual_0_V_fu_666_p3">select, 0, 0, 24, 1, 24</column>
<column name="p_nf_1_fu_382_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="masked_V_fu_400_p2">xor, 0, 0, 8, 8, 8</column>
<column name="tmp1_fu_394_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="accPopCount_V_0_0_2_fu_116">15, 3, 16, 48</column>
<column name="accPopCount_V_1_0_2_fu_120">9, 2, 16, 32</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_phi_mux_i6_phi_fu_222_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_nf_phi_fu_210_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_nf_1_reg_229">15, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_239">15, 3, 8, 24</column>
<column name="i6_reg_218">9, 2, 16, 32</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_idx_reg_195">9, 2, 2, 4</column>
<column name="inputBuf_V_address0">15, 3, 7, 21</column>
<column name="nf_reg_206">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_din">15, 3, 1, 3</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_fu_112">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accPopCount_V_0_0_2_fu_116">16, 0, 16, 0</column>
<column name="accPopCount_V_1_0_2_fu_120">16, 0, 16, 0</column>
<column name="accPopCount_V_1_fu_104">16, 0, 16, 0</column>
<column name="accPopCount_V_fu_100">16, 0, 16, 0</column>
<column name="addconv_reg_928">24, 0, 24, 0</column>
<column name="alphaMem_V_load_reg_875">24, 0, 24, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_nf_1_reg_229">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_s_reg_239">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_239">8, 0, 8, 0</column>
<column name="exitcond_reg_733">1, 0, 1, 0</column>
<column name="i6_reg_218">16, 0, 16, 0</column>
<column name="i_reg_737">16, 0, 16, 0</column>
<column name="in_idx_reg_195">2, 0, 2, 0</column>
<column name="inputBuf_V_load_reg_804">8, 0, 8, 0</column>
<column name="nf_reg_206">32, 0, 32, 0</column>
<column name="p_nf_1_reg_799">32, 0, 32, 0</column>
<column name="pct_V_i_reg_834">4, 0, 4, 0</column>
<column name="sf_3_reg_747">32, 0, 32, 0</column>
<column name="sf_fu_112">32, 0, 32, 0</column>
<column name="sf_load_6_reg_757">32, 0, 32, 0</column>
<column name="sf_load_reg_742">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="thresMem_V_load_reg_900">24, 0, 24, 0</column>
<column name="tmp4_reg_829">2, 0, 2, 0</column>
<column name="tmp_103_1_reg_880">24, 0, 24, 0</column>
<column name="tmp_1219_reg_814">1, 0, 1, 0</column>
<column name="tmp_1223_reg_824">1, 0, 1, 0</column>
<column name="tmp_22_reg_763">32, 0, 32, 0</column>
<column name="tmp_25_reg_839">16, 0, 16, 0</column>
<column name="tmp_26_reg_768">1, 0, 1, 0</column>
<column name="tmp_27_reg_793">32, 0, 64, 32</column>
<column name="tmp_30_reg_905">48, 0, 48, 0</column>
<column name="tmp_355_i_reg_819">2, 0, 2, 0</column>
<column name="tmp_36_reg_910">24, 0, 24, 0</column>
<column name="tmp_38_reg_870">24, 0, 24, 0</column>
<column name="tmp_39_reg_923">24, 0, 24, 0</column>
<column name="tmp_V_18_reg_917">1, 0, 1, 0</column>
<column name="tmp_V_19_reg_933">1, 0, 1, 0</column>
<column name="tmp_V_reg_782">8, 0, 8, 0</column>
<column name="tmp_s_reg_753">1, 0, 1, 0</column>
<column name="weightMem_V_load_reg_809">8, 0, 8, 0</column>
<column name="exitcond_reg_733">64, 32, 1, 0</column>
<column name="tmp_26_reg_768">64, 32, 1, 0</column>
<column name="tmp_27_reg_793">64, 32, 64, 32</column>
<column name="tmp_s_reg_753">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, StreamingMatrixVecto.1, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="weightMem_V_address0">out, 15, ap_memory, weightMem_V, array</column>
<column name="weightMem_V_ce0">out, 1, ap_memory, weightMem_V, array</column>
<column name="weightMem_V_q0">in, 8, ap_memory, weightMem_V, array</column>
<column name="thresMem_V_address0">out, 9, ap_memory, thresMem_V, array</column>
<column name="thresMem_V_ce0">out, 1, ap_memory, thresMem_V, array</column>
<column name="thresMem_V_q0">in, 24, ap_memory, thresMem_V, array</column>
<column name="alphaMem_V_address0">out, 9, ap_memory, alphaMem_V, array</column>
<column name="alphaMem_V_ce0">out, 1, ap_memory, alphaMem_V, array</column>
<column name="alphaMem_V_q0">in, 24, ap_memory, alphaMem_V, array</column>
<column name="means_in7_V_0">in, 24, ap_none, means_in7_V_0, pointer</column>
<column name="means_in7_V_1">in, 24, ap_none, means_in7_V_1, pointer</column>
<column name="means_out7_V_0">in, 24, ap_none, means_out7_V_0, pointer</column>
</table>
</item>
</section>
</profile>
