Info: constrained 'CLK' to bel 'X0/Y16/io1'
Info: constrained 'LED[0]' to bel 'X7/Y33/io1'
Info: constrained 'LED[1]' to bel 'X6/Y33/io1'
Info: constrained 'LED[2]' to bel 'X5/Y33/io1'
Info: constrained 'LED[3]' to bel 'X4/Y33/io1'
Info: constrained 'LED[4]' to bel 'X4/Y33/io0'
Info: constrained 'LED[5]' to bel 'X3/Y33/io1'
Info: constrained 'LED[6]' to bel 'X3/Y33/io0'
Info: constrained 'LED[7]' to bel 'X1/Y33/io0'
Info: constrained 'UART_RX' to bel 'X24/Y33/io0'
Info: constrained 'UART_TX' to bel 'X24/Y33/io1'
Info: constrained 'RST' to bel 'X26/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      841 LCs used as LUT4 only
Info:      541 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      443 LCs used as DFF only
Info: Packing carries..
Info:        4 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 1004)
Info: promoting aes_module_inst.aes_rst [reset] (fanout 529)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I0_O[3] [reset] (fanout 96)
Info: promoting RST$SB_IO_IN [reset] (fanout 63)
Info: promoting aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I0_O[2] [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_DFFNSR_Q_D_SB_LUT4_I3_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.mixcolumns_ena [cen] (fanout 128)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x10e7ae1c

Info: Device utilisation:
Info: 	         ICESTORM_LC:    1842/   7680    23%
Info: 	        ICESTORM_RAM:      20/     32    62%
Info: 	               SB_IO:      12/    256     4%
Info: 	               SB_GB:       8/      8   100%
Info: 	        ICESTORM_PLL:       1/      2    50%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 14 cells based on constraints.
Info: Creating initial analytic placement for 1816 cells, random placement wirelen = 53075.
Info:     at initial placer iter 0, wirelen = 149
Info:     at initial placer iter 1, wirelen = 160
Info:     at initial placer iter 2, wirelen = 156
Info:     at initial placer iter 3, wirelen = 160
Info: Running main analytical placer, max placement attempts per cell = 443211.
Info:     at iteration #1, type ALL: wirelen solved = 156, spread = 17746, legal = 19751; time = 0.04s
Info:     at iteration #2, type ALL: wirelen solved = 202, spread = 13072, legal = 15566; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 561, spread = 11405, legal = 14423; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 853, spread = 10736, legal = 13578; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1208, spread = 9811, legal = 13741; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 1713, spread = 9200, legal = 12372; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 2367, spread = 8981, legal = 12903; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 2812, spread = 8777, legal = 11655; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 3228, spread = 8787, legal = 10942; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 3487, spread = 8886, legal = 11089; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 4184, spread = 8832, legal = 11129; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 4436, spread = 8750, legal = 11612; time = 0.04s
Info:     at iteration #13, type ALL: wirelen solved = 4372, spread = 9311, legal = 11345; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 4965, spread = 9082, legal = 11286; time = 0.03s
Info: HeAP Placer Time: 0.66s
Info:   of which solving equations: 0.33s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.21s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 264, wirelen = 10942
Info:   at iteration #5: temp = 0.000000, timing cost = 225, wirelen = 9240
Info:   at iteration #10: temp = 0.000000, timing cost = 192, wirelen = 8642
Info:   at iteration #15: temp = 0.000000, timing cost = 212, wirelen = 8391
Info:   at iteration #20: temp = 0.000000, timing cost = 174, wirelen = 8126
Info:   at iteration #24: temp = 0.000000, timing cost = 162, wirelen = 8069 
Info: SA placement time 0.89s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 64.32 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 9.02 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 2.63 ns

Info: Slack histogram:
Info:  legend: * represents 23 endpoint(s)
Info:          + represents [1,23) endpoint(s)
Info: [ 33080,  35539) |******+
Info: [ 35539,  37998) |**********+
Info: [ 37998,  40457) |*********+
Info: [ 40457,  42916) | 
Info: [ 42916,  45375) | 
Info: [ 45375,  47834) | 
Info: [ 47834,  50293) | 
Info: [ 50293,  52752) | 
Info: [ 52752,  55211) | 
Info: [ 55211,  57670) | 
Info: [ 57670,  60129) | 
Info: [ 60129,  62588) | 
Info: [ 62588,  65047) | 
Info: [ 65047,  67506) | 
Info: [ 67506,  69965) | 
Info: [ 69965,  72424) | 
Info: [ 72424,  74883) |**+
Info: [ 74883,  77342) |*********************************+
Info: [ 77342,  79801) |************************************************************ 
Info: [ 79801,  82260) |***************************************************+
Info: Checksum: 0xfa983beb

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6327 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       14        985 |   14   985 |      5357|       0.32       0.32|
Info:       2000 |       96       1903 |   82   918 |      4505|       0.17       0.48|
Info:       3000 |      241       2758 |  145   855 |      3796|       0.17       0.66|
Info:       4000 |      448       3546 |  207   788 |      3186|       0.14       0.80|
Info:       5000 |      671       4310 |  223   764 |      2596|       0.16       0.96|
Info:       6000 |     1006       4973 |  335   663 |      2144|       0.17       1.13|
Info:       7000 |     1454       5525 |  448   552 |      1781|       0.16       1.30|
Info:       8000 |     1892       6074 |  438   549 |      1442|       0.17       1.46|
Info:       9000 |     2326       6640 |  434   566 |      1014|       0.13       1.59|
Info:      10000 |     2748       7210 |  422   570 |       564|       0.13       1.72|
Info:      10857 |     2949       7867 |  201   657 |         0|       0.28       2.01|
Info: Routing complete.
Info: Router1 time 2.01s
Info: Checksum: 0x3e3d3c3e

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> negedge):
Info:       type curr  total name
Info:   clk-to-q  2.15  2.15 Source aes_module_inst.aes_inst.keysched_inst.sbox_inst3.byte_out_SB_RAM40_4K_RDATA_RAM.RDATA_6
Info:    routing  1.27  3.42 Net aes_module_inst.aes_inst.keysched_inst.sbox_out[3][6] (8,11) -> (10,13)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_97_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               keysched.v:49.16-49.24
Info:      logic  0.31  3.73 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_97_D_SB_LUT4_O_LC.O
Info:    routing  0.59  4.32 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_97_D[1] (10,13) -> (10,14)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_65_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  4.64 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_65_D_SB_LUT4_O_LC.O
Info:    routing  0.96  5.60 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_65_D[1] (10,14) -> (10,16)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_33_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.91 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_33_D_SB_LUT4_O_LC.O
Info:    routing  0.59  6.50 Net aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_33_D[1] (10,16) -> (11,17)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_33_DFFLC.I0
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.47  6.97 Source aes_module_inst.aes_inst.keysched_inst.next_key_out_SB_DFFNE_Q_33_DFFLC.I0
Info: 3.56 ns logic, 3.41 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RST$sb_io.D_IN_0
Info:    routing  2.29  2.29 Net RST$SB_IO_IN (26,33) -> (20,22)
Info:                          Sink aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               uart.v:11.7-11.10
Info:      logic  0.45  2.74 Source aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:    routing  0.59  3.33 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] (20,22) -> (19,22)
Info:                          Sink aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.I2
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.70 Source aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:    routing  1.76  5.46 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O (19,22) -> (17,33)
Info:                          Sink $gbuf_aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  0.62  6.08 Source $gbuf_aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.60  6.68 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce (17,33) -> (14,15)
Info:                          Sink aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  6.78 Source aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info: 1.54 ns logic, 5.24 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source UART_TX_SB_DFFES_Q_D_SB_LUT4_O_LC.O
Info:    routing  2.33  2.87 Net UART_TX$SB_IO_OUT (17,24) -> (24,33)
Info:                          Sink UART_TX$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top_level.v:13.18-13.27
Info: 0.54 ns logic, 2.33 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 71.76 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 6.78 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 2.87 ns

Info: Slack histogram:
Info:  legend: * represents 29 endpoint(s)
Info:          + represents [1,29) endpoint(s)
Info: [ 34698,  37069) |********+
Info: [ 37069,  39440) |******+
Info: [ 39440,  41811) |******+
Info: [ 41811,  44182) | 
Info: [ 44182,  46553) | 
Info: [ 46553,  48924) | 
Info: [ 48924,  51295) | 
Info: [ 51295,  53666) | 
Info: [ 53666,  56037) | 
Info: [ 56037,  58408) | 
Info: [ 58408,  60779) | 
Info: [ 60779,  63150) | 
Info: [ 63150,  65521) | 
Info: [ 65521,  67892) | 
Info: [ 67892,  70263) | 
Info: [ 70263,  72634) | 
Info: [ 72634,  75005) | 
Info: [ 75005,  77376) |*******************+
Info: [ 77376,  79747) |************************************+
Info: [ 79747,  82118) |************************************************************ 

Info: Program finished normally.
