<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu2cg-sfvc784-1-e</Part>
        <TopModelName>systolic_top_uart_4parallel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.273</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>2</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>systolic_array.cpp:397</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>144</DSP>
            <FF>2071</FF>
            <LUT>8679</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>300</BRAM_18K>
            <DSP>240</DSP>
            <FF>94464</FF>
            <LUT>47232</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>systolic_top_uart_4parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>systolic_top_uart_4parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>opcode_in0</name>
            <Object>opcode_in0</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>opcode_in1</name>
            <Object>opcode_in1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>opcode_in2</name>
            <Object>opcode_in2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>opcode_in3</name>
            <Object>opcode_in3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>start_in</name>
            <Object>start_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tx_in</name>
            <Object>tx_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>clk_in</name>
            <Object>clk_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rst_in</name>
            <Object>rst_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done_out</name>
            <Object>done_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>busy_out</name>
            <Object>busy_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rx_out</name>
            <Object>rx_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out4</name>
            <Object>out4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out5</name>
            <Object>out5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out6</name>
            <Object>out6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out7</name>
            <Object>out7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out8</name>
            <Object>out8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>systolic_top_uart_4parallel</ModuleName>
            <BindInstances>icmp_ln119_fu_1238_p2 add_ln285_fu_1262_p2 icmp_ln286_fu_1269_p2 icmp_ln287_fu_1275_p2 icmp_ln287_1_fu_1281_p2 and_ln287_fu_1287_p2 icmp_ln292_fu_1318_p2 add_ln294_fu_1324_p2 icmp_ln295_fu_1336_p2 icmp_ln135_fu_1362_p2 sparsemux_7_4_32_1_1_U37 sparsemux_7_4_32_1_1_U38 mul_28s_28s_52_1_1_U1 add_ln141_fu_2328_p2 sparsemux_7_4_32_1_1_U39 mul_28s_28s_52_1_1_U2 add_ln141_1_fu_2398_p2 sparsemux_7_4_32_1_1_U40 mul_28s_28s_52_1_1_U3 add_ln141_2_fu_2468_p2 sparsemux_13_4_32_1_1_U41 mul_28s_28s_52_1_1_U4 add_ln141_3_fu_2550_p2 mul_28s_28s_52_1_1_U5 add_ln141_4_fu_2584_p2 mul_28s_28s_52_1_1_U6 add_ln141_5_fu_2618_p2 sparsemux_19_4_32_1_1_U42 mul_28s_28s_52_1_1_U7 add_ln141_6_fu_2712_p2 mul_28s_28s_52_1_1_U8 add_ln141_7_fu_2746_p2 mul_28s_28s_52_1_1_U9 add_ln141_8_fu_2780_p2 add_ln145_fu_1368_p2 icmp_ln146_fu_1380_p2 icmp_ln135_1_fu_1444_p2 sub_ln142_fu_1462_p2 sparsemux_25_5_32_1_1_U43 sparsemux_73_6_32_1_1_U44 mul_28s_28s_52_1_1_U10 add_ln141_9_fu_3108_p2 tmp_8_fu_3139_p74 sparsemux_73_6_32_1_1_U45 mul_28s_28s_52_1_1_U11 add_ln141_10_fu_3316_p2 tmp_9_fu_3347_p74 sparsemux_73_6_32_1_1_U46 mul_28s_28s_52_1_1_U12 add_ln141_11_fu_3524_p2 tmp_s_fu_3555_p32 sparsemux_31_5_32_1_1_U47 mul_28s_28s_52_1_1_U13 add_ln141_12_fu_3648_p2 mul_28s_28s_52_1_1_U14 add_ln141_13_fu_3682_p2 mul_28s_28s_52_1_1_U15 add_ln141_14_fu_3716_p2 tmp_10_fu_3747_p38 sparsemux_37_5_32_1_1_U48 mul_28s_28s_52_1_1_U16 add_ln141_15_fu_3852_p2 mul_28s_28s_52_1_1_U17 add_ln141_16_fu_3886_p2 mul_28s_28s_52_1_1_U18 add_ln141_17_fu_3920_p2 add_ln145_1_fu_1468_p2 icmp_ln146_1_fu_1480_p2 icmp_ln135_2_fu_1544_p2 sub_ln142_1_fu_1562_p2 sparsemux_43_6_32_1_1_U49 sparsemux_73_6_32_1_1_U50 mul_28s_28s_52_1_1_U19 add_ln141_18_fu_4284_p2 tmp_13_fu_4315_p74 sparsemux_73_6_32_1_1_U51 mul_28s_28s_52_1_1_U20 add_ln141_19_fu_4492_p2 tmp_14_fu_4523_p74 sparsemux_73_6_32_1_1_U52 mul_28s_28s_52_1_1_U21 add_ln141_20_fu_4700_p2 tmp_15_fu_4731_p50 sparsemux_49_6_32_1_1_U53 mul_28s_28s_52_1_1_U22 add_ln141_21_fu_4860_p2 mul_28s_28s_52_1_1_U23 add_ln141_22_fu_4894_p2 mul_28s_28s_52_1_1_U24 add_ln141_23_fu_4928_p2 tmp_16_fu_4959_p56 sparsemux_55_6_32_1_1_U54 mul_28s_28s_52_1_1_U25 add_ln141_24_fu_5100_p2 mul_28s_28s_52_1_1_U26 add_ln141_25_fu_5134_p2 mul_28s_28s_52_1_1_U27 add_ln141_26_fu_5168_p2 add_ln145_2_fu_1568_p2 icmp_ln146_2_fu_1580_p2 icmp_ln135_3_fu_1644_p2 sub_ln142_2_fu_1662_p2 sparsemux_61_6_32_1_1_U55 sparsemux_73_6_32_1_1_U56 mul_28s_28s_52_1_1_U28 add_ln141_27_fu_5604_p2 tmp_19_fu_5635_p74 sparsemux_73_6_32_1_1_U57 mul_28s_28s_52_1_1_U29 add_ln141_28_fu_5812_p2 tmp_20_fu_5843_p74 sparsemux_73_6_32_1_1_U58 mul_28s_28s_52_1_1_U30 add_ln141_29_fu_6020_p2 tmp_21_fu_6051_p68 sparsemux_67_6_32_1_1_U59 mul_28s_28s_52_1_1_U31 add_ln141_30_fu_6216_p2 mul_28s_28s_52_1_1_U32 add_ln141_31_fu_6250_p2 mul_28s_28s_52_1_1_U33 add_ln141_32_fu_6284_p2 tmp_22_fu_6315_p74 sparsemux_73_6_32_1_1_U60 mul_28s_28s_52_1_1_U34 add_ln141_33_fu_6492_p2 mul_28s_28s_52_1_1_U35 add_ln141_34_fu_6526_p2 mul_28s_28s_52_1_1_U36 add_ln141_35_fu_6560_p2 add_ln145_3_fu_1668_p2 icmp_ln146_3_fu_1680_p2 and_ln522_fu_1740_p2 and_ln522_1_fu_1746_p2 all_done_1_fu_1752_p2 grp_fu_1104_p2 grp_fu_1113_p2 grp_fu_1104_p2 grp_fu_1113_p2 add_ln539_fu_1782_p2 icmp_ln540_fu_1794_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>systolic_top_uart_4parallel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>systolic_array.cpp:397</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>144</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>60</UTIL_DSP>
                    <FF>2071</FF>
                    <AVAIL_FF>94464</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>8679</LUT>
                    <AVAIL_LUT>47232</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>300</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_1238_p2" SOURCE="systolic_array.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_1262_p2" SOURCE="systolic_array.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln286_fu_1269_p2" SOURCE="systolic_array.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln287_fu_1275_p2" SOURCE="systolic_array.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln287_1_fu_1281_p2" SOURCE="systolic_array.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln287_fu_1287_p2" SOURCE="systolic_array.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln292_fu_1318_p2" SOURCE="systolic_array.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_1324_p2" SOURCE="systolic_array.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln295_fu_1336_p2" SOURCE="systolic_array.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_fu_1362_p2" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_4_32_1_1_U37" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_4_32_1_1_U38" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U1" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_2328_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_4_32_1_1_U39" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U2" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_2398_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_4_32_1_1_U40" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U3" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_2_fu_2468_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_4_32_1_1_U41" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U4" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_2550_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U5" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_4_fu_2584_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U6" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_5_fu_2618_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_4_32_1_1_U42" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U7" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_6_fu_2712_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U8" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_7_fu_2746_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U9" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_8_fu_2780_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_1368_p2" SOURCE="systolic_array.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_1380_p2" SOURCE="systolic_array.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_1_fu_1444_p2" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_fu_1462_p2" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U43" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U44" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U10" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_9_fu_3108_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_8_fu_3139_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U45" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U11" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_10_fu_3316_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_9_fu_3347_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U46" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U12" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_11_fu_3524_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_s_fu_3555_p32" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1_i486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_31_5_32_1_1_U47" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U13" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_12_fu_3648_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U14" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_13_fu_3682_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U15" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_14_fu_3716_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_10_fu_3747_p38" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2_i458" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_37_5_32_1_1_U48" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U16" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_15_fu_3852_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U17" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_16_fu_3886_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U18" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_17_fu_3920_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_1468_p2" SOURCE="systolic_array.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_1_fu_1480_p2" SOURCE="systolic_array.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_2_fu_1544_p2" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_1_fu_1562_p2" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_43_6_32_1_1_U49" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U50" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U19" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_18_fu_4284_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_13_fu_4315_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U51" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U20" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_19_fu_4492_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_14_fu_4523_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U52" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U21" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_20_fu_4700_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_15_fu_4731_p50" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1_i836" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_49_6_32_1_1_U53" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U22" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_21_fu_4860_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U23" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_22_fu_4894_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U24" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_23_fu_4928_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_16_fu_4959_p56" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2_i806" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_55_6_32_1_1_U54" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U25" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_24_fu_5100_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U26" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_25_fu_5134_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U27" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_26_fu_5168_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_2_fu_1568_p2" SOURCE="systolic_array.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_2_fu_1580_p2" SOURCE="systolic_array.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_3_fu_1644_p2" SOURCE="systolic_array.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_2_fu_1662_p2" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln142_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_61_6_32_1_1_U55" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U56" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U28" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_27_fu_5604_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_19_fu_5635_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U57" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U29" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_28_fu_5812_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_20_fu_5843_p74" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U58" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U30" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_29_fu_6020_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_21_fu_6051_p68" SOURCE="systolic_array.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1_i1187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_67_6_32_1_1_U59" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U31" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_30_fu_6216_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U32" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_31_fu_6250_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U33" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_32_fu_6284_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_22_fu_6315_p74" SOURCE="systolic_array.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2_i1157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_73_6_32_1_1_U60" SOURCE="systolic_array.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U34" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_33_fu_6492_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U35" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_34_fu_6526_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_52_1_1_U36" SOURCE="systolic_array.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_35_fu_6560_p2" SOURCE="systolic_array.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_3_fu_1668_p2" SOURCE="systolic_array.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_3_fu_1680_p2" SOURCE="systolic_array.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln522_fu_1740_p2" SOURCE="systolic_array.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln522" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln522_1_fu_1746_p2" SOURCE="systolic_array.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln522_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="all_done_1_fu_1752_p2" SOURCE="systolic_array.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="all_done_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="systolic_array.cpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln501" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="systolic_array.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1104_p2" SOURCE="systolic_array.cpp:489" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln489" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1113_p2" SOURCE="systolic_array.cpp:490" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln490" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln539_fu_1782_p2" SOURCE="systolic_array.cpp:539" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln539" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln540_fu_1794_p2" SOURCE="systolic_array.cpp:540" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln540" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="opcode_in0" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="opcode_in0" name="opcode_in0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="opcode_in1" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="opcode_in1" name="opcode_in1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="opcode_in2" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="opcode_in2" name="opcode_in2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="opcode_in3" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="opcode_in3" name="opcode_in3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="start_in" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="start_in" name="start_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tx_in" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="tx_in" name="tx_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="clk_in" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="clk_in" name="clk_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rst_in" index="7" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="rst_in" name="rst_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done_out" index="8" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="done_out" name="done_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="busy_out" index="9" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="busy_out" name="busy_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rx_out" index="10" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="rx_out" name="rx_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out4" index="11" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="out4" name="out4" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out5" index="12" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="out5" name="out5" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out6" index="13" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="out6" name="out6" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out7" index="14" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="out7" name="out7" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out8" index="15" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="out8" name="out8" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="opcode_in0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="opcode_in0">DATA</portMap>
            </portMaps>
            <ports>
                <port>opcode_in0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="opcode_in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="opcode_in1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="opcode_in1">DATA</portMap>
            </portMaps>
            <ports>
                <port>opcode_in1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="opcode_in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="opcode_in2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="opcode_in2">DATA</portMap>
            </portMaps>
            <ports>
                <port>opcode_in2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="opcode_in2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="opcode_in3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="opcode_in3">DATA</portMap>
            </portMaps>
            <ports>
                <port>opcode_in3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="opcode_in3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="start_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="start_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>start_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="start_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tx_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="tx_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>tx_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tx_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="clk_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="clk_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>clk_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="clk_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rst_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="rst_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>rst_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rst_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="done_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="done_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>done_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="done_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="busy_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="busy_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>busy_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="busy_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rx_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="rx_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>rx_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rx_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out4" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="out4">DATA</portMap>
            </portMaps>
            <ports>
                <port>out4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out5" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="out5">DATA</portMap>
            </portMaps>
            <ports>
                <port>out5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out6" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="out6">DATA</portMap>
            </portMaps>
            <ports>
                <port>out6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out7" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="out7">DATA</portMap>
            </portMaps>
            <ports>
                <port>out7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out8" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="out8">DATA</portMap>
            </portMaps>
            <ports>
                <port>out8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out8"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="busy_out">ap_none, out, 1</column>
                    <column name="clk_in">ap_none, in, 1</column>
                    <column name="done_out">ap_none, out, 1</column>
                    <column name="opcode_in0">ap_none, in, 1</column>
                    <column name="opcode_in1">ap_none, in, 1</column>
                    <column name="opcode_in2">ap_none, in, 1</column>
                    <column name="opcode_in3">ap_none, in, 1</column>
                    <column name="out4">ap_none, out, 1</column>
                    <column name="out5">ap_none, out, 1</column>
                    <column name="out6">ap_none, out, 1</column>
                    <column name="out7">ap_none, out, 1</column>
                    <column name="out8">ap_none, out, 1</column>
                    <column name="rst_in">ap_none, in, 1</column>
                    <column name="rx_out">ap_none, out, 1</column>
                    <column name="start_in">ap_none, in, 1</column>
                    <column name="tx_in">ap_none, in, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="opcode_in0">in, bool</column>
                    <column name="opcode_in1">in, bool</column>
                    <column name="opcode_in2">in, bool</column>
                    <column name="opcode_in3">in, bool</column>
                    <column name="start_in">in, bool</column>
                    <column name="tx_in">in, bool</column>
                    <column name="clk_in">in, bool</column>
                    <column name="rst_in">in, bool</column>
                    <column name="done_out">out, bool&amp;</column>
                    <column name="busy_out">out, bool&amp;</column>
                    <column name="rx_out">out, bool&amp;</column>
                    <column name="out4">out, bool&amp;</column>
                    <column name="out5">out, bool&amp;</column>
                    <column name="out6">out, bool&amp;</column>
                    <column name="out7">out, bool&amp;</column>
                    <column name="out8">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="opcode_in0">opcode_in0, port</column>
                    <column name="opcode_in1">opcode_in1, port</column>
                    <column name="opcode_in2">opcode_in2, port</column>
                    <column name="opcode_in3">opcode_in3, port</column>
                    <column name="start_in">start_in, port</column>
                    <column name="tx_in">tx_in, port</column>
                    <column name="clk_in">clk_in, port</column>
                    <column name="rst_in">rst_in, port</column>
                    <column name="done_out">done_out, port</column>
                    <column name="busy_out">busy_out, port</column>
                    <column name="rx_out">rx_out, port</column>
                    <column name="out4">out4, port</column>
                    <column name="out5">out5, port</column>
                    <column name="out6">out6, port</column>
                    <column name="out7">out7, port</column>
                    <column name="out8">out8, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="systolic_array.cpp:98" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="systolic_array.cpp:106" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:123" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:138" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:140" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:156" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:167" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:173" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:184" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:189" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:196" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:202" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:210" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:216" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:225" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:230" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="systolic_array.cpp:269" status="valid" parentFunction="uart_rx" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="systolic_array.cpp:307" status="valid" parentFunction="uart_tx" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="systolic_array.cpp:378" status="valid" parentFunction="systolic_top_uart_4parallel" variable="opcode_in0" isDirective="0" options="ap_none port=opcode_in0"/>
        <Pragma type="interface" location="systolic_array.cpp:379" status="valid" parentFunction="systolic_top_uart_4parallel" variable="opcode_in1" isDirective="0" options="ap_none port=opcode_in1"/>
        <Pragma type="interface" location="systolic_array.cpp:380" status="valid" parentFunction="systolic_top_uart_4parallel" variable="opcode_in2" isDirective="0" options="ap_none port=opcode_in2"/>
        <Pragma type="interface" location="systolic_array.cpp:381" status="valid" parentFunction="systolic_top_uart_4parallel" variable="opcode_in3" isDirective="0" options="ap_none port=opcode_in3"/>
        <Pragma type="interface" location="systolic_array.cpp:382" status="valid" parentFunction="systolic_top_uart_4parallel" variable="start_in" isDirective="0" options="ap_none port=start_in"/>
        <Pragma type="interface" location="systolic_array.cpp:383" status="valid" parentFunction="systolic_top_uart_4parallel" variable="tx_in" isDirective="0" options="ap_none port=tx_in"/>
        <Pragma type="interface" location="systolic_array.cpp:384" status="valid" parentFunction="systolic_top_uart_4parallel" variable="clk_in" isDirective="0" options="ap_none port=clk_in"/>
        <Pragma type="interface" location="systolic_array.cpp:385" status="valid" parentFunction="systolic_top_uart_4parallel" variable="rst_in" isDirective="0" options="ap_none port=rst_in"/>
        <Pragma type="interface" location="systolic_array.cpp:387" status="valid" parentFunction="systolic_top_uart_4parallel" variable="done_out" isDirective="0" options="ap_none port=done_out"/>
        <Pragma type="interface" location="systolic_array.cpp:388" status="valid" parentFunction="systolic_top_uart_4parallel" variable="busy_out" isDirective="0" options="ap_none port=busy_out"/>
        <Pragma type="interface" location="systolic_array.cpp:389" status="valid" parentFunction="systolic_top_uart_4parallel" variable="rx_out" isDirective="0" options="ap_none port=rx_out"/>
        <Pragma type="interface" location="systolic_array.cpp:390" status="valid" parentFunction="systolic_top_uart_4parallel" variable="out4" isDirective="0" options="ap_none port=out4"/>
        <Pragma type="interface" location="systolic_array.cpp:391" status="valid" parentFunction="systolic_top_uart_4parallel" variable="out5" isDirective="0" options="ap_none port=out5"/>
        <Pragma type="interface" location="systolic_array.cpp:392" status="valid" parentFunction="systolic_top_uart_4parallel" variable="out6" isDirective="0" options="ap_none port=out6"/>
        <Pragma type="interface" location="systolic_array.cpp:393" status="valid" parentFunction="systolic_top_uart_4parallel" variable="out7" isDirective="0" options="ap_none port=out7"/>
        <Pragma type="interface" location="systolic_array.cpp:394" status="valid" parentFunction="systolic_top_uart_4parallel" variable="out8" isDirective="0" options="ap_none port=out8"/>
        <Pragma type="interface" location="systolic_array.cpp:396" status="valid" parentFunction="systolic_top_uart_4parallel" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="systolic_array.cpp:397" status="valid" parentFunction="systolic_top_uart_4parallel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="systolic_array.cpp:516" status="valid" parentFunction="systolic_top_uart_4parallel" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="systolic_top_uart_4parallel" options="dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E10done_array" pragmaLocId="systolic_array.cpp:414:0" srcPragmaType="pipeline" srcPragmaLoc="systolic_array.cpp:397:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;)::done_array" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="systolic_top_uart_4parallel" options="dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A" pragmaLocId="systolic_array.cpp:408:0" srcPragmaType="pipeline" srcPragmaLoc="systolic_array.cpp:397:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;)::A" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="systolic_top_uart_4parallel" options="dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B" pragmaLocId="systolic_array.cpp:409:0" srcPragmaType="pipeline" srcPragmaLoc="systolic_array.cpp:397:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;)::B" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="systolic_top_uart_4parallel" options="dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1C" pragmaLocId="systolic_array.cpp:410:0" srcPragmaType="pipeline" srcPragmaLoc="systolic_array.cpp:397:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;)::C" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="systolic_top_uart_4parallel" options="dim=1 type=complete  variable=_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.busy" pragmaLocId="systolic_array.cpp:413:0" srcPragmaType="pipeline" srcPragmaLoc="systolic_array.cpp:397:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;, bool&amp;)::states (.busy)" varLoc=""/>
    </AutoPragmaReport>
</profile>

