### W02-D1 Simple CPU: JRZ (conditional jump)
The picture shown below represents the minimum set of blocks required to implement an architecture that is able to execute a program stored in memory, including a basic CPU and an external 8-bit memory (`N=32`) that is used to store instructions and data items.

<img src="/other%20resources/images/w02d1.png" alt="drawing" width="600"/>

#### 1. Present an ASMD chart for a `JRZ M` (Jump if R is zero).

<img src="/other%20resources/images/w2_d1.png" alt="drawing" width="550"/>


#### 2. Add this instruction to your Vivado Basic CPU project and paste below the simulation waveforms that prove its correct operation.

```vhdl
constant INCR: unsigned := "10110000"; -- B0H
constant JMPM: unsigned := "11000000"; -- C0H
constant JRZM: unsigned :=  X"D0";
constant HALT: unsigned := "11111111"; -- FFH

-------

case st_pre is
	when all_0 => 					 
		ir_nxt <= unsigned(db);  
		pc_nxt <= pc_pre+1;
		st_nxt <= all_1;
	when all_1 =>			
		if (ir_pre = LDRM) then	  
			r_nxt <= unsigned(db);
               		pc_nxt <= pc_pre+1;
			st_nxt <= all_0;
		elsif (ir_pre = INCR) then
 	      		r_nxt <= r_pre+1;            
          		st_nxt <= all_0;
		elsif (ir_pre = JMPM) then
			pc_nxt <= unsigned(db);		    
                	st_nxt <= all_0;
		elsif (ir_pre = JRZM) then
        		if (r_pre = 0) then
		      		pc_nxt <= unsigned(db); -- Load PC
        		else 
          			pc_nxt <= pc_pre+1; -- INC PC
			end if;
			st_nxt <= all_0;
		elsif (ir_pre = HALT) then
			st_nxt <= all_1;		
		else 
			st_nxt <= all_0;
		end if;	
end case;
```
