0.7
2020.2
Oct 13 2023
20:47:58
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sim_1/imports/Desktop/tb.sv,1711354329,systemVerilog,,,,$unit_tb_sv;tb,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/add.v,1710494425,verilog,,D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/div2.v,,add,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/div2.v,1710493861,verilog,,D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/openNocTop.v,,div2,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/openNocTop.v,1710495277,verilog,,D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/sub.v,,openNocTop,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/sub.v,1710494424,verilog,,D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/switch.v,,sub,,uvm,,,,,,
D:/SourceCode/HDL_Project/NoC_Project2/NoC_Project2.srcs/sources_1/imports/Desktop/switch.v,1710309753,verilog,,,,switch,,uvm,,,,,,
