{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635906295337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635906295337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 09:24:55 2021 " "Processing started: Wed Nov 03 09:24:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635906295337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635906295337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bainam -c bainam " "Command: quartus_map --read_settings_files=on --write_settings_files=off bainam -c bainam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635906295337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635906295623 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rs\";  expecting \";\" bainam.v(50) " "Verilog HDL syntax error at bainam.v(50) near text \"rs\";  expecting \";\"" {  } { { "bainam.v" "" { Text "E:/HDL/FPGAbai5/bainam.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1635906295665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" bainam.v(54) " "Verilog HDL syntax error at bainam.v(54) near text \"#\";  expecting \";\"" {  } { { "bainam.v" "" { Text "E:/HDL/FPGAbai5/bainam.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1635906295665 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TB_bai5 bainam.v(41) " "Ignored design unit \"TB_bai5\" at bainam.v(41) due to previous errors" {  } { { "bainam.v" "" { Text "E:/HDL/FPGAbai5/bainam.v" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1635906295665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bainam.v 0 0 " "Found 0 design units, including 0 entities, in source file bainam.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635906295665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635906295732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 03 09:24:55 2021 " "Processing ended: Wed Nov 03 09:24:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635906295732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635906295732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635906295732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635906295732 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635906296307 ""}
