// Seed: 1055998126
module module_0 (
    output logic id_0
);
  assign id_0 = -1;
  wire id_2;
  always id_0 <= #1 -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    output supply1 id_3,
    output tri id_4,
    output wand id_5,
    output tri id_6,
    output uwire id_7,
    input tri id_8
    , id_13,
    output logic id_9,
    output wor id_10,
    output wire id_11
);
  parameter id_14 = 1;
  module_0 modCall_1 (id_9);
  always @(id_2) id_9 <= 1;
endmodule
