Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 05 14:04:22 2019
| Host         : DIGITAL-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file register_top_control_sets_placed.rpt
| Design       : register_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | my_rf/r3/we07_out  |                  |                1 |              4 |
|  clk_IBUF_BUFG | my_rf/r4/we05_out  |                  |                1 |              4 |
|  clk_IBUF_BUFG | my_rf/r2/we09_out  |                  |                1 |              4 |
|  clk_IBUF_BUFG | my_rf/r1/we011_out |                  |                1 |              4 |
|  clk_IBUF_BUFG | my_rf/r6/we01_out  |                  |                2 |              4 |
|  clk_IBUF_BUFG | my_rf/r7/we0       |                  |                2 |              4 |
|  clk_IBUF_BUFG | my_rf/r5/we03_out  |                  |                1 |              4 |
|  clk_IBUF_BUFG | my_rf/r0/we013_out |                  |                1 |              4 |
+----------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     8 |
+--------+-----------------------+


