INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/riscv/riscv.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/riscv/riscv.ip_user_files/ip/instr_mem_gen/sim/instr_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCVT_D_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCVT_fp
WARNING: [VRFC 10-3248] data object 'S' is already declared [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_fp.v:45]
WARNING: [VRFC 10-9364] second declaration of 'S' is ignored [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_fp.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCVT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FCVT_sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FCVT_S_D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPAdder
WARNING: [VRFC 10-3380] identifier 'temp3' is used before its declaration [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPAdder.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPMax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPMax
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPMin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPMin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPMul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FPSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/FSQRT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSQRT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/control/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/comparator/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/control/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
WARNING: [VRFC 10-3380] identifier 'mem_write_data' is used before its declaration [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/core.v:310]
WARNING: [VRFC 10-3380] identifier 'mem_write_data' is used before its declaration [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/core.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/data_mem_unit/data_mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/data_mem_unit/data_mem_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_legacy
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/stall_unit/div_stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_stall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/feq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FEQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/flt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/hazard/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fpu_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fsgnj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSGNJ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fsgnjn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSGNJN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/fsgnjx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSGNJX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/hazard/hdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
WARNING: [VRFC 10-2938] 'branch_src' is already implicitly declared on line 68 [/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/id_stage.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/immgen/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/leading_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leading_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mantissa_normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/quake3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quake3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/fpu/shift_amount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_amount
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/alu/shift_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/pipeline/stall_unit/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/llamag1ama/Documents/Github/RISCV_Proccessor/core/core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_tb
