# Reading F:/quartus13/modelsim_ase/tcl/vsim/pref.tcl 
# do sdram_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying F:\quartus13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:\quartus13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_wr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_wr
# 
# Top level modules:
# 	fifo_wr
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_rd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_rd
# 
# Top level modules:
# 	fifo_rd
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_init.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_init
# 
# Top level modules:
# 	sdram_init
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top
# 
# Top level modules:
# 	sdram_control_top
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module auto_refre_state
# 
# Top level modules:
# 	auto_refre_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/write_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module write_state
# 
# Top level modules:
# 	write_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/read_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module read_state
# 
# Top level modules:
# 	read_state
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top_tb
# 
# Top level modules:
# 	sdram_control_top_tb
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdr
# ** Warning: (vlog-2902) sdr_parameters.h(80): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(120): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(166): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(174): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(189): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# 
# Top level modules:
# 	sdr
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sdram_control_top_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sdram_control_top_tb 
# Loading work.sdram_control_top_tb
# Loading work.sdram_control_top
# Loading work.sdram_control
# Loading work.auto_refre_state
# Loading work.write_state
# Loading work.read_state
# Loading work.sdram_init
# Loading work.fifo_wr
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.fifo_rd
# Loading work.sdr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(11).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(12).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(20).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(21).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/write_state
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Missing connection for port 'real_caddr_rr'.
# 
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/sdram_init
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Missing connection for port 'init_cnt'.
# 
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'data'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(41).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'q'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(46).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Error: (vsim-3389) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(103): Port 'real_raddr_r' not found in the connected module (11th connection).
# 
#         Region: /sdram_control_top_tb/sdram_model
# ** Fatal: (vsim-3365) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(103): Too many port connections. Expected 10, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_control_top_tb/sdram_model File: D:/fpga_prj/sdram_three_version/prj/sdr.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./sdram_run_msim_rtl_verilog.do PAUSED at line 20
do sdram_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_wr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_wr
# 
# Top level modules:
# 	fifo_wr
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_rd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_rd
# 
# Top level modules:
# 	fifo_rd
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_init.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_init
# 
# Top level modules:
# 	sdram_init
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top
# 
# Top level modules:
# 	sdram_control_top
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module auto_refre_state
# 
# Top level modules:
# 	auto_refre_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/write_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module write_state
# 
# Top level modules:
# 	write_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/read_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module read_state
# 
# Top level modules:
# 	read_state
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top_tb
# 
# Top level modules:
# 	sdram_control_top_tb
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdr
# ** Warning: (vlog-2902) sdr_parameters.h(80): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(120): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(166): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(174): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(189): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# 
# Top level modules:
# 	sdr
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sdram_control_top_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sdram_control_top_tb 
# Loading work.sdram_control_top_tb
# Loading work.sdram_control_top
# Loading work.sdram_control
# Loading work.auto_refre_state
# Loading work.write_state
# Loading work.read_state
# Loading work.sdram_init
# Loading work.fifo_wr
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.fifo_rd
# Loading work.sdr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(11).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(12).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(20).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(21).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/write_state
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Missing connection for port 'real_caddr_rr'.
# 
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/sdram_init
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Missing connection for port 'init_cnt'.
# 
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'data'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(41).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'q'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(46).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(102): [PCDPC] - Port size (12 or 12) does not match connection size (13) for port 'Addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdr.v(50).
# 
#         Region: /sdram_control_top_tb/sdram_model
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# sdram_control_top_tb.sdram_model : at time  202055.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202155.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202255.0 ns LMR  : Load Mode Register
# sdram_control_top_tb.sdram_model :                             CAS Latency      = 3
# sdram_control_top_tb.sdram_model :                             Burst Length     = 8
# sdram_control_top_tb.sdram_model :                             Burst Type       = Sequential
# sdram_control_top_tb.sdram_model :                             Write Burst Mode = Programmed Burst Length
# sdram_control_top_tb.sdram_model : at time  217945.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  218045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233645.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249245.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264745.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264845.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280345.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280445.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  295945.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  296045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311645.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327245.0 ns AREF : Auto Refresh
# Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 151
# Simulation Breakpoint: Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 151
# MACRO ./sdram_run_msim_rtl_verilog.do PAUSED at line 25
do sdram_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_wr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_wr
# 
# Top level modules:
# 	fifo_wr
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_rd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_rd
# 
# Top level modules:
# 	fifo_rd
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_init.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_init
# 
# Top level modules:
# 	sdram_init
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top
# 
# Top level modules:
# 	sdram_control_top
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module auto_refre_state
# 
# Top level modules:
# 	auto_refre_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/write_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module write_state
# 
# Top level modules:
# 	write_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/read_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module read_state
# 
# Top level modules:
# 	read_state
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top_tb
# 
# Top level modules:
# 	sdram_control_top_tb
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdr
# ** Warning: (vlog-2902) sdr_parameters.h(80): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(120): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(166): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(174): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(189): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# 
# Top level modules:
# 	sdr
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sdram_control_top_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sdram_control_top_tb 
# Loading work.sdram_control_top_tb
# Loading work.sdram_control_top
# Loading work.sdram_control
# Loading work.auto_refre_state
# Loading work.write_state
# Loading work.read_state
# Loading work.sdram_init
# Loading work.fifo_wr
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.fifo_rd
# Loading work.sdr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(11).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(12).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(20).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(88): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(21).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/write_state
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(144): [TFMPC] - Missing connection for port 'real_caddr_rr'.
# 
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/sdram_init
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(225): [TFMPC] - Missing connection for port 'init_cnt'.
# 
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'data'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(41).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'q'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(46).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(102): [PCDPC] - Port size (12 or 12) does not match connection size (13) for port 'Addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdr.v(50).
# 
#         Region: /sdram_control_top_tb/sdram_model
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# sdram_control_top_tb.sdram_model : at time  202055.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202155.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202255.0 ns LMR  : Load Mode Register
# sdram_control_top_tb.sdram_model :                             CAS Latency      = 3
# sdram_control_top_tb.sdram_model :                             Burst Length     = 8
# sdram_control_top_tb.sdram_model :                             Burst Type       = Sequential
# sdram_control_top_tb.sdram_model :                             Write Burst Mode = Programmed Burst Length
# sdram_control_top_tb.sdram_model : at time  204705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  204735.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0000
# sdram_control_top_tb.sdram_model : at time  204745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0001
# sdram_control_top_tb.sdram_model : at time  204755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0002
# sdram_control_top_tb.sdram_model : at time  204765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0003
# sdram_control_top_tb.sdram_model : at time  204775.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0004
# sdram_control_top_tb.sdram_model : at time  204785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0005
# sdram_control_top_tb.sdram_model : at time  204795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0006
# sdram_control_top_tb.sdram_model : at time  204805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0008
# sdram_control_top_tb.sdram_model : at time  205065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0009
# sdram_control_top_tb.sdram_model : at time  205075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 000a
# sdram_control_top_tb.sdram_model : at time  205085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 000b
# sdram_control_top_tb.sdram_model : at time  205095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 000c
# sdram_control_top_tb.sdram_model : at time  205105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 000d
# sdram_control_top_tb.sdram_model : at time  205115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 000e
# sdram_control_top_tb.sdram_model : at time  205125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0010
# sdram_control_top_tb.sdram_model : at time  205385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0011
# sdram_control_top_tb.sdram_model : at time  205395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0012
# sdram_control_top_tb.sdram_model : at time  205405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0013
# sdram_control_top_tb.sdram_model : at time  205415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0014
# sdram_control_top_tb.sdram_model : at time  205425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0015
# sdram_control_top_tb.sdram_model : at time  205435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0016
# sdram_control_top_tb.sdram_model : at time  205445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0018
# sdram_control_top_tb.sdram_model : at time  205705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0019
# sdram_control_top_tb.sdram_model : at time  205715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 001a
# sdram_control_top_tb.sdram_model : at time  205725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 001b
# sdram_control_top_tb.sdram_model : at time  205735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 001c
# sdram_control_top_tb.sdram_model : at time  205745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 001d
# sdram_control_top_tb.sdram_model : at time  205755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 001e
# sdram_control_top_tb.sdram_model : at time  205765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0020
# sdram_control_top_tb.sdram_model : at time  206025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0021
# sdram_control_top_tb.sdram_model : at time  206035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0022
# sdram_control_top_tb.sdram_model : at time  206045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0023
# sdram_control_top_tb.sdram_model : at time  206055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0024
# sdram_control_top_tb.sdram_model : at time  206065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0025
# sdram_control_top_tb.sdram_model : at time  206075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0026
# sdram_control_top_tb.sdram_model : at time  206085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0028
# sdram_control_top_tb.sdram_model : at time  206345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0029
# sdram_control_top_tb.sdram_model : at time  206355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 002a
# sdram_control_top_tb.sdram_model : at time  206365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 002b
# sdram_control_top_tb.sdram_model : at time  206375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 002c
# sdram_control_top_tb.sdram_model : at time  206385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 002d
# sdram_control_top_tb.sdram_model : at time  206395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 002e
# sdram_control_top_tb.sdram_model : at time  206405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0030
# sdram_control_top_tb.sdram_model : at time  206665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0031
# sdram_control_top_tb.sdram_model : at time  206675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0032
# sdram_control_top_tb.sdram_model : at time  206685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0033
# sdram_control_top_tb.sdram_model : at time  206695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0034
# sdram_control_top_tb.sdram_model : at time  206705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0035
# sdram_control_top_tb.sdram_model : at time  206715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0036
# sdram_control_top_tb.sdram_model : at time  206725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0038
# sdram_control_top_tb.sdram_model : at time  206985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0039
# sdram_control_top_tb.sdram_model : at time  206995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 003a
# sdram_control_top_tb.sdram_model : at time  207005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 003b
# sdram_control_top_tb.sdram_model : at time  207015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 003c
# sdram_control_top_tb.sdram_model : at time  207025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 003d
# sdram_control_top_tb.sdram_model : at time  207035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 003e
# sdram_control_top_tb.sdram_model : at time  207045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0040
# sdram_control_top_tb.sdram_model : at time  207305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0041
# sdram_control_top_tb.sdram_model : at time  207315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0042
# sdram_control_top_tb.sdram_model : at time  207325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0043
# sdram_control_top_tb.sdram_model : at time  207335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0044
# sdram_control_top_tb.sdram_model : at time  207345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0045
# sdram_control_top_tb.sdram_model : at time  207355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0046
# sdram_control_top_tb.sdram_model : at time  207365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0048
# sdram_control_top_tb.sdram_model : at time  207625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0049
# sdram_control_top_tb.sdram_model : at time  207635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 004a
# sdram_control_top_tb.sdram_model : at time  207645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 004b
# sdram_control_top_tb.sdram_model : at time  207655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 004c
# sdram_control_top_tb.sdram_model : at time  207665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 004d
# sdram_control_top_tb.sdram_model : at time  207675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 004e
# sdram_control_top_tb.sdram_model : at time  207685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0050
# sdram_control_top_tb.sdram_model : at time  207945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0051
# sdram_control_top_tb.sdram_model : at time  207955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0052
# sdram_control_top_tb.sdram_model : at time  207965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0053
# sdram_control_top_tb.sdram_model : at time  207975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0054
# sdram_control_top_tb.sdram_model : at time  207985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0055
# sdram_control_top_tb.sdram_model : at time  207995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0056
# sdram_control_top_tb.sdram_model : at time  208005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0058
# sdram_control_top_tb.sdram_model : at time  208265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0059
# sdram_control_top_tb.sdram_model : at time  208275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 005a
# sdram_control_top_tb.sdram_model : at time  208285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 005b
# sdram_control_top_tb.sdram_model : at time  208295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 005c
# sdram_control_top_tb.sdram_model : at time  208305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 005d
# sdram_control_top_tb.sdram_model : at time  208315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 005e
# sdram_control_top_tb.sdram_model : at time  208325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0060
# sdram_control_top_tb.sdram_model : at time  208585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0061
# sdram_control_top_tb.sdram_model : at time  208595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0062
# sdram_control_top_tb.sdram_model : at time  208605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0063
# sdram_control_top_tb.sdram_model : at time  208615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0064
# sdram_control_top_tb.sdram_model : at time  208625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0065
# sdram_control_top_tb.sdram_model : at time  208635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0066
# sdram_control_top_tb.sdram_model : at time  208645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208895.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0068
# sdram_control_top_tb.sdram_model : at time  208905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0069
# sdram_control_top_tb.sdram_model : at time  208915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 006a
# sdram_control_top_tb.sdram_model : at time  208925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 006b
# sdram_control_top_tb.sdram_model : at time  208935.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 006c
# sdram_control_top_tb.sdram_model : at time  208945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 006d
# sdram_control_top_tb.sdram_model : at time  208955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 006e
# sdram_control_top_tb.sdram_model : at time  208965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209215.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0070
# sdram_control_top_tb.sdram_model : at time  209225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0071
# sdram_control_top_tb.sdram_model : at time  209235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0072
# sdram_control_top_tb.sdram_model : at time  209245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0073
# sdram_control_top_tb.sdram_model : at time  209255.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0074
# sdram_control_top_tb.sdram_model : at time  209265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0075
# sdram_control_top_tb.sdram_model : at time  209275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0076
# sdram_control_top_tb.sdram_model : at time  209285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209535.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0078
# sdram_control_top_tb.sdram_model : at time  209545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0079
# sdram_control_top_tb.sdram_model : at time  209555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 007a
# sdram_control_top_tb.sdram_model : at time  209565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 007b
# sdram_control_top_tb.sdram_model : at time  209575.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 007c
# sdram_control_top_tb.sdram_model : at time  209585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 007d
# sdram_control_top_tb.sdram_model : at time  209595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 007e
# sdram_control_top_tb.sdram_model : at time  209605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209855.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0080
# sdram_control_top_tb.sdram_model : at time  209865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0081
# sdram_control_top_tb.sdram_model : at time  209875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0082
# sdram_control_top_tb.sdram_model : at time  209885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0083
# sdram_control_top_tb.sdram_model : at time  209895.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0084
# sdram_control_top_tb.sdram_model : at time  209905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0085
# sdram_control_top_tb.sdram_model : at time  209915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0086
# sdram_control_top_tb.sdram_model : at time  209925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210175.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0088
# sdram_control_top_tb.sdram_model : at time  210185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0089
# sdram_control_top_tb.sdram_model : at time  210195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 008a
# sdram_control_top_tb.sdram_model : at time  210205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 008b
# sdram_control_top_tb.sdram_model : at time  210215.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 008c
# sdram_control_top_tb.sdram_model : at time  210225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 008d
# sdram_control_top_tb.sdram_model : at time  210235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 008e
# sdram_control_top_tb.sdram_model : at time  210245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210495.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0090
# sdram_control_top_tb.sdram_model : at time  210505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0091
# sdram_control_top_tb.sdram_model : at time  210515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0092
# sdram_control_top_tb.sdram_model : at time  210525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0093
# sdram_control_top_tb.sdram_model : at time  210535.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0094
# sdram_control_top_tb.sdram_model : at time  210545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0095
# sdram_control_top_tb.sdram_model : at time  210555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0096
# sdram_control_top_tb.sdram_model : at time  210565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210815.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0098
# sdram_control_top_tb.sdram_model : at time  210825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0099
# sdram_control_top_tb.sdram_model : at time  210835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 009a
# sdram_control_top_tb.sdram_model : at time  210845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 009b
# sdram_control_top_tb.sdram_model : at time  210855.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 009c
# sdram_control_top_tb.sdram_model : at time  210865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 009d
# sdram_control_top_tb.sdram_model : at time  210875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 009e
# sdram_control_top_tb.sdram_model : at time  210885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211135.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00a0
# sdram_control_top_tb.sdram_model : at time  211145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a1
# sdram_control_top_tb.sdram_model : at time  211155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a2
# sdram_control_top_tb.sdram_model : at time  211165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a3
# sdram_control_top_tb.sdram_model : at time  211175.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a4
# sdram_control_top_tb.sdram_model : at time  211185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a5
# sdram_control_top_tb.sdram_model : at time  211195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a6
# sdram_control_top_tb.sdram_model : at time  211205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211455.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00a8
# sdram_control_top_tb.sdram_model : at time  211465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00a9
# sdram_control_top_tb.sdram_model : at time  211475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00aa
# sdram_control_top_tb.sdram_model : at time  211485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ab
# sdram_control_top_tb.sdram_model : at time  211495.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ac
# sdram_control_top_tb.sdram_model : at time  211505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ad
# sdram_control_top_tb.sdram_model : at time  211515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ae
# sdram_control_top_tb.sdram_model : at time  211525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211775.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00b0
# sdram_control_top_tb.sdram_model : at time  211785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b1
# sdram_control_top_tb.sdram_model : at time  211795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b2
# sdram_control_top_tb.sdram_model : at time  211805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b3
# sdram_control_top_tb.sdram_model : at time  211815.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b4
# sdram_control_top_tb.sdram_model : at time  211825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b5
# sdram_control_top_tb.sdram_model : at time  211835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b6
# sdram_control_top_tb.sdram_model : at time  211845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212095.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00b8
# sdram_control_top_tb.sdram_model : at time  212105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00b9
# sdram_control_top_tb.sdram_model : at time  212115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ba
# sdram_control_top_tb.sdram_model : at time  212125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00bb
# sdram_control_top_tb.sdram_model : at time  212135.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00bc
# sdram_control_top_tb.sdram_model : at time  212145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00bd
# sdram_control_top_tb.sdram_model : at time  212155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00be
# sdram_control_top_tb.sdram_model : at time  212165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212415.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00c0
# sdram_control_top_tb.sdram_model : at time  212425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c1
# sdram_control_top_tb.sdram_model : at time  212435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c2
# sdram_control_top_tb.sdram_model : at time  212445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c3
# sdram_control_top_tb.sdram_model : at time  212455.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c4
# sdram_control_top_tb.sdram_model : at time  212465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c5
# sdram_control_top_tb.sdram_model : at time  212475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c6
# sdram_control_top_tb.sdram_model : at time  212485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212735.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00c8
# sdram_control_top_tb.sdram_model : at time  212745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00c9
# sdram_control_top_tb.sdram_model : at time  212755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ca
# sdram_control_top_tb.sdram_model : at time  212765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00cb
# sdram_control_top_tb.sdram_model : at time  212775.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00cc
# sdram_control_top_tb.sdram_model : at time  212785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00cd
# sdram_control_top_tb.sdram_model : at time  212795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ce
# sdram_control_top_tb.sdram_model : at time  212805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00d0
# sdram_control_top_tb.sdram_model : at time  213065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d1
# sdram_control_top_tb.sdram_model : at time  213075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d2
# sdram_control_top_tb.sdram_model : at time  213085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d3
# sdram_control_top_tb.sdram_model : at time  213095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d4
# sdram_control_top_tb.sdram_model : at time  213105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d5
# sdram_control_top_tb.sdram_model : at time  213115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d6
# sdram_control_top_tb.sdram_model : at time  213125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00d8
# sdram_control_top_tb.sdram_model : at time  213385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00d9
# sdram_control_top_tb.sdram_model : at time  213395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00da
# sdram_control_top_tb.sdram_model : at time  213405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00db
# sdram_control_top_tb.sdram_model : at time  213415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00dc
# sdram_control_top_tb.sdram_model : at time  213425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00dd
# sdram_control_top_tb.sdram_model : at time  213435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00de
# sdram_control_top_tb.sdram_model : at time  213445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00e0
# sdram_control_top_tb.sdram_model : at time  213705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e1
# sdram_control_top_tb.sdram_model : at time  213715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e2
# sdram_control_top_tb.sdram_model : at time  213725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e3
# sdram_control_top_tb.sdram_model : at time  213735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e4
# sdram_control_top_tb.sdram_model : at time  213745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e5
# sdram_control_top_tb.sdram_model : at time  213755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e6
# sdram_control_top_tb.sdram_model : at time  213765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00e8
# sdram_control_top_tb.sdram_model : at time  214025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00e9
# sdram_control_top_tb.sdram_model : at time  214035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ea
# sdram_control_top_tb.sdram_model : at time  214045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00eb
# sdram_control_top_tb.sdram_model : at time  214055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ec
# sdram_control_top_tb.sdram_model : at time  214065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ed
# sdram_control_top_tb.sdram_model : at time  214075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00ee
# sdram_control_top_tb.sdram_model : at time  214085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00f0
# sdram_control_top_tb.sdram_model : at time  214345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f1
# sdram_control_top_tb.sdram_model : at time  214355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f2
# sdram_control_top_tb.sdram_model : at time  214365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f3
# sdram_control_top_tb.sdram_model : at time  214375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f4
# sdram_control_top_tb.sdram_model : at time  214385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f5
# sdram_control_top_tb.sdram_model : at time  214395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f6
# sdram_control_top_tb.sdram_model : at time  214405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 00f8
# sdram_control_top_tb.sdram_model : at time  214665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00f9
# sdram_control_top_tb.sdram_model : at time  214675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00fa
# sdram_control_top_tb.sdram_model : at time  214685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00fb
# sdram_control_top_tb.sdram_model : at time  214695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00fc
# sdram_control_top_tb.sdram_model : at time  214705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00fd
# sdram_control_top_tb.sdram_model : at time  214715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 00fe
# sdram_control_top_tb.sdram_model : at time  214725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0100
# sdram_control_top_tb.sdram_model : at time  214985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0101
# sdram_control_top_tb.sdram_model : at time  214995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0102
# sdram_control_top_tb.sdram_model : at time  215005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0103
# sdram_control_top_tb.sdram_model : at time  215015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0104
# sdram_control_top_tb.sdram_model : at time  215025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0105
# sdram_control_top_tb.sdram_model : at time  215035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0106
# sdram_control_top_tb.sdram_model : at time  215045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0108
# sdram_control_top_tb.sdram_model : at time  215305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0109
# sdram_control_top_tb.sdram_model : at time  215315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 010a
# sdram_control_top_tb.sdram_model : at time  215325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 010b
# sdram_control_top_tb.sdram_model : at time  215335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 010c
# sdram_control_top_tb.sdram_model : at time  215345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 010d
# sdram_control_top_tb.sdram_model : at time  215355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 010e
# sdram_control_top_tb.sdram_model : at time  215365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0110
# sdram_control_top_tb.sdram_model : at time  215625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0111
# sdram_control_top_tb.sdram_model : at time  215635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0112
# sdram_control_top_tb.sdram_model : at time  215645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0113
# sdram_control_top_tb.sdram_model : at time  215655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0114
# sdram_control_top_tb.sdram_model : at time  215665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0115
# sdram_control_top_tb.sdram_model : at time  215675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0116
# sdram_control_top_tb.sdram_model : at time  215685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0118
# sdram_control_top_tb.sdram_model : at time  215945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0119
# sdram_control_top_tb.sdram_model : at time  215955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 011a
# sdram_control_top_tb.sdram_model : at time  215965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 011b
# sdram_control_top_tb.sdram_model : at time  215975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 011c
# sdram_control_top_tb.sdram_model : at time  215985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 011d
# sdram_control_top_tb.sdram_model : at time  215995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 011e
# sdram_control_top_tb.sdram_model : at time  216005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0120
# sdram_control_top_tb.sdram_model : at time  216265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0121
# sdram_control_top_tb.sdram_model : at time  216275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0122
# sdram_control_top_tb.sdram_model : at time  216285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0123
# sdram_control_top_tb.sdram_model : at time  216295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0124
# sdram_control_top_tb.sdram_model : at time  216305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0125
# sdram_control_top_tb.sdram_model : at time  216315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0126
# sdram_control_top_tb.sdram_model : at time  216325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0128
# sdram_control_top_tb.sdram_model : at time  216585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0129
# sdram_control_top_tb.sdram_model : at time  216595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 012a
# sdram_control_top_tb.sdram_model : at time  216605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 012b
# sdram_control_top_tb.sdram_model : at time  216615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 012c
# sdram_control_top_tb.sdram_model : at time  216625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 012d
# sdram_control_top_tb.sdram_model : at time  216635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 012e
# sdram_control_top_tb.sdram_model : at time  216645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216895.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0130
# sdram_control_top_tb.sdram_model : at time  216905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0131
# sdram_control_top_tb.sdram_model : at time  216915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0132
# sdram_control_top_tb.sdram_model : at time  216925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0133
# sdram_control_top_tb.sdram_model : at time  216935.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0134
# sdram_control_top_tb.sdram_model : at time  216945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0135
# sdram_control_top_tb.sdram_model : at time  216955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0136
# sdram_control_top_tb.sdram_model : at time  216965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217215.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0138
# sdram_control_top_tb.sdram_model : at time  217225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0139
# sdram_control_top_tb.sdram_model : at time  217235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 013a
# sdram_control_top_tb.sdram_model : at time  217245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 013b
# sdram_control_top_tb.sdram_model : at time  217255.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 013c
# sdram_control_top_tb.sdram_model : at time  217265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 013d
# sdram_control_top_tb.sdram_model : at time  217275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 013e
# sdram_control_top_tb.sdram_model : at time  217285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217535.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0140
# sdram_control_top_tb.sdram_model : at time  217545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0141
# sdram_control_top_tb.sdram_model : at time  217555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0142
# sdram_control_top_tb.sdram_model : at time  217565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0143
# sdram_control_top_tb.sdram_model : at time  217575.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0144
# sdram_control_top_tb.sdram_model : at time  217585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0145
# sdram_control_top_tb.sdram_model : at time  217595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0146
# sdram_control_top_tb.sdram_model : at time  217605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217855.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0148
# sdram_control_top_tb.sdram_model : at time  217865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0149
# sdram_control_top_tb.sdram_model : at time  217875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 014a
# sdram_control_top_tb.sdram_model : at time  217885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 014b
# sdram_control_top_tb.sdram_model : at time  217895.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 014c
# sdram_control_top_tb.sdram_model : at time  217905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 014d
# sdram_control_top_tb.sdram_model : at time  217915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 014e
# sdram_control_top_tb.sdram_model : at time  217925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  218145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  218275.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218305.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0150
# sdram_control_top_tb.sdram_model : at time  218315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0151
# sdram_control_top_tb.sdram_model : at time  218325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0152
# sdram_control_top_tb.sdram_model : at time  218335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0153
# sdram_control_top_tb.sdram_model : at time  218345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0154
# sdram_control_top_tb.sdram_model : at time  218355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0155
# sdram_control_top_tb.sdram_model : at time  218365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0156
# sdram_control_top_tb.sdram_model : at time  218375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218445.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218475.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0158
# sdram_control_top_tb.sdram_model : at time  218485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0159
# sdram_control_top_tb.sdram_model : at time  218495.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 015a
# sdram_control_top_tb.sdram_model : at time  218505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 015b
# sdram_control_top_tb.sdram_model : at time  218515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 015c
# sdram_control_top_tb.sdram_model : at time  218525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 015d
# sdram_control_top_tb.sdram_model : at time  218535.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 015e
# sdram_control_top_tb.sdram_model : at time  218545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218815.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0160
# sdram_control_top_tb.sdram_model : at time  218825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0161
# sdram_control_top_tb.sdram_model : at time  218835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0162
# sdram_control_top_tb.sdram_model : at time  218845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0163
# sdram_control_top_tb.sdram_model : at time  218855.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0164
# sdram_control_top_tb.sdram_model : at time  218865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0165
# sdram_control_top_tb.sdram_model : at time  218875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0166
# sdram_control_top_tb.sdram_model : at time  218885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219135.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0168
# sdram_control_top_tb.sdram_model : at time  219145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0169
# sdram_control_top_tb.sdram_model : at time  219155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 016a
# sdram_control_top_tb.sdram_model : at time  219165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 016b
# sdram_control_top_tb.sdram_model : at time  219175.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 016c
# sdram_control_top_tb.sdram_model : at time  219185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 016d
# sdram_control_top_tb.sdram_model : at time  219195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 016e
# sdram_control_top_tb.sdram_model : at time  219205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219455.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0170
# sdram_control_top_tb.sdram_model : at time  219465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0171
# sdram_control_top_tb.sdram_model : at time  219475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0172
# sdram_control_top_tb.sdram_model : at time  219485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0173
# sdram_control_top_tb.sdram_model : at time  219495.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0174
# sdram_control_top_tb.sdram_model : at time  219505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0175
# sdram_control_top_tb.sdram_model : at time  219515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0176
# sdram_control_top_tb.sdram_model : at time  219525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219775.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0178
# sdram_control_top_tb.sdram_model : at time  219785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0179
# sdram_control_top_tb.sdram_model : at time  219795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 017a
# sdram_control_top_tb.sdram_model : at time  219805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 017b
# sdram_control_top_tb.sdram_model : at time  219815.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 017c
# sdram_control_top_tb.sdram_model : at time  219825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 017d
# sdram_control_top_tb.sdram_model : at time  219835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 017e
# sdram_control_top_tb.sdram_model : at time  219845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220095.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0180
# sdram_control_top_tb.sdram_model : at time  220105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0181
# sdram_control_top_tb.sdram_model : at time  220115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0182
# sdram_control_top_tb.sdram_model : at time  220125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0183
# sdram_control_top_tb.sdram_model : at time  220135.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0184
# sdram_control_top_tb.sdram_model : at time  220145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0185
# sdram_control_top_tb.sdram_model : at time  220155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0186
# sdram_control_top_tb.sdram_model : at time  220165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220415.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0188
# sdram_control_top_tb.sdram_model : at time  220425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0189
# sdram_control_top_tb.sdram_model : at time  220435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 018a
# sdram_control_top_tb.sdram_model : at time  220445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 018b
# sdram_control_top_tb.sdram_model : at time  220455.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 018c
# sdram_control_top_tb.sdram_model : at time  220465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 018d
# sdram_control_top_tb.sdram_model : at time  220475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 018e
# sdram_control_top_tb.sdram_model : at time  220485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220735.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0190
# sdram_control_top_tb.sdram_model : at time  220745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0191
# sdram_control_top_tb.sdram_model : at time  220755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0192
# sdram_control_top_tb.sdram_model : at time  220765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0193
# sdram_control_top_tb.sdram_model : at time  220775.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0194
# sdram_control_top_tb.sdram_model : at time  220785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0195
# sdram_control_top_tb.sdram_model : at time  220795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0196
# sdram_control_top_tb.sdram_model : at time  220805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0198
# sdram_control_top_tb.sdram_model : at time  221065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0199
# sdram_control_top_tb.sdram_model : at time  221075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 019a
# sdram_control_top_tb.sdram_model : at time  221085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 019b
# sdram_control_top_tb.sdram_model : at time  221095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 019c
# sdram_control_top_tb.sdram_model : at time  221105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 019d
# sdram_control_top_tb.sdram_model : at time  221115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 019e
# sdram_control_top_tb.sdram_model : at time  221125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01a0
# sdram_control_top_tb.sdram_model : at time  221385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a1
# sdram_control_top_tb.sdram_model : at time  221395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a2
# sdram_control_top_tb.sdram_model : at time  221405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a3
# sdram_control_top_tb.sdram_model : at time  221415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a4
# sdram_control_top_tb.sdram_model : at time  221425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a5
# sdram_control_top_tb.sdram_model : at time  221435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a6
# sdram_control_top_tb.sdram_model : at time  221445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01a8
# sdram_control_top_tb.sdram_model : at time  221705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01a9
# sdram_control_top_tb.sdram_model : at time  221715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01aa
# sdram_control_top_tb.sdram_model : at time  221725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ab
# sdram_control_top_tb.sdram_model : at time  221735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ac
# sdram_control_top_tb.sdram_model : at time  221745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ad
# sdram_control_top_tb.sdram_model : at time  221755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ae
# sdram_control_top_tb.sdram_model : at time  221765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01b0
# sdram_control_top_tb.sdram_model : at time  222025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b1
# sdram_control_top_tb.sdram_model : at time  222035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b2
# sdram_control_top_tb.sdram_model : at time  222045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b3
# sdram_control_top_tb.sdram_model : at time  222055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b4
# sdram_control_top_tb.sdram_model : at time  222065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b5
# sdram_control_top_tb.sdram_model : at time  222075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b6
# sdram_control_top_tb.sdram_model : at time  222085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01b8
# sdram_control_top_tb.sdram_model : at time  222345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01b9
# sdram_control_top_tb.sdram_model : at time  222355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ba
# sdram_control_top_tb.sdram_model : at time  222365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01bb
# sdram_control_top_tb.sdram_model : at time  222375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01bc
# sdram_control_top_tb.sdram_model : at time  222385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01bd
# sdram_control_top_tb.sdram_model : at time  222395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01be
# sdram_control_top_tb.sdram_model : at time  222405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01c0
# sdram_control_top_tb.sdram_model : at time  222665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c1
# sdram_control_top_tb.sdram_model : at time  222675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c2
# sdram_control_top_tb.sdram_model : at time  222685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c3
# sdram_control_top_tb.sdram_model : at time  222695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c4
# sdram_control_top_tb.sdram_model : at time  222705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c5
# sdram_control_top_tb.sdram_model : at time  222715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c6
# sdram_control_top_tb.sdram_model : at time  222725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01c8
# sdram_control_top_tb.sdram_model : at time  222985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01c9
# sdram_control_top_tb.sdram_model : at time  222995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ca
# sdram_control_top_tb.sdram_model : at time  223005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01cb
# sdram_control_top_tb.sdram_model : at time  223015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01cc
# sdram_control_top_tb.sdram_model : at time  223025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01cd
# sdram_control_top_tb.sdram_model : at time  223035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ce
# sdram_control_top_tb.sdram_model : at time  223045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01d0
# sdram_control_top_tb.sdram_model : at time  223305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d1
# sdram_control_top_tb.sdram_model : at time  223315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d2
# sdram_control_top_tb.sdram_model : at time  223325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d3
# sdram_control_top_tb.sdram_model : at time  223335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d4
# sdram_control_top_tb.sdram_model : at time  223345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d5
# sdram_control_top_tb.sdram_model : at time  223355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d6
# sdram_control_top_tb.sdram_model : at time  223365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01d8
# sdram_control_top_tb.sdram_model : at time  223625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01d9
# sdram_control_top_tb.sdram_model : at time  223635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01da
# sdram_control_top_tb.sdram_model : at time  223645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01db
# sdram_control_top_tb.sdram_model : at time  223655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01dc
# sdram_control_top_tb.sdram_model : at time  223665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01dd
# sdram_control_top_tb.sdram_model : at time  223675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01de
# sdram_control_top_tb.sdram_model : at time  223685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01e0
# sdram_control_top_tb.sdram_model : at time  223945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e1
# sdram_control_top_tb.sdram_model : at time  223955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e2
# sdram_control_top_tb.sdram_model : at time  223965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e3
# sdram_control_top_tb.sdram_model : at time  223975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e4
# sdram_control_top_tb.sdram_model : at time  223985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e5
# sdram_control_top_tb.sdram_model : at time  223995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e6
# sdram_control_top_tb.sdram_model : at time  224005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01e8
# sdram_control_top_tb.sdram_model : at time  224265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01e9
# sdram_control_top_tb.sdram_model : at time  224275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ea
# sdram_control_top_tb.sdram_model : at time  224285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01eb
# sdram_control_top_tb.sdram_model : at time  224295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ec
# sdram_control_top_tb.sdram_model : at time  224305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ed
# sdram_control_top_tb.sdram_model : at time  224315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01ee
# sdram_control_top_tb.sdram_model : at time  224325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01f0
# sdram_control_top_tb.sdram_model : at time  224585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f1
# sdram_control_top_tb.sdram_model : at time  224595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f2
# sdram_control_top_tb.sdram_model : at time  224605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f3
# sdram_control_top_tb.sdram_model : at time  224615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f4
# sdram_control_top_tb.sdram_model : at time  224625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f5
# sdram_control_top_tb.sdram_model : at time  224635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f6
# sdram_control_top_tb.sdram_model : at time  224645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224895.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 01f8
# sdram_control_top_tb.sdram_model : at time  224905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01f9
# sdram_control_top_tb.sdram_model : at time  224915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01fa
# sdram_control_top_tb.sdram_model : at time  224925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01fb
# sdram_control_top_tb.sdram_model : at time  224935.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01fc
# sdram_control_top_tb.sdram_model : at time  224945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01fd
# sdram_control_top_tb.sdram_model : at time  224955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 01fe
# sdram_control_top_tb.sdram_model : at time  224965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  225215.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0200
# sdram_control_top_tb.sdram_model : at time  225225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0201
# sdram_control_top_tb.sdram_model : at time  225235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0202
# sdram_control_top_tb.sdram_model : at time  225245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0203
# sdram_control_top_tb.sdram_model : at time  225255.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0204
# sdram_control_top_tb.sdram_model : at time  225265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0205
# sdram_control_top_tb.sdram_model : at time  225275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0206
# sdram_control_top_tb.sdram_model : at time  225285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  225535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0208
# sdram_control_top_tb.sdram_model : at time  225545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0209
# sdram_control_top_tb.sdram_model : at time  225555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 020a
# sdram_control_top_tb.sdram_model : at time  225565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 020b
# sdram_control_top_tb.sdram_model : at time  225575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 020c
# sdram_control_top_tb.sdram_model : at time  225585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 020d
# sdram_control_top_tb.sdram_model : at time  225595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 020e
# sdram_control_top_tb.sdram_model : at time  225605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  225855.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0210
# sdram_control_top_tb.sdram_model : at time  225865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0211
# sdram_control_top_tb.sdram_model : at time  225875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0212
# sdram_control_top_tb.sdram_model : at time  225885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0213
# sdram_control_top_tb.sdram_model : at time  225895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0214
# sdram_control_top_tb.sdram_model : at time  225905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0215
# sdram_control_top_tb.sdram_model : at time  225915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0216
# sdram_control_top_tb.sdram_model : at time  225925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226175.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0218
# sdram_control_top_tb.sdram_model : at time  226185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0219
# sdram_control_top_tb.sdram_model : at time  226195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 021a
# sdram_control_top_tb.sdram_model : at time  226205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 021b
# sdram_control_top_tb.sdram_model : at time  226215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 021c
# sdram_control_top_tb.sdram_model : at time  226225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 021d
# sdram_control_top_tb.sdram_model : at time  226235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 021e
# sdram_control_top_tb.sdram_model : at time  226245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0220
# sdram_control_top_tb.sdram_model : at time  226505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0221
# sdram_control_top_tb.sdram_model : at time  226515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0222
# sdram_control_top_tb.sdram_model : at time  226525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0223
# sdram_control_top_tb.sdram_model : at time  226535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0224
# sdram_control_top_tb.sdram_model : at time  226545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0225
# sdram_control_top_tb.sdram_model : at time  226555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0226
# sdram_control_top_tb.sdram_model : at time  226565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0228
# sdram_control_top_tb.sdram_model : at time  226825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0229
# sdram_control_top_tb.sdram_model : at time  226835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 022a
# sdram_control_top_tb.sdram_model : at time  226845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 022b
# sdram_control_top_tb.sdram_model : at time  226855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 022c
# sdram_control_top_tb.sdram_model : at time  226865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 022d
# sdram_control_top_tb.sdram_model : at time  226875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 022e
# sdram_control_top_tb.sdram_model : at time  226885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0230
# sdram_control_top_tb.sdram_model : at time  227145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0231
# sdram_control_top_tb.sdram_model : at time  227155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0232
# sdram_control_top_tb.sdram_model : at time  227165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0233
# sdram_control_top_tb.sdram_model : at time  227175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0234
# sdram_control_top_tb.sdram_model : at time  227185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0235
# sdram_control_top_tb.sdram_model : at time  227195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0236
# sdram_control_top_tb.sdram_model : at time  227205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0238
# sdram_control_top_tb.sdram_model : at time  227465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0239
# sdram_control_top_tb.sdram_model : at time  227475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 023a
# sdram_control_top_tb.sdram_model : at time  227485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 023b
# sdram_control_top_tb.sdram_model : at time  227495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 023c
# sdram_control_top_tb.sdram_model : at time  227505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 023d
# sdram_control_top_tb.sdram_model : at time  227515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 023e
# sdram_control_top_tb.sdram_model : at time  227525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0240
# sdram_control_top_tb.sdram_model : at time  227785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0241
# sdram_control_top_tb.sdram_model : at time  227795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0242
# sdram_control_top_tb.sdram_model : at time  227805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0243
# sdram_control_top_tb.sdram_model : at time  227815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0244
# sdram_control_top_tb.sdram_model : at time  227825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0245
# sdram_control_top_tb.sdram_model : at time  227835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0246
# sdram_control_top_tb.sdram_model : at time  227845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0248
# sdram_control_top_tb.sdram_model : at time  228105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0249
# sdram_control_top_tb.sdram_model : at time  228115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 024a
# sdram_control_top_tb.sdram_model : at time  228125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 024b
# sdram_control_top_tb.sdram_model : at time  228135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 024c
# sdram_control_top_tb.sdram_model : at time  228145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 024d
# sdram_control_top_tb.sdram_model : at time  228155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 024e
# sdram_control_top_tb.sdram_model : at time  228165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0250
# sdram_control_top_tb.sdram_model : at time  228425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0251
# sdram_control_top_tb.sdram_model : at time  228435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0252
# sdram_control_top_tb.sdram_model : at time  228445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0253
# sdram_control_top_tb.sdram_model : at time  228455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0254
# sdram_control_top_tb.sdram_model : at time  228465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0255
# sdram_control_top_tb.sdram_model : at time  228475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0256
# sdram_control_top_tb.sdram_model : at time  228485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228735.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0258
# sdram_control_top_tb.sdram_model : at time  228745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0259
# sdram_control_top_tb.sdram_model : at time  228755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 025a
# sdram_control_top_tb.sdram_model : at time  228765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 025b
# sdram_control_top_tb.sdram_model : at time  228775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 025c
# sdram_control_top_tb.sdram_model : at time  228785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 025d
# sdram_control_top_tb.sdram_model : at time  228795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 025e
# sdram_control_top_tb.sdram_model : at time  228805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229055.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0260
# sdram_control_top_tb.sdram_model : at time  229065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0261
# sdram_control_top_tb.sdram_model : at time  229075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0262
# sdram_control_top_tb.sdram_model : at time  229085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0263
# sdram_control_top_tb.sdram_model : at time  229095.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0264
# sdram_control_top_tb.sdram_model : at time  229105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0265
# sdram_control_top_tb.sdram_model : at time  229115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0266
# sdram_control_top_tb.sdram_model : at time  229125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229375.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0268
# sdram_control_top_tb.sdram_model : at time  229385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0269
# sdram_control_top_tb.sdram_model : at time  229395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 026a
# sdram_control_top_tb.sdram_model : at time  229405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 026b
# sdram_control_top_tb.sdram_model : at time  229415.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 026c
# sdram_control_top_tb.sdram_model : at time  229425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 026d
# sdram_control_top_tb.sdram_model : at time  229435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 026e
# sdram_control_top_tb.sdram_model : at time  229445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229695.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0270
# sdram_control_top_tb.sdram_model : at time  229705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0271
# sdram_control_top_tb.sdram_model : at time  229715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0272
# sdram_control_top_tb.sdram_model : at time  229725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0273
# sdram_control_top_tb.sdram_model : at time  229735.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0274
# sdram_control_top_tb.sdram_model : at time  229745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0275
# sdram_control_top_tb.sdram_model : at time  229755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0276
# sdram_control_top_tb.sdram_model : at time  229765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230015.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0278
# sdram_control_top_tb.sdram_model : at time  230025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0279
# sdram_control_top_tb.sdram_model : at time  230035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 027a
# sdram_control_top_tb.sdram_model : at time  230045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 027b
# sdram_control_top_tb.sdram_model : at time  230055.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 027c
# sdram_control_top_tb.sdram_model : at time  230065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 027d
# sdram_control_top_tb.sdram_model : at time  230075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 027e
# sdram_control_top_tb.sdram_model : at time  230085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230335.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0280
# sdram_control_top_tb.sdram_model : at time  230345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0281
# sdram_control_top_tb.sdram_model : at time  230355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0282
# sdram_control_top_tb.sdram_model : at time  230365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0283
# sdram_control_top_tb.sdram_model : at time  230375.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0284
# sdram_control_top_tb.sdram_model : at time  230385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0285
# sdram_control_top_tb.sdram_model : at time  230395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0286
# sdram_control_top_tb.sdram_model : at time  230405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230655.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0288
# sdram_control_top_tb.sdram_model : at time  230665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0289
# sdram_control_top_tb.sdram_model : at time  230675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 028a
# sdram_control_top_tb.sdram_model : at time  230685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 028b
# sdram_control_top_tb.sdram_model : at time  230695.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 028c
# sdram_control_top_tb.sdram_model : at time  230705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 028d
# sdram_control_top_tb.sdram_model : at time  230715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 028e
# sdram_control_top_tb.sdram_model : at time  230725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230975.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0290
# sdram_control_top_tb.sdram_model : at time  230985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0291
# sdram_control_top_tb.sdram_model : at time  230995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0292
# sdram_control_top_tb.sdram_model : at time  231005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0293
# sdram_control_top_tb.sdram_model : at time  231015.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0294
# sdram_control_top_tb.sdram_model : at time  231025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0295
# sdram_control_top_tb.sdram_model : at time  231035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0296
# sdram_control_top_tb.sdram_model : at time  231045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231295.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0298
# sdram_control_top_tb.sdram_model : at time  231305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0299
# sdram_control_top_tb.sdram_model : at time  231315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 029a
# sdram_control_top_tb.sdram_model : at time  231325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 029b
# sdram_control_top_tb.sdram_model : at time  231335.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 029c
# sdram_control_top_tb.sdram_model : at time  231345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 029d
# sdram_control_top_tb.sdram_model : at time  231355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 029e
# sdram_control_top_tb.sdram_model : at time  231365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231615.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02a0
# sdram_control_top_tb.sdram_model : at time  231625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a1
# sdram_control_top_tb.sdram_model : at time  231635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a2
# sdram_control_top_tb.sdram_model : at time  231645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a3
# sdram_control_top_tb.sdram_model : at time  231655.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a4
# sdram_control_top_tb.sdram_model : at time  231665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a5
# sdram_control_top_tb.sdram_model : at time  231675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a6
# sdram_control_top_tb.sdram_model : at time  231685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231935.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02a8
# sdram_control_top_tb.sdram_model : at time  231945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02a9
# sdram_control_top_tb.sdram_model : at time  231955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02aa
# sdram_control_top_tb.sdram_model : at time  231965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ab
# sdram_control_top_tb.sdram_model : at time  231975.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ac
# sdram_control_top_tb.sdram_model : at time  231985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ad
# sdram_control_top_tb.sdram_model : at time  231995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ae
# sdram_control_top_tb.sdram_model : at time  232005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232255.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02b0
# sdram_control_top_tb.sdram_model : at time  232265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b1
# sdram_control_top_tb.sdram_model : at time  232275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b2
# sdram_control_top_tb.sdram_model : at time  232285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b3
# sdram_control_top_tb.sdram_model : at time  232295.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b4
# sdram_control_top_tb.sdram_model : at time  232305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b5
# sdram_control_top_tb.sdram_model : at time  232315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b6
# sdram_control_top_tb.sdram_model : at time  232325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232575.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02b8
# sdram_control_top_tb.sdram_model : at time  232585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02b9
# sdram_control_top_tb.sdram_model : at time  232595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ba
# sdram_control_top_tb.sdram_model : at time  232605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02bb
# sdram_control_top_tb.sdram_model : at time  232615.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02bc
# sdram_control_top_tb.sdram_model : at time  232625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02bd
# sdram_control_top_tb.sdram_model : at time  232635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02be
# sdram_control_top_tb.sdram_model : at time  232645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232895.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02c0
# sdram_control_top_tb.sdram_model : at time  232905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c1
# sdram_control_top_tb.sdram_model : at time  232915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c2
# sdram_control_top_tb.sdram_model : at time  232925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c3
# sdram_control_top_tb.sdram_model : at time  232935.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c4
# sdram_control_top_tb.sdram_model : at time  232945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c5
# sdram_control_top_tb.sdram_model : at time  232955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c6
# sdram_control_top_tb.sdram_model : at time  232965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233215.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02c8
# sdram_control_top_tb.sdram_model : at time  233225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02c9
# sdram_control_top_tb.sdram_model : at time  233235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ca
# sdram_control_top_tb.sdram_model : at time  233245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02cb
# sdram_control_top_tb.sdram_model : at time  233255.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02cc
# sdram_control_top_tb.sdram_model : at time  233265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02cd
# sdram_control_top_tb.sdram_model : at time  233275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ce
# sdram_control_top_tb.sdram_model : at time  233285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02d0
# sdram_control_top_tb.sdram_model : at time  233545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d1
# sdram_control_top_tb.sdram_model : at time  233555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d2
# sdram_control_top_tb.sdram_model : at time  233565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d3
# sdram_control_top_tb.sdram_model : at time  233575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d4
# sdram_control_top_tb.sdram_model : at time  233585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d5
# sdram_control_top_tb.sdram_model : at time  233595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d6
# sdram_control_top_tb.sdram_model : at time  233605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233725.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233825.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233955.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233985.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02d8
# sdram_control_top_tb.sdram_model : at time  233995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02d9
# sdram_control_top_tb.sdram_model : at time  234005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02da
# sdram_control_top_tb.sdram_model : at time  234015.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02db
# sdram_control_top_tb.sdram_model : at time  234025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02dc
# sdram_control_top_tb.sdram_model : at time  234035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02dd
# sdram_control_top_tb.sdram_model : at time  234045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02de
# sdram_control_top_tb.sdram_model : at time  234055.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234125.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234155.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02e0
# sdram_control_top_tb.sdram_model : at time  234165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e1
# sdram_control_top_tb.sdram_model : at time  234175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e2
# sdram_control_top_tb.sdram_model : at time  234185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e3
# sdram_control_top_tb.sdram_model : at time  234195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e4
# sdram_control_top_tb.sdram_model : at time  234205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e5
# sdram_control_top_tb.sdram_model : at time  234215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e6
# sdram_control_top_tb.sdram_model : at time  234225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02e8
# sdram_control_top_tb.sdram_model : at time  234505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02e9
# sdram_control_top_tb.sdram_model : at time  234515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ea
# sdram_control_top_tb.sdram_model : at time  234525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02eb
# sdram_control_top_tb.sdram_model : at time  234535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ec
# sdram_control_top_tb.sdram_model : at time  234545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ed
# sdram_control_top_tb.sdram_model : at time  234555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02ee
# sdram_control_top_tb.sdram_model : at time  234565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02f0
# sdram_control_top_tb.sdram_model : at time  234825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f1
# sdram_control_top_tb.sdram_model : at time  234835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f2
# sdram_control_top_tb.sdram_model : at time  234845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f3
# sdram_control_top_tb.sdram_model : at time  234855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f4
# sdram_control_top_tb.sdram_model : at time  234865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f5
# sdram_control_top_tb.sdram_model : at time  234875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f6
# sdram_control_top_tb.sdram_model : at time  234885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 02f8
# sdram_control_top_tb.sdram_model : at time  235145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02f9
# sdram_control_top_tb.sdram_model : at time  235155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02fa
# sdram_control_top_tb.sdram_model : at time  235165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02fb
# sdram_control_top_tb.sdram_model : at time  235175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02fc
# sdram_control_top_tb.sdram_model : at time  235185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02fd
# sdram_control_top_tb.sdram_model : at time  235195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 02fe
# sdram_control_top_tb.sdram_model : at time  235205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0300
# sdram_control_top_tb.sdram_model : at time  235465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0301
# sdram_control_top_tb.sdram_model : at time  235475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0302
# sdram_control_top_tb.sdram_model : at time  235485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0303
# sdram_control_top_tb.sdram_model : at time  235495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0304
# sdram_control_top_tb.sdram_model : at time  235505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0305
# sdram_control_top_tb.sdram_model : at time  235515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0306
# sdram_control_top_tb.sdram_model : at time  235525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0308
# sdram_control_top_tb.sdram_model : at time  235785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0309
# sdram_control_top_tb.sdram_model : at time  235795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 030a
# sdram_control_top_tb.sdram_model : at time  235805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 030b
# sdram_control_top_tb.sdram_model : at time  235815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 030c
# sdram_control_top_tb.sdram_model : at time  235825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 030d
# sdram_control_top_tb.sdram_model : at time  235835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 030e
# sdram_control_top_tb.sdram_model : at time  235845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0310
# sdram_control_top_tb.sdram_model : at time  236105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0311
# sdram_control_top_tb.sdram_model : at time  236115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0312
# sdram_control_top_tb.sdram_model : at time  236125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0313
# sdram_control_top_tb.sdram_model : at time  236135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0314
# sdram_control_top_tb.sdram_model : at time  236145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0315
# sdram_control_top_tb.sdram_model : at time  236155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0316
# sdram_control_top_tb.sdram_model : at time  236165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0318
# sdram_control_top_tb.sdram_model : at time  236425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0319
# sdram_control_top_tb.sdram_model : at time  236435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 031a
# sdram_control_top_tb.sdram_model : at time  236445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 031b
# sdram_control_top_tb.sdram_model : at time  236455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 031c
# sdram_control_top_tb.sdram_model : at time  236465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 031d
# sdram_control_top_tb.sdram_model : at time  236475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 031e
# sdram_control_top_tb.sdram_model : at time  236485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236735.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0320
# sdram_control_top_tb.sdram_model : at time  236745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0321
# sdram_control_top_tb.sdram_model : at time  236755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0322
# sdram_control_top_tb.sdram_model : at time  236765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0323
# sdram_control_top_tb.sdram_model : at time  236775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0324
# sdram_control_top_tb.sdram_model : at time  236785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0325
# sdram_control_top_tb.sdram_model : at time  236795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0326
# sdram_control_top_tb.sdram_model : at time  236805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237055.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0328
# sdram_control_top_tb.sdram_model : at time  237065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0329
# sdram_control_top_tb.sdram_model : at time  237075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 032a
# sdram_control_top_tb.sdram_model : at time  237085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 032b
# sdram_control_top_tb.sdram_model : at time  237095.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 032c
# sdram_control_top_tb.sdram_model : at time  237105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 032d
# sdram_control_top_tb.sdram_model : at time  237115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 032e
# sdram_control_top_tb.sdram_model : at time  237125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237375.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0330
# sdram_control_top_tb.sdram_model : at time  237385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0331
# sdram_control_top_tb.sdram_model : at time  237395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0332
# sdram_control_top_tb.sdram_model : at time  237405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0333
# sdram_control_top_tb.sdram_model : at time  237415.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0334
# sdram_control_top_tb.sdram_model : at time  237425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0335
# sdram_control_top_tb.sdram_model : at time  237435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0336
# sdram_control_top_tb.sdram_model : at time  237445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237695.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0338
# sdram_control_top_tb.sdram_model : at time  237705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0339
# sdram_control_top_tb.sdram_model : at time  237715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 033a
# sdram_control_top_tb.sdram_model : at time  237725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 033b
# sdram_control_top_tb.sdram_model : at time  237735.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 033c
# sdram_control_top_tb.sdram_model : at time  237745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 033d
# sdram_control_top_tb.sdram_model : at time  237755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 033e
# sdram_control_top_tb.sdram_model : at time  237765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238015.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0340
# sdram_control_top_tb.sdram_model : at time  238025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0341
# sdram_control_top_tb.sdram_model : at time  238035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0342
# sdram_control_top_tb.sdram_model : at time  238045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0343
# sdram_control_top_tb.sdram_model : at time  238055.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0344
# sdram_control_top_tb.sdram_model : at time  238065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0345
# sdram_control_top_tb.sdram_model : at time  238075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0346
# sdram_control_top_tb.sdram_model : at time  238085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238335.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0348
# sdram_control_top_tb.sdram_model : at time  238345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0349
# sdram_control_top_tb.sdram_model : at time  238355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 034a
# sdram_control_top_tb.sdram_model : at time  238365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 034b
# sdram_control_top_tb.sdram_model : at time  238375.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 034c
# sdram_control_top_tb.sdram_model : at time  238385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 034d
# sdram_control_top_tb.sdram_model : at time  238395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 034e
# sdram_control_top_tb.sdram_model : at time  238405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238655.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0350
# sdram_control_top_tb.sdram_model : at time  238665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0351
# sdram_control_top_tb.sdram_model : at time  238675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0352
# sdram_control_top_tb.sdram_model : at time  238685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0353
# sdram_control_top_tb.sdram_model : at time  238695.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0354
# sdram_control_top_tb.sdram_model : at time  238705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0355
# sdram_control_top_tb.sdram_model : at time  238715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0356
# sdram_control_top_tb.sdram_model : at time  238725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238975.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0358
# sdram_control_top_tb.sdram_model : at time  238985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0359
# sdram_control_top_tb.sdram_model : at time  238995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 035a
# sdram_control_top_tb.sdram_model : at time  239005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 035b
# sdram_control_top_tb.sdram_model : at time  239015.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 035c
# sdram_control_top_tb.sdram_model : at time  239025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 035d
# sdram_control_top_tb.sdram_model : at time  239035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 035e
# sdram_control_top_tb.sdram_model : at time  239045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239295.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0360
# sdram_control_top_tb.sdram_model : at time  239305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0361
# sdram_control_top_tb.sdram_model : at time  239315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0362
# sdram_control_top_tb.sdram_model : at time  239325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0363
# sdram_control_top_tb.sdram_model : at time  239335.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0364
# sdram_control_top_tb.sdram_model : at time  239345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0365
# sdram_control_top_tb.sdram_model : at time  239355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0366
# sdram_control_top_tb.sdram_model : at time  239365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239615.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0368
# sdram_control_top_tb.sdram_model : at time  239625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0369
# sdram_control_top_tb.sdram_model : at time  239635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 036a
# sdram_control_top_tb.sdram_model : at time  239645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 036b
# sdram_control_top_tb.sdram_model : at time  239655.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 036c
# sdram_control_top_tb.sdram_model : at time  239665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 036d
# sdram_control_top_tb.sdram_model : at time  239675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 036e
# sdram_control_top_tb.sdram_model : at time  239685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239935.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0370
# sdram_control_top_tb.sdram_model : at time  239945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0371
# sdram_control_top_tb.sdram_model : at time  239955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0372
# sdram_control_top_tb.sdram_model : at time  239965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0373
# sdram_control_top_tb.sdram_model : at time  239975.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0374
# sdram_control_top_tb.sdram_model : at time  239985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0375
# sdram_control_top_tb.sdram_model : at time  239995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0376
# sdram_control_top_tb.sdram_model : at time  240005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240255.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0378
# sdram_control_top_tb.sdram_model : at time  240265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0379
# sdram_control_top_tb.sdram_model : at time  240275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 037a
# sdram_control_top_tb.sdram_model : at time  240285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 037b
# sdram_control_top_tb.sdram_model : at time  240295.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 037c
# sdram_control_top_tb.sdram_model : at time  240305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 037d
# sdram_control_top_tb.sdram_model : at time  240315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 037e
# sdram_control_top_tb.sdram_model : at time  240325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240575.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0380
# sdram_control_top_tb.sdram_model : at time  240585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0381
# sdram_control_top_tb.sdram_model : at time  240595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0382
# sdram_control_top_tb.sdram_model : at time  240605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0383
# sdram_control_top_tb.sdram_model : at time  240615.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0384
# sdram_control_top_tb.sdram_model : at time  240625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0385
# sdram_control_top_tb.sdram_model : at time  240635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0386
# sdram_control_top_tb.sdram_model : at time  240645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240895.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0388
# sdram_control_top_tb.sdram_model : at time  240905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0389
# sdram_control_top_tb.sdram_model : at time  240915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 038a
# sdram_control_top_tb.sdram_model : at time  240925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 038b
# sdram_control_top_tb.sdram_model : at time  240935.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 038c
# sdram_control_top_tb.sdram_model : at time  240945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 038d
# sdram_control_top_tb.sdram_model : at time  240955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 038e
# sdram_control_top_tb.sdram_model : at time  240965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241215.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0390
# sdram_control_top_tb.sdram_model : at time  241225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0391
# sdram_control_top_tb.sdram_model : at time  241235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0392
# sdram_control_top_tb.sdram_model : at time  241245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0393
# sdram_control_top_tb.sdram_model : at time  241255.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0394
# sdram_control_top_tb.sdram_model : at time  241265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0395
# sdram_control_top_tb.sdram_model : at time  241275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0396
# sdram_control_top_tb.sdram_model : at time  241285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0398
# sdram_control_top_tb.sdram_model : at time  241545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0399
# sdram_control_top_tb.sdram_model : at time  241555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 039a
# sdram_control_top_tb.sdram_model : at time  241565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 039b
# sdram_control_top_tb.sdram_model : at time  241575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 039c
# sdram_control_top_tb.sdram_model : at time  241585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 039d
# sdram_control_top_tb.sdram_model : at time  241595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 039e
# sdram_control_top_tb.sdram_model : at time  241605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241855.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03a0
# sdram_control_top_tb.sdram_model : at time  241865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a1
# sdram_control_top_tb.sdram_model : at time  241875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a2
# sdram_control_top_tb.sdram_model : at time  241885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a3
# sdram_control_top_tb.sdram_model : at time  241895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a4
# sdram_control_top_tb.sdram_model : at time  241905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a5
# sdram_control_top_tb.sdram_model : at time  241915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a6
# sdram_control_top_tb.sdram_model : at time  241925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242175.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03a8
# sdram_control_top_tb.sdram_model : at time  242185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03a9
# sdram_control_top_tb.sdram_model : at time  242195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03aa
# sdram_control_top_tb.sdram_model : at time  242205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ab
# sdram_control_top_tb.sdram_model : at time  242215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ac
# sdram_control_top_tb.sdram_model : at time  242225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ad
# sdram_control_top_tb.sdram_model : at time  242235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ae
# sdram_control_top_tb.sdram_model : at time  242245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03b0
# sdram_control_top_tb.sdram_model : at time  242505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b1
# sdram_control_top_tb.sdram_model : at time  242515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b2
# sdram_control_top_tb.sdram_model : at time  242525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b3
# sdram_control_top_tb.sdram_model : at time  242535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b4
# sdram_control_top_tb.sdram_model : at time  242545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b5
# sdram_control_top_tb.sdram_model : at time  242555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b6
# sdram_control_top_tb.sdram_model : at time  242565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03b8
# sdram_control_top_tb.sdram_model : at time  242825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03b9
# sdram_control_top_tb.sdram_model : at time  242835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ba
# sdram_control_top_tb.sdram_model : at time  242845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03bb
# sdram_control_top_tb.sdram_model : at time  242855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03bc
# sdram_control_top_tb.sdram_model : at time  242865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03bd
# sdram_control_top_tb.sdram_model : at time  242875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03be
# sdram_control_top_tb.sdram_model : at time  242885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03c0
# sdram_control_top_tb.sdram_model : at time  243145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c1
# sdram_control_top_tb.sdram_model : at time  243155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c2
# sdram_control_top_tb.sdram_model : at time  243165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c3
# sdram_control_top_tb.sdram_model : at time  243175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c4
# sdram_control_top_tb.sdram_model : at time  243185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c5
# sdram_control_top_tb.sdram_model : at time  243195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c6
# sdram_control_top_tb.sdram_model : at time  243205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03c8
# sdram_control_top_tb.sdram_model : at time  243465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03c9
# sdram_control_top_tb.sdram_model : at time  243475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ca
# sdram_control_top_tb.sdram_model : at time  243485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03cb
# sdram_control_top_tb.sdram_model : at time  243495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03cc
# sdram_control_top_tb.sdram_model : at time  243505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03cd
# sdram_control_top_tb.sdram_model : at time  243515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ce
# sdram_control_top_tb.sdram_model : at time  243525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03d0
# sdram_control_top_tb.sdram_model : at time  243785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d1
# sdram_control_top_tb.sdram_model : at time  243795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d2
# sdram_control_top_tb.sdram_model : at time  243805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d3
# sdram_control_top_tb.sdram_model : at time  243815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d4
# sdram_control_top_tb.sdram_model : at time  243825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d5
# sdram_control_top_tb.sdram_model : at time  243835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d6
# sdram_control_top_tb.sdram_model : at time  243845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03d8
# sdram_control_top_tb.sdram_model : at time  244105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03d9
# sdram_control_top_tb.sdram_model : at time  244115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03da
# sdram_control_top_tb.sdram_model : at time  244125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03db
# sdram_control_top_tb.sdram_model : at time  244135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03dc
# sdram_control_top_tb.sdram_model : at time  244145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03dd
# sdram_control_top_tb.sdram_model : at time  244155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03de
# sdram_control_top_tb.sdram_model : at time  244165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03e0
# sdram_control_top_tb.sdram_model : at time  244425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e1
# sdram_control_top_tb.sdram_model : at time  244435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e2
# sdram_control_top_tb.sdram_model : at time  244445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e3
# sdram_control_top_tb.sdram_model : at time  244455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e4
# sdram_control_top_tb.sdram_model : at time  244465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e5
# sdram_control_top_tb.sdram_model : at time  244475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e6
# sdram_control_top_tb.sdram_model : at time  244485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244735.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 03e8
# sdram_control_top_tb.sdram_model : at time  244745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03e9
# sdram_control_top_tb.sdram_model : at time  244755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ea
# sdram_control_top_tb.sdram_model : at time  244765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03eb
# sdram_control_top_tb.sdram_model : at time  244775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ec
# sdram_control_top_tb.sdram_model : at time  244785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ed
# sdram_control_top_tb.sdram_model : at time  244795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 03ee
# sdram_control_top_tb.sdram_model : at time  244805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 03f0
# sdram_control_top_tb.sdram_model : at time  245065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f1
# sdram_control_top_tb.sdram_model : at time  245075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f2
# sdram_control_top_tb.sdram_model : at time  245085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f3
# sdram_control_top_tb.sdram_model : at time  245095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f4
# sdram_control_top_tb.sdram_model : at time  245105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f5
# sdram_control_top_tb.sdram_model : at time  245115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f6
# sdram_control_top_tb.sdram_model : at time  245125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 03f8
# sdram_control_top_tb.sdram_model : at time  245385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03f9
# sdram_control_top_tb.sdram_model : at time  245395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03fa
# sdram_control_top_tb.sdram_model : at time  245405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03fb
# sdram_control_top_tb.sdram_model : at time  245415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03fc
# sdram_control_top_tb.sdram_model : at time  245425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03fd
# sdram_control_top_tb.sdram_model : at time  245435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 03fe
# sdram_control_top_tb.sdram_model : at time  245445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0400
# sdram_control_top_tb.sdram_model : at time  245705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0401
# sdram_control_top_tb.sdram_model : at time  245715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0402
# sdram_control_top_tb.sdram_model : at time  245725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0403
# sdram_control_top_tb.sdram_model : at time  245735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0404
# sdram_control_top_tb.sdram_model : at time  245745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0405
# sdram_control_top_tb.sdram_model : at time  245755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0406
# sdram_control_top_tb.sdram_model : at time  245765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0408
# sdram_control_top_tb.sdram_model : at time  246025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0409
# sdram_control_top_tb.sdram_model : at time  246035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 040a
# sdram_control_top_tb.sdram_model : at time  246045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 040b
# sdram_control_top_tb.sdram_model : at time  246055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 040c
# sdram_control_top_tb.sdram_model : at time  246065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 040d
# sdram_control_top_tb.sdram_model : at time  246075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 040e
# sdram_control_top_tb.sdram_model : at time  246085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0410
# sdram_control_top_tb.sdram_model : at time  246345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0411
# sdram_control_top_tb.sdram_model : at time  246355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0412
# sdram_control_top_tb.sdram_model : at time  246365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0413
# sdram_control_top_tb.sdram_model : at time  246375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0414
# sdram_control_top_tb.sdram_model : at time  246385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0415
# sdram_control_top_tb.sdram_model : at time  246395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0416
# sdram_control_top_tb.sdram_model : at time  246405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0418
# sdram_control_top_tb.sdram_model : at time  246665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0419
# sdram_control_top_tb.sdram_model : at time  246675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 041a
# sdram_control_top_tb.sdram_model : at time  246685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 041b
# sdram_control_top_tb.sdram_model : at time  246695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 041c
# sdram_control_top_tb.sdram_model : at time  246705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 041d
# sdram_control_top_tb.sdram_model : at time  246715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 041e
# sdram_control_top_tb.sdram_model : at time  246725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0420
# sdram_control_top_tb.sdram_model : at time  246985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0421
# sdram_control_top_tb.sdram_model : at time  246995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0422
# sdram_control_top_tb.sdram_model : at time  247005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0423
# sdram_control_top_tb.sdram_model : at time  247015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0424
# sdram_control_top_tb.sdram_model : at time  247025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0425
# sdram_control_top_tb.sdram_model : at time  247035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0426
# sdram_control_top_tb.sdram_model : at time  247045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0428
# sdram_control_top_tb.sdram_model : at time  247305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0429
# sdram_control_top_tb.sdram_model : at time  247315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 042a
# sdram_control_top_tb.sdram_model : at time  247325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 042b
# sdram_control_top_tb.sdram_model : at time  247335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 042c
# sdram_control_top_tb.sdram_model : at time  247345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 042d
# sdram_control_top_tb.sdram_model : at time  247355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 042e
# sdram_control_top_tb.sdram_model : at time  247365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0430
# sdram_control_top_tb.sdram_model : at time  247625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0431
# sdram_control_top_tb.sdram_model : at time  247635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0432
# sdram_control_top_tb.sdram_model : at time  247645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0433
# sdram_control_top_tb.sdram_model : at time  247655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0434
# sdram_control_top_tb.sdram_model : at time  247665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0435
# sdram_control_top_tb.sdram_model : at time  247675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0436
# sdram_control_top_tb.sdram_model : at time  247685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0438
# sdram_control_top_tb.sdram_model : at time  247945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0439
# sdram_control_top_tb.sdram_model : at time  247955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 043a
# sdram_control_top_tb.sdram_model : at time  247965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 043b
# sdram_control_top_tb.sdram_model : at time  247975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 043c
# sdram_control_top_tb.sdram_model : at time  247985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 043d
# sdram_control_top_tb.sdram_model : at time  247995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 043e
# sdram_control_top_tb.sdram_model : at time  248005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0440
# sdram_control_top_tb.sdram_model : at time  248265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0441
# sdram_control_top_tb.sdram_model : at time  248275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0442
# sdram_control_top_tb.sdram_model : at time  248285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0443
# sdram_control_top_tb.sdram_model : at time  248295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0444
# sdram_control_top_tb.sdram_model : at time  248305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0445
# sdram_control_top_tb.sdram_model : at time  248315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0446
# sdram_control_top_tb.sdram_model : at time  248325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0448
# sdram_control_top_tb.sdram_model : at time  248585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0449
# sdram_control_top_tb.sdram_model : at time  248595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 044a
# sdram_control_top_tb.sdram_model : at time  248605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 044b
# sdram_control_top_tb.sdram_model : at time  248615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 044c
# sdram_control_top_tb.sdram_model : at time  248625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 044d
# sdram_control_top_tb.sdram_model : at time  248635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 044e
# sdram_control_top_tb.sdram_model : at time  248645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248895.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0450
# sdram_control_top_tb.sdram_model : at time  248905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0451
# sdram_control_top_tb.sdram_model : at time  248915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0452
# sdram_control_top_tb.sdram_model : at time  248925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0453
# sdram_control_top_tb.sdram_model : at time  248935.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0454
# sdram_control_top_tb.sdram_model : at time  248945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0455
# sdram_control_top_tb.sdram_model : at time  248955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0456
# sdram_control_top_tb.sdram_model : at time  248965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249245.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249375.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249405.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0458
# sdram_control_top_tb.sdram_model : at time  249415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0459
# sdram_control_top_tb.sdram_model : at time  249425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 045a
# sdram_control_top_tb.sdram_model : at time  249435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 045b
# sdram_control_top_tb.sdram_model : at time  249445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 045c
# sdram_control_top_tb.sdram_model : at time  249455.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 045d
# sdram_control_top_tb.sdram_model : at time  249465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 045e
# sdram_control_top_tb.sdram_model : at time  249475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0460
# sdram_control_top_tb.sdram_model : at time  249585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0461
# sdram_control_top_tb.sdram_model : at time  249595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0462
# sdram_control_top_tb.sdram_model : at time  249605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0463
# sdram_control_top_tb.sdram_model : at time  249615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0464
# sdram_control_top_tb.sdram_model : at time  249625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0465
# sdram_control_top_tb.sdram_model : at time  249635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0466
# sdram_control_top_tb.sdram_model : at time  249645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249855.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0468
# sdram_control_top_tb.sdram_model : at time  249865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0469
# sdram_control_top_tb.sdram_model : at time  249875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 046a
# sdram_control_top_tb.sdram_model : at time  249885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 046b
# sdram_control_top_tb.sdram_model : at time  249895.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 046c
# sdram_control_top_tb.sdram_model : at time  249905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 046d
# sdram_control_top_tb.sdram_model : at time  249915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 046e
# sdram_control_top_tb.sdram_model : at time  249925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250175.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0470
# sdram_control_top_tb.sdram_model : at time  250185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0471
# sdram_control_top_tb.sdram_model : at time  250195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0472
# sdram_control_top_tb.sdram_model : at time  250205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0473
# sdram_control_top_tb.sdram_model : at time  250215.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0474
# sdram_control_top_tb.sdram_model : at time  250225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0475
# sdram_control_top_tb.sdram_model : at time  250235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0476
# sdram_control_top_tb.sdram_model : at time  250245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250495.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0478
# sdram_control_top_tb.sdram_model : at time  250505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0479
# sdram_control_top_tb.sdram_model : at time  250515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 047a
# sdram_control_top_tb.sdram_model : at time  250525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 047b
# sdram_control_top_tb.sdram_model : at time  250535.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 047c
# sdram_control_top_tb.sdram_model : at time  250545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 047d
# sdram_control_top_tb.sdram_model : at time  250555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 047e
# sdram_control_top_tb.sdram_model : at time  250565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250815.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0480
# sdram_control_top_tb.sdram_model : at time  250825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0481
# sdram_control_top_tb.sdram_model : at time  250835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0482
# sdram_control_top_tb.sdram_model : at time  250845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0483
# sdram_control_top_tb.sdram_model : at time  250855.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0484
# sdram_control_top_tb.sdram_model : at time  250865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0485
# sdram_control_top_tb.sdram_model : at time  250875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0486
# sdram_control_top_tb.sdram_model : at time  250885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251135.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0488
# sdram_control_top_tb.sdram_model : at time  251145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0489
# sdram_control_top_tb.sdram_model : at time  251155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 048a
# sdram_control_top_tb.sdram_model : at time  251165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 048b
# sdram_control_top_tb.sdram_model : at time  251175.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 048c
# sdram_control_top_tb.sdram_model : at time  251185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 048d
# sdram_control_top_tb.sdram_model : at time  251195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 048e
# sdram_control_top_tb.sdram_model : at time  251205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251455.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0490
# sdram_control_top_tb.sdram_model : at time  251465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0491
# sdram_control_top_tb.sdram_model : at time  251475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0492
# sdram_control_top_tb.sdram_model : at time  251485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0493
# sdram_control_top_tb.sdram_model : at time  251495.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0494
# sdram_control_top_tb.sdram_model : at time  251505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0495
# sdram_control_top_tb.sdram_model : at time  251515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0496
# sdram_control_top_tb.sdram_model : at time  251525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251775.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0498
# sdram_control_top_tb.sdram_model : at time  251785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0499
# sdram_control_top_tb.sdram_model : at time  251795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 049a
# sdram_control_top_tb.sdram_model : at time  251805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 049b
# sdram_control_top_tb.sdram_model : at time  251815.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 049c
# sdram_control_top_tb.sdram_model : at time  251825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 049d
# sdram_control_top_tb.sdram_model : at time  251835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 049e
# sdram_control_top_tb.sdram_model : at time  251845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252095.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04a0
# sdram_control_top_tb.sdram_model : at time  252105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a1
# sdram_control_top_tb.sdram_model : at time  252115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a2
# sdram_control_top_tb.sdram_model : at time  252125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a3
# sdram_control_top_tb.sdram_model : at time  252135.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a4
# sdram_control_top_tb.sdram_model : at time  252145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a5
# sdram_control_top_tb.sdram_model : at time  252155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a6
# sdram_control_top_tb.sdram_model : at time  252165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252415.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04a8
# sdram_control_top_tb.sdram_model : at time  252425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04a9
# sdram_control_top_tb.sdram_model : at time  252435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04aa
# sdram_control_top_tb.sdram_model : at time  252445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ab
# sdram_control_top_tb.sdram_model : at time  252455.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ac
# sdram_control_top_tb.sdram_model : at time  252465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ad
# sdram_control_top_tb.sdram_model : at time  252475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ae
# sdram_control_top_tb.sdram_model : at time  252485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252735.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04b0
# sdram_control_top_tb.sdram_model : at time  252745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b1
# sdram_control_top_tb.sdram_model : at time  252755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b2
# sdram_control_top_tb.sdram_model : at time  252765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b3
# sdram_control_top_tb.sdram_model : at time  252775.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b4
# sdram_control_top_tb.sdram_model : at time  252785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b5
# sdram_control_top_tb.sdram_model : at time  252795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b6
# sdram_control_top_tb.sdram_model : at time  252805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04b8
# sdram_control_top_tb.sdram_model : at time  253065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04b9
# sdram_control_top_tb.sdram_model : at time  253075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ba
# sdram_control_top_tb.sdram_model : at time  253085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04bb
# sdram_control_top_tb.sdram_model : at time  253095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04bc
# sdram_control_top_tb.sdram_model : at time  253105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04bd
# sdram_control_top_tb.sdram_model : at time  253115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04be
# sdram_control_top_tb.sdram_model : at time  253125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04c0
# sdram_control_top_tb.sdram_model : at time  253385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c1
# sdram_control_top_tb.sdram_model : at time  253395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c2
# sdram_control_top_tb.sdram_model : at time  253405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c3
# sdram_control_top_tb.sdram_model : at time  253415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c4
# sdram_control_top_tb.sdram_model : at time  253425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c5
# sdram_control_top_tb.sdram_model : at time  253435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c6
# sdram_control_top_tb.sdram_model : at time  253445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04c8
# sdram_control_top_tb.sdram_model : at time  253705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04c9
# sdram_control_top_tb.sdram_model : at time  253715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ca
# sdram_control_top_tb.sdram_model : at time  253725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04cb
# sdram_control_top_tb.sdram_model : at time  253735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04cc
# sdram_control_top_tb.sdram_model : at time  253745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04cd
# sdram_control_top_tb.sdram_model : at time  253755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ce
# sdram_control_top_tb.sdram_model : at time  253765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04d0
# sdram_control_top_tb.sdram_model : at time  254025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d1
# sdram_control_top_tb.sdram_model : at time  254035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d2
# sdram_control_top_tb.sdram_model : at time  254045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d3
# sdram_control_top_tb.sdram_model : at time  254055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d4
# sdram_control_top_tb.sdram_model : at time  254065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d5
# sdram_control_top_tb.sdram_model : at time  254075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d6
# sdram_control_top_tb.sdram_model : at time  254085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04d8
# sdram_control_top_tb.sdram_model : at time  254345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04d9
# sdram_control_top_tb.sdram_model : at time  254355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04da
# sdram_control_top_tb.sdram_model : at time  254365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04db
# sdram_control_top_tb.sdram_model : at time  254375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04dc
# sdram_control_top_tb.sdram_model : at time  254385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04dd
# sdram_control_top_tb.sdram_model : at time  254395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04de
# sdram_control_top_tb.sdram_model : at time  254405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04e0
# sdram_control_top_tb.sdram_model : at time  254665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e1
# sdram_control_top_tb.sdram_model : at time  254675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e2
# sdram_control_top_tb.sdram_model : at time  254685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e3
# sdram_control_top_tb.sdram_model : at time  254695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e4
# sdram_control_top_tb.sdram_model : at time  254705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e5
# sdram_control_top_tb.sdram_model : at time  254715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e6
# sdram_control_top_tb.sdram_model : at time  254725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04e8
# sdram_control_top_tb.sdram_model : at time  254985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04e9
# sdram_control_top_tb.sdram_model : at time  254995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ea
# sdram_control_top_tb.sdram_model : at time  255005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04eb
# sdram_control_top_tb.sdram_model : at time  255015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ec
# sdram_control_top_tb.sdram_model : at time  255025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ed
# sdram_control_top_tb.sdram_model : at time  255035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04ee
# sdram_control_top_tb.sdram_model : at time  255045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04f0
# sdram_control_top_tb.sdram_model : at time  255305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f1
# sdram_control_top_tb.sdram_model : at time  255315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f2
# sdram_control_top_tb.sdram_model : at time  255325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f3
# sdram_control_top_tb.sdram_model : at time  255335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f4
# sdram_control_top_tb.sdram_model : at time  255345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f5
# sdram_control_top_tb.sdram_model : at time  255355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f6
# sdram_control_top_tb.sdram_model : at time  255365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 04f8
# sdram_control_top_tb.sdram_model : at time  255625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04f9
# sdram_control_top_tb.sdram_model : at time  255635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04fa
# sdram_control_top_tb.sdram_model : at time  255645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04fb
# sdram_control_top_tb.sdram_model : at time  255655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04fc
# sdram_control_top_tb.sdram_model : at time  255665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04fd
# sdram_control_top_tb.sdram_model : at time  255675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 04fe
# sdram_control_top_tb.sdram_model : at time  255685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0500
# sdram_control_top_tb.sdram_model : at time  255945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0501
# sdram_control_top_tb.sdram_model : at time  255955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0502
# sdram_control_top_tb.sdram_model : at time  255965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0503
# sdram_control_top_tb.sdram_model : at time  255975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0504
# sdram_control_top_tb.sdram_model : at time  255985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0505
# sdram_control_top_tb.sdram_model : at time  255995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0506
# sdram_control_top_tb.sdram_model : at time  256005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0508
# sdram_control_top_tb.sdram_model : at time  256265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0509
# sdram_control_top_tb.sdram_model : at time  256275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 050a
# sdram_control_top_tb.sdram_model : at time  256285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 050b
# sdram_control_top_tb.sdram_model : at time  256295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 050c
# sdram_control_top_tb.sdram_model : at time  256305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 050d
# sdram_control_top_tb.sdram_model : at time  256315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 050e
# sdram_control_top_tb.sdram_model : at time  256325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0510
# sdram_control_top_tb.sdram_model : at time  256585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0511
# sdram_control_top_tb.sdram_model : at time  256595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0512
# sdram_control_top_tb.sdram_model : at time  256605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0513
# sdram_control_top_tb.sdram_model : at time  256615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0514
# sdram_control_top_tb.sdram_model : at time  256625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0515
# sdram_control_top_tb.sdram_model : at time  256635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0516
# sdram_control_top_tb.sdram_model : at time  256645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256895.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0518
# sdram_control_top_tb.sdram_model : at time  256905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0519
# sdram_control_top_tb.sdram_model : at time  256915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 051a
# sdram_control_top_tb.sdram_model : at time  256925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 051b
# sdram_control_top_tb.sdram_model : at time  256935.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 051c
# sdram_control_top_tb.sdram_model : at time  256945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 051d
# sdram_control_top_tb.sdram_model : at time  256955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 051e
# sdram_control_top_tb.sdram_model : at time  256965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257215.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0520
# sdram_control_top_tb.sdram_model : at time  257225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0521
# sdram_control_top_tb.sdram_model : at time  257235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0522
# sdram_control_top_tb.sdram_model : at time  257245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0523
# sdram_control_top_tb.sdram_model : at time  257255.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0524
# sdram_control_top_tb.sdram_model : at time  257265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0525
# sdram_control_top_tb.sdram_model : at time  257275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0526
# sdram_control_top_tb.sdram_model : at time  257285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257535.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0528
# sdram_control_top_tb.sdram_model : at time  257545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0529
# sdram_control_top_tb.sdram_model : at time  257555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 052a
# sdram_control_top_tb.sdram_model : at time  257565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 052b
# sdram_control_top_tb.sdram_model : at time  257575.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 052c
# sdram_control_top_tb.sdram_model : at time  257585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 052d
# sdram_control_top_tb.sdram_model : at time  257595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 052e
# sdram_control_top_tb.sdram_model : at time  257605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257855.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0530
# sdram_control_top_tb.sdram_model : at time  257865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0531
# sdram_control_top_tb.sdram_model : at time  257875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0532
# sdram_control_top_tb.sdram_model : at time  257885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0533
# sdram_control_top_tb.sdram_model : at time  257895.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0534
# sdram_control_top_tb.sdram_model : at time  257905.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0535
# sdram_control_top_tb.sdram_model : at time  257915.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0536
# sdram_control_top_tb.sdram_model : at time  257925.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258175.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0538
# sdram_control_top_tb.sdram_model : at time  258185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0539
# sdram_control_top_tb.sdram_model : at time  258195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 053a
# sdram_control_top_tb.sdram_model : at time  258205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 053b
# sdram_control_top_tb.sdram_model : at time  258215.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 053c
# sdram_control_top_tb.sdram_model : at time  258225.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 053d
# sdram_control_top_tb.sdram_model : at time  258235.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 053e
# sdram_control_top_tb.sdram_model : at time  258245.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258495.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0540
# sdram_control_top_tb.sdram_model : at time  258505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0541
# sdram_control_top_tb.sdram_model : at time  258515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0542
# sdram_control_top_tb.sdram_model : at time  258525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0543
# sdram_control_top_tb.sdram_model : at time  258535.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0544
# sdram_control_top_tb.sdram_model : at time  258545.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0545
# sdram_control_top_tb.sdram_model : at time  258555.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0546
# sdram_control_top_tb.sdram_model : at time  258565.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258815.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0548
# sdram_control_top_tb.sdram_model : at time  258825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0549
# sdram_control_top_tb.sdram_model : at time  258835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 054a
# sdram_control_top_tb.sdram_model : at time  258845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 054b
# sdram_control_top_tb.sdram_model : at time  258855.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 054c
# sdram_control_top_tb.sdram_model : at time  258865.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 054d
# sdram_control_top_tb.sdram_model : at time  258875.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 054e
# sdram_control_top_tb.sdram_model : at time  258885.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259135.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0550
# sdram_control_top_tb.sdram_model : at time  259145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0551
# sdram_control_top_tb.sdram_model : at time  259155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0552
# sdram_control_top_tb.sdram_model : at time  259165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0553
# sdram_control_top_tb.sdram_model : at time  259175.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0554
# sdram_control_top_tb.sdram_model : at time  259185.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0555
# sdram_control_top_tb.sdram_model : at time  259195.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0556
# sdram_control_top_tb.sdram_model : at time  259205.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259455.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0558
# sdram_control_top_tb.sdram_model : at time  259465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0559
# sdram_control_top_tb.sdram_model : at time  259475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 055a
# sdram_control_top_tb.sdram_model : at time  259485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 055b
# sdram_control_top_tb.sdram_model : at time  259495.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 055c
# sdram_control_top_tb.sdram_model : at time  259505.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 055d
# sdram_control_top_tb.sdram_model : at time  259515.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 055e
# sdram_control_top_tb.sdram_model : at time  259525.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259775.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0560
# sdram_control_top_tb.sdram_model : at time  259785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0561
# sdram_control_top_tb.sdram_model : at time  259795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0562
# sdram_control_top_tb.sdram_model : at time  259805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0563
# sdram_control_top_tb.sdram_model : at time  259815.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0564
# sdram_control_top_tb.sdram_model : at time  259825.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0565
# sdram_control_top_tb.sdram_model : at time  259835.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0566
# sdram_control_top_tb.sdram_model : at time  259845.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260095.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0568
# sdram_control_top_tb.sdram_model : at time  260105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0569
# sdram_control_top_tb.sdram_model : at time  260115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 056a
# sdram_control_top_tb.sdram_model : at time  260125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 056b
# sdram_control_top_tb.sdram_model : at time  260135.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 056c
# sdram_control_top_tb.sdram_model : at time  260145.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 056d
# sdram_control_top_tb.sdram_model : at time  260155.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 056e
# sdram_control_top_tb.sdram_model : at time  260165.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260415.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0570
# sdram_control_top_tb.sdram_model : at time  260425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0571
# sdram_control_top_tb.sdram_model : at time  260435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0572
# sdram_control_top_tb.sdram_model : at time  260445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0573
# sdram_control_top_tb.sdram_model : at time  260455.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0574
# sdram_control_top_tb.sdram_model : at time  260465.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0575
# sdram_control_top_tb.sdram_model : at time  260475.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0576
# sdram_control_top_tb.sdram_model : at time  260485.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260735.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0578
# sdram_control_top_tb.sdram_model : at time  260745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0579
# sdram_control_top_tb.sdram_model : at time  260755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 057a
# sdram_control_top_tb.sdram_model : at time  260765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 057b
# sdram_control_top_tb.sdram_model : at time  260775.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 057c
# sdram_control_top_tb.sdram_model : at time  260785.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 057d
# sdram_control_top_tb.sdram_model : at time  260795.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 057e
# sdram_control_top_tb.sdram_model : at time  260805.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261055.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0580
# sdram_control_top_tb.sdram_model : at time  261065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0581
# sdram_control_top_tb.sdram_model : at time  261075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0582
# sdram_control_top_tb.sdram_model : at time  261085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0583
# sdram_control_top_tb.sdram_model : at time  261095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0584
# sdram_control_top_tb.sdram_model : at time  261105.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0585
# sdram_control_top_tb.sdram_model : at time  261115.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0586
# sdram_control_top_tb.sdram_model : at time  261125.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261375.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0588
# sdram_control_top_tb.sdram_model : at time  261385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0589
# sdram_control_top_tb.sdram_model : at time  261395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 058a
# sdram_control_top_tb.sdram_model : at time  261405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 058b
# sdram_control_top_tb.sdram_model : at time  261415.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 058c
# sdram_control_top_tb.sdram_model : at time  261425.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 058d
# sdram_control_top_tb.sdram_model : at time  261435.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 058e
# sdram_control_top_tb.sdram_model : at time  261445.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261695.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0590
# sdram_control_top_tb.sdram_model : at time  261705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0591
# sdram_control_top_tb.sdram_model : at time  261715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0592
# sdram_control_top_tb.sdram_model : at time  261725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0593
# sdram_control_top_tb.sdram_model : at time  261735.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0594
# sdram_control_top_tb.sdram_model : at time  261745.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0595
# sdram_control_top_tb.sdram_model : at time  261755.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0596
# sdram_control_top_tb.sdram_model : at time  261765.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262015.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 0598
# sdram_control_top_tb.sdram_model : at time  262025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 0599
# sdram_control_top_tb.sdram_model : at time  262035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 059a
# sdram_control_top_tb.sdram_model : at time  262045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 059b
# sdram_control_top_tb.sdram_model : at time  262055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 059c
# sdram_control_top_tb.sdram_model : at time  262065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 059d
# sdram_control_top_tb.sdram_model : at time  262075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 059e
# sdram_control_top_tb.sdram_model : at time  262085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262335.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05a0
# sdram_control_top_tb.sdram_model : at time  262345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a1
# sdram_control_top_tb.sdram_model : at time  262355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a2
# sdram_control_top_tb.sdram_model : at time  262365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a3
# sdram_control_top_tb.sdram_model : at time  262375.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a4
# sdram_control_top_tb.sdram_model : at time  262385.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a5
# sdram_control_top_tb.sdram_model : at time  262395.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a6
# sdram_control_top_tb.sdram_model : at time  262405.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262655.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05a8
# sdram_control_top_tb.sdram_model : at time  262665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05a9
# sdram_control_top_tb.sdram_model : at time  262675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05aa
# sdram_control_top_tb.sdram_model : at time  262685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ab
# sdram_control_top_tb.sdram_model : at time  262695.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ac
# sdram_control_top_tb.sdram_model : at time  262705.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ad
# sdram_control_top_tb.sdram_model : at time  262715.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ae
# sdram_control_top_tb.sdram_model : at time  262725.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262975.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05b0
# sdram_control_top_tb.sdram_model : at time  262985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b1
# sdram_control_top_tb.sdram_model : at time  262995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b2
# sdram_control_top_tb.sdram_model : at time  263005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b3
# sdram_control_top_tb.sdram_model : at time  263015.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b4
# sdram_control_top_tb.sdram_model : at time  263025.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b5
# sdram_control_top_tb.sdram_model : at time  263035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b6
# sdram_control_top_tb.sdram_model : at time  263045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263295.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05b8
# sdram_control_top_tb.sdram_model : at time  263305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05b9
# sdram_control_top_tb.sdram_model : at time  263315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ba
# sdram_control_top_tb.sdram_model : at time  263325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05bb
# sdram_control_top_tb.sdram_model : at time  263335.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05bc
# sdram_control_top_tb.sdram_model : at time  263345.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05bd
# sdram_control_top_tb.sdram_model : at time  263355.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05be
# sdram_control_top_tb.sdram_model : at time  263365.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263615.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05c0
# sdram_control_top_tb.sdram_model : at time  263625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c1
# sdram_control_top_tb.sdram_model : at time  263635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c2
# sdram_control_top_tb.sdram_model : at time  263645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c3
# sdram_control_top_tb.sdram_model : at time  263655.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c4
# sdram_control_top_tb.sdram_model : at time  263665.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c5
# sdram_control_top_tb.sdram_model : at time  263675.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c6
# sdram_control_top_tb.sdram_model : at time  263685.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263935.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05c8
# sdram_control_top_tb.sdram_model : at time  263945.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05c9
# sdram_control_top_tb.sdram_model : at time  263955.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ca
# sdram_control_top_tb.sdram_model : at time  263965.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05cb
# sdram_control_top_tb.sdram_model : at time  263975.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05cc
# sdram_control_top_tb.sdram_model : at time  263985.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05cd
# sdram_control_top_tb.sdram_model : at time  263995.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05ce
# sdram_control_top_tb.sdram_model : at time  264005.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  264255.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05d0
# sdram_control_top_tb.sdram_model : at time  264265.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d1
# sdram_control_top_tb.sdram_model : at time  264275.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d2
# sdram_control_top_tb.sdram_model : at time  264285.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d3
# sdram_control_top_tb.sdram_model : at time  264295.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d4
# sdram_control_top_tb.sdram_model : at time  264305.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d5
# sdram_control_top_tb.sdram_model : at time  264315.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d6
# sdram_control_top_tb.sdram_model : at time  264325.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  264575.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05d8
# sdram_control_top_tb.sdram_model : at time  264585.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05d9
# sdram_control_top_tb.sdram_model : at time  264595.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05da
# sdram_control_top_tb.sdram_model : at time  264605.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05db
# sdram_control_top_tb.sdram_model : at time  264615.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05dc
# sdram_control_top_tb.sdram_model : at time  264625.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05dd
# sdram_control_top_tb.sdram_model : at time  264635.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05de
# sdram_control_top_tb.sdram_model : at time  264645.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264765.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264865.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264995.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  265025.0 ns WRITE: Bank = 0 Row =    0, Col =   z, Data = 05e0
# sdram_control_top_tb.sdram_model : at time  265035.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e1
# sdram_control_top_tb.sdram_model : at time  265045.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e2
# sdram_control_top_tb.sdram_model : at time  265055.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e3
# sdram_control_top_tb.sdram_model : at time  265065.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e4
# sdram_control_top_tb.sdram_model : at time  265075.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e5
# sdram_control_top_tb.sdram_model : at time  265085.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = 05e6
# sdram_control_top_tb.sdram_model : at time  265095.0 ns WRITE: Bank = 0 Row =    0, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265165.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265195.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 05e8
# sdram_control_top_tb.sdram_model : at time  265205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05e9
# sdram_control_top_tb.sdram_model : at time  265215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05ea
# sdram_control_top_tb.sdram_model : at time  265225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05eb
# sdram_control_top_tb.sdram_model : at time  265235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05ec
# sdram_control_top_tb.sdram_model : at time  265245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05ed
# sdram_control_top_tb.sdram_model : at time  265255.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05ee
# sdram_control_top_tb.sdram_model : at time  265265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 05f0
# sdram_control_top_tb.sdram_model : at time  265545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f1
# sdram_control_top_tb.sdram_model : at time  265555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f2
# sdram_control_top_tb.sdram_model : at time  265565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f3
# sdram_control_top_tb.sdram_model : at time  265575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f4
# sdram_control_top_tb.sdram_model : at time  265585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f5
# sdram_control_top_tb.sdram_model : at time  265595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f6
# sdram_control_top_tb.sdram_model : at time  265605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265855.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 05f8
# sdram_control_top_tb.sdram_model : at time  265865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05f9
# sdram_control_top_tb.sdram_model : at time  265875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05fa
# sdram_control_top_tb.sdram_model : at time  265885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05fb
# sdram_control_top_tb.sdram_model : at time  265895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05fc
# sdram_control_top_tb.sdram_model : at time  265905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05fd
# sdram_control_top_tb.sdram_model : at time  265915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 05fe
# sdram_control_top_tb.sdram_model : at time  265925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266175.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0600
# sdram_control_top_tb.sdram_model : at time  266185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0601
# sdram_control_top_tb.sdram_model : at time  266195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0602
# sdram_control_top_tb.sdram_model : at time  266205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0603
# sdram_control_top_tb.sdram_model : at time  266215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0604
# sdram_control_top_tb.sdram_model : at time  266225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0605
# sdram_control_top_tb.sdram_model : at time  266235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0606
# sdram_control_top_tb.sdram_model : at time  266245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0608
# sdram_control_top_tb.sdram_model : at time  266505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0609
# sdram_control_top_tb.sdram_model : at time  266515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 060a
# sdram_control_top_tb.sdram_model : at time  266525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 060b
# sdram_control_top_tb.sdram_model : at time  266535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 060c
# sdram_control_top_tb.sdram_model : at time  266545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 060d
# sdram_control_top_tb.sdram_model : at time  266555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 060e
# sdram_control_top_tb.sdram_model : at time  266565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0610
# sdram_control_top_tb.sdram_model : at time  266825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0611
# sdram_control_top_tb.sdram_model : at time  266835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0612
# sdram_control_top_tb.sdram_model : at time  266845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0613
# sdram_control_top_tb.sdram_model : at time  266855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0614
# sdram_control_top_tb.sdram_model : at time  266865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0615
# sdram_control_top_tb.sdram_model : at time  266875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0616
# sdram_control_top_tb.sdram_model : at time  266885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0618
# sdram_control_top_tb.sdram_model : at time  267145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0619
# sdram_control_top_tb.sdram_model : at time  267155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 061a
# sdram_control_top_tb.sdram_model : at time  267165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 061b
# sdram_control_top_tb.sdram_model : at time  267175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 061c
# sdram_control_top_tb.sdram_model : at time  267185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 061d
# sdram_control_top_tb.sdram_model : at time  267195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 061e
# sdram_control_top_tb.sdram_model : at time  267205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0620
# sdram_control_top_tb.sdram_model : at time  267465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0621
# sdram_control_top_tb.sdram_model : at time  267475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0622
# sdram_control_top_tb.sdram_model : at time  267485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0623
# sdram_control_top_tb.sdram_model : at time  267495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0624
# sdram_control_top_tb.sdram_model : at time  267505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0625
# sdram_control_top_tb.sdram_model : at time  267515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0626
# sdram_control_top_tb.sdram_model : at time  267525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0628
# sdram_control_top_tb.sdram_model : at time  267785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0629
# sdram_control_top_tb.sdram_model : at time  267795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 062a
# sdram_control_top_tb.sdram_model : at time  267805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 062b
# sdram_control_top_tb.sdram_model : at time  267815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 062c
# sdram_control_top_tb.sdram_model : at time  267825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 062d
# sdram_control_top_tb.sdram_model : at time  267835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 062e
# sdram_control_top_tb.sdram_model : at time  267845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0630
# sdram_control_top_tb.sdram_model : at time  268105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0631
# sdram_control_top_tb.sdram_model : at time  268115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0632
# sdram_control_top_tb.sdram_model : at time  268125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0633
# sdram_control_top_tb.sdram_model : at time  268135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0634
# sdram_control_top_tb.sdram_model : at time  268145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0635
# sdram_control_top_tb.sdram_model : at time  268155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0636
# sdram_control_top_tb.sdram_model : at time  268165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0638
# sdram_control_top_tb.sdram_model : at time  268425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0639
# sdram_control_top_tb.sdram_model : at time  268435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 063a
# sdram_control_top_tb.sdram_model : at time  268445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 063b
# sdram_control_top_tb.sdram_model : at time  268455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 063c
# sdram_control_top_tb.sdram_model : at time  268465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 063d
# sdram_control_top_tb.sdram_model : at time  268475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 063e
# sdram_control_top_tb.sdram_model : at time  268485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268735.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0640
# sdram_control_top_tb.sdram_model : at time  268745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0641
# sdram_control_top_tb.sdram_model : at time  268755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0642
# sdram_control_top_tb.sdram_model : at time  268765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0643
# sdram_control_top_tb.sdram_model : at time  268775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0644
# sdram_control_top_tb.sdram_model : at time  268785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0645
# sdram_control_top_tb.sdram_model : at time  268795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0646
# sdram_control_top_tb.sdram_model : at time  268805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269055.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0648
# sdram_control_top_tb.sdram_model : at time  269065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0649
# sdram_control_top_tb.sdram_model : at time  269075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 064a
# sdram_control_top_tb.sdram_model : at time  269085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 064b
# sdram_control_top_tb.sdram_model : at time  269095.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 064c
# sdram_control_top_tb.sdram_model : at time  269105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 064d
# sdram_control_top_tb.sdram_model : at time  269115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 064e
# sdram_control_top_tb.sdram_model : at time  269125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269375.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0650
# sdram_control_top_tb.sdram_model : at time  269385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0651
# sdram_control_top_tb.sdram_model : at time  269395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0652
# sdram_control_top_tb.sdram_model : at time  269405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0653
# sdram_control_top_tb.sdram_model : at time  269415.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0654
# sdram_control_top_tb.sdram_model : at time  269425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0655
# sdram_control_top_tb.sdram_model : at time  269435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0656
# sdram_control_top_tb.sdram_model : at time  269445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269695.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0658
# sdram_control_top_tb.sdram_model : at time  269705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0659
# sdram_control_top_tb.sdram_model : at time  269715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 065a
# sdram_control_top_tb.sdram_model : at time  269725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 065b
# sdram_control_top_tb.sdram_model : at time  269735.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 065c
# sdram_control_top_tb.sdram_model : at time  269745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 065d
# sdram_control_top_tb.sdram_model : at time  269755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 065e
# sdram_control_top_tb.sdram_model : at time  269765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270015.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0660
# sdram_control_top_tb.sdram_model : at time  270025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0661
# sdram_control_top_tb.sdram_model : at time  270035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0662
# sdram_control_top_tb.sdram_model : at time  270045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0663
# sdram_control_top_tb.sdram_model : at time  270055.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0664
# sdram_control_top_tb.sdram_model : at time  270065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0665
# sdram_control_top_tb.sdram_model : at time  270075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0666
# sdram_control_top_tb.sdram_model : at time  270085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270335.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0668
# sdram_control_top_tb.sdram_model : at time  270345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0669
# sdram_control_top_tb.sdram_model : at time  270355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 066a
# sdram_control_top_tb.sdram_model : at time  270365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 066b
# sdram_control_top_tb.sdram_model : at time  270375.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 066c
# sdram_control_top_tb.sdram_model : at time  270385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 066d
# sdram_control_top_tb.sdram_model : at time  270395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 066e
# sdram_control_top_tb.sdram_model : at time  270405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270655.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0670
# sdram_control_top_tb.sdram_model : at time  270665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0671
# sdram_control_top_tb.sdram_model : at time  270675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0672
# sdram_control_top_tb.sdram_model : at time  270685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0673
# sdram_control_top_tb.sdram_model : at time  270695.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0674
# sdram_control_top_tb.sdram_model : at time  270705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0675
# sdram_control_top_tb.sdram_model : at time  270715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0676
# sdram_control_top_tb.sdram_model : at time  270725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270975.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0678
# sdram_control_top_tb.sdram_model : at time  270985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0679
# sdram_control_top_tb.sdram_model : at time  270995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 067a
# sdram_control_top_tb.sdram_model : at time  271005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 067b
# sdram_control_top_tb.sdram_model : at time  271015.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 067c
# sdram_control_top_tb.sdram_model : at time  271025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 067d
# sdram_control_top_tb.sdram_model : at time  271035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 067e
# sdram_control_top_tb.sdram_model : at time  271045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271295.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0680
# sdram_control_top_tb.sdram_model : at time  271305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0681
# sdram_control_top_tb.sdram_model : at time  271315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0682
# sdram_control_top_tb.sdram_model : at time  271325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0683
# sdram_control_top_tb.sdram_model : at time  271335.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0684
# sdram_control_top_tb.sdram_model : at time  271345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0685
# sdram_control_top_tb.sdram_model : at time  271355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0686
# sdram_control_top_tb.sdram_model : at time  271365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271615.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0688
# sdram_control_top_tb.sdram_model : at time  271625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0689
# sdram_control_top_tb.sdram_model : at time  271635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 068a
# sdram_control_top_tb.sdram_model : at time  271645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 068b
# sdram_control_top_tb.sdram_model : at time  271655.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 068c
# sdram_control_top_tb.sdram_model : at time  271665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 068d
# sdram_control_top_tb.sdram_model : at time  271675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 068e
# sdram_control_top_tb.sdram_model : at time  271685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271935.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0690
# sdram_control_top_tb.sdram_model : at time  271945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0691
# sdram_control_top_tb.sdram_model : at time  271955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0692
# sdram_control_top_tb.sdram_model : at time  271965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0693
# sdram_control_top_tb.sdram_model : at time  271975.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0694
# sdram_control_top_tb.sdram_model : at time  271985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0695
# sdram_control_top_tb.sdram_model : at time  271995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0696
# sdram_control_top_tb.sdram_model : at time  272005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272255.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0698
# sdram_control_top_tb.sdram_model : at time  272265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0699
# sdram_control_top_tb.sdram_model : at time  272275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 069a
# sdram_control_top_tb.sdram_model : at time  272285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 069b
# sdram_control_top_tb.sdram_model : at time  272295.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 069c
# sdram_control_top_tb.sdram_model : at time  272305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 069d
# sdram_control_top_tb.sdram_model : at time  272315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 069e
# sdram_control_top_tb.sdram_model : at time  272325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272575.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06a0
# sdram_control_top_tb.sdram_model : at time  272585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a1
# sdram_control_top_tb.sdram_model : at time  272595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a2
# sdram_control_top_tb.sdram_model : at time  272605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a3
# sdram_control_top_tb.sdram_model : at time  272615.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a4
# sdram_control_top_tb.sdram_model : at time  272625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a5
# sdram_control_top_tb.sdram_model : at time  272635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a6
# sdram_control_top_tb.sdram_model : at time  272645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272895.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06a8
# sdram_control_top_tb.sdram_model : at time  272905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06a9
# sdram_control_top_tb.sdram_model : at time  272915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06aa
# sdram_control_top_tb.sdram_model : at time  272925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ab
# sdram_control_top_tb.sdram_model : at time  272935.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ac
# sdram_control_top_tb.sdram_model : at time  272945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ad
# sdram_control_top_tb.sdram_model : at time  272955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ae
# sdram_control_top_tb.sdram_model : at time  272965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273215.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06b0
# sdram_control_top_tb.sdram_model : at time  273225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b1
# sdram_control_top_tb.sdram_model : at time  273235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b2
# sdram_control_top_tb.sdram_model : at time  273245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b3
# sdram_control_top_tb.sdram_model : at time  273255.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b4
# sdram_control_top_tb.sdram_model : at time  273265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b5
# sdram_control_top_tb.sdram_model : at time  273275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b6
# sdram_control_top_tb.sdram_model : at time  273285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06b8
# sdram_control_top_tb.sdram_model : at time  273545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06b9
# sdram_control_top_tb.sdram_model : at time  273555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ba
# sdram_control_top_tb.sdram_model : at time  273565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06bb
# sdram_control_top_tb.sdram_model : at time  273575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06bc
# sdram_control_top_tb.sdram_model : at time  273585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06bd
# sdram_control_top_tb.sdram_model : at time  273595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06be
# sdram_control_top_tb.sdram_model : at time  273605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273855.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06c0
# sdram_control_top_tb.sdram_model : at time  273865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c1
# sdram_control_top_tb.sdram_model : at time  273875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c2
# sdram_control_top_tb.sdram_model : at time  273885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c3
# sdram_control_top_tb.sdram_model : at time  273895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c4
# sdram_control_top_tb.sdram_model : at time  273905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c5
# sdram_control_top_tb.sdram_model : at time  273915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c6
# sdram_control_top_tb.sdram_model : at time  273925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274175.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06c8
# sdram_control_top_tb.sdram_model : at time  274185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06c9
# sdram_control_top_tb.sdram_model : at time  274195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ca
# sdram_control_top_tb.sdram_model : at time  274205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06cb
# sdram_control_top_tb.sdram_model : at time  274215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06cc
# sdram_control_top_tb.sdram_model : at time  274225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06cd
# sdram_control_top_tb.sdram_model : at time  274235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ce
# sdram_control_top_tb.sdram_model : at time  274245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06d0
# sdram_control_top_tb.sdram_model : at time  274505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d1
# sdram_control_top_tb.sdram_model : at time  274515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d2
# sdram_control_top_tb.sdram_model : at time  274525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d3
# sdram_control_top_tb.sdram_model : at time  274535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d4
# sdram_control_top_tb.sdram_model : at time  274545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d5
# sdram_control_top_tb.sdram_model : at time  274555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d6
# sdram_control_top_tb.sdram_model : at time  274565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06d8
# sdram_control_top_tb.sdram_model : at time  274825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06d9
# sdram_control_top_tb.sdram_model : at time  274835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06da
# sdram_control_top_tb.sdram_model : at time  274845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06db
# sdram_control_top_tb.sdram_model : at time  274855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06dc
# sdram_control_top_tb.sdram_model : at time  274865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06dd
# sdram_control_top_tb.sdram_model : at time  274875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06de
# sdram_control_top_tb.sdram_model : at time  274885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06e0
# sdram_control_top_tb.sdram_model : at time  275145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e1
# sdram_control_top_tb.sdram_model : at time  275155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e2
# sdram_control_top_tb.sdram_model : at time  275165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e3
# sdram_control_top_tb.sdram_model : at time  275175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e4
# sdram_control_top_tb.sdram_model : at time  275185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e5
# sdram_control_top_tb.sdram_model : at time  275195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e6
# sdram_control_top_tb.sdram_model : at time  275205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06e8
# sdram_control_top_tb.sdram_model : at time  275465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06e9
# sdram_control_top_tb.sdram_model : at time  275475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ea
# sdram_control_top_tb.sdram_model : at time  275485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06eb
# sdram_control_top_tb.sdram_model : at time  275495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ec
# sdram_control_top_tb.sdram_model : at time  275505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ed
# sdram_control_top_tb.sdram_model : at time  275515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06ee
# sdram_control_top_tb.sdram_model : at time  275525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06f0
# sdram_control_top_tb.sdram_model : at time  275785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f1
# sdram_control_top_tb.sdram_model : at time  275795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f2
# sdram_control_top_tb.sdram_model : at time  275805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f3
# sdram_control_top_tb.sdram_model : at time  275815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f4
# sdram_control_top_tb.sdram_model : at time  275825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f5
# sdram_control_top_tb.sdram_model : at time  275835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f6
# sdram_control_top_tb.sdram_model : at time  275845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 06f8
# sdram_control_top_tb.sdram_model : at time  276105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06f9
# sdram_control_top_tb.sdram_model : at time  276115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06fa
# sdram_control_top_tb.sdram_model : at time  276125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06fb
# sdram_control_top_tb.sdram_model : at time  276135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06fc
# sdram_control_top_tb.sdram_model : at time  276145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06fd
# sdram_control_top_tb.sdram_model : at time  276155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 06fe
# sdram_control_top_tb.sdram_model : at time  276165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0700
# sdram_control_top_tb.sdram_model : at time  276425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0701
# sdram_control_top_tb.sdram_model : at time  276435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0702
# sdram_control_top_tb.sdram_model : at time  276445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0703
# sdram_control_top_tb.sdram_model : at time  276455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0704
# sdram_control_top_tb.sdram_model : at time  276465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0705
# sdram_control_top_tb.sdram_model : at time  276475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0706
# sdram_control_top_tb.sdram_model : at time  276485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276735.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0708
# sdram_control_top_tb.sdram_model : at time  276745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0709
# sdram_control_top_tb.sdram_model : at time  276755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 070a
# sdram_control_top_tb.sdram_model : at time  276765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 070b
# sdram_control_top_tb.sdram_model : at time  276775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 070c
# sdram_control_top_tb.sdram_model : at time  276785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 070d
# sdram_control_top_tb.sdram_model : at time  276795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 070e
# sdram_control_top_tb.sdram_model : at time  276805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277055.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0710
# sdram_control_top_tb.sdram_model : at time  277065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0711
# sdram_control_top_tb.sdram_model : at time  277075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0712
# sdram_control_top_tb.sdram_model : at time  277085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0713
# sdram_control_top_tb.sdram_model : at time  277095.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0714
# sdram_control_top_tb.sdram_model : at time  277105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0715
# sdram_control_top_tb.sdram_model : at time  277115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0716
# sdram_control_top_tb.sdram_model : at time  277125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277375.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0718
# sdram_control_top_tb.sdram_model : at time  277385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0719
# sdram_control_top_tb.sdram_model : at time  277395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 071a
# sdram_control_top_tb.sdram_model : at time  277405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 071b
# sdram_control_top_tb.sdram_model : at time  277415.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 071c
# sdram_control_top_tb.sdram_model : at time  277425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 071d
# sdram_control_top_tb.sdram_model : at time  277435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 071e
# sdram_control_top_tb.sdram_model : at time  277445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277695.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0720
# sdram_control_top_tb.sdram_model : at time  277705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0721
# sdram_control_top_tb.sdram_model : at time  277715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0722
# sdram_control_top_tb.sdram_model : at time  277725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0723
# sdram_control_top_tb.sdram_model : at time  277735.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0724
# sdram_control_top_tb.sdram_model : at time  277745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0725
# sdram_control_top_tb.sdram_model : at time  277755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0726
# sdram_control_top_tb.sdram_model : at time  277765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278015.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0728
# sdram_control_top_tb.sdram_model : at time  278025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0729
# sdram_control_top_tb.sdram_model : at time  278035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 072a
# sdram_control_top_tb.sdram_model : at time  278045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 072b
# sdram_control_top_tb.sdram_model : at time  278055.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 072c
# sdram_control_top_tb.sdram_model : at time  278065.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 072d
# sdram_control_top_tb.sdram_model : at time  278075.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 072e
# sdram_control_top_tb.sdram_model : at time  278085.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278335.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0730
# sdram_control_top_tb.sdram_model : at time  278345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0731
# sdram_control_top_tb.sdram_model : at time  278355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0732
# sdram_control_top_tb.sdram_model : at time  278365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0733
# sdram_control_top_tb.sdram_model : at time  278375.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0734
# sdram_control_top_tb.sdram_model : at time  278385.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0735
# sdram_control_top_tb.sdram_model : at time  278395.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0736
# sdram_control_top_tb.sdram_model : at time  278405.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278655.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0738
# sdram_control_top_tb.sdram_model : at time  278665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0739
# sdram_control_top_tb.sdram_model : at time  278675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 073a
# sdram_control_top_tb.sdram_model : at time  278685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 073b
# sdram_control_top_tb.sdram_model : at time  278695.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 073c
# sdram_control_top_tb.sdram_model : at time  278705.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 073d
# sdram_control_top_tb.sdram_model : at time  278715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 073e
# sdram_control_top_tb.sdram_model : at time  278725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278975.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0740
# sdram_control_top_tb.sdram_model : at time  278985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0741
# sdram_control_top_tb.sdram_model : at time  278995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0742
# sdram_control_top_tb.sdram_model : at time  279005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0743
# sdram_control_top_tb.sdram_model : at time  279015.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0744
# sdram_control_top_tb.sdram_model : at time  279025.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0745
# sdram_control_top_tb.sdram_model : at time  279035.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0746
# sdram_control_top_tb.sdram_model : at time  279045.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279295.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0748
# sdram_control_top_tb.sdram_model : at time  279305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0749
# sdram_control_top_tb.sdram_model : at time  279315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 074a
# sdram_control_top_tb.sdram_model : at time  279325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 074b
# sdram_control_top_tb.sdram_model : at time  279335.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 074c
# sdram_control_top_tb.sdram_model : at time  279345.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 074d
# sdram_control_top_tb.sdram_model : at time  279355.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 074e
# sdram_control_top_tb.sdram_model : at time  279365.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279615.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0750
# sdram_control_top_tb.sdram_model : at time  279625.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0751
# sdram_control_top_tb.sdram_model : at time  279635.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0752
# sdram_control_top_tb.sdram_model : at time  279645.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0753
# sdram_control_top_tb.sdram_model : at time  279655.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0754
# sdram_control_top_tb.sdram_model : at time  279665.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0755
# sdram_control_top_tb.sdram_model : at time  279675.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0756
# sdram_control_top_tb.sdram_model : at time  279685.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279935.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0758
# sdram_control_top_tb.sdram_model : at time  279945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0759
# sdram_control_top_tb.sdram_model : at time  279955.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 075a
# sdram_control_top_tb.sdram_model : at time  279965.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 075b
# sdram_control_top_tb.sdram_model : at time  279975.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 075c
# sdram_control_top_tb.sdram_model : at time  279985.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 075d
# sdram_control_top_tb.sdram_model : at time  279995.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 075e
# sdram_control_top_tb.sdram_model : at time  280005.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280255.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0760
# sdram_control_top_tb.sdram_model : at time  280265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0761
# sdram_control_top_tb.sdram_model : at time  280275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0762
# sdram_control_top_tb.sdram_model : at time  280285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0763
# sdram_control_top_tb.sdram_model : at time  280295.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0764
# sdram_control_top_tb.sdram_model : at time  280305.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0765
# sdram_control_top_tb.sdram_model : at time  280315.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0766
# sdram_control_top_tb.sdram_model : at time  280325.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280445.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280675.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280705.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0768
# sdram_control_top_tb.sdram_model : at time  280715.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0769
# sdram_control_top_tb.sdram_model : at time  280725.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 076a
# sdram_control_top_tb.sdram_model : at time  280735.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 076b
# sdram_control_top_tb.sdram_model : at time  280745.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 076c
# sdram_control_top_tb.sdram_model : at time  280755.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 076d
# sdram_control_top_tb.sdram_model : at time  280765.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 076e
# sdram_control_top_tb.sdram_model : at time  280775.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280845.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280875.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0770
# sdram_control_top_tb.sdram_model : at time  280885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0771
# sdram_control_top_tb.sdram_model : at time  280895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0772
# sdram_control_top_tb.sdram_model : at time  280905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0773
# sdram_control_top_tb.sdram_model : at time  280915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0774
# sdram_control_top_tb.sdram_model : at time  280925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0775
# sdram_control_top_tb.sdram_model : at time  280935.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0776
# sdram_control_top_tb.sdram_model : at time  280945.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281215.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0778
# sdram_control_top_tb.sdram_model : at time  281225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0779
# sdram_control_top_tb.sdram_model : at time  281235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 077a
# sdram_control_top_tb.sdram_model : at time  281245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 077b
# sdram_control_top_tb.sdram_model : at time  281255.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 077c
# sdram_control_top_tb.sdram_model : at time  281265.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 077d
# sdram_control_top_tb.sdram_model : at time  281275.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 077e
# sdram_control_top_tb.sdram_model : at time  281285.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281535.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0780
# sdram_control_top_tb.sdram_model : at time  281545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0781
# sdram_control_top_tb.sdram_model : at time  281555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0782
# sdram_control_top_tb.sdram_model : at time  281565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0783
# sdram_control_top_tb.sdram_model : at time  281575.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0784
# sdram_control_top_tb.sdram_model : at time  281585.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0785
# sdram_control_top_tb.sdram_model : at time  281595.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0786
# sdram_control_top_tb.sdram_model : at time  281605.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281855.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0788
# sdram_control_top_tb.sdram_model : at time  281865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0789
# sdram_control_top_tb.sdram_model : at time  281875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 078a
# sdram_control_top_tb.sdram_model : at time  281885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 078b
# sdram_control_top_tb.sdram_model : at time  281895.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 078c
# sdram_control_top_tb.sdram_model : at time  281905.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 078d
# sdram_control_top_tb.sdram_model : at time  281915.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 078e
# sdram_control_top_tb.sdram_model : at time  281925.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282175.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0790
# sdram_control_top_tb.sdram_model : at time  282185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0791
# sdram_control_top_tb.sdram_model : at time  282195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0792
# sdram_control_top_tb.sdram_model : at time  282205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0793
# sdram_control_top_tb.sdram_model : at time  282215.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0794
# sdram_control_top_tb.sdram_model : at time  282225.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0795
# sdram_control_top_tb.sdram_model : at time  282235.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0796
# sdram_control_top_tb.sdram_model : at time  282245.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282495.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 0798
# sdram_control_top_tb.sdram_model : at time  282505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 0799
# sdram_control_top_tb.sdram_model : at time  282515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 079a
# sdram_control_top_tb.sdram_model : at time  282525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 079b
# sdram_control_top_tb.sdram_model : at time  282535.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 079c
# sdram_control_top_tb.sdram_model : at time  282545.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 079d
# sdram_control_top_tb.sdram_model : at time  282555.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 079e
# sdram_control_top_tb.sdram_model : at time  282565.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282815.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07a0
# sdram_control_top_tb.sdram_model : at time  282825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a1
# sdram_control_top_tb.sdram_model : at time  282835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a2
# sdram_control_top_tb.sdram_model : at time  282845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a3
# sdram_control_top_tb.sdram_model : at time  282855.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a4
# sdram_control_top_tb.sdram_model : at time  282865.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a5
# sdram_control_top_tb.sdram_model : at time  282875.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a6
# sdram_control_top_tb.sdram_model : at time  282885.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283135.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07a8
# sdram_control_top_tb.sdram_model : at time  283145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07a9
# sdram_control_top_tb.sdram_model : at time  283155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07aa
# sdram_control_top_tb.sdram_model : at time  283165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ab
# sdram_control_top_tb.sdram_model : at time  283175.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ac
# sdram_control_top_tb.sdram_model : at time  283185.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ad
# sdram_control_top_tb.sdram_model : at time  283195.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ae
# sdram_control_top_tb.sdram_model : at time  283205.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283455.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07b0
# sdram_control_top_tb.sdram_model : at time  283465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b1
# sdram_control_top_tb.sdram_model : at time  283475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b2
# sdram_control_top_tb.sdram_model : at time  283485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b3
# sdram_control_top_tb.sdram_model : at time  283495.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b4
# sdram_control_top_tb.sdram_model : at time  283505.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b5
# sdram_control_top_tb.sdram_model : at time  283515.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b6
# sdram_control_top_tb.sdram_model : at time  283525.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283775.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07b8
# sdram_control_top_tb.sdram_model : at time  283785.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07b9
# sdram_control_top_tb.sdram_model : at time  283795.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ba
# sdram_control_top_tb.sdram_model : at time  283805.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07bb
# sdram_control_top_tb.sdram_model : at time  283815.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07bc
# sdram_control_top_tb.sdram_model : at time  283825.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07bd
# sdram_control_top_tb.sdram_model : at time  283835.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07be
# sdram_control_top_tb.sdram_model : at time  283845.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  284065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  284095.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07c0
# sdram_control_top_tb.sdram_model : at time  284105.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c1
# sdram_control_top_tb.sdram_model : at time  284115.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c2
# sdram_control_top_tb.sdram_model : at time  284125.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c3
# sdram_control_top_tb.sdram_model : at time  284135.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c4
# sdram_control_top_tb.sdram_model : at time  284145.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c5
# sdram_control_top_tb.sdram_model : at time  284155.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c6
# sdram_control_top_tb.sdram_model : at time  284165.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  284385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  284415.0 ns WRITE: Bank = 0 Row =    1, Col =   z, Data = 07c8
# sdram_control_top_tb.sdram_model : at time  284425.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07c9
# sdram_control_top_tb.sdram_model : at time  284435.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ca
# sdram_control_top_tb.sdram_model : at time  284445.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07cb
# sdram_control_top_tb.sdram_model : at time  284455.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07cc
# sdram_control_top_tb.sdram_model : at time  284465.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07cd
# sdram_control_top_tb.sdram_model : at time  284475.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = 07ce
# sdram_control_top_tb.sdram_model : at time  284485.0 ns WRITE: Bank = 0 Row =    1, Col =   X, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  295945.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  296045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311645.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327245.0 ns AREF : Auto Refresh
# Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 152
# Simulation Breakpoint: Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 152
# MACRO ./sdram_run_msim_rtl_verilog.do PAUSED at line 25
do sdram_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_wr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_wr
# 
# Top level modules:
# 	fifo_wr
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip {D:/fpga_prj/sdram_three_version/ip/fifo_rd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_rd
# 
# Top level modules:
# 	fifo_rd
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_init.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_init
# 
# Top level modules:
# 	sdram_init
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top
# 
# Top level modules:
# 	sdram_control_top
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module auto_refre_state
# 
# Top level modules:
# 	auto_refre_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/write_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module write_state
# 
# Top level modules:
# 	write_state
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/read_state.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module read_state
# 
# Top level modules:
# 	read_state
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_control_top_tb
# 
# Top level modules:
# 	sdram_control_top_tb
# vlog -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj {D:/fpga_prj/sdram_three_version/prj/sdr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdr
# ** Warning: (vlog-2902) sdr_parameters.h(80): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(120): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(166): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(174): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# ** Warning: (vlog-2902) sdr_parameters.h(189): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
# 
# 
# Top level modules:
# 	sdr
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sdram_control_top_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sdram_control_top_tb 
# Loading work.sdram_control_top_tb
# Loading work.sdram_control_top
# Loading work.sdram_control
# Loading work.auto_refre_state
# Loading work.write_state
# Loading work.read_state
# Loading work.sdram_init
# Loading work.fifo_wr
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.fifo_rd
# Loading work.sdr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(72): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(11).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(72): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Wr_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(12).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(72): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(20).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(72): [PCDPC] - Port size (24 or 24) does not match connection size (32) for port 'Rd_max_addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(21).
# 
#         Region: /sdram_control_top_tb/sdram_control_top
# ** Warning: (vsim-3017) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(226): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sdram_control/sdram_init
# ** Warning: (vsim-3722) D:/fpga_prj/sdram_three_version/prj/sdram_control.v(226): [TFMPC] - Missing connection for port 'init_cnt'.
# 
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'data'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(41).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v(163): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'q'. The port definition is at: D:/fpga_prj/sdram_three_version/ip/fifo_rd.v(46).
# 
#         Region: /sdram_control_top_tb/sdram_control_top/sd_rd_fifo
# ** Warning: (vsim-3015) D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v(86): [PCDPC] - Port size (12 or 12) does not match connection size (13) for port 'Addr'. The port definition is at: D:/fpga_prj/sdram_three_version/prj/sdr.v(50).
# 
#         Region: /sdram_control_top_tb/sdram_model
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# sdram_control_top_tb.sdram_model : at time  202055.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202155.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  202255.0 ns LMR  : Load Mode Register
# sdram_control_top_tb.sdram_model :                             CAS Latency      = 3
# sdram_control_top_tb.sdram_model :                             Burst Length     = 8
# sdram_control_top_tb.sdram_model :                             Burst Type       = Sequential
# sdram_control_top_tb.sdram_model :                             Write Burst Mode = Programmed Burst Length
# sdram_control_top_tb.sdram_model : at time  204705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  204735.0 ns WRITE: Bank = 0 Row =    0, Col =   0, Data = 0000
# sdram_control_top_tb.sdram_model : at time  204745.0 ns WRITE: Bank = 0 Row =    0, Col =   1, Data = 0001
# sdram_control_top_tb.sdram_model : at time  204755.0 ns WRITE: Bank = 0 Row =    0, Col =   2, Data = 0002
# sdram_control_top_tb.sdram_model : at time  204765.0 ns WRITE: Bank = 0 Row =    0, Col =   3, Data = 0003
# sdram_control_top_tb.sdram_model : at time  204775.0 ns WRITE: Bank = 0 Row =    0, Col =   4, Data = 0004
# sdram_control_top_tb.sdram_model : at time  204785.0 ns WRITE: Bank = 0 Row =    0, Col =   5, Data = 0005
# sdram_control_top_tb.sdram_model : at time  204795.0 ns WRITE: Bank = 0 Row =    0, Col =   6, Data = 0006
# sdram_control_top_tb.sdram_model : at time  204805.0 ns WRITE: Bank = 0 Row =    0, Col =   7, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205055.0 ns WRITE: Bank = 0 Row =    0, Col =   8, Data = 0008
# sdram_control_top_tb.sdram_model : at time  205065.0 ns WRITE: Bank = 0 Row =    0, Col =   9, Data = 0009
# sdram_control_top_tb.sdram_model : at time  205075.0 ns WRITE: Bank = 0 Row =    0, Col =  10, Data = 000a
# sdram_control_top_tb.sdram_model : at time  205085.0 ns WRITE: Bank = 0 Row =    0, Col =  11, Data = 000b
# sdram_control_top_tb.sdram_model : at time  205095.0 ns WRITE: Bank = 0 Row =    0, Col =  12, Data = 000c
# sdram_control_top_tb.sdram_model : at time  205105.0 ns WRITE: Bank = 0 Row =    0, Col =  13, Data = 000d
# sdram_control_top_tb.sdram_model : at time  205115.0 ns WRITE: Bank = 0 Row =    0, Col =  14, Data = 000e
# sdram_control_top_tb.sdram_model : at time  205125.0 ns WRITE: Bank = 0 Row =    0, Col =  15, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205375.0 ns WRITE: Bank = 0 Row =    0, Col =  16, Data = 0010
# sdram_control_top_tb.sdram_model : at time  205385.0 ns WRITE: Bank = 0 Row =    0, Col =  17, Data = 0011
# sdram_control_top_tb.sdram_model : at time  205395.0 ns WRITE: Bank = 0 Row =    0, Col =  18, Data = 0012
# sdram_control_top_tb.sdram_model : at time  205405.0 ns WRITE: Bank = 0 Row =    0, Col =  19, Data = 0013
# sdram_control_top_tb.sdram_model : at time  205415.0 ns WRITE: Bank = 0 Row =    0, Col =  20, Data = 0014
# sdram_control_top_tb.sdram_model : at time  205425.0 ns WRITE: Bank = 0 Row =    0, Col =  21, Data = 0015
# sdram_control_top_tb.sdram_model : at time  205435.0 ns WRITE: Bank = 0 Row =    0, Col =  22, Data = 0016
# sdram_control_top_tb.sdram_model : at time  205445.0 ns WRITE: Bank = 0 Row =    0, Col =  23, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  205695.0 ns WRITE: Bank = 0 Row =    0, Col =  24, Data = 0018
# sdram_control_top_tb.sdram_model : at time  205705.0 ns WRITE: Bank = 0 Row =    0, Col =  25, Data = 0019
# sdram_control_top_tb.sdram_model : at time  205715.0 ns WRITE: Bank = 0 Row =    0, Col =  26, Data = 001a
# sdram_control_top_tb.sdram_model : at time  205725.0 ns WRITE: Bank = 0 Row =    0, Col =  27, Data = 001b
# sdram_control_top_tb.sdram_model : at time  205735.0 ns WRITE: Bank = 0 Row =    0, Col =  28, Data = 001c
# sdram_control_top_tb.sdram_model : at time  205745.0 ns WRITE: Bank = 0 Row =    0, Col =  29, Data = 001d
# sdram_control_top_tb.sdram_model : at time  205755.0 ns WRITE: Bank = 0 Row =    0, Col =  30, Data = 001e
# sdram_control_top_tb.sdram_model : at time  205765.0 ns WRITE: Bank = 0 Row =    0, Col =  31, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  205985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206015.0 ns WRITE: Bank = 0 Row =    0, Col =  32, Data = 0020
# sdram_control_top_tb.sdram_model : at time  206025.0 ns WRITE: Bank = 0 Row =    0, Col =  33, Data = 0021
# sdram_control_top_tb.sdram_model : at time  206035.0 ns WRITE: Bank = 0 Row =    0, Col =  34, Data = 0022
# sdram_control_top_tb.sdram_model : at time  206045.0 ns WRITE: Bank = 0 Row =    0, Col =  35, Data = 0023
# sdram_control_top_tb.sdram_model : at time  206055.0 ns WRITE: Bank = 0 Row =    0, Col =  36, Data = 0024
# sdram_control_top_tb.sdram_model : at time  206065.0 ns WRITE: Bank = 0 Row =    0, Col =  37, Data = 0025
# sdram_control_top_tb.sdram_model : at time  206075.0 ns WRITE: Bank = 0 Row =    0, Col =  38, Data = 0026
# sdram_control_top_tb.sdram_model : at time  206085.0 ns WRITE: Bank = 0 Row =    0, Col =  39, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206335.0 ns WRITE: Bank = 0 Row =    0, Col =  40, Data = 0028
# sdram_control_top_tb.sdram_model : at time  206345.0 ns WRITE: Bank = 0 Row =    0, Col =  41, Data = 0029
# sdram_control_top_tb.sdram_model : at time  206355.0 ns WRITE: Bank = 0 Row =    0, Col =  42, Data = 002a
# sdram_control_top_tb.sdram_model : at time  206365.0 ns WRITE: Bank = 0 Row =    0, Col =  43, Data = 002b
# sdram_control_top_tb.sdram_model : at time  206375.0 ns WRITE: Bank = 0 Row =    0, Col =  44, Data = 002c
# sdram_control_top_tb.sdram_model : at time  206385.0 ns WRITE: Bank = 0 Row =    0, Col =  45, Data = 002d
# sdram_control_top_tb.sdram_model : at time  206395.0 ns WRITE: Bank = 0 Row =    0, Col =  46, Data = 002e
# sdram_control_top_tb.sdram_model : at time  206405.0 ns WRITE: Bank = 0 Row =    0, Col =  47, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206655.0 ns WRITE: Bank = 0 Row =    0, Col =  48, Data = 0030
# sdram_control_top_tb.sdram_model : at time  206665.0 ns WRITE: Bank = 0 Row =    0, Col =  49, Data = 0031
# sdram_control_top_tb.sdram_model : at time  206675.0 ns WRITE: Bank = 0 Row =    0, Col =  50, Data = 0032
# sdram_control_top_tb.sdram_model : at time  206685.0 ns WRITE: Bank = 0 Row =    0, Col =  51, Data = 0033
# sdram_control_top_tb.sdram_model : at time  206695.0 ns WRITE: Bank = 0 Row =    0, Col =  52, Data = 0034
# sdram_control_top_tb.sdram_model : at time  206705.0 ns WRITE: Bank = 0 Row =    0, Col =  53, Data = 0035
# sdram_control_top_tb.sdram_model : at time  206715.0 ns WRITE: Bank = 0 Row =    0, Col =  54, Data = 0036
# sdram_control_top_tb.sdram_model : at time  206725.0 ns WRITE: Bank = 0 Row =    0, Col =  55, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  206945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  206975.0 ns WRITE: Bank = 0 Row =    0, Col =  56, Data = 0038
# sdram_control_top_tb.sdram_model : at time  206985.0 ns WRITE: Bank = 0 Row =    0, Col =  57, Data = 0039
# sdram_control_top_tb.sdram_model : at time  206995.0 ns WRITE: Bank = 0 Row =    0, Col =  58, Data = 003a
# sdram_control_top_tb.sdram_model : at time  207005.0 ns WRITE: Bank = 0 Row =    0, Col =  59, Data = 003b
# sdram_control_top_tb.sdram_model : at time  207015.0 ns WRITE: Bank = 0 Row =    0, Col =  60, Data = 003c
# sdram_control_top_tb.sdram_model : at time  207025.0 ns WRITE: Bank = 0 Row =    0, Col =  61, Data = 003d
# sdram_control_top_tb.sdram_model : at time  207035.0 ns WRITE: Bank = 0 Row =    0, Col =  62, Data = 003e
# sdram_control_top_tb.sdram_model : at time  207045.0 ns WRITE: Bank = 0 Row =    0, Col =  63, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207295.0 ns WRITE: Bank = 0 Row =    0, Col =  64, Data = 0040
# sdram_control_top_tb.sdram_model : at time  207305.0 ns WRITE: Bank = 0 Row =    0, Col =  65, Data = 0041
# sdram_control_top_tb.sdram_model : at time  207315.0 ns WRITE: Bank = 0 Row =    0, Col =  66, Data = 0042
# sdram_control_top_tb.sdram_model : at time  207325.0 ns WRITE: Bank = 0 Row =    0, Col =  67, Data = 0043
# sdram_control_top_tb.sdram_model : at time  207335.0 ns WRITE: Bank = 0 Row =    0, Col =  68, Data = 0044
# sdram_control_top_tb.sdram_model : at time  207345.0 ns WRITE: Bank = 0 Row =    0, Col =  69, Data = 0045
# sdram_control_top_tb.sdram_model : at time  207355.0 ns WRITE: Bank = 0 Row =    0, Col =  70, Data = 0046
# sdram_control_top_tb.sdram_model : at time  207365.0 ns WRITE: Bank = 0 Row =    0, Col =  71, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207615.0 ns WRITE: Bank = 0 Row =    0, Col =  72, Data = 0048
# sdram_control_top_tb.sdram_model : at time  207625.0 ns WRITE: Bank = 0 Row =    0, Col =  73, Data = 0049
# sdram_control_top_tb.sdram_model : at time  207635.0 ns WRITE: Bank = 0 Row =    0, Col =  74, Data = 004a
# sdram_control_top_tb.sdram_model : at time  207645.0 ns WRITE: Bank = 0 Row =    0, Col =  75, Data = 004b
# sdram_control_top_tb.sdram_model : at time  207655.0 ns WRITE: Bank = 0 Row =    0, Col =  76, Data = 004c
# sdram_control_top_tb.sdram_model : at time  207665.0 ns WRITE: Bank = 0 Row =    0, Col =  77, Data = 004d
# sdram_control_top_tb.sdram_model : at time  207675.0 ns WRITE: Bank = 0 Row =    0, Col =  78, Data = 004e
# sdram_control_top_tb.sdram_model : at time  207685.0 ns WRITE: Bank = 0 Row =    0, Col =  79, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  207905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  207935.0 ns WRITE: Bank = 0 Row =    0, Col =  80, Data = 0050
# sdram_control_top_tb.sdram_model : at time  207945.0 ns WRITE: Bank = 0 Row =    0, Col =  81, Data = 0051
# sdram_control_top_tb.sdram_model : at time  207955.0 ns WRITE: Bank = 0 Row =    0, Col =  82, Data = 0052
# sdram_control_top_tb.sdram_model : at time  207965.0 ns WRITE: Bank = 0 Row =    0, Col =  83, Data = 0053
# sdram_control_top_tb.sdram_model : at time  207975.0 ns WRITE: Bank = 0 Row =    0, Col =  84, Data = 0054
# sdram_control_top_tb.sdram_model : at time  207985.0 ns WRITE: Bank = 0 Row =    0, Col =  85, Data = 0055
# sdram_control_top_tb.sdram_model : at time  207995.0 ns WRITE: Bank = 0 Row =    0, Col =  86, Data = 0056
# sdram_control_top_tb.sdram_model : at time  208005.0 ns WRITE: Bank = 0 Row =    0, Col =  87, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208255.0 ns WRITE: Bank = 0 Row =    0, Col =  88, Data = 0058
# sdram_control_top_tb.sdram_model : at time  208265.0 ns WRITE: Bank = 0 Row =    0, Col =  89, Data = 0059
# sdram_control_top_tb.sdram_model : at time  208275.0 ns WRITE: Bank = 0 Row =    0, Col =  90, Data = 005a
# sdram_control_top_tb.sdram_model : at time  208285.0 ns WRITE: Bank = 0 Row =    0, Col =  91, Data = 005b
# sdram_control_top_tb.sdram_model : at time  208295.0 ns WRITE: Bank = 0 Row =    0, Col =  92, Data = 005c
# sdram_control_top_tb.sdram_model : at time  208305.0 ns WRITE: Bank = 0 Row =    0, Col =  93, Data = 005d
# sdram_control_top_tb.sdram_model : at time  208315.0 ns WRITE: Bank = 0 Row =    0, Col =  94, Data = 005e
# sdram_control_top_tb.sdram_model : at time  208325.0 ns WRITE: Bank = 0 Row =    0, Col =  95, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208575.0 ns WRITE: Bank = 0 Row =    0, Col =  96, Data = 0060
# sdram_control_top_tb.sdram_model : at time  208585.0 ns WRITE: Bank = 0 Row =    0, Col =  97, Data = 0061
# sdram_control_top_tb.sdram_model : at time  208595.0 ns WRITE: Bank = 0 Row =    0, Col =  98, Data = 0062
# sdram_control_top_tb.sdram_model : at time  208605.0 ns WRITE: Bank = 0 Row =    0, Col =  99, Data = 0063
# sdram_control_top_tb.sdram_model : at time  208615.0 ns WRITE: Bank = 0 Row =    0, Col = 100, Data = 0064
# sdram_control_top_tb.sdram_model : at time  208625.0 ns WRITE: Bank = 0 Row =    0, Col = 101, Data = 0065
# sdram_control_top_tb.sdram_model : at time  208635.0 ns WRITE: Bank = 0 Row =    0, Col = 102, Data = 0066
# sdram_control_top_tb.sdram_model : at time  208645.0 ns WRITE: Bank = 0 Row =    0, Col = 103, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  208865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  208895.0 ns WRITE: Bank = 0 Row =    0, Col = 104, Data = 0068
# sdram_control_top_tb.sdram_model : at time  208905.0 ns WRITE: Bank = 0 Row =    0, Col = 105, Data = 0069
# sdram_control_top_tb.sdram_model : at time  208915.0 ns WRITE: Bank = 0 Row =    0, Col = 106, Data = 006a
# sdram_control_top_tb.sdram_model : at time  208925.0 ns WRITE: Bank = 0 Row =    0, Col = 107, Data = 006b
# sdram_control_top_tb.sdram_model : at time  208935.0 ns WRITE: Bank = 0 Row =    0, Col = 108, Data = 006c
# sdram_control_top_tb.sdram_model : at time  208945.0 ns WRITE: Bank = 0 Row =    0, Col = 109, Data = 006d
# sdram_control_top_tb.sdram_model : at time  208955.0 ns WRITE: Bank = 0 Row =    0, Col = 110, Data = 006e
# sdram_control_top_tb.sdram_model : at time  208965.0 ns WRITE: Bank = 0 Row =    0, Col = 111, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209215.0 ns WRITE: Bank = 0 Row =    0, Col = 112, Data = 0070
# sdram_control_top_tb.sdram_model : at time  209225.0 ns WRITE: Bank = 0 Row =    0, Col = 113, Data = 0071
# sdram_control_top_tb.sdram_model : at time  209235.0 ns WRITE: Bank = 0 Row =    0, Col = 114, Data = 0072
# sdram_control_top_tb.sdram_model : at time  209245.0 ns WRITE: Bank = 0 Row =    0, Col = 115, Data = 0073
# sdram_control_top_tb.sdram_model : at time  209255.0 ns WRITE: Bank = 0 Row =    0, Col = 116, Data = 0074
# sdram_control_top_tb.sdram_model : at time  209265.0 ns WRITE: Bank = 0 Row =    0, Col = 117, Data = 0075
# sdram_control_top_tb.sdram_model : at time  209275.0 ns WRITE: Bank = 0 Row =    0, Col = 118, Data = 0076
# sdram_control_top_tb.sdram_model : at time  209285.0 ns WRITE: Bank = 0 Row =    0, Col = 119, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209535.0 ns WRITE: Bank = 0 Row =    0, Col = 120, Data = 0078
# sdram_control_top_tb.sdram_model : at time  209545.0 ns WRITE: Bank = 0 Row =    0, Col = 121, Data = 0079
# sdram_control_top_tb.sdram_model : at time  209555.0 ns WRITE: Bank = 0 Row =    0, Col = 122, Data = 007a
# sdram_control_top_tb.sdram_model : at time  209565.0 ns WRITE: Bank = 0 Row =    0, Col = 123, Data = 007b
# sdram_control_top_tb.sdram_model : at time  209575.0 ns WRITE: Bank = 0 Row =    0, Col = 124, Data = 007c
# sdram_control_top_tb.sdram_model : at time  209585.0 ns WRITE: Bank = 0 Row =    0, Col = 125, Data = 007d
# sdram_control_top_tb.sdram_model : at time  209595.0 ns WRITE: Bank = 0 Row =    0, Col = 126, Data = 007e
# sdram_control_top_tb.sdram_model : at time  209605.0 ns WRITE: Bank = 0 Row =    0, Col = 127, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  209825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  209855.0 ns WRITE: Bank = 0 Row =    0, Col = 128, Data = 0080
# sdram_control_top_tb.sdram_model : at time  209865.0 ns WRITE: Bank = 0 Row =    0, Col = 129, Data = 0081
# sdram_control_top_tb.sdram_model : at time  209875.0 ns WRITE: Bank = 0 Row =    0, Col = 130, Data = 0082
# sdram_control_top_tb.sdram_model : at time  209885.0 ns WRITE: Bank = 0 Row =    0, Col = 131, Data = 0083
# sdram_control_top_tb.sdram_model : at time  209895.0 ns WRITE: Bank = 0 Row =    0, Col = 132, Data = 0084
# sdram_control_top_tb.sdram_model : at time  209905.0 ns WRITE: Bank = 0 Row =    0, Col = 133, Data = 0085
# sdram_control_top_tb.sdram_model : at time  209915.0 ns WRITE: Bank = 0 Row =    0, Col = 134, Data = 0086
# sdram_control_top_tb.sdram_model : at time  209925.0 ns WRITE: Bank = 0 Row =    0, Col = 135, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210175.0 ns WRITE: Bank = 0 Row =    0, Col = 136, Data = 0088
# sdram_control_top_tb.sdram_model : at time  210185.0 ns WRITE: Bank = 0 Row =    0, Col = 137, Data = 0089
# sdram_control_top_tb.sdram_model : at time  210195.0 ns WRITE: Bank = 0 Row =    0, Col = 138, Data = 008a
# sdram_control_top_tb.sdram_model : at time  210205.0 ns WRITE: Bank = 0 Row =    0, Col = 139, Data = 008b
# sdram_control_top_tb.sdram_model : at time  210215.0 ns WRITE: Bank = 0 Row =    0, Col = 140, Data = 008c
# sdram_control_top_tb.sdram_model : at time  210225.0 ns WRITE: Bank = 0 Row =    0, Col = 141, Data = 008d
# sdram_control_top_tb.sdram_model : at time  210235.0 ns WRITE: Bank = 0 Row =    0, Col = 142, Data = 008e
# sdram_control_top_tb.sdram_model : at time  210245.0 ns WRITE: Bank = 0 Row =    0, Col = 143, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210495.0 ns WRITE: Bank = 0 Row =    0, Col = 144, Data = 0090
# sdram_control_top_tb.sdram_model : at time  210505.0 ns WRITE: Bank = 0 Row =    0, Col = 145, Data = 0091
# sdram_control_top_tb.sdram_model : at time  210515.0 ns WRITE: Bank = 0 Row =    0, Col = 146, Data = 0092
# sdram_control_top_tb.sdram_model : at time  210525.0 ns WRITE: Bank = 0 Row =    0, Col = 147, Data = 0093
# sdram_control_top_tb.sdram_model : at time  210535.0 ns WRITE: Bank = 0 Row =    0, Col = 148, Data = 0094
# sdram_control_top_tb.sdram_model : at time  210545.0 ns WRITE: Bank = 0 Row =    0, Col = 149, Data = 0095
# sdram_control_top_tb.sdram_model : at time  210555.0 ns WRITE: Bank = 0 Row =    0, Col = 150, Data = 0096
# sdram_control_top_tb.sdram_model : at time  210565.0 ns WRITE: Bank = 0 Row =    0, Col = 151, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  210785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  210815.0 ns WRITE: Bank = 0 Row =    0, Col = 152, Data = 0098
# sdram_control_top_tb.sdram_model : at time  210825.0 ns WRITE: Bank = 0 Row =    0, Col = 153, Data = 0099
# sdram_control_top_tb.sdram_model : at time  210835.0 ns WRITE: Bank = 0 Row =    0, Col = 154, Data = 009a
# sdram_control_top_tb.sdram_model : at time  210845.0 ns WRITE: Bank = 0 Row =    0, Col = 155, Data = 009b
# sdram_control_top_tb.sdram_model : at time  210855.0 ns WRITE: Bank = 0 Row =    0, Col = 156, Data = 009c
# sdram_control_top_tb.sdram_model : at time  210865.0 ns WRITE: Bank = 0 Row =    0, Col = 157, Data = 009d
# sdram_control_top_tb.sdram_model : at time  210875.0 ns WRITE: Bank = 0 Row =    0, Col = 158, Data = 009e
# sdram_control_top_tb.sdram_model : at time  210885.0 ns WRITE: Bank = 0 Row =    0, Col = 159, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211135.0 ns WRITE: Bank = 0 Row =    0, Col = 160, Data = 00a0
# sdram_control_top_tb.sdram_model : at time  211145.0 ns WRITE: Bank = 0 Row =    0, Col = 161, Data = 00a1
# sdram_control_top_tb.sdram_model : at time  211155.0 ns WRITE: Bank = 0 Row =    0, Col = 162, Data = 00a2
# sdram_control_top_tb.sdram_model : at time  211165.0 ns WRITE: Bank = 0 Row =    0, Col = 163, Data = 00a3
# sdram_control_top_tb.sdram_model : at time  211175.0 ns WRITE: Bank = 0 Row =    0, Col = 164, Data = 00a4
# sdram_control_top_tb.sdram_model : at time  211185.0 ns WRITE: Bank = 0 Row =    0, Col = 165, Data = 00a5
# sdram_control_top_tb.sdram_model : at time  211195.0 ns WRITE: Bank = 0 Row =    0, Col = 166, Data = 00a6
# sdram_control_top_tb.sdram_model : at time  211205.0 ns WRITE: Bank = 0 Row =    0, Col = 167, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211455.0 ns WRITE: Bank = 0 Row =    0, Col = 168, Data = 00a8
# sdram_control_top_tb.sdram_model : at time  211465.0 ns WRITE: Bank = 0 Row =    0, Col = 169, Data = 00a9
# sdram_control_top_tb.sdram_model : at time  211475.0 ns WRITE: Bank = 0 Row =    0, Col = 170, Data = 00aa
# sdram_control_top_tb.sdram_model : at time  211485.0 ns WRITE: Bank = 0 Row =    0, Col = 171, Data = 00ab
# sdram_control_top_tb.sdram_model : at time  211495.0 ns WRITE: Bank = 0 Row =    0, Col = 172, Data = 00ac
# sdram_control_top_tb.sdram_model : at time  211505.0 ns WRITE: Bank = 0 Row =    0, Col = 173, Data = 00ad
# sdram_control_top_tb.sdram_model : at time  211515.0 ns WRITE: Bank = 0 Row =    0, Col = 174, Data = 00ae
# sdram_control_top_tb.sdram_model : at time  211525.0 ns WRITE: Bank = 0 Row =    0, Col = 175, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  211745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  211775.0 ns WRITE: Bank = 0 Row =    0, Col = 176, Data = 00b0
# sdram_control_top_tb.sdram_model : at time  211785.0 ns WRITE: Bank = 0 Row =    0, Col = 177, Data = 00b1
# sdram_control_top_tb.sdram_model : at time  211795.0 ns WRITE: Bank = 0 Row =    0, Col = 178, Data = 00b2
# sdram_control_top_tb.sdram_model : at time  211805.0 ns WRITE: Bank = 0 Row =    0, Col = 179, Data = 00b3
# sdram_control_top_tb.sdram_model : at time  211815.0 ns WRITE: Bank = 0 Row =    0, Col = 180, Data = 00b4
# sdram_control_top_tb.sdram_model : at time  211825.0 ns WRITE: Bank = 0 Row =    0, Col = 181, Data = 00b5
# sdram_control_top_tb.sdram_model : at time  211835.0 ns WRITE: Bank = 0 Row =    0, Col = 182, Data = 00b6
# sdram_control_top_tb.sdram_model : at time  211845.0 ns WRITE: Bank = 0 Row =    0, Col = 183, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212095.0 ns WRITE: Bank = 0 Row =    0, Col = 184, Data = 00b8
# sdram_control_top_tb.sdram_model : at time  212105.0 ns WRITE: Bank = 0 Row =    0, Col = 185, Data = 00b9
# sdram_control_top_tb.sdram_model : at time  212115.0 ns WRITE: Bank = 0 Row =    0, Col = 186, Data = 00ba
# sdram_control_top_tb.sdram_model : at time  212125.0 ns WRITE: Bank = 0 Row =    0, Col = 187, Data = 00bb
# sdram_control_top_tb.sdram_model : at time  212135.0 ns WRITE: Bank = 0 Row =    0, Col = 188, Data = 00bc
# sdram_control_top_tb.sdram_model : at time  212145.0 ns WRITE: Bank = 0 Row =    0, Col = 189, Data = 00bd
# sdram_control_top_tb.sdram_model : at time  212155.0 ns WRITE: Bank = 0 Row =    0, Col = 190, Data = 00be
# sdram_control_top_tb.sdram_model : at time  212165.0 ns WRITE: Bank = 0 Row =    0, Col = 191, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212415.0 ns WRITE: Bank = 0 Row =    0, Col = 192, Data = 00c0
# sdram_control_top_tb.sdram_model : at time  212425.0 ns WRITE: Bank = 0 Row =    0, Col = 193, Data = 00c1
# sdram_control_top_tb.sdram_model : at time  212435.0 ns WRITE: Bank = 0 Row =    0, Col = 194, Data = 00c2
# sdram_control_top_tb.sdram_model : at time  212445.0 ns WRITE: Bank = 0 Row =    0, Col = 195, Data = 00c3
# sdram_control_top_tb.sdram_model : at time  212455.0 ns WRITE: Bank = 0 Row =    0, Col = 196, Data = 00c4
# sdram_control_top_tb.sdram_model : at time  212465.0 ns WRITE: Bank = 0 Row =    0, Col = 197, Data = 00c5
# sdram_control_top_tb.sdram_model : at time  212475.0 ns WRITE: Bank = 0 Row =    0, Col = 198, Data = 00c6
# sdram_control_top_tb.sdram_model : at time  212485.0 ns WRITE: Bank = 0 Row =    0, Col = 199, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  212705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  212735.0 ns WRITE: Bank = 0 Row =    0, Col = 200, Data = 00c8
# sdram_control_top_tb.sdram_model : at time  212745.0 ns WRITE: Bank = 0 Row =    0, Col = 201, Data = 00c9
# sdram_control_top_tb.sdram_model : at time  212755.0 ns WRITE: Bank = 0 Row =    0, Col = 202, Data = 00ca
# sdram_control_top_tb.sdram_model : at time  212765.0 ns WRITE: Bank = 0 Row =    0, Col = 203, Data = 00cb
# sdram_control_top_tb.sdram_model : at time  212775.0 ns WRITE: Bank = 0 Row =    0, Col = 204, Data = 00cc
# sdram_control_top_tb.sdram_model : at time  212785.0 ns WRITE: Bank = 0 Row =    0, Col = 205, Data = 00cd
# sdram_control_top_tb.sdram_model : at time  212795.0 ns WRITE: Bank = 0 Row =    0, Col = 206, Data = 00ce
# sdram_control_top_tb.sdram_model : at time  212805.0 ns WRITE: Bank = 0 Row =    0, Col = 207, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213055.0 ns WRITE: Bank = 0 Row =    0, Col = 208, Data = 00d0
# sdram_control_top_tb.sdram_model : at time  213065.0 ns WRITE: Bank = 0 Row =    0, Col = 209, Data = 00d1
# sdram_control_top_tb.sdram_model : at time  213075.0 ns WRITE: Bank = 0 Row =    0, Col = 210, Data = 00d2
# sdram_control_top_tb.sdram_model : at time  213085.0 ns WRITE: Bank = 0 Row =    0, Col = 211, Data = 00d3
# sdram_control_top_tb.sdram_model : at time  213095.0 ns WRITE: Bank = 0 Row =    0, Col = 212, Data = 00d4
# sdram_control_top_tb.sdram_model : at time  213105.0 ns WRITE: Bank = 0 Row =    0, Col = 213, Data = 00d5
# sdram_control_top_tb.sdram_model : at time  213115.0 ns WRITE: Bank = 0 Row =    0, Col = 214, Data = 00d6
# sdram_control_top_tb.sdram_model : at time  213125.0 ns WRITE: Bank = 0 Row =    0, Col = 215, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213375.0 ns WRITE: Bank = 0 Row =    0, Col = 216, Data = 00d8
# sdram_control_top_tb.sdram_model : at time  213385.0 ns WRITE: Bank = 0 Row =    0, Col = 217, Data = 00d9
# sdram_control_top_tb.sdram_model : at time  213395.0 ns WRITE: Bank = 0 Row =    0, Col = 218, Data = 00da
# sdram_control_top_tb.sdram_model : at time  213405.0 ns WRITE: Bank = 0 Row =    0, Col = 219, Data = 00db
# sdram_control_top_tb.sdram_model : at time  213415.0 ns WRITE: Bank = 0 Row =    0, Col = 220, Data = 00dc
# sdram_control_top_tb.sdram_model : at time  213425.0 ns WRITE: Bank = 0 Row =    0, Col = 221, Data = 00dd
# sdram_control_top_tb.sdram_model : at time  213435.0 ns WRITE: Bank = 0 Row =    0, Col = 222, Data = 00de
# sdram_control_top_tb.sdram_model : at time  213445.0 ns WRITE: Bank = 0 Row =    0, Col = 223, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  213695.0 ns WRITE: Bank = 0 Row =    0, Col = 224, Data = 00e0
# sdram_control_top_tb.sdram_model : at time  213705.0 ns WRITE: Bank = 0 Row =    0, Col = 225, Data = 00e1
# sdram_control_top_tb.sdram_model : at time  213715.0 ns WRITE: Bank = 0 Row =    0, Col = 226, Data = 00e2
# sdram_control_top_tb.sdram_model : at time  213725.0 ns WRITE: Bank = 0 Row =    0, Col = 227, Data = 00e3
# sdram_control_top_tb.sdram_model : at time  213735.0 ns WRITE: Bank = 0 Row =    0, Col = 228, Data = 00e4
# sdram_control_top_tb.sdram_model : at time  213745.0 ns WRITE: Bank = 0 Row =    0, Col = 229, Data = 00e5
# sdram_control_top_tb.sdram_model : at time  213755.0 ns WRITE: Bank = 0 Row =    0, Col = 230, Data = 00e6
# sdram_control_top_tb.sdram_model : at time  213765.0 ns WRITE: Bank = 0 Row =    0, Col = 231, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  213985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214015.0 ns WRITE: Bank = 0 Row =    0, Col = 232, Data = 00e8
# sdram_control_top_tb.sdram_model : at time  214025.0 ns WRITE: Bank = 0 Row =    0, Col = 233, Data = 00e9
# sdram_control_top_tb.sdram_model : at time  214035.0 ns WRITE: Bank = 0 Row =    0, Col = 234, Data = 00ea
# sdram_control_top_tb.sdram_model : at time  214045.0 ns WRITE: Bank = 0 Row =    0, Col = 235, Data = 00eb
# sdram_control_top_tb.sdram_model : at time  214055.0 ns WRITE: Bank = 0 Row =    0, Col = 236, Data = 00ec
# sdram_control_top_tb.sdram_model : at time  214065.0 ns WRITE: Bank = 0 Row =    0, Col = 237, Data = 00ed
# sdram_control_top_tb.sdram_model : at time  214075.0 ns WRITE: Bank = 0 Row =    0, Col = 238, Data = 00ee
# sdram_control_top_tb.sdram_model : at time  214085.0 ns WRITE: Bank = 0 Row =    0, Col = 239, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214335.0 ns WRITE: Bank = 0 Row =    0, Col = 240, Data = 00f0
# sdram_control_top_tb.sdram_model : at time  214345.0 ns WRITE: Bank = 0 Row =    0, Col = 241, Data = 00f1
# sdram_control_top_tb.sdram_model : at time  214355.0 ns WRITE: Bank = 0 Row =    0, Col = 242, Data = 00f2
# sdram_control_top_tb.sdram_model : at time  214365.0 ns WRITE: Bank = 0 Row =    0, Col = 243, Data = 00f3
# sdram_control_top_tb.sdram_model : at time  214375.0 ns WRITE: Bank = 0 Row =    0, Col = 244, Data = 00f4
# sdram_control_top_tb.sdram_model : at time  214385.0 ns WRITE: Bank = 0 Row =    0, Col = 245, Data = 00f5
# sdram_control_top_tb.sdram_model : at time  214395.0 ns WRITE: Bank = 0 Row =    0, Col = 246, Data = 00f6
# sdram_control_top_tb.sdram_model : at time  214405.0 ns WRITE: Bank = 0 Row =    0, Col = 247, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214655.0 ns WRITE: Bank = 0 Row =    0, Col = 248, Data = 00f8
# sdram_control_top_tb.sdram_model : at time  214665.0 ns WRITE: Bank = 0 Row =    0, Col = 249, Data = 00f9
# sdram_control_top_tb.sdram_model : at time  214675.0 ns WRITE: Bank = 0 Row =    0, Col = 250, Data = 00fa
# sdram_control_top_tb.sdram_model : at time  214685.0 ns WRITE: Bank = 0 Row =    0, Col = 251, Data = 00fb
# sdram_control_top_tb.sdram_model : at time  214695.0 ns WRITE: Bank = 0 Row =    0, Col = 252, Data = 00fc
# sdram_control_top_tb.sdram_model : at time  214705.0 ns WRITE: Bank = 0 Row =    0, Col = 253, Data = 00fd
# sdram_control_top_tb.sdram_model : at time  214715.0 ns WRITE: Bank = 0 Row =    0, Col = 254, Data = 00fe
# sdram_control_top_tb.sdram_model : at time  214725.0 ns WRITE: Bank = 0 Row =    0, Col = 255, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  214945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  214975.0 ns WRITE: Bank = 0 Row =    0, Col = 256, Data = 0100
# sdram_control_top_tb.sdram_model : at time  214985.0 ns WRITE: Bank = 0 Row =    0, Col = 257, Data = 0101
# sdram_control_top_tb.sdram_model : at time  214995.0 ns WRITE: Bank = 0 Row =    0, Col = 258, Data = 0102
# sdram_control_top_tb.sdram_model : at time  215005.0 ns WRITE: Bank = 0 Row =    0, Col = 259, Data = 0103
# sdram_control_top_tb.sdram_model : at time  215015.0 ns WRITE: Bank = 0 Row =    0, Col = 260, Data = 0104
# sdram_control_top_tb.sdram_model : at time  215025.0 ns WRITE: Bank = 0 Row =    0, Col = 261, Data = 0105
# sdram_control_top_tb.sdram_model : at time  215035.0 ns WRITE: Bank = 0 Row =    0, Col = 262, Data = 0106
# sdram_control_top_tb.sdram_model : at time  215045.0 ns WRITE: Bank = 0 Row =    0, Col = 263, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215295.0 ns WRITE: Bank = 0 Row =    0, Col = 264, Data = 0108
# sdram_control_top_tb.sdram_model : at time  215305.0 ns WRITE: Bank = 0 Row =    0, Col = 265, Data = 0109
# sdram_control_top_tb.sdram_model : at time  215315.0 ns WRITE: Bank = 0 Row =    0, Col = 266, Data = 010a
# sdram_control_top_tb.sdram_model : at time  215325.0 ns WRITE: Bank = 0 Row =    0, Col = 267, Data = 010b
# sdram_control_top_tb.sdram_model : at time  215335.0 ns WRITE: Bank = 0 Row =    0, Col = 268, Data = 010c
# sdram_control_top_tb.sdram_model : at time  215345.0 ns WRITE: Bank = 0 Row =    0, Col = 269, Data = 010d
# sdram_control_top_tb.sdram_model : at time  215355.0 ns WRITE: Bank = 0 Row =    0, Col = 270, Data = 010e
# sdram_control_top_tb.sdram_model : at time  215365.0 ns WRITE: Bank = 0 Row =    0, Col = 271, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215615.0 ns WRITE: Bank = 0 Row =    0, Col = 272, Data = 0110
# sdram_control_top_tb.sdram_model : at time  215625.0 ns WRITE: Bank = 0 Row =    0, Col = 273, Data = 0111
# sdram_control_top_tb.sdram_model : at time  215635.0 ns WRITE: Bank = 0 Row =    0, Col = 274, Data = 0112
# sdram_control_top_tb.sdram_model : at time  215645.0 ns WRITE: Bank = 0 Row =    0, Col = 275, Data = 0113
# sdram_control_top_tb.sdram_model : at time  215655.0 ns WRITE: Bank = 0 Row =    0, Col = 276, Data = 0114
# sdram_control_top_tb.sdram_model : at time  215665.0 ns WRITE: Bank = 0 Row =    0, Col = 277, Data = 0115
# sdram_control_top_tb.sdram_model : at time  215675.0 ns WRITE: Bank = 0 Row =    0, Col = 278, Data = 0116
# sdram_control_top_tb.sdram_model : at time  215685.0 ns WRITE: Bank = 0 Row =    0, Col = 279, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  215905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  215935.0 ns WRITE: Bank = 0 Row =    0, Col = 280, Data = 0118
# sdram_control_top_tb.sdram_model : at time  215945.0 ns WRITE: Bank = 0 Row =    0, Col = 281, Data = 0119
# sdram_control_top_tb.sdram_model : at time  215955.0 ns WRITE: Bank = 0 Row =    0, Col = 282, Data = 011a
# sdram_control_top_tb.sdram_model : at time  215965.0 ns WRITE: Bank = 0 Row =    0, Col = 283, Data = 011b
# sdram_control_top_tb.sdram_model : at time  215975.0 ns WRITE: Bank = 0 Row =    0, Col = 284, Data = 011c
# sdram_control_top_tb.sdram_model : at time  215985.0 ns WRITE: Bank = 0 Row =    0, Col = 285, Data = 011d
# sdram_control_top_tb.sdram_model : at time  215995.0 ns WRITE: Bank = 0 Row =    0, Col = 286, Data = 011e
# sdram_control_top_tb.sdram_model : at time  216005.0 ns WRITE: Bank = 0 Row =    0, Col = 287, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216255.0 ns WRITE: Bank = 0 Row =    0, Col = 288, Data = 0120
# sdram_control_top_tb.sdram_model : at time  216265.0 ns WRITE: Bank = 0 Row =    0, Col = 289, Data = 0121
# sdram_control_top_tb.sdram_model : at time  216275.0 ns WRITE: Bank = 0 Row =    0, Col = 290, Data = 0122
# sdram_control_top_tb.sdram_model : at time  216285.0 ns WRITE: Bank = 0 Row =    0, Col = 291, Data = 0123
# sdram_control_top_tb.sdram_model : at time  216295.0 ns WRITE: Bank = 0 Row =    0, Col = 292, Data = 0124
# sdram_control_top_tb.sdram_model : at time  216305.0 ns WRITE: Bank = 0 Row =    0, Col = 293, Data = 0125
# sdram_control_top_tb.sdram_model : at time  216315.0 ns WRITE: Bank = 0 Row =    0, Col = 294, Data = 0126
# sdram_control_top_tb.sdram_model : at time  216325.0 ns WRITE: Bank = 0 Row =    0, Col = 295, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216575.0 ns WRITE: Bank = 0 Row =    0, Col = 296, Data = 0128
# sdram_control_top_tb.sdram_model : at time  216585.0 ns WRITE: Bank = 0 Row =    0, Col = 297, Data = 0129
# sdram_control_top_tb.sdram_model : at time  216595.0 ns WRITE: Bank = 0 Row =    0, Col = 298, Data = 012a
# sdram_control_top_tb.sdram_model : at time  216605.0 ns WRITE: Bank = 0 Row =    0, Col = 299, Data = 012b
# sdram_control_top_tb.sdram_model : at time  216615.0 ns WRITE: Bank = 0 Row =    0, Col = 300, Data = 012c
# sdram_control_top_tb.sdram_model : at time  216625.0 ns WRITE: Bank = 0 Row =    0, Col = 301, Data = 012d
# sdram_control_top_tb.sdram_model : at time  216635.0 ns WRITE: Bank = 0 Row =    0, Col = 302, Data = 012e
# sdram_control_top_tb.sdram_model : at time  216645.0 ns WRITE: Bank = 0 Row =    0, Col = 303, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  216865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  216895.0 ns WRITE: Bank = 0 Row =    0, Col = 304, Data = 0130
# sdram_control_top_tb.sdram_model : at time  216905.0 ns WRITE: Bank = 0 Row =    0, Col = 305, Data = 0131
# sdram_control_top_tb.sdram_model : at time  216915.0 ns WRITE: Bank = 0 Row =    0, Col = 306, Data = 0132
# sdram_control_top_tb.sdram_model : at time  216925.0 ns WRITE: Bank = 0 Row =    0, Col = 307, Data = 0133
# sdram_control_top_tb.sdram_model : at time  216935.0 ns WRITE: Bank = 0 Row =    0, Col = 308, Data = 0134
# sdram_control_top_tb.sdram_model : at time  216945.0 ns WRITE: Bank = 0 Row =    0, Col = 309, Data = 0135
# sdram_control_top_tb.sdram_model : at time  216955.0 ns WRITE: Bank = 0 Row =    0, Col = 310, Data = 0136
# sdram_control_top_tb.sdram_model : at time  216965.0 ns WRITE: Bank = 0 Row =    0, Col = 311, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217215.0 ns WRITE: Bank = 0 Row =    0, Col = 312, Data = 0138
# sdram_control_top_tb.sdram_model : at time  217225.0 ns WRITE: Bank = 0 Row =    0, Col = 313, Data = 0139
# sdram_control_top_tb.sdram_model : at time  217235.0 ns WRITE: Bank = 0 Row =    0, Col = 314, Data = 013a
# sdram_control_top_tb.sdram_model : at time  217245.0 ns WRITE: Bank = 0 Row =    0, Col = 315, Data = 013b
# sdram_control_top_tb.sdram_model : at time  217255.0 ns WRITE: Bank = 0 Row =    0, Col = 316, Data = 013c
# sdram_control_top_tb.sdram_model : at time  217265.0 ns WRITE: Bank = 0 Row =    0, Col = 317, Data = 013d
# sdram_control_top_tb.sdram_model : at time  217275.0 ns WRITE: Bank = 0 Row =    0, Col = 318, Data = 013e
# sdram_control_top_tb.sdram_model : at time  217285.0 ns WRITE: Bank = 0 Row =    0, Col = 319, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217535.0 ns WRITE: Bank = 0 Row =    0, Col = 320, Data = 0140
# sdram_control_top_tb.sdram_model : at time  217545.0 ns WRITE: Bank = 0 Row =    0, Col = 321, Data = 0141
# sdram_control_top_tb.sdram_model : at time  217555.0 ns WRITE: Bank = 0 Row =    0, Col = 322, Data = 0142
# sdram_control_top_tb.sdram_model : at time  217565.0 ns WRITE: Bank = 0 Row =    0, Col = 323, Data = 0143
# sdram_control_top_tb.sdram_model : at time  217575.0 ns WRITE: Bank = 0 Row =    0, Col = 324, Data = 0144
# sdram_control_top_tb.sdram_model : at time  217585.0 ns WRITE: Bank = 0 Row =    0, Col = 325, Data = 0145
# sdram_control_top_tb.sdram_model : at time  217595.0 ns WRITE: Bank = 0 Row =    0, Col = 326, Data = 0146
# sdram_control_top_tb.sdram_model : at time  217605.0 ns WRITE: Bank = 0 Row =    0, Col = 327, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  217825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  217855.0 ns WRITE: Bank = 0 Row =    0, Col = 328, Data = 0148
# sdram_control_top_tb.sdram_model : at time  217865.0 ns WRITE: Bank = 0 Row =    0, Col = 329, Data = 0149
# sdram_control_top_tb.sdram_model : at time  217875.0 ns WRITE: Bank = 0 Row =    0, Col = 330, Data = 014a
# sdram_control_top_tb.sdram_model : at time  217885.0 ns WRITE: Bank = 0 Row =    0, Col = 331, Data = 014b
# sdram_control_top_tb.sdram_model : at time  217895.0 ns WRITE: Bank = 0 Row =    0, Col = 332, Data = 014c
# sdram_control_top_tb.sdram_model : at time  217905.0 ns WRITE: Bank = 0 Row =    0, Col = 333, Data = 014d
# sdram_control_top_tb.sdram_model : at time  217915.0 ns WRITE: Bank = 0 Row =    0, Col = 334, Data = 014e
# sdram_control_top_tb.sdram_model : at time  217925.0 ns WRITE: Bank = 0 Row =    0, Col = 335, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  218145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  218275.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218305.0 ns WRITE: Bank = 0 Row =    0, Col = 336, Data = 0150
# sdram_control_top_tb.sdram_model : at time  218315.0 ns WRITE: Bank = 0 Row =    0, Col = 337, Data = 0151
# sdram_control_top_tb.sdram_model : at time  218325.0 ns WRITE: Bank = 0 Row =    0, Col = 338, Data = 0152
# sdram_control_top_tb.sdram_model : at time  218335.0 ns WRITE: Bank = 0 Row =    0, Col = 339, Data = 0153
# sdram_control_top_tb.sdram_model : at time  218345.0 ns WRITE: Bank = 0 Row =    0, Col = 340, Data = 0154
# sdram_control_top_tb.sdram_model : at time  218355.0 ns WRITE: Bank = 0 Row =    0, Col = 341, Data = 0155
# sdram_control_top_tb.sdram_model : at time  218365.0 ns WRITE: Bank = 0 Row =    0, Col = 342, Data = 0156
# sdram_control_top_tb.sdram_model : at time  218375.0 ns WRITE: Bank = 0 Row =    0, Col = 343, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218445.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218475.0 ns WRITE: Bank = 0 Row =    0, Col = 344, Data = 0158
# sdram_control_top_tb.sdram_model : at time  218485.0 ns WRITE: Bank = 0 Row =    0, Col = 345, Data = 0159
# sdram_control_top_tb.sdram_model : at time  218495.0 ns WRITE: Bank = 0 Row =    0, Col = 346, Data = 015a
# sdram_control_top_tb.sdram_model : at time  218505.0 ns WRITE: Bank = 0 Row =    0, Col = 347, Data = 015b
# sdram_control_top_tb.sdram_model : at time  218515.0 ns WRITE: Bank = 0 Row =    0, Col = 348, Data = 015c
# sdram_control_top_tb.sdram_model : at time  218525.0 ns WRITE: Bank = 0 Row =    0, Col = 349, Data = 015d
# sdram_control_top_tb.sdram_model : at time  218535.0 ns WRITE: Bank = 0 Row =    0, Col = 350, Data = 015e
# sdram_control_top_tb.sdram_model : at time  218545.0 ns WRITE: Bank = 0 Row =    0, Col = 351, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  218785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  218815.0 ns WRITE: Bank = 0 Row =    0, Col = 352, Data = 0160
# sdram_control_top_tb.sdram_model : at time  218825.0 ns WRITE: Bank = 0 Row =    0, Col = 353, Data = 0161
# sdram_control_top_tb.sdram_model : at time  218835.0 ns WRITE: Bank = 0 Row =    0, Col = 354, Data = 0162
# sdram_control_top_tb.sdram_model : at time  218845.0 ns WRITE: Bank = 0 Row =    0, Col = 355, Data = 0163
# sdram_control_top_tb.sdram_model : at time  218855.0 ns WRITE: Bank = 0 Row =    0, Col = 356, Data = 0164
# sdram_control_top_tb.sdram_model : at time  218865.0 ns WRITE: Bank = 0 Row =    0, Col = 357, Data = 0165
# sdram_control_top_tb.sdram_model : at time  218875.0 ns WRITE: Bank = 0 Row =    0, Col = 358, Data = 0166
# sdram_control_top_tb.sdram_model : at time  218885.0 ns WRITE: Bank = 0 Row =    0, Col = 359, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219135.0 ns WRITE: Bank = 0 Row =    0, Col = 360, Data = 0168
# sdram_control_top_tb.sdram_model : at time  219145.0 ns WRITE: Bank = 0 Row =    0, Col = 361, Data = 0169
# sdram_control_top_tb.sdram_model : at time  219155.0 ns WRITE: Bank = 0 Row =    0, Col = 362, Data = 016a
# sdram_control_top_tb.sdram_model : at time  219165.0 ns WRITE: Bank = 0 Row =    0, Col = 363, Data = 016b
# sdram_control_top_tb.sdram_model : at time  219175.0 ns WRITE: Bank = 0 Row =    0, Col = 364, Data = 016c
# sdram_control_top_tb.sdram_model : at time  219185.0 ns WRITE: Bank = 0 Row =    0, Col = 365, Data = 016d
# sdram_control_top_tb.sdram_model : at time  219195.0 ns WRITE: Bank = 0 Row =    0, Col = 366, Data = 016e
# sdram_control_top_tb.sdram_model : at time  219205.0 ns WRITE: Bank = 0 Row =    0, Col = 367, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219455.0 ns WRITE: Bank = 0 Row =    0, Col = 368, Data = 0170
# sdram_control_top_tb.sdram_model : at time  219465.0 ns WRITE: Bank = 0 Row =    0, Col = 369, Data = 0171
# sdram_control_top_tb.sdram_model : at time  219475.0 ns WRITE: Bank = 0 Row =    0, Col = 370, Data = 0172
# sdram_control_top_tb.sdram_model : at time  219485.0 ns WRITE: Bank = 0 Row =    0, Col = 371, Data = 0173
# sdram_control_top_tb.sdram_model : at time  219495.0 ns WRITE: Bank = 0 Row =    0, Col = 372, Data = 0174
# sdram_control_top_tb.sdram_model : at time  219505.0 ns WRITE: Bank = 0 Row =    0, Col = 373, Data = 0175
# sdram_control_top_tb.sdram_model : at time  219515.0 ns WRITE: Bank = 0 Row =    0, Col = 374, Data = 0176
# sdram_control_top_tb.sdram_model : at time  219525.0 ns WRITE: Bank = 0 Row =    0, Col = 375, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  219745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  219775.0 ns WRITE: Bank = 0 Row =    0, Col = 376, Data = 0178
# sdram_control_top_tb.sdram_model : at time  219785.0 ns WRITE: Bank = 0 Row =    0, Col = 377, Data = 0179
# sdram_control_top_tb.sdram_model : at time  219795.0 ns WRITE: Bank = 0 Row =    0, Col = 378, Data = 017a
# sdram_control_top_tb.sdram_model : at time  219805.0 ns WRITE: Bank = 0 Row =    0, Col = 379, Data = 017b
# sdram_control_top_tb.sdram_model : at time  219815.0 ns WRITE: Bank = 0 Row =    0, Col = 380, Data = 017c
# sdram_control_top_tb.sdram_model : at time  219825.0 ns WRITE: Bank = 0 Row =    0, Col = 381, Data = 017d
# sdram_control_top_tb.sdram_model : at time  219835.0 ns WRITE: Bank = 0 Row =    0, Col = 382, Data = 017e
# sdram_control_top_tb.sdram_model : at time  219845.0 ns WRITE: Bank = 0 Row =    0, Col = 383, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220095.0 ns WRITE: Bank = 0 Row =    0, Col = 384, Data = 0180
# sdram_control_top_tb.sdram_model : at time  220105.0 ns WRITE: Bank = 0 Row =    0, Col = 385, Data = 0181
# sdram_control_top_tb.sdram_model : at time  220115.0 ns WRITE: Bank = 0 Row =    0, Col = 386, Data = 0182
# sdram_control_top_tb.sdram_model : at time  220125.0 ns WRITE: Bank = 0 Row =    0, Col = 387, Data = 0183
# sdram_control_top_tb.sdram_model : at time  220135.0 ns WRITE: Bank = 0 Row =    0, Col = 388, Data = 0184
# sdram_control_top_tb.sdram_model : at time  220145.0 ns WRITE: Bank = 0 Row =    0, Col = 389, Data = 0185
# sdram_control_top_tb.sdram_model : at time  220155.0 ns WRITE: Bank = 0 Row =    0, Col = 390, Data = 0186
# sdram_control_top_tb.sdram_model : at time  220165.0 ns WRITE: Bank = 0 Row =    0, Col = 391, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220415.0 ns WRITE: Bank = 0 Row =    0, Col = 392, Data = 0188
# sdram_control_top_tb.sdram_model : at time  220425.0 ns WRITE: Bank = 0 Row =    0, Col = 393, Data = 0189
# sdram_control_top_tb.sdram_model : at time  220435.0 ns WRITE: Bank = 0 Row =    0, Col = 394, Data = 018a
# sdram_control_top_tb.sdram_model : at time  220445.0 ns WRITE: Bank = 0 Row =    0, Col = 395, Data = 018b
# sdram_control_top_tb.sdram_model : at time  220455.0 ns WRITE: Bank = 0 Row =    0, Col = 396, Data = 018c
# sdram_control_top_tb.sdram_model : at time  220465.0 ns WRITE: Bank = 0 Row =    0, Col = 397, Data = 018d
# sdram_control_top_tb.sdram_model : at time  220475.0 ns WRITE: Bank = 0 Row =    0, Col = 398, Data = 018e
# sdram_control_top_tb.sdram_model : at time  220485.0 ns WRITE: Bank = 0 Row =    0, Col = 399, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  220705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  220735.0 ns WRITE: Bank = 0 Row =    0, Col = 400, Data = 0190
# sdram_control_top_tb.sdram_model : at time  220745.0 ns WRITE: Bank = 0 Row =    0, Col = 401, Data = 0191
# sdram_control_top_tb.sdram_model : at time  220755.0 ns WRITE: Bank = 0 Row =    0, Col = 402, Data = 0192
# sdram_control_top_tb.sdram_model : at time  220765.0 ns WRITE: Bank = 0 Row =    0, Col = 403, Data = 0193
# sdram_control_top_tb.sdram_model : at time  220775.0 ns WRITE: Bank = 0 Row =    0, Col = 404, Data = 0194
# sdram_control_top_tb.sdram_model : at time  220785.0 ns WRITE: Bank = 0 Row =    0, Col = 405, Data = 0195
# sdram_control_top_tb.sdram_model : at time  220795.0 ns WRITE: Bank = 0 Row =    0, Col = 406, Data = 0196
# sdram_control_top_tb.sdram_model : at time  220805.0 ns WRITE: Bank = 0 Row =    0, Col = 407, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221055.0 ns WRITE: Bank = 0 Row =    0, Col = 408, Data = 0198
# sdram_control_top_tb.sdram_model : at time  221065.0 ns WRITE: Bank = 0 Row =    0, Col = 409, Data = 0199
# sdram_control_top_tb.sdram_model : at time  221075.0 ns WRITE: Bank = 0 Row =    0, Col = 410, Data = 019a
# sdram_control_top_tb.sdram_model : at time  221085.0 ns WRITE: Bank = 0 Row =    0, Col = 411, Data = 019b
# sdram_control_top_tb.sdram_model : at time  221095.0 ns WRITE: Bank = 0 Row =    0, Col = 412, Data = 019c
# sdram_control_top_tb.sdram_model : at time  221105.0 ns WRITE: Bank = 0 Row =    0, Col = 413, Data = 019d
# sdram_control_top_tb.sdram_model : at time  221115.0 ns WRITE: Bank = 0 Row =    0, Col = 414, Data = 019e
# sdram_control_top_tb.sdram_model : at time  221125.0 ns WRITE: Bank = 0 Row =    0, Col = 415, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221375.0 ns WRITE: Bank = 0 Row =    0, Col = 416, Data = 01a0
# sdram_control_top_tb.sdram_model : at time  221385.0 ns WRITE: Bank = 0 Row =    0, Col = 417, Data = 01a1
# sdram_control_top_tb.sdram_model : at time  221395.0 ns WRITE: Bank = 0 Row =    0, Col = 418, Data = 01a2
# sdram_control_top_tb.sdram_model : at time  221405.0 ns WRITE: Bank = 0 Row =    0, Col = 419, Data = 01a3
# sdram_control_top_tb.sdram_model : at time  221415.0 ns WRITE: Bank = 0 Row =    0, Col = 420, Data = 01a4
# sdram_control_top_tb.sdram_model : at time  221425.0 ns WRITE: Bank = 0 Row =    0, Col = 421, Data = 01a5
# sdram_control_top_tb.sdram_model : at time  221435.0 ns WRITE: Bank = 0 Row =    0, Col = 422, Data = 01a6
# sdram_control_top_tb.sdram_model : at time  221445.0 ns WRITE: Bank = 0 Row =    0, Col = 423, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  221695.0 ns WRITE: Bank = 0 Row =    0, Col = 424, Data = 01a8
# sdram_control_top_tb.sdram_model : at time  221705.0 ns WRITE: Bank = 0 Row =    0, Col = 425, Data = 01a9
# sdram_control_top_tb.sdram_model : at time  221715.0 ns WRITE: Bank = 0 Row =    0, Col = 426, Data = 01aa
# sdram_control_top_tb.sdram_model : at time  221725.0 ns WRITE: Bank = 0 Row =    0, Col = 427, Data = 01ab
# sdram_control_top_tb.sdram_model : at time  221735.0 ns WRITE: Bank = 0 Row =    0, Col = 428, Data = 01ac
# sdram_control_top_tb.sdram_model : at time  221745.0 ns WRITE: Bank = 0 Row =    0, Col = 429, Data = 01ad
# sdram_control_top_tb.sdram_model : at time  221755.0 ns WRITE: Bank = 0 Row =    0, Col = 430, Data = 01ae
# sdram_control_top_tb.sdram_model : at time  221765.0 ns WRITE: Bank = 0 Row =    0, Col = 431, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  221985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222015.0 ns WRITE: Bank = 0 Row =    0, Col = 432, Data = 01b0
# sdram_control_top_tb.sdram_model : at time  222025.0 ns WRITE: Bank = 0 Row =    0, Col = 433, Data = 01b1
# sdram_control_top_tb.sdram_model : at time  222035.0 ns WRITE: Bank = 0 Row =    0, Col = 434, Data = 01b2
# sdram_control_top_tb.sdram_model : at time  222045.0 ns WRITE: Bank = 0 Row =    0, Col = 435, Data = 01b3
# sdram_control_top_tb.sdram_model : at time  222055.0 ns WRITE: Bank = 0 Row =    0, Col = 436, Data = 01b4
# sdram_control_top_tb.sdram_model : at time  222065.0 ns WRITE: Bank = 0 Row =    0, Col = 437, Data = 01b5
# sdram_control_top_tb.sdram_model : at time  222075.0 ns WRITE: Bank = 0 Row =    0, Col = 438, Data = 01b6
# sdram_control_top_tb.sdram_model : at time  222085.0 ns WRITE: Bank = 0 Row =    0, Col = 439, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222335.0 ns WRITE: Bank = 0 Row =    0, Col = 440, Data = 01b8
# sdram_control_top_tb.sdram_model : at time  222345.0 ns WRITE: Bank = 0 Row =    0, Col = 441, Data = 01b9
# sdram_control_top_tb.sdram_model : at time  222355.0 ns WRITE: Bank = 0 Row =    0, Col = 442, Data = 01ba
# sdram_control_top_tb.sdram_model : at time  222365.0 ns WRITE: Bank = 0 Row =    0, Col = 443, Data = 01bb
# sdram_control_top_tb.sdram_model : at time  222375.0 ns WRITE: Bank = 0 Row =    0, Col = 444, Data = 01bc
# sdram_control_top_tb.sdram_model : at time  222385.0 ns WRITE: Bank = 0 Row =    0, Col = 445, Data = 01bd
# sdram_control_top_tb.sdram_model : at time  222395.0 ns WRITE: Bank = 0 Row =    0, Col = 446, Data = 01be
# sdram_control_top_tb.sdram_model : at time  222405.0 ns WRITE: Bank = 0 Row =    0, Col = 447, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222655.0 ns WRITE: Bank = 0 Row =    0, Col = 448, Data = 01c0
# sdram_control_top_tb.sdram_model : at time  222665.0 ns WRITE: Bank = 0 Row =    0, Col = 449, Data = 01c1
# sdram_control_top_tb.sdram_model : at time  222675.0 ns WRITE: Bank = 0 Row =    0, Col = 450, Data = 01c2
# sdram_control_top_tb.sdram_model : at time  222685.0 ns WRITE: Bank = 0 Row =    0, Col = 451, Data = 01c3
# sdram_control_top_tb.sdram_model : at time  222695.0 ns WRITE: Bank = 0 Row =    0, Col = 452, Data = 01c4
# sdram_control_top_tb.sdram_model : at time  222705.0 ns WRITE: Bank = 0 Row =    0, Col = 453, Data = 01c5
# sdram_control_top_tb.sdram_model : at time  222715.0 ns WRITE: Bank = 0 Row =    0, Col = 454, Data = 01c6
# sdram_control_top_tb.sdram_model : at time  222725.0 ns WRITE: Bank = 0 Row =    0, Col = 455, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  222945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  222975.0 ns WRITE: Bank = 0 Row =    0, Col = 456, Data = 01c8
# sdram_control_top_tb.sdram_model : at time  222985.0 ns WRITE: Bank = 0 Row =    0, Col = 457, Data = 01c9
# sdram_control_top_tb.sdram_model : at time  222995.0 ns WRITE: Bank = 0 Row =    0, Col = 458, Data = 01ca
# sdram_control_top_tb.sdram_model : at time  223005.0 ns WRITE: Bank = 0 Row =    0, Col = 459, Data = 01cb
# sdram_control_top_tb.sdram_model : at time  223015.0 ns WRITE: Bank = 0 Row =    0, Col = 460, Data = 01cc
# sdram_control_top_tb.sdram_model : at time  223025.0 ns WRITE: Bank = 0 Row =    0, Col = 461, Data = 01cd
# sdram_control_top_tb.sdram_model : at time  223035.0 ns WRITE: Bank = 0 Row =    0, Col = 462, Data = 01ce
# sdram_control_top_tb.sdram_model : at time  223045.0 ns WRITE: Bank = 0 Row =    0, Col = 463, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223295.0 ns WRITE: Bank = 0 Row =    0, Col = 464, Data = 01d0
# sdram_control_top_tb.sdram_model : at time  223305.0 ns WRITE: Bank = 0 Row =    0, Col = 465, Data = 01d1
# sdram_control_top_tb.sdram_model : at time  223315.0 ns WRITE: Bank = 0 Row =    0, Col = 466, Data = 01d2
# sdram_control_top_tb.sdram_model : at time  223325.0 ns WRITE: Bank = 0 Row =    0, Col = 467, Data = 01d3
# sdram_control_top_tb.sdram_model : at time  223335.0 ns WRITE: Bank = 0 Row =    0, Col = 468, Data = 01d4
# sdram_control_top_tb.sdram_model : at time  223345.0 ns WRITE: Bank = 0 Row =    0, Col = 469, Data = 01d5
# sdram_control_top_tb.sdram_model : at time  223355.0 ns WRITE: Bank = 0 Row =    0, Col = 470, Data = 01d6
# sdram_control_top_tb.sdram_model : at time  223365.0 ns WRITE: Bank = 0 Row =    0, Col = 471, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223615.0 ns WRITE: Bank = 0 Row =    0, Col = 472, Data = 01d8
# sdram_control_top_tb.sdram_model : at time  223625.0 ns WRITE: Bank = 0 Row =    0, Col = 473, Data = 01d9
# sdram_control_top_tb.sdram_model : at time  223635.0 ns WRITE: Bank = 0 Row =    0, Col = 474, Data = 01da
# sdram_control_top_tb.sdram_model : at time  223645.0 ns WRITE: Bank = 0 Row =    0, Col = 475, Data = 01db
# sdram_control_top_tb.sdram_model : at time  223655.0 ns WRITE: Bank = 0 Row =    0, Col = 476, Data = 01dc
# sdram_control_top_tb.sdram_model : at time  223665.0 ns WRITE: Bank = 0 Row =    0, Col = 477, Data = 01dd
# sdram_control_top_tb.sdram_model : at time  223675.0 ns WRITE: Bank = 0 Row =    0, Col = 478, Data = 01de
# sdram_control_top_tb.sdram_model : at time  223685.0 ns WRITE: Bank = 0 Row =    0, Col = 479, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  223905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  223935.0 ns WRITE: Bank = 0 Row =    0, Col = 480, Data = 01e0
# sdram_control_top_tb.sdram_model : at time  223945.0 ns WRITE: Bank = 0 Row =    0, Col = 481, Data = 01e1
# sdram_control_top_tb.sdram_model : at time  223955.0 ns WRITE: Bank = 0 Row =    0, Col = 482, Data = 01e2
# sdram_control_top_tb.sdram_model : at time  223965.0 ns WRITE: Bank = 0 Row =    0, Col = 483, Data = 01e3
# sdram_control_top_tb.sdram_model : at time  223975.0 ns WRITE: Bank = 0 Row =    0, Col = 484, Data = 01e4
# sdram_control_top_tb.sdram_model : at time  223985.0 ns WRITE: Bank = 0 Row =    0, Col = 485, Data = 01e5
# sdram_control_top_tb.sdram_model : at time  223995.0 ns WRITE: Bank = 0 Row =    0, Col = 486, Data = 01e6
# sdram_control_top_tb.sdram_model : at time  224005.0 ns WRITE: Bank = 0 Row =    0, Col = 487, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224255.0 ns WRITE: Bank = 0 Row =    0, Col = 488, Data = 01e8
# sdram_control_top_tb.sdram_model : at time  224265.0 ns WRITE: Bank = 0 Row =    0, Col = 489, Data = 01e9
# sdram_control_top_tb.sdram_model : at time  224275.0 ns WRITE: Bank = 0 Row =    0, Col = 490, Data = 01ea
# sdram_control_top_tb.sdram_model : at time  224285.0 ns WRITE: Bank = 0 Row =    0, Col = 491, Data = 01eb
# sdram_control_top_tb.sdram_model : at time  224295.0 ns WRITE: Bank = 0 Row =    0, Col = 492, Data = 01ec
# sdram_control_top_tb.sdram_model : at time  224305.0 ns WRITE: Bank = 0 Row =    0, Col = 493, Data = 01ed
# sdram_control_top_tb.sdram_model : at time  224315.0 ns WRITE: Bank = 0 Row =    0, Col = 494, Data = 01ee
# sdram_control_top_tb.sdram_model : at time  224325.0 ns WRITE: Bank = 0 Row =    0, Col = 495, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224575.0 ns WRITE: Bank = 0 Row =    0, Col = 496, Data = 01f0
# sdram_control_top_tb.sdram_model : at time  224585.0 ns WRITE: Bank = 0 Row =    0, Col = 497, Data = 01f1
# sdram_control_top_tb.sdram_model : at time  224595.0 ns WRITE: Bank = 0 Row =    0, Col = 498, Data = 01f2
# sdram_control_top_tb.sdram_model : at time  224605.0 ns WRITE: Bank = 0 Row =    0, Col = 499, Data = 01f3
# sdram_control_top_tb.sdram_model : at time  224615.0 ns WRITE: Bank = 0 Row =    0, Col = 500, Data = 01f4
# sdram_control_top_tb.sdram_model : at time  224625.0 ns WRITE: Bank = 0 Row =    0, Col = 501, Data = 01f5
# sdram_control_top_tb.sdram_model : at time  224635.0 ns WRITE: Bank = 0 Row =    0, Col = 502, Data = 01f6
# sdram_control_top_tb.sdram_model : at time  224645.0 ns WRITE: Bank = 0 Row =    0, Col = 503, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  224865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  224895.0 ns WRITE: Bank = 0 Row =    0, Col = 504, Data = 01f8
# sdram_control_top_tb.sdram_model : at time  224905.0 ns WRITE: Bank = 0 Row =    0, Col = 505, Data = 01f9
# sdram_control_top_tb.sdram_model : at time  224915.0 ns WRITE: Bank = 0 Row =    0, Col = 506, Data = 01fa
# sdram_control_top_tb.sdram_model : at time  224925.0 ns WRITE: Bank = 0 Row =    0, Col = 507, Data = 01fb
# sdram_control_top_tb.sdram_model : at time  224935.0 ns WRITE: Bank = 0 Row =    0, Col = 508, Data = 01fc
# sdram_control_top_tb.sdram_model : at time  224945.0 ns WRITE: Bank = 0 Row =    0, Col = 509, Data = 01fd
# sdram_control_top_tb.sdram_model : at time  224955.0 ns WRITE: Bank = 0 Row =    0, Col = 510, Data = 01fe
# sdram_control_top_tb.sdram_model : at time  224965.0 ns WRITE: Bank = 0 Row =    0, Col = 511, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  225215.0 ns WRITE: Bank = 0 Row =    0, Col =   0, Data = 0200
# sdram_control_top_tb.sdram_model : at time  225225.0 ns WRITE: Bank = 0 Row =    0, Col =   1, Data = 0201
# sdram_control_top_tb.sdram_model : at time  225235.0 ns WRITE: Bank = 0 Row =    0, Col =   2, Data = 0202
# sdram_control_top_tb.sdram_model : at time  225245.0 ns WRITE: Bank = 0 Row =    0, Col =   3, Data = 0203
# sdram_control_top_tb.sdram_model : at time  225255.0 ns WRITE: Bank = 0 Row =    0, Col =   4, Data = 0204
# sdram_control_top_tb.sdram_model : at time  225265.0 ns WRITE: Bank = 0 Row =    0, Col =   5, Data = 0205
# sdram_control_top_tb.sdram_model : at time  225275.0 ns WRITE: Bank = 0 Row =    0, Col =   6, Data = 0206
# sdram_control_top_tb.sdram_model : at time  225285.0 ns WRITE: Bank = 0 Row =    0, Col =   7, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  225535.0 ns WRITE: Bank = 0 Row =    1, Col =   8, Data = 0208
# sdram_control_top_tb.sdram_model : at time  225545.0 ns WRITE: Bank = 0 Row =    1, Col =   9, Data = 0209
# sdram_control_top_tb.sdram_model : at time  225555.0 ns WRITE: Bank = 0 Row =    1, Col =  10, Data = 020a
# sdram_control_top_tb.sdram_model : at time  225565.0 ns WRITE: Bank = 0 Row =    1, Col =  11, Data = 020b
# sdram_control_top_tb.sdram_model : at time  225575.0 ns WRITE: Bank = 0 Row =    1, Col =  12, Data = 020c
# sdram_control_top_tb.sdram_model : at time  225585.0 ns WRITE: Bank = 0 Row =    1, Col =  13, Data = 020d
# sdram_control_top_tb.sdram_model : at time  225595.0 ns WRITE: Bank = 0 Row =    1, Col =  14, Data = 020e
# sdram_control_top_tb.sdram_model : at time  225605.0 ns WRITE: Bank = 0 Row =    1, Col =  15, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  225825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  225855.0 ns WRITE: Bank = 0 Row =    1, Col =  16, Data = 0210
# sdram_control_top_tb.sdram_model : at time  225865.0 ns WRITE: Bank = 0 Row =    1, Col =  17, Data = 0211
# sdram_control_top_tb.sdram_model : at time  225875.0 ns WRITE: Bank = 0 Row =    1, Col =  18, Data = 0212
# sdram_control_top_tb.sdram_model : at time  225885.0 ns WRITE: Bank = 0 Row =    1, Col =  19, Data = 0213
# sdram_control_top_tb.sdram_model : at time  225895.0 ns WRITE: Bank = 0 Row =    1, Col =  20, Data = 0214
# sdram_control_top_tb.sdram_model : at time  225905.0 ns WRITE: Bank = 0 Row =    1, Col =  21, Data = 0215
# sdram_control_top_tb.sdram_model : at time  225915.0 ns WRITE: Bank = 0 Row =    1, Col =  22, Data = 0216
# sdram_control_top_tb.sdram_model : at time  225925.0 ns WRITE: Bank = 0 Row =    1, Col =  23, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226175.0 ns WRITE: Bank = 0 Row =    1, Col =  24, Data = 0218
# sdram_control_top_tb.sdram_model : at time  226185.0 ns WRITE: Bank = 0 Row =    1, Col =  25, Data = 0219
# sdram_control_top_tb.sdram_model : at time  226195.0 ns WRITE: Bank = 0 Row =    1, Col =  26, Data = 021a
# sdram_control_top_tb.sdram_model : at time  226205.0 ns WRITE: Bank = 0 Row =    1, Col =  27, Data = 021b
# sdram_control_top_tb.sdram_model : at time  226215.0 ns WRITE: Bank = 0 Row =    1, Col =  28, Data = 021c
# sdram_control_top_tb.sdram_model : at time  226225.0 ns WRITE: Bank = 0 Row =    1, Col =  29, Data = 021d
# sdram_control_top_tb.sdram_model : at time  226235.0 ns WRITE: Bank = 0 Row =    1, Col =  30, Data = 021e
# sdram_control_top_tb.sdram_model : at time  226245.0 ns WRITE: Bank = 0 Row =    1, Col =  31, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226495.0 ns WRITE: Bank = 0 Row =    1, Col =  32, Data = 0220
# sdram_control_top_tb.sdram_model : at time  226505.0 ns WRITE: Bank = 0 Row =    1, Col =  33, Data = 0221
# sdram_control_top_tb.sdram_model : at time  226515.0 ns WRITE: Bank = 0 Row =    1, Col =  34, Data = 0222
# sdram_control_top_tb.sdram_model : at time  226525.0 ns WRITE: Bank = 0 Row =    1, Col =  35, Data = 0223
# sdram_control_top_tb.sdram_model : at time  226535.0 ns WRITE: Bank = 0 Row =    1, Col =  36, Data = 0224
# sdram_control_top_tb.sdram_model : at time  226545.0 ns WRITE: Bank = 0 Row =    1, Col =  37, Data = 0225
# sdram_control_top_tb.sdram_model : at time  226555.0 ns WRITE: Bank = 0 Row =    1, Col =  38, Data = 0226
# sdram_control_top_tb.sdram_model : at time  226565.0 ns WRITE: Bank = 0 Row =    1, Col =  39, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  226785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  226815.0 ns WRITE: Bank = 0 Row =    1, Col =  40, Data = 0228
# sdram_control_top_tb.sdram_model : at time  226825.0 ns WRITE: Bank = 0 Row =    1, Col =  41, Data = 0229
# sdram_control_top_tb.sdram_model : at time  226835.0 ns WRITE: Bank = 0 Row =    1, Col =  42, Data = 022a
# sdram_control_top_tb.sdram_model : at time  226845.0 ns WRITE: Bank = 0 Row =    1, Col =  43, Data = 022b
# sdram_control_top_tb.sdram_model : at time  226855.0 ns WRITE: Bank = 0 Row =    1, Col =  44, Data = 022c
# sdram_control_top_tb.sdram_model : at time  226865.0 ns WRITE: Bank = 0 Row =    1, Col =  45, Data = 022d
# sdram_control_top_tb.sdram_model : at time  226875.0 ns WRITE: Bank = 0 Row =    1, Col =  46, Data = 022e
# sdram_control_top_tb.sdram_model : at time  226885.0 ns WRITE: Bank = 0 Row =    1, Col =  47, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227135.0 ns WRITE: Bank = 0 Row =    1, Col =  48, Data = 0230
# sdram_control_top_tb.sdram_model : at time  227145.0 ns WRITE: Bank = 0 Row =    1, Col =  49, Data = 0231
# sdram_control_top_tb.sdram_model : at time  227155.0 ns WRITE: Bank = 0 Row =    1, Col =  50, Data = 0232
# sdram_control_top_tb.sdram_model : at time  227165.0 ns WRITE: Bank = 0 Row =    1, Col =  51, Data = 0233
# sdram_control_top_tb.sdram_model : at time  227175.0 ns WRITE: Bank = 0 Row =    1, Col =  52, Data = 0234
# sdram_control_top_tb.sdram_model : at time  227185.0 ns WRITE: Bank = 0 Row =    1, Col =  53, Data = 0235
# sdram_control_top_tb.sdram_model : at time  227195.0 ns WRITE: Bank = 0 Row =    1, Col =  54, Data = 0236
# sdram_control_top_tb.sdram_model : at time  227205.0 ns WRITE: Bank = 0 Row =    1, Col =  55, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227455.0 ns WRITE: Bank = 0 Row =    1, Col =  56, Data = 0238
# sdram_control_top_tb.sdram_model : at time  227465.0 ns WRITE: Bank = 0 Row =    1, Col =  57, Data = 0239
# sdram_control_top_tb.sdram_model : at time  227475.0 ns WRITE: Bank = 0 Row =    1, Col =  58, Data = 023a
# sdram_control_top_tb.sdram_model : at time  227485.0 ns WRITE: Bank = 0 Row =    1, Col =  59, Data = 023b
# sdram_control_top_tb.sdram_model : at time  227495.0 ns WRITE: Bank = 0 Row =    1, Col =  60, Data = 023c
# sdram_control_top_tb.sdram_model : at time  227505.0 ns WRITE: Bank = 0 Row =    1, Col =  61, Data = 023d
# sdram_control_top_tb.sdram_model : at time  227515.0 ns WRITE: Bank = 0 Row =    1, Col =  62, Data = 023e
# sdram_control_top_tb.sdram_model : at time  227525.0 ns WRITE: Bank = 0 Row =    1, Col =  63, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  227745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  227775.0 ns WRITE: Bank = 0 Row =    1, Col =  64, Data = 0240
# sdram_control_top_tb.sdram_model : at time  227785.0 ns WRITE: Bank = 0 Row =    1, Col =  65, Data = 0241
# sdram_control_top_tb.sdram_model : at time  227795.0 ns WRITE: Bank = 0 Row =    1, Col =  66, Data = 0242
# sdram_control_top_tb.sdram_model : at time  227805.0 ns WRITE: Bank = 0 Row =    1, Col =  67, Data = 0243
# sdram_control_top_tb.sdram_model : at time  227815.0 ns WRITE: Bank = 0 Row =    1, Col =  68, Data = 0244
# sdram_control_top_tb.sdram_model : at time  227825.0 ns WRITE: Bank = 0 Row =    1, Col =  69, Data = 0245
# sdram_control_top_tb.sdram_model : at time  227835.0 ns WRITE: Bank = 0 Row =    1, Col =  70, Data = 0246
# sdram_control_top_tb.sdram_model : at time  227845.0 ns WRITE: Bank = 0 Row =    1, Col =  71, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228095.0 ns WRITE: Bank = 0 Row =    1, Col =  72, Data = 0248
# sdram_control_top_tb.sdram_model : at time  228105.0 ns WRITE: Bank = 0 Row =    1, Col =  73, Data = 0249
# sdram_control_top_tb.sdram_model : at time  228115.0 ns WRITE: Bank = 0 Row =    1, Col =  74, Data = 024a
# sdram_control_top_tb.sdram_model : at time  228125.0 ns WRITE: Bank = 0 Row =    1, Col =  75, Data = 024b
# sdram_control_top_tb.sdram_model : at time  228135.0 ns WRITE: Bank = 0 Row =    1, Col =  76, Data = 024c
# sdram_control_top_tb.sdram_model : at time  228145.0 ns WRITE: Bank = 0 Row =    1, Col =  77, Data = 024d
# sdram_control_top_tb.sdram_model : at time  228155.0 ns WRITE: Bank = 0 Row =    1, Col =  78, Data = 024e
# sdram_control_top_tb.sdram_model : at time  228165.0 ns WRITE: Bank = 0 Row =    1, Col =  79, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228415.0 ns WRITE: Bank = 0 Row =    1, Col =  80, Data = 0250
# sdram_control_top_tb.sdram_model : at time  228425.0 ns WRITE: Bank = 0 Row =    1, Col =  81, Data = 0251
# sdram_control_top_tb.sdram_model : at time  228435.0 ns WRITE: Bank = 0 Row =    1, Col =  82, Data = 0252
# sdram_control_top_tb.sdram_model : at time  228445.0 ns WRITE: Bank = 0 Row =    1, Col =  83, Data = 0253
# sdram_control_top_tb.sdram_model : at time  228455.0 ns WRITE: Bank = 0 Row =    1, Col =  84, Data = 0254
# sdram_control_top_tb.sdram_model : at time  228465.0 ns WRITE: Bank = 0 Row =    1, Col =  85, Data = 0255
# sdram_control_top_tb.sdram_model : at time  228475.0 ns WRITE: Bank = 0 Row =    1, Col =  86, Data = 0256
# sdram_control_top_tb.sdram_model : at time  228485.0 ns WRITE: Bank = 0 Row =    1, Col =  87, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  228705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  228735.0 ns WRITE: Bank = 0 Row =    1, Col =  88, Data = 0258
# sdram_control_top_tb.sdram_model : at time  228745.0 ns WRITE: Bank = 0 Row =    1, Col =  89, Data = 0259
# sdram_control_top_tb.sdram_model : at time  228755.0 ns WRITE: Bank = 0 Row =    1, Col =  90, Data = 025a
# sdram_control_top_tb.sdram_model : at time  228765.0 ns WRITE: Bank = 0 Row =    1, Col =  91, Data = 025b
# sdram_control_top_tb.sdram_model : at time  228775.0 ns WRITE: Bank = 0 Row =    1, Col =  92, Data = 025c
# sdram_control_top_tb.sdram_model : at time  228785.0 ns WRITE: Bank = 0 Row =    1, Col =  93, Data = 025d
# sdram_control_top_tb.sdram_model : at time  228795.0 ns WRITE: Bank = 0 Row =    1, Col =  94, Data = 025e
# sdram_control_top_tb.sdram_model : at time  228805.0 ns WRITE: Bank = 0 Row =    1, Col =  95, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229055.0 ns WRITE: Bank = 0 Row =    1, Col =  96, Data = 0260
# sdram_control_top_tb.sdram_model : at time  229065.0 ns WRITE: Bank = 0 Row =    1, Col =  97, Data = 0261
# sdram_control_top_tb.sdram_model : at time  229075.0 ns WRITE: Bank = 0 Row =    1, Col =  98, Data = 0262
# sdram_control_top_tb.sdram_model : at time  229085.0 ns WRITE: Bank = 0 Row =    1, Col =  99, Data = 0263
# sdram_control_top_tb.sdram_model : at time  229095.0 ns WRITE: Bank = 0 Row =    1, Col = 100, Data = 0264
# sdram_control_top_tb.sdram_model : at time  229105.0 ns WRITE: Bank = 0 Row =    1, Col = 101, Data = 0265
# sdram_control_top_tb.sdram_model : at time  229115.0 ns WRITE: Bank = 0 Row =    1, Col = 102, Data = 0266
# sdram_control_top_tb.sdram_model : at time  229125.0 ns WRITE: Bank = 0 Row =    1, Col = 103, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229375.0 ns WRITE: Bank = 0 Row =    1, Col = 104, Data = 0268
# sdram_control_top_tb.sdram_model : at time  229385.0 ns WRITE: Bank = 0 Row =    1, Col = 105, Data = 0269
# sdram_control_top_tb.sdram_model : at time  229395.0 ns WRITE: Bank = 0 Row =    1, Col = 106, Data = 026a
# sdram_control_top_tb.sdram_model : at time  229405.0 ns WRITE: Bank = 0 Row =    1, Col = 107, Data = 026b
# sdram_control_top_tb.sdram_model : at time  229415.0 ns WRITE: Bank = 0 Row =    1, Col = 108, Data = 026c
# sdram_control_top_tb.sdram_model : at time  229425.0 ns WRITE: Bank = 0 Row =    1, Col = 109, Data = 026d
# sdram_control_top_tb.sdram_model : at time  229435.0 ns WRITE: Bank = 0 Row =    1, Col = 110, Data = 026e
# sdram_control_top_tb.sdram_model : at time  229445.0 ns WRITE: Bank = 0 Row =    1, Col = 111, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  229695.0 ns WRITE: Bank = 0 Row =    1, Col = 112, Data = 0270
# sdram_control_top_tb.sdram_model : at time  229705.0 ns WRITE: Bank = 0 Row =    1, Col = 113, Data = 0271
# sdram_control_top_tb.sdram_model : at time  229715.0 ns WRITE: Bank = 0 Row =    1, Col = 114, Data = 0272
# sdram_control_top_tb.sdram_model : at time  229725.0 ns WRITE: Bank = 0 Row =    1, Col = 115, Data = 0273
# sdram_control_top_tb.sdram_model : at time  229735.0 ns WRITE: Bank = 0 Row =    1, Col = 116, Data = 0274
# sdram_control_top_tb.sdram_model : at time  229745.0 ns WRITE: Bank = 0 Row =    1, Col = 117, Data = 0275
# sdram_control_top_tb.sdram_model : at time  229755.0 ns WRITE: Bank = 0 Row =    1, Col = 118, Data = 0276
# sdram_control_top_tb.sdram_model : at time  229765.0 ns WRITE: Bank = 0 Row =    1, Col = 119, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  229985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230015.0 ns WRITE: Bank = 0 Row =    1, Col = 120, Data = 0278
# sdram_control_top_tb.sdram_model : at time  230025.0 ns WRITE: Bank = 0 Row =    1, Col = 121, Data = 0279
# sdram_control_top_tb.sdram_model : at time  230035.0 ns WRITE: Bank = 0 Row =    1, Col = 122, Data = 027a
# sdram_control_top_tb.sdram_model : at time  230045.0 ns WRITE: Bank = 0 Row =    1, Col = 123, Data = 027b
# sdram_control_top_tb.sdram_model : at time  230055.0 ns WRITE: Bank = 0 Row =    1, Col = 124, Data = 027c
# sdram_control_top_tb.sdram_model : at time  230065.0 ns WRITE: Bank = 0 Row =    1, Col = 125, Data = 027d
# sdram_control_top_tb.sdram_model : at time  230075.0 ns WRITE: Bank = 0 Row =    1, Col = 126, Data = 027e
# sdram_control_top_tb.sdram_model : at time  230085.0 ns WRITE: Bank = 0 Row =    1, Col = 127, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230335.0 ns WRITE: Bank = 0 Row =    1, Col = 128, Data = 0280
# sdram_control_top_tb.sdram_model : at time  230345.0 ns WRITE: Bank = 0 Row =    1, Col = 129, Data = 0281
# sdram_control_top_tb.sdram_model : at time  230355.0 ns WRITE: Bank = 0 Row =    1, Col = 130, Data = 0282
# sdram_control_top_tb.sdram_model : at time  230365.0 ns WRITE: Bank = 0 Row =    1, Col = 131, Data = 0283
# sdram_control_top_tb.sdram_model : at time  230375.0 ns WRITE: Bank = 0 Row =    1, Col = 132, Data = 0284
# sdram_control_top_tb.sdram_model : at time  230385.0 ns WRITE: Bank = 0 Row =    1, Col = 133, Data = 0285
# sdram_control_top_tb.sdram_model : at time  230395.0 ns WRITE: Bank = 0 Row =    1, Col = 134, Data = 0286
# sdram_control_top_tb.sdram_model : at time  230405.0 ns WRITE: Bank = 0 Row =    1, Col = 135, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230655.0 ns WRITE: Bank = 0 Row =    1, Col = 136, Data = 0288
# sdram_control_top_tb.sdram_model : at time  230665.0 ns WRITE: Bank = 0 Row =    1, Col = 137, Data = 0289
# sdram_control_top_tb.sdram_model : at time  230675.0 ns WRITE: Bank = 0 Row =    1, Col = 138, Data = 028a
# sdram_control_top_tb.sdram_model : at time  230685.0 ns WRITE: Bank = 0 Row =    1, Col = 139, Data = 028b
# sdram_control_top_tb.sdram_model : at time  230695.0 ns WRITE: Bank = 0 Row =    1, Col = 140, Data = 028c
# sdram_control_top_tb.sdram_model : at time  230705.0 ns WRITE: Bank = 0 Row =    1, Col = 141, Data = 028d
# sdram_control_top_tb.sdram_model : at time  230715.0 ns WRITE: Bank = 0 Row =    1, Col = 142, Data = 028e
# sdram_control_top_tb.sdram_model : at time  230725.0 ns WRITE: Bank = 0 Row =    1, Col = 143, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  230945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  230975.0 ns WRITE: Bank = 0 Row =    1, Col = 144, Data = 0290
# sdram_control_top_tb.sdram_model : at time  230985.0 ns WRITE: Bank = 0 Row =    1, Col = 145, Data = 0291
# sdram_control_top_tb.sdram_model : at time  230995.0 ns WRITE: Bank = 0 Row =    1, Col = 146, Data = 0292
# sdram_control_top_tb.sdram_model : at time  231005.0 ns WRITE: Bank = 0 Row =    1, Col = 147, Data = 0293
# sdram_control_top_tb.sdram_model : at time  231015.0 ns WRITE: Bank = 0 Row =    1, Col = 148, Data = 0294
# sdram_control_top_tb.sdram_model : at time  231025.0 ns WRITE: Bank = 0 Row =    1, Col = 149, Data = 0295
# sdram_control_top_tb.sdram_model : at time  231035.0 ns WRITE: Bank = 0 Row =    1, Col = 150, Data = 0296
# sdram_control_top_tb.sdram_model : at time  231045.0 ns WRITE: Bank = 0 Row =    1, Col = 151, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231295.0 ns WRITE: Bank = 0 Row =    1, Col = 152, Data = 0298
# sdram_control_top_tb.sdram_model : at time  231305.0 ns WRITE: Bank = 0 Row =    1, Col = 153, Data = 0299
# sdram_control_top_tb.sdram_model : at time  231315.0 ns WRITE: Bank = 0 Row =    1, Col = 154, Data = 029a
# sdram_control_top_tb.sdram_model : at time  231325.0 ns WRITE: Bank = 0 Row =    1, Col = 155, Data = 029b
# sdram_control_top_tb.sdram_model : at time  231335.0 ns WRITE: Bank = 0 Row =    1, Col = 156, Data = 029c
# sdram_control_top_tb.sdram_model : at time  231345.0 ns WRITE: Bank = 0 Row =    1, Col = 157, Data = 029d
# sdram_control_top_tb.sdram_model : at time  231355.0 ns WRITE: Bank = 0 Row =    1, Col = 158, Data = 029e
# sdram_control_top_tb.sdram_model : at time  231365.0 ns WRITE: Bank = 0 Row =    1, Col = 159, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231615.0 ns WRITE: Bank = 0 Row =    1, Col = 160, Data = 02a0
# sdram_control_top_tb.sdram_model : at time  231625.0 ns WRITE: Bank = 0 Row =    1, Col = 161, Data = 02a1
# sdram_control_top_tb.sdram_model : at time  231635.0 ns WRITE: Bank = 0 Row =    1, Col = 162, Data = 02a2
# sdram_control_top_tb.sdram_model : at time  231645.0 ns WRITE: Bank = 0 Row =    1, Col = 163, Data = 02a3
# sdram_control_top_tb.sdram_model : at time  231655.0 ns WRITE: Bank = 0 Row =    1, Col = 164, Data = 02a4
# sdram_control_top_tb.sdram_model : at time  231665.0 ns WRITE: Bank = 0 Row =    1, Col = 165, Data = 02a5
# sdram_control_top_tb.sdram_model : at time  231675.0 ns WRITE: Bank = 0 Row =    1, Col = 166, Data = 02a6
# sdram_control_top_tb.sdram_model : at time  231685.0 ns WRITE: Bank = 0 Row =    1, Col = 167, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  231905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  231935.0 ns WRITE: Bank = 0 Row =    1, Col = 168, Data = 02a8
# sdram_control_top_tb.sdram_model : at time  231945.0 ns WRITE: Bank = 0 Row =    1, Col = 169, Data = 02a9
# sdram_control_top_tb.sdram_model : at time  231955.0 ns WRITE: Bank = 0 Row =    1, Col = 170, Data = 02aa
# sdram_control_top_tb.sdram_model : at time  231965.0 ns WRITE: Bank = 0 Row =    1, Col = 171, Data = 02ab
# sdram_control_top_tb.sdram_model : at time  231975.0 ns WRITE: Bank = 0 Row =    1, Col = 172, Data = 02ac
# sdram_control_top_tb.sdram_model : at time  231985.0 ns WRITE: Bank = 0 Row =    1, Col = 173, Data = 02ad
# sdram_control_top_tb.sdram_model : at time  231995.0 ns WRITE: Bank = 0 Row =    1, Col = 174, Data = 02ae
# sdram_control_top_tb.sdram_model : at time  232005.0 ns WRITE: Bank = 0 Row =    1, Col = 175, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232255.0 ns WRITE: Bank = 0 Row =    1, Col = 176, Data = 02b0
# sdram_control_top_tb.sdram_model : at time  232265.0 ns WRITE: Bank = 0 Row =    1, Col = 177, Data = 02b1
# sdram_control_top_tb.sdram_model : at time  232275.0 ns WRITE: Bank = 0 Row =    1, Col = 178, Data = 02b2
# sdram_control_top_tb.sdram_model : at time  232285.0 ns WRITE: Bank = 0 Row =    1, Col = 179, Data = 02b3
# sdram_control_top_tb.sdram_model : at time  232295.0 ns WRITE: Bank = 0 Row =    1, Col = 180, Data = 02b4
# sdram_control_top_tb.sdram_model : at time  232305.0 ns WRITE: Bank = 0 Row =    1, Col = 181, Data = 02b5
# sdram_control_top_tb.sdram_model : at time  232315.0 ns WRITE: Bank = 0 Row =    1, Col = 182, Data = 02b6
# sdram_control_top_tb.sdram_model : at time  232325.0 ns WRITE: Bank = 0 Row =    1, Col = 183, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232575.0 ns WRITE: Bank = 0 Row =    1, Col = 184, Data = 02b8
# sdram_control_top_tb.sdram_model : at time  232585.0 ns WRITE: Bank = 0 Row =    1, Col = 185, Data = 02b9
# sdram_control_top_tb.sdram_model : at time  232595.0 ns WRITE: Bank = 0 Row =    1, Col = 186, Data = 02ba
# sdram_control_top_tb.sdram_model : at time  232605.0 ns WRITE: Bank = 0 Row =    1, Col = 187, Data = 02bb
# sdram_control_top_tb.sdram_model : at time  232615.0 ns WRITE: Bank = 0 Row =    1, Col = 188, Data = 02bc
# sdram_control_top_tb.sdram_model : at time  232625.0 ns WRITE: Bank = 0 Row =    1, Col = 189, Data = 02bd
# sdram_control_top_tb.sdram_model : at time  232635.0 ns WRITE: Bank = 0 Row =    1, Col = 190, Data = 02be
# sdram_control_top_tb.sdram_model : at time  232645.0 ns WRITE: Bank = 0 Row =    1, Col = 191, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  232865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  232895.0 ns WRITE: Bank = 0 Row =    1, Col = 192, Data = 02c0
# sdram_control_top_tb.sdram_model : at time  232905.0 ns WRITE: Bank = 0 Row =    1, Col = 193, Data = 02c1
# sdram_control_top_tb.sdram_model : at time  232915.0 ns WRITE: Bank = 0 Row =    1, Col = 194, Data = 02c2
# sdram_control_top_tb.sdram_model : at time  232925.0 ns WRITE: Bank = 0 Row =    1, Col = 195, Data = 02c3
# sdram_control_top_tb.sdram_model : at time  232935.0 ns WRITE: Bank = 0 Row =    1, Col = 196, Data = 02c4
# sdram_control_top_tb.sdram_model : at time  232945.0 ns WRITE: Bank = 0 Row =    1, Col = 197, Data = 02c5
# sdram_control_top_tb.sdram_model : at time  232955.0 ns WRITE: Bank = 0 Row =    1, Col = 198, Data = 02c6
# sdram_control_top_tb.sdram_model : at time  232965.0 ns WRITE: Bank = 0 Row =    1, Col = 199, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233215.0 ns WRITE: Bank = 0 Row =    1, Col = 200, Data = 02c8
# sdram_control_top_tb.sdram_model : at time  233225.0 ns WRITE: Bank = 0 Row =    1, Col = 201, Data = 02c9
# sdram_control_top_tb.sdram_model : at time  233235.0 ns WRITE: Bank = 0 Row =    1, Col = 202, Data = 02ca
# sdram_control_top_tb.sdram_model : at time  233245.0 ns WRITE: Bank = 0 Row =    1, Col = 203, Data = 02cb
# sdram_control_top_tb.sdram_model : at time  233255.0 ns WRITE: Bank = 0 Row =    1, Col = 204, Data = 02cc
# sdram_control_top_tb.sdram_model : at time  233265.0 ns WRITE: Bank = 0 Row =    1, Col = 205, Data = 02cd
# sdram_control_top_tb.sdram_model : at time  233275.0 ns WRITE: Bank = 0 Row =    1, Col = 206, Data = 02ce
# sdram_control_top_tb.sdram_model : at time  233285.0 ns WRITE: Bank = 0 Row =    1, Col = 207, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233535.0 ns WRITE: Bank = 0 Row =    1, Col = 208, Data = 02d0
# sdram_control_top_tb.sdram_model : at time  233545.0 ns WRITE: Bank = 0 Row =    1, Col = 209, Data = 02d1
# sdram_control_top_tb.sdram_model : at time  233555.0 ns WRITE: Bank = 0 Row =    1, Col = 210, Data = 02d2
# sdram_control_top_tb.sdram_model : at time  233565.0 ns WRITE: Bank = 0 Row =    1, Col = 211, Data = 02d3
# sdram_control_top_tb.sdram_model : at time  233575.0 ns WRITE: Bank = 0 Row =    1, Col = 212, Data = 02d4
# sdram_control_top_tb.sdram_model : at time  233585.0 ns WRITE: Bank = 0 Row =    1, Col = 213, Data = 02d5
# sdram_control_top_tb.sdram_model : at time  233595.0 ns WRITE: Bank = 0 Row =    1, Col = 214, Data = 02d6
# sdram_control_top_tb.sdram_model : at time  233605.0 ns WRITE: Bank = 0 Row =    1, Col = 215, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  233725.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233825.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  233955.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  233985.0 ns WRITE: Bank = 0 Row =    1, Col = 216, Data = 02d8
# sdram_control_top_tb.sdram_model : at time  233995.0 ns WRITE: Bank = 0 Row =    1, Col = 217, Data = 02d9
# sdram_control_top_tb.sdram_model : at time  234005.0 ns WRITE: Bank = 0 Row =    1, Col = 218, Data = 02da
# sdram_control_top_tb.sdram_model : at time  234015.0 ns WRITE: Bank = 0 Row =    1, Col = 219, Data = 02db
# sdram_control_top_tb.sdram_model : at time  234025.0 ns WRITE: Bank = 0 Row =    1, Col = 220, Data = 02dc
# sdram_control_top_tb.sdram_model : at time  234035.0 ns WRITE: Bank = 0 Row =    1, Col = 221, Data = 02dd
# sdram_control_top_tb.sdram_model : at time  234045.0 ns WRITE: Bank = 0 Row =    1, Col = 222, Data = 02de
# sdram_control_top_tb.sdram_model : at time  234055.0 ns WRITE: Bank = 0 Row =    1, Col = 223, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234125.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234155.0 ns WRITE: Bank = 0 Row =    1, Col = 224, Data = 02e0
# sdram_control_top_tb.sdram_model : at time  234165.0 ns WRITE: Bank = 0 Row =    1, Col = 225, Data = 02e1
# sdram_control_top_tb.sdram_model : at time  234175.0 ns WRITE: Bank = 0 Row =    1, Col = 226, Data = 02e2
# sdram_control_top_tb.sdram_model : at time  234185.0 ns WRITE: Bank = 0 Row =    1, Col = 227, Data = 02e3
# sdram_control_top_tb.sdram_model : at time  234195.0 ns WRITE: Bank = 0 Row =    1, Col = 228, Data = 02e4
# sdram_control_top_tb.sdram_model : at time  234205.0 ns WRITE: Bank = 0 Row =    1, Col = 229, Data = 02e5
# sdram_control_top_tb.sdram_model : at time  234215.0 ns WRITE: Bank = 0 Row =    1, Col = 230, Data = 02e6
# sdram_control_top_tb.sdram_model : at time  234225.0 ns WRITE: Bank = 0 Row =    1, Col = 231, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234495.0 ns WRITE: Bank = 0 Row =    1, Col = 232, Data = 02e8
# sdram_control_top_tb.sdram_model : at time  234505.0 ns WRITE: Bank = 0 Row =    1, Col = 233, Data = 02e9
# sdram_control_top_tb.sdram_model : at time  234515.0 ns WRITE: Bank = 0 Row =    1, Col = 234, Data = 02ea
# sdram_control_top_tb.sdram_model : at time  234525.0 ns WRITE: Bank = 0 Row =    1, Col = 235, Data = 02eb
# sdram_control_top_tb.sdram_model : at time  234535.0 ns WRITE: Bank = 0 Row =    1, Col = 236, Data = 02ec
# sdram_control_top_tb.sdram_model : at time  234545.0 ns WRITE: Bank = 0 Row =    1, Col = 237, Data = 02ed
# sdram_control_top_tb.sdram_model : at time  234555.0 ns WRITE: Bank = 0 Row =    1, Col = 238, Data = 02ee
# sdram_control_top_tb.sdram_model : at time  234565.0 ns WRITE: Bank = 0 Row =    1, Col = 239, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  234785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  234815.0 ns WRITE: Bank = 0 Row =    1, Col = 240, Data = 02f0
# sdram_control_top_tb.sdram_model : at time  234825.0 ns WRITE: Bank = 0 Row =    1, Col = 241, Data = 02f1
# sdram_control_top_tb.sdram_model : at time  234835.0 ns WRITE: Bank = 0 Row =    1, Col = 242, Data = 02f2
# sdram_control_top_tb.sdram_model : at time  234845.0 ns WRITE: Bank = 0 Row =    1, Col = 243, Data = 02f3
# sdram_control_top_tb.sdram_model : at time  234855.0 ns WRITE: Bank = 0 Row =    1, Col = 244, Data = 02f4
# sdram_control_top_tb.sdram_model : at time  234865.0 ns WRITE: Bank = 0 Row =    1, Col = 245, Data = 02f5
# sdram_control_top_tb.sdram_model : at time  234875.0 ns WRITE: Bank = 0 Row =    1, Col = 246, Data = 02f6
# sdram_control_top_tb.sdram_model : at time  234885.0 ns WRITE: Bank = 0 Row =    1, Col = 247, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235135.0 ns WRITE: Bank = 0 Row =    1, Col = 248, Data = 02f8
# sdram_control_top_tb.sdram_model : at time  235145.0 ns WRITE: Bank = 0 Row =    1, Col = 249, Data = 02f9
# sdram_control_top_tb.sdram_model : at time  235155.0 ns WRITE: Bank = 0 Row =    1, Col = 250, Data = 02fa
# sdram_control_top_tb.sdram_model : at time  235165.0 ns WRITE: Bank = 0 Row =    1, Col = 251, Data = 02fb
# sdram_control_top_tb.sdram_model : at time  235175.0 ns WRITE: Bank = 0 Row =    1, Col = 252, Data = 02fc
# sdram_control_top_tb.sdram_model : at time  235185.0 ns WRITE: Bank = 0 Row =    1, Col = 253, Data = 02fd
# sdram_control_top_tb.sdram_model : at time  235195.0 ns WRITE: Bank = 0 Row =    1, Col = 254, Data = 02fe
# sdram_control_top_tb.sdram_model : at time  235205.0 ns WRITE: Bank = 0 Row =    1, Col = 255, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235455.0 ns WRITE: Bank = 0 Row =    1, Col = 256, Data = 0300
# sdram_control_top_tb.sdram_model : at time  235465.0 ns WRITE: Bank = 0 Row =    1, Col = 257, Data = 0301
# sdram_control_top_tb.sdram_model : at time  235475.0 ns WRITE: Bank = 0 Row =    1, Col = 258, Data = 0302
# sdram_control_top_tb.sdram_model : at time  235485.0 ns WRITE: Bank = 0 Row =    1, Col = 259, Data = 0303
# sdram_control_top_tb.sdram_model : at time  235495.0 ns WRITE: Bank = 0 Row =    1, Col = 260, Data = 0304
# sdram_control_top_tb.sdram_model : at time  235505.0 ns WRITE: Bank = 0 Row =    1, Col = 261, Data = 0305
# sdram_control_top_tb.sdram_model : at time  235515.0 ns WRITE: Bank = 0 Row =    1, Col = 262, Data = 0306
# sdram_control_top_tb.sdram_model : at time  235525.0 ns WRITE: Bank = 0 Row =    1, Col = 263, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  235745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  235775.0 ns WRITE: Bank = 0 Row =    1, Col = 264, Data = 0308
# sdram_control_top_tb.sdram_model : at time  235785.0 ns WRITE: Bank = 0 Row =    1, Col = 265, Data = 0309
# sdram_control_top_tb.sdram_model : at time  235795.0 ns WRITE: Bank = 0 Row =    1, Col = 266, Data = 030a
# sdram_control_top_tb.sdram_model : at time  235805.0 ns WRITE: Bank = 0 Row =    1, Col = 267, Data = 030b
# sdram_control_top_tb.sdram_model : at time  235815.0 ns WRITE: Bank = 0 Row =    1, Col = 268, Data = 030c
# sdram_control_top_tb.sdram_model : at time  235825.0 ns WRITE: Bank = 0 Row =    1, Col = 269, Data = 030d
# sdram_control_top_tb.sdram_model : at time  235835.0 ns WRITE: Bank = 0 Row =    1, Col = 270, Data = 030e
# sdram_control_top_tb.sdram_model : at time  235845.0 ns WRITE: Bank = 0 Row =    1, Col = 271, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236095.0 ns WRITE: Bank = 0 Row =    1, Col = 272, Data = 0310
# sdram_control_top_tb.sdram_model : at time  236105.0 ns WRITE: Bank = 0 Row =    1, Col = 273, Data = 0311
# sdram_control_top_tb.sdram_model : at time  236115.0 ns WRITE: Bank = 0 Row =    1, Col = 274, Data = 0312
# sdram_control_top_tb.sdram_model : at time  236125.0 ns WRITE: Bank = 0 Row =    1, Col = 275, Data = 0313
# sdram_control_top_tb.sdram_model : at time  236135.0 ns WRITE: Bank = 0 Row =    1, Col = 276, Data = 0314
# sdram_control_top_tb.sdram_model : at time  236145.0 ns WRITE: Bank = 0 Row =    1, Col = 277, Data = 0315
# sdram_control_top_tb.sdram_model : at time  236155.0 ns WRITE: Bank = 0 Row =    1, Col = 278, Data = 0316
# sdram_control_top_tb.sdram_model : at time  236165.0 ns WRITE: Bank = 0 Row =    1, Col = 279, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236415.0 ns WRITE: Bank = 0 Row =    1, Col = 280, Data = 0318
# sdram_control_top_tb.sdram_model : at time  236425.0 ns WRITE: Bank = 0 Row =    1, Col = 281, Data = 0319
# sdram_control_top_tb.sdram_model : at time  236435.0 ns WRITE: Bank = 0 Row =    1, Col = 282, Data = 031a
# sdram_control_top_tb.sdram_model : at time  236445.0 ns WRITE: Bank = 0 Row =    1, Col = 283, Data = 031b
# sdram_control_top_tb.sdram_model : at time  236455.0 ns WRITE: Bank = 0 Row =    1, Col = 284, Data = 031c
# sdram_control_top_tb.sdram_model : at time  236465.0 ns WRITE: Bank = 0 Row =    1, Col = 285, Data = 031d
# sdram_control_top_tb.sdram_model : at time  236475.0 ns WRITE: Bank = 0 Row =    1, Col = 286, Data = 031e
# sdram_control_top_tb.sdram_model : at time  236485.0 ns WRITE: Bank = 0 Row =    1, Col = 287, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  236705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  236735.0 ns WRITE: Bank = 0 Row =    1, Col = 288, Data = 0320
# sdram_control_top_tb.sdram_model : at time  236745.0 ns WRITE: Bank = 0 Row =    1, Col = 289, Data = 0321
# sdram_control_top_tb.sdram_model : at time  236755.0 ns WRITE: Bank = 0 Row =    1, Col = 290, Data = 0322
# sdram_control_top_tb.sdram_model : at time  236765.0 ns WRITE: Bank = 0 Row =    1, Col = 291, Data = 0323
# sdram_control_top_tb.sdram_model : at time  236775.0 ns WRITE: Bank = 0 Row =    1, Col = 292, Data = 0324
# sdram_control_top_tb.sdram_model : at time  236785.0 ns WRITE: Bank = 0 Row =    1, Col = 293, Data = 0325
# sdram_control_top_tb.sdram_model : at time  236795.0 ns WRITE: Bank = 0 Row =    1, Col = 294, Data = 0326
# sdram_control_top_tb.sdram_model : at time  236805.0 ns WRITE: Bank = 0 Row =    1, Col = 295, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237055.0 ns WRITE: Bank = 0 Row =    1, Col = 296, Data = 0328
# sdram_control_top_tb.sdram_model : at time  237065.0 ns WRITE: Bank = 0 Row =    1, Col = 297, Data = 0329
# sdram_control_top_tb.sdram_model : at time  237075.0 ns WRITE: Bank = 0 Row =    1, Col = 298, Data = 032a
# sdram_control_top_tb.sdram_model : at time  237085.0 ns WRITE: Bank = 0 Row =    1, Col = 299, Data = 032b
# sdram_control_top_tb.sdram_model : at time  237095.0 ns WRITE: Bank = 0 Row =    1, Col = 300, Data = 032c
# sdram_control_top_tb.sdram_model : at time  237105.0 ns WRITE: Bank = 0 Row =    1, Col = 301, Data = 032d
# sdram_control_top_tb.sdram_model : at time  237115.0 ns WRITE: Bank = 0 Row =    1, Col = 302, Data = 032e
# sdram_control_top_tb.sdram_model : at time  237125.0 ns WRITE: Bank = 0 Row =    1, Col = 303, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237375.0 ns WRITE: Bank = 0 Row =    1, Col = 304, Data = 0330
# sdram_control_top_tb.sdram_model : at time  237385.0 ns WRITE: Bank = 0 Row =    1, Col = 305, Data = 0331
# sdram_control_top_tb.sdram_model : at time  237395.0 ns WRITE: Bank = 0 Row =    1, Col = 306, Data = 0332
# sdram_control_top_tb.sdram_model : at time  237405.0 ns WRITE: Bank = 0 Row =    1, Col = 307, Data = 0333
# sdram_control_top_tb.sdram_model : at time  237415.0 ns WRITE: Bank = 0 Row =    1, Col = 308, Data = 0334
# sdram_control_top_tb.sdram_model : at time  237425.0 ns WRITE: Bank = 0 Row =    1, Col = 309, Data = 0335
# sdram_control_top_tb.sdram_model : at time  237435.0 ns WRITE: Bank = 0 Row =    1, Col = 310, Data = 0336
# sdram_control_top_tb.sdram_model : at time  237445.0 ns WRITE: Bank = 0 Row =    1, Col = 311, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  237695.0 ns WRITE: Bank = 0 Row =    1, Col = 312, Data = 0338
# sdram_control_top_tb.sdram_model : at time  237705.0 ns WRITE: Bank = 0 Row =    1, Col = 313, Data = 0339
# sdram_control_top_tb.sdram_model : at time  237715.0 ns WRITE: Bank = 0 Row =    1, Col = 314, Data = 033a
# sdram_control_top_tb.sdram_model : at time  237725.0 ns WRITE: Bank = 0 Row =    1, Col = 315, Data = 033b
# sdram_control_top_tb.sdram_model : at time  237735.0 ns WRITE: Bank = 0 Row =    1, Col = 316, Data = 033c
# sdram_control_top_tb.sdram_model : at time  237745.0 ns WRITE: Bank = 0 Row =    1, Col = 317, Data = 033d
# sdram_control_top_tb.sdram_model : at time  237755.0 ns WRITE: Bank = 0 Row =    1, Col = 318, Data = 033e
# sdram_control_top_tb.sdram_model : at time  237765.0 ns WRITE: Bank = 0 Row =    1, Col = 319, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  237985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238015.0 ns WRITE: Bank = 0 Row =    1, Col = 320, Data = 0340
# sdram_control_top_tb.sdram_model : at time  238025.0 ns WRITE: Bank = 0 Row =    1, Col = 321, Data = 0341
# sdram_control_top_tb.sdram_model : at time  238035.0 ns WRITE: Bank = 0 Row =    1, Col = 322, Data = 0342
# sdram_control_top_tb.sdram_model : at time  238045.0 ns WRITE: Bank = 0 Row =    1, Col = 323, Data = 0343
# sdram_control_top_tb.sdram_model : at time  238055.0 ns WRITE: Bank = 0 Row =    1, Col = 324, Data = 0344
# sdram_control_top_tb.sdram_model : at time  238065.0 ns WRITE: Bank = 0 Row =    1, Col = 325, Data = 0345
# sdram_control_top_tb.sdram_model : at time  238075.0 ns WRITE: Bank = 0 Row =    1, Col = 326, Data = 0346
# sdram_control_top_tb.sdram_model : at time  238085.0 ns WRITE: Bank = 0 Row =    1, Col = 327, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238335.0 ns WRITE: Bank = 0 Row =    1, Col = 328, Data = 0348
# sdram_control_top_tb.sdram_model : at time  238345.0 ns WRITE: Bank = 0 Row =    1, Col = 329, Data = 0349
# sdram_control_top_tb.sdram_model : at time  238355.0 ns WRITE: Bank = 0 Row =    1, Col = 330, Data = 034a
# sdram_control_top_tb.sdram_model : at time  238365.0 ns WRITE: Bank = 0 Row =    1, Col = 331, Data = 034b
# sdram_control_top_tb.sdram_model : at time  238375.0 ns WRITE: Bank = 0 Row =    1, Col = 332, Data = 034c
# sdram_control_top_tb.sdram_model : at time  238385.0 ns WRITE: Bank = 0 Row =    1, Col = 333, Data = 034d
# sdram_control_top_tb.sdram_model : at time  238395.0 ns WRITE: Bank = 0 Row =    1, Col = 334, Data = 034e
# sdram_control_top_tb.sdram_model : at time  238405.0 ns WRITE: Bank = 0 Row =    1, Col = 335, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238655.0 ns WRITE: Bank = 0 Row =    1, Col = 336, Data = 0350
# sdram_control_top_tb.sdram_model : at time  238665.0 ns WRITE: Bank = 0 Row =    1, Col = 337, Data = 0351
# sdram_control_top_tb.sdram_model : at time  238675.0 ns WRITE: Bank = 0 Row =    1, Col = 338, Data = 0352
# sdram_control_top_tb.sdram_model : at time  238685.0 ns WRITE: Bank = 0 Row =    1, Col = 339, Data = 0353
# sdram_control_top_tb.sdram_model : at time  238695.0 ns WRITE: Bank = 0 Row =    1, Col = 340, Data = 0354
# sdram_control_top_tb.sdram_model : at time  238705.0 ns WRITE: Bank = 0 Row =    1, Col = 341, Data = 0355
# sdram_control_top_tb.sdram_model : at time  238715.0 ns WRITE: Bank = 0 Row =    1, Col = 342, Data = 0356
# sdram_control_top_tb.sdram_model : at time  238725.0 ns WRITE: Bank = 0 Row =    1, Col = 343, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  238945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  238975.0 ns WRITE: Bank = 0 Row =    1, Col = 344, Data = 0358
# sdram_control_top_tb.sdram_model : at time  238985.0 ns WRITE: Bank = 0 Row =    1, Col = 345, Data = 0359
# sdram_control_top_tb.sdram_model : at time  238995.0 ns WRITE: Bank = 0 Row =    1, Col = 346, Data = 035a
# sdram_control_top_tb.sdram_model : at time  239005.0 ns WRITE: Bank = 0 Row =    1, Col = 347, Data = 035b
# sdram_control_top_tb.sdram_model : at time  239015.0 ns WRITE: Bank = 0 Row =    1, Col = 348, Data = 035c
# sdram_control_top_tb.sdram_model : at time  239025.0 ns WRITE: Bank = 0 Row =    1, Col = 349, Data = 035d
# sdram_control_top_tb.sdram_model : at time  239035.0 ns WRITE: Bank = 0 Row =    1, Col = 350, Data = 035e
# sdram_control_top_tb.sdram_model : at time  239045.0 ns WRITE: Bank = 0 Row =    1, Col = 351, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239295.0 ns WRITE: Bank = 0 Row =    1, Col = 352, Data = 0360
# sdram_control_top_tb.sdram_model : at time  239305.0 ns WRITE: Bank = 0 Row =    1, Col = 353, Data = 0361
# sdram_control_top_tb.sdram_model : at time  239315.0 ns WRITE: Bank = 0 Row =    1, Col = 354, Data = 0362
# sdram_control_top_tb.sdram_model : at time  239325.0 ns WRITE: Bank = 0 Row =    1, Col = 355, Data = 0363
# sdram_control_top_tb.sdram_model : at time  239335.0 ns WRITE: Bank = 0 Row =    1, Col = 356, Data = 0364
# sdram_control_top_tb.sdram_model : at time  239345.0 ns WRITE: Bank = 0 Row =    1, Col = 357, Data = 0365
# sdram_control_top_tb.sdram_model : at time  239355.0 ns WRITE: Bank = 0 Row =    1, Col = 358, Data = 0366
# sdram_control_top_tb.sdram_model : at time  239365.0 ns WRITE: Bank = 0 Row =    1, Col = 359, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239615.0 ns WRITE: Bank = 0 Row =    1, Col = 360, Data = 0368
# sdram_control_top_tb.sdram_model : at time  239625.0 ns WRITE: Bank = 0 Row =    1, Col = 361, Data = 0369
# sdram_control_top_tb.sdram_model : at time  239635.0 ns WRITE: Bank = 0 Row =    1, Col = 362, Data = 036a
# sdram_control_top_tb.sdram_model : at time  239645.0 ns WRITE: Bank = 0 Row =    1, Col = 363, Data = 036b
# sdram_control_top_tb.sdram_model : at time  239655.0 ns WRITE: Bank = 0 Row =    1, Col = 364, Data = 036c
# sdram_control_top_tb.sdram_model : at time  239665.0 ns WRITE: Bank = 0 Row =    1, Col = 365, Data = 036d
# sdram_control_top_tb.sdram_model : at time  239675.0 ns WRITE: Bank = 0 Row =    1, Col = 366, Data = 036e
# sdram_control_top_tb.sdram_model : at time  239685.0 ns WRITE: Bank = 0 Row =    1, Col = 367, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  239905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  239935.0 ns WRITE: Bank = 0 Row =    1, Col = 368, Data = 0370
# sdram_control_top_tb.sdram_model : at time  239945.0 ns WRITE: Bank = 0 Row =    1, Col = 369, Data = 0371
# sdram_control_top_tb.sdram_model : at time  239955.0 ns WRITE: Bank = 0 Row =    1, Col = 370, Data = 0372
# sdram_control_top_tb.sdram_model : at time  239965.0 ns WRITE: Bank = 0 Row =    1, Col = 371, Data = 0373
# sdram_control_top_tb.sdram_model : at time  239975.0 ns WRITE: Bank = 0 Row =    1, Col = 372, Data = 0374
# sdram_control_top_tb.sdram_model : at time  239985.0 ns WRITE: Bank = 0 Row =    1, Col = 373, Data = 0375
# sdram_control_top_tb.sdram_model : at time  239995.0 ns WRITE: Bank = 0 Row =    1, Col = 374, Data = 0376
# sdram_control_top_tb.sdram_model : at time  240005.0 ns WRITE: Bank = 0 Row =    1, Col = 375, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240255.0 ns WRITE: Bank = 0 Row =    1, Col = 376, Data = 0378
# sdram_control_top_tb.sdram_model : at time  240265.0 ns WRITE: Bank = 0 Row =    1, Col = 377, Data = 0379
# sdram_control_top_tb.sdram_model : at time  240275.0 ns WRITE: Bank = 0 Row =    1, Col = 378, Data = 037a
# sdram_control_top_tb.sdram_model : at time  240285.0 ns WRITE: Bank = 0 Row =    1, Col = 379, Data = 037b
# sdram_control_top_tb.sdram_model : at time  240295.0 ns WRITE: Bank = 0 Row =    1, Col = 380, Data = 037c
# sdram_control_top_tb.sdram_model : at time  240305.0 ns WRITE: Bank = 0 Row =    1, Col = 381, Data = 037d
# sdram_control_top_tb.sdram_model : at time  240315.0 ns WRITE: Bank = 0 Row =    1, Col = 382, Data = 037e
# sdram_control_top_tb.sdram_model : at time  240325.0 ns WRITE: Bank = 0 Row =    1, Col = 383, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240575.0 ns WRITE: Bank = 0 Row =    1, Col = 384, Data = 0380
# sdram_control_top_tb.sdram_model : at time  240585.0 ns WRITE: Bank = 0 Row =    1, Col = 385, Data = 0381
# sdram_control_top_tb.sdram_model : at time  240595.0 ns WRITE: Bank = 0 Row =    1, Col = 386, Data = 0382
# sdram_control_top_tb.sdram_model : at time  240605.0 ns WRITE: Bank = 0 Row =    1, Col = 387, Data = 0383
# sdram_control_top_tb.sdram_model : at time  240615.0 ns WRITE: Bank = 0 Row =    1, Col = 388, Data = 0384
# sdram_control_top_tb.sdram_model : at time  240625.0 ns WRITE: Bank = 0 Row =    1, Col = 389, Data = 0385
# sdram_control_top_tb.sdram_model : at time  240635.0 ns WRITE: Bank = 0 Row =    1, Col = 390, Data = 0386
# sdram_control_top_tb.sdram_model : at time  240645.0 ns WRITE: Bank = 0 Row =    1, Col = 391, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  240865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  240895.0 ns WRITE: Bank = 0 Row =    1, Col = 392, Data = 0388
# sdram_control_top_tb.sdram_model : at time  240905.0 ns WRITE: Bank = 0 Row =    1, Col = 393, Data = 0389
# sdram_control_top_tb.sdram_model : at time  240915.0 ns WRITE: Bank = 0 Row =    1, Col = 394, Data = 038a
# sdram_control_top_tb.sdram_model : at time  240925.0 ns WRITE: Bank = 0 Row =    1, Col = 395, Data = 038b
# sdram_control_top_tb.sdram_model : at time  240935.0 ns WRITE: Bank = 0 Row =    1, Col = 396, Data = 038c
# sdram_control_top_tb.sdram_model : at time  240945.0 ns WRITE: Bank = 0 Row =    1, Col = 397, Data = 038d
# sdram_control_top_tb.sdram_model : at time  240955.0 ns WRITE: Bank = 0 Row =    1, Col = 398, Data = 038e
# sdram_control_top_tb.sdram_model : at time  240965.0 ns WRITE: Bank = 0 Row =    1, Col = 399, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241215.0 ns WRITE: Bank = 0 Row =    1, Col = 400, Data = 0390
# sdram_control_top_tb.sdram_model : at time  241225.0 ns WRITE: Bank = 0 Row =    1, Col = 401, Data = 0391
# sdram_control_top_tb.sdram_model : at time  241235.0 ns WRITE: Bank = 0 Row =    1, Col = 402, Data = 0392
# sdram_control_top_tb.sdram_model : at time  241245.0 ns WRITE: Bank = 0 Row =    1, Col = 403, Data = 0393
# sdram_control_top_tb.sdram_model : at time  241255.0 ns WRITE: Bank = 0 Row =    1, Col = 404, Data = 0394
# sdram_control_top_tb.sdram_model : at time  241265.0 ns WRITE: Bank = 0 Row =    1, Col = 405, Data = 0395
# sdram_control_top_tb.sdram_model : at time  241275.0 ns WRITE: Bank = 0 Row =    1, Col = 406, Data = 0396
# sdram_control_top_tb.sdram_model : at time  241285.0 ns WRITE: Bank = 0 Row =    1, Col = 407, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241535.0 ns WRITE: Bank = 0 Row =    1, Col = 408, Data = 0398
# sdram_control_top_tb.sdram_model : at time  241545.0 ns WRITE: Bank = 0 Row =    1, Col = 409, Data = 0399
# sdram_control_top_tb.sdram_model : at time  241555.0 ns WRITE: Bank = 0 Row =    1, Col = 410, Data = 039a
# sdram_control_top_tb.sdram_model : at time  241565.0 ns WRITE: Bank = 0 Row =    1, Col = 411, Data = 039b
# sdram_control_top_tb.sdram_model : at time  241575.0 ns WRITE: Bank = 0 Row =    1, Col = 412, Data = 039c
# sdram_control_top_tb.sdram_model : at time  241585.0 ns WRITE: Bank = 0 Row =    1, Col = 413, Data = 039d
# sdram_control_top_tb.sdram_model : at time  241595.0 ns WRITE: Bank = 0 Row =    1, Col = 414, Data = 039e
# sdram_control_top_tb.sdram_model : at time  241605.0 ns WRITE: Bank = 0 Row =    1, Col = 415, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  241825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  241855.0 ns WRITE: Bank = 0 Row =    1, Col = 416, Data = 03a0
# sdram_control_top_tb.sdram_model : at time  241865.0 ns WRITE: Bank = 0 Row =    1, Col = 417, Data = 03a1
# sdram_control_top_tb.sdram_model : at time  241875.0 ns WRITE: Bank = 0 Row =    1, Col = 418, Data = 03a2
# sdram_control_top_tb.sdram_model : at time  241885.0 ns WRITE: Bank = 0 Row =    1, Col = 419, Data = 03a3
# sdram_control_top_tb.sdram_model : at time  241895.0 ns WRITE: Bank = 0 Row =    1, Col = 420, Data = 03a4
# sdram_control_top_tb.sdram_model : at time  241905.0 ns WRITE: Bank = 0 Row =    1, Col = 421, Data = 03a5
# sdram_control_top_tb.sdram_model : at time  241915.0 ns WRITE: Bank = 0 Row =    1, Col = 422, Data = 03a6
# sdram_control_top_tb.sdram_model : at time  241925.0 ns WRITE: Bank = 0 Row =    1, Col = 423, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242175.0 ns WRITE: Bank = 0 Row =    1, Col = 424, Data = 03a8
# sdram_control_top_tb.sdram_model : at time  242185.0 ns WRITE: Bank = 0 Row =    1, Col = 425, Data = 03a9
# sdram_control_top_tb.sdram_model : at time  242195.0 ns WRITE: Bank = 0 Row =    1, Col = 426, Data = 03aa
# sdram_control_top_tb.sdram_model : at time  242205.0 ns WRITE: Bank = 0 Row =    1, Col = 427, Data = 03ab
# sdram_control_top_tb.sdram_model : at time  242215.0 ns WRITE: Bank = 0 Row =    1, Col = 428, Data = 03ac
# sdram_control_top_tb.sdram_model : at time  242225.0 ns WRITE: Bank = 0 Row =    1, Col = 429, Data = 03ad
# sdram_control_top_tb.sdram_model : at time  242235.0 ns WRITE: Bank = 0 Row =    1, Col = 430, Data = 03ae
# sdram_control_top_tb.sdram_model : at time  242245.0 ns WRITE: Bank = 0 Row =    1, Col = 431, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242495.0 ns WRITE: Bank = 0 Row =    1, Col = 432, Data = 03b0
# sdram_control_top_tb.sdram_model : at time  242505.0 ns WRITE: Bank = 0 Row =    1, Col = 433, Data = 03b1
# sdram_control_top_tb.sdram_model : at time  242515.0 ns WRITE: Bank = 0 Row =    1, Col = 434, Data = 03b2
# sdram_control_top_tb.sdram_model : at time  242525.0 ns WRITE: Bank = 0 Row =    1, Col = 435, Data = 03b3
# sdram_control_top_tb.sdram_model : at time  242535.0 ns WRITE: Bank = 0 Row =    1, Col = 436, Data = 03b4
# sdram_control_top_tb.sdram_model : at time  242545.0 ns WRITE: Bank = 0 Row =    1, Col = 437, Data = 03b5
# sdram_control_top_tb.sdram_model : at time  242555.0 ns WRITE: Bank = 0 Row =    1, Col = 438, Data = 03b6
# sdram_control_top_tb.sdram_model : at time  242565.0 ns WRITE: Bank = 0 Row =    1, Col = 439, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  242785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  242815.0 ns WRITE: Bank = 0 Row =    1, Col = 440, Data = 03b8
# sdram_control_top_tb.sdram_model : at time  242825.0 ns WRITE: Bank = 0 Row =    1, Col = 441, Data = 03b9
# sdram_control_top_tb.sdram_model : at time  242835.0 ns WRITE: Bank = 0 Row =    1, Col = 442, Data = 03ba
# sdram_control_top_tb.sdram_model : at time  242845.0 ns WRITE: Bank = 0 Row =    1, Col = 443, Data = 03bb
# sdram_control_top_tb.sdram_model : at time  242855.0 ns WRITE: Bank = 0 Row =    1, Col = 444, Data = 03bc
# sdram_control_top_tb.sdram_model : at time  242865.0 ns WRITE: Bank = 0 Row =    1, Col = 445, Data = 03bd
# sdram_control_top_tb.sdram_model : at time  242875.0 ns WRITE: Bank = 0 Row =    1, Col = 446, Data = 03be
# sdram_control_top_tb.sdram_model : at time  242885.0 ns WRITE: Bank = 0 Row =    1, Col = 447, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243135.0 ns WRITE: Bank = 0 Row =    1, Col = 448, Data = 03c0
# sdram_control_top_tb.sdram_model : at time  243145.0 ns WRITE: Bank = 0 Row =    1, Col = 449, Data = 03c1
# sdram_control_top_tb.sdram_model : at time  243155.0 ns WRITE: Bank = 0 Row =    1, Col = 450, Data = 03c2
# sdram_control_top_tb.sdram_model : at time  243165.0 ns WRITE: Bank = 0 Row =    1, Col = 451, Data = 03c3
# sdram_control_top_tb.sdram_model : at time  243175.0 ns WRITE: Bank = 0 Row =    1, Col = 452, Data = 03c4
# sdram_control_top_tb.sdram_model : at time  243185.0 ns WRITE: Bank = 0 Row =    1, Col = 453, Data = 03c5
# sdram_control_top_tb.sdram_model : at time  243195.0 ns WRITE: Bank = 0 Row =    1, Col = 454, Data = 03c6
# sdram_control_top_tb.sdram_model : at time  243205.0 ns WRITE: Bank = 0 Row =    1, Col = 455, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243455.0 ns WRITE: Bank = 0 Row =    1, Col = 456, Data = 03c8
# sdram_control_top_tb.sdram_model : at time  243465.0 ns WRITE: Bank = 0 Row =    1, Col = 457, Data = 03c9
# sdram_control_top_tb.sdram_model : at time  243475.0 ns WRITE: Bank = 0 Row =    1, Col = 458, Data = 03ca
# sdram_control_top_tb.sdram_model : at time  243485.0 ns WRITE: Bank = 0 Row =    1, Col = 459, Data = 03cb
# sdram_control_top_tb.sdram_model : at time  243495.0 ns WRITE: Bank = 0 Row =    1, Col = 460, Data = 03cc
# sdram_control_top_tb.sdram_model : at time  243505.0 ns WRITE: Bank = 0 Row =    1, Col = 461, Data = 03cd
# sdram_control_top_tb.sdram_model : at time  243515.0 ns WRITE: Bank = 0 Row =    1, Col = 462, Data = 03ce
# sdram_control_top_tb.sdram_model : at time  243525.0 ns WRITE: Bank = 0 Row =    1, Col = 463, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  243745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  243775.0 ns WRITE: Bank = 0 Row =    1, Col = 464, Data = 03d0
# sdram_control_top_tb.sdram_model : at time  243785.0 ns WRITE: Bank = 0 Row =    1, Col = 465, Data = 03d1
# sdram_control_top_tb.sdram_model : at time  243795.0 ns WRITE: Bank = 0 Row =    1, Col = 466, Data = 03d2
# sdram_control_top_tb.sdram_model : at time  243805.0 ns WRITE: Bank = 0 Row =    1, Col = 467, Data = 03d3
# sdram_control_top_tb.sdram_model : at time  243815.0 ns WRITE: Bank = 0 Row =    1, Col = 468, Data = 03d4
# sdram_control_top_tb.sdram_model : at time  243825.0 ns WRITE: Bank = 0 Row =    1, Col = 469, Data = 03d5
# sdram_control_top_tb.sdram_model : at time  243835.0 ns WRITE: Bank = 0 Row =    1, Col = 470, Data = 03d6
# sdram_control_top_tb.sdram_model : at time  243845.0 ns WRITE: Bank = 0 Row =    1, Col = 471, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244095.0 ns WRITE: Bank = 0 Row =    1, Col = 472, Data = 03d8
# sdram_control_top_tb.sdram_model : at time  244105.0 ns WRITE: Bank = 0 Row =    1, Col = 473, Data = 03d9
# sdram_control_top_tb.sdram_model : at time  244115.0 ns WRITE: Bank = 0 Row =    1, Col = 474, Data = 03da
# sdram_control_top_tb.sdram_model : at time  244125.0 ns WRITE: Bank = 0 Row =    1, Col = 475, Data = 03db
# sdram_control_top_tb.sdram_model : at time  244135.0 ns WRITE: Bank = 0 Row =    1, Col = 476, Data = 03dc
# sdram_control_top_tb.sdram_model : at time  244145.0 ns WRITE: Bank = 0 Row =    1, Col = 477, Data = 03dd
# sdram_control_top_tb.sdram_model : at time  244155.0 ns WRITE: Bank = 0 Row =    1, Col = 478, Data = 03de
# sdram_control_top_tb.sdram_model : at time  244165.0 ns WRITE: Bank = 0 Row =    1, Col = 479, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244415.0 ns WRITE: Bank = 0 Row =    1, Col = 480, Data = 03e0
# sdram_control_top_tb.sdram_model : at time  244425.0 ns WRITE: Bank = 0 Row =    1, Col = 481, Data = 03e1
# sdram_control_top_tb.sdram_model : at time  244435.0 ns WRITE: Bank = 0 Row =    1, Col = 482, Data = 03e2
# sdram_control_top_tb.sdram_model : at time  244445.0 ns WRITE: Bank = 0 Row =    1, Col = 483, Data = 03e3
# sdram_control_top_tb.sdram_model : at time  244455.0 ns WRITE: Bank = 0 Row =    1, Col = 484, Data = 03e4
# sdram_control_top_tb.sdram_model : at time  244465.0 ns WRITE: Bank = 0 Row =    1, Col = 485, Data = 03e5
# sdram_control_top_tb.sdram_model : at time  244475.0 ns WRITE: Bank = 0 Row =    1, Col = 486, Data = 03e6
# sdram_control_top_tb.sdram_model : at time  244485.0 ns WRITE: Bank = 0 Row =    1, Col = 487, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  244705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  244735.0 ns WRITE: Bank = 0 Row =    1, Col =   0, Data = 03e8
# sdram_control_top_tb.sdram_model : at time  244745.0 ns WRITE: Bank = 0 Row =    1, Col =   1, Data = 03e9
# sdram_control_top_tb.sdram_model : at time  244755.0 ns WRITE: Bank = 0 Row =    1, Col =   2, Data = 03ea
# sdram_control_top_tb.sdram_model : at time  244765.0 ns WRITE: Bank = 0 Row =    1, Col =   3, Data = 03eb
# sdram_control_top_tb.sdram_model : at time  244775.0 ns WRITE: Bank = 0 Row =    1, Col =   4, Data = 03ec
# sdram_control_top_tb.sdram_model : at time  244785.0 ns WRITE: Bank = 0 Row =    1, Col =   5, Data = 03ed
# sdram_control_top_tb.sdram_model : at time  244795.0 ns WRITE: Bank = 0 Row =    1, Col =   6, Data = 03ee
# sdram_control_top_tb.sdram_model : at time  244805.0 ns WRITE: Bank = 0 Row =    1, Col =   7, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245055.0 ns WRITE: Bank = 0 Row =    0, Col =   8, Data = 03f0
# sdram_control_top_tb.sdram_model : at time  245065.0 ns WRITE: Bank = 0 Row =    0, Col =   9, Data = 03f1
# sdram_control_top_tb.sdram_model : at time  245075.0 ns WRITE: Bank = 0 Row =    0, Col =  10, Data = 03f2
# sdram_control_top_tb.sdram_model : at time  245085.0 ns WRITE: Bank = 0 Row =    0, Col =  11, Data = 03f3
# sdram_control_top_tb.sdram_model : at time  245095.0 ns WRITE: Bank = 0 Row =    0, Col =  12, Data = 03f4
# sdram_control_top_tb.sdram_model : at time  245105.0 ns WRITE: Bank = 0 Row =    0, Col =  13, Data = 03f5
# sdram_control_top_tb.sdram_model : at time  245115.0 ns WRITE: Bank = 0 Row =    0, Col =  14, Data = 03f6
# sdram_control_top_tb.sdram_model : at time  245125.0 ns WRITE: Bank = 0 Row =    0, Col =  15, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245375.0 ns WRITE: Bank = 0 Row =    0, Col =  16, Data = 03f8
# sdram_control_top_tb.sdram_model : at time  245385.0 ns WRITE: Bank = 0 Row =    0, Col =  17, Data = 03f9
# sdram_control_top_tb.sdram_model : at time  245395.0 ns WRITE: Bank = 0 Row =    0, Col =  18, Data = 03fa
# sdram_control_top_tb.sdram_model : at time  245405.0 ns WRITE: Bank = 0 Row =    0, Col =  19, Data = 03fb
# sdram_control_top_tb.sdram_model : at time  245415.0 ns WRITE: Bank = 0 Row =    0, Col =  20, Data = 03fc
# sdram_control_top_tb.sdram_model : at time  245425.0 ns WRITE: Bank = 0 Row =    0, Col =  21, Data = 03fd
# sdram_control_top_tb.sdram_model : at time  245435.0 ns WRITE: Bank = 0 Row =    0, Col =  22, Data = 03fe
# sdram_control_top_tb.sdram_model : at time  245445.0 ns WRITE: Bank = 0 Row =    0, Col =  23, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  245695.0 ns WRITE: Bank = 0 Row =    0, Col =  24, Data = 0400
# sdram_control_top_tb.sdram_model : at time  245705.0 ns WRITE: Bank = 0 Row =    0, Col =  25, Data = 0401
# sdram_control_top_tb.sdram_model : at time  245715.0 ns WRITE: Bank = 0 Row =    0, Col =  26, Data = 0402
# sdram_control_top_tb.sdram_model : at time  245725.0 ns WRITE: Bank = 0 Row =    0, Col =  27, Data = 0403
# sdram_control_top_tb.sdram_model : at time  245735.0 ns WRITE: Bank = 0 Row =    0, Col =  28, Data = 0404
# sdram_control_top_tb.sdram_model : at time  245745.0 ns WRITE: Bank = 0 Row =    0, Col =  29, Data = 0405
# sdram_control_top_tb.sdram_model : at time  245755.0 ns WRITE: Bank = 0 Row =    0, Col =  30, Data = 0406
# sdram_control_top_tb.sdram_model : at time  245765.0 ns WRITE: Bank = 0 Row =    0, Col =  31, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  245985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246015.0 ns WRITE: Bank = 0 Row =    0, Col =  32, Data = 0408
# sdram_control_top_tb.sdram_model : at time  246025.0 ns WRITE: Bank = 0 Row =    0, Col =  33, Data = 0409
# sdram_control_top_tb.sdram_model : at time  246035.0 ns WRITE: Bank = 0 Row =    0, Col =  34, Data = 040a
# sdram_control_top_tb.sdram_model : at time  246045.0 ns WRITE: Bank = 0 Row =    0, Col =  35, Data = 040b
# sdram_control_top_tb.sdram_model : at time  246055.0 ns WRITE: Bank = 0 Row =    0, Col =  36, Data = 040c
# sdram_control_top_tb.sdram_model : at time  246065.0 ns WRITE: Bank = 0 Row =    0, Col =  37, Data = 040d
# sdram_control_top_tb.sdram_model : at time  246075.0 ns WRITE: Bank = 0 Row =    0, Col =  38, Data = 040e
# sdram_control_top_tb.sdram_model : at time  246085.0 ns WRITE: Bank = 0 Row =    0, Col =  39, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246335.0 ns WRITE: Bank = 0 Row =    0, Col =  40, Data = 0410
# sdram_control_top_tb.sdram_model : at time  246345.0 ns WRITE: Bank = 0 Row =    0, Col =  41, Data = 0411
# sdram_control_top_tb.sdram_model : at time  246355.0 ns WRITE: Bank = 0 Row =    0, Col =  42, Data = 0412
# sdram_control_top_tb.sdram_model : at time  246365.0 ns WRITE: Bank = 0 Row =    0, Col =  43, Data = 0413
# sdram_control_top_tb.sdram_model : at time  246375.0 ns WRITE: Bank = 0 Row =    0, Col =  44, Data = 0414
# sdram_control_top_tb.sdram_model : at time  246385.0 ns WRITE: Bank = 0 Row =    0, Col =  45, Data = 0415
# sdram_control_top_tb.sdram_model : at time  246395.0 ns WRITE: Bank = 0 Row =    0, Col =  46, Data = 0416
# sdram_control_top_tb.sdram_model : at time  246405.0 ns WRITE: Bank = 0 Row =    0, Col =  47, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246655.0 ns WRITE: Bank = 0 Row =    0, Col =  48, Data = 0418
# sdram_control_top_tb.sdram_model : at time  246665.0 ns WRITE: Bank = 0 Row =    0, Col =  49, Data = 0419
# sdram_control_top_tb.sdram_model : at time  246675.0 ns WRITE: Bank = 0 Row =    0, Col =  50, Data = 041a
# sdram_control_top_tb.sdram_model : at time  246685.0 ns WRITE: Bank = 0 Row =    0, Col =  51, Data = 041b
# sdram_control_top_tb.sdram_model : at time  246695.0 ns WRITE: Bank = 0 Row =    0, Col =  52, Data = 041c
# sdram_control_top_tb.sdram_model : at time  246705.0 ns WRITE: Bank = 0 Row =    0, Col =  53, Data = 041d
# sdram_control_top_tb.sdram_model : at time  246715.0 ns WRITE: Bank = 0 Row =    0, Col =  54, Data = 041e
# sdram_control_top_tb.sdram_model : at time  246725.0 ns WRITE: Bank = 0 Row =    0, Col =  55, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  246945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  246975.0 ns WRITE: Bank = 0 Row =    0, Col =  56, Data = 0420
# sdram_control_top_tb.sdram_model : at time  246985.0 ns WRITE: Bank = 0 Row =    0, Col =  57, Data = 0421
# sdram_control_top_tb.sdram_model : at time  246995.0 ns WRITE: Bank = 0 Row =    0, Col =  58, Data = 0422
# sdram_control_top_tb.sdram_model : at time  247005.0 ns WRITE: Bank = 0 Row =    0, Col =  59, Data = 0423
# sdram_control_top_tb.sdram_model : at time  247015.0 ns WRITE: Bank = 0 Row =    0, Col =  60, Data = 0424
# sdram_control_top_tb.sdram_model : at time  247025.0 ns WRITE: Bank = 0 Row =    0, Col =  61, Data = 0425
# sdram_control_top_tb.sdram_model : at time  247035.0 ns WRITE: Bank = 0 Row =    0, Col =  62, Data = 0426
# sdram_control_top_tb.sdram_model : at time  247045.0 ns WRITE: Bank = 0 Row =    0, Col =  63, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247295.0 ns WRITE: Bank = 0 Row =    0, Col =  64, Data = 0428
# sdram_control_top_tb.sdram_model : at time  247305.0 ns WRITE: Bank = 0 Row =    0, Col =  65, Data = 0429
# sdram_control_top_tb.sdram_model : at time  247315.0 ns WRITE: Bank = 0 Row =    0, Col =  66, Data = 042a
# sdram_control_top_tb.sdram_model : at time  247325.0 ns WRITE: Bank = 0 Row =    0, Col =  67, Data = 042b
# sdram_control_top_tb.sdram_model : at time  247335.0 ns WRITE: Bank = 0 Row =    0, Col =  68, Data = 042c
# sdram_control_top_tb.sdram_model : at time  247345.0 ns WRITE: Bank = 0 Row =    0, Col =  69, Data = 042d
# sdram_control_top_tb.sdram_model : at time  247355.0 ns WRITE: Bank = 0 Row =    0, Col =  70, Data = 042e
# sdram_control_top_tb.sdram_model : at time  247365.0 ns WRITE: Bank = 0 Row =    0, Col =  71, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247615.0 ns WRITE: Bank = 0 Row =    0, Col =  72, Data = 0430
# sdram_control_top_tb.sdram_model : at time  247625.0 ns WRITE: Bank = 0 Row =    0, Col =  73, Data = 0431
# sdram_control_top_tb.sdram_model : at time  247635.0 ns WRITE: Bank = 0 Row =    0, Col =  74, Data = 0432
# sdram_control_top_tb.sdram_model : at time  247645.0 ns WRITE: Bank = 0 Row =    0, Col =  75, Data = 0433
# sdram_control_top_tb.sdram_model : at time  247655.0 ns WRITE: Bank = 0 Row =    0, Col =  76, Data = 0434
# sdram_control_top_tb.sdram_model : at time  247665.0 ns WRITE: Bank = 0 Row =    0, Col =  77, Data = 0435
# sdram_control_top_tb.sdram_model : at time  247675.0 ns WRITE: Bank = 0 Row =    0, Col =  78, Data = 0436
# sdram_control_top_tb.sdram_model : at time  247685.0 ns WRITE: Bank = 0 Row =    0, Col =  79, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  247905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  247935.0 ns WRITE: Bank = 0 Row =    0, Col =  80, Data = 0438
# sdram_control_top_tb.sdram_model : at time  247945.0 ns WRITE: Bank = 0 Row =    0, Col =  81, Data = 0439
# sdram_control_top_tb.sdram_model : at time  247955.0 ns WRITE: Bank = 0 Row =    0, Col =  82, Data = 043a
# sdram_control_top_tb.sdram_model : at time  247965.0 ns WRITE: Bank = 0 Row =    0, Col =  83, Data = 043b
# sdram_control_top_tb.sdram_model : at time  247975.0 ns WRITE: Bank = 0 Row =    0, Col =  84, Data = 043c
# sdram_control_top_tb.sdram_model : at time  247985.0 ns WRITE: Bank = 0 Row =    0, Col =  85, Data = 043d
# sdram_control_top_tb.sdram_model : at time  247995.0 ns WRITE: Bank = 0 Row =    0, Col =  86, Data = 043e
# sdram_control_top_tb.sdram_model : at time  248005.0 ns WRITE: Bank = 0 Row =    0, Col =  87, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248255.0 ns WRITE: Bank = 0 Row =    0, Col =  88, Data = 0440
# sdram_control_top_tb.sdram_model : at time  248265.0 ns WRITE: Bank = 0 Row =    0, Col =  89, Data = 0441
# sdram_control_top_tb.sdram_model : at time  248275.0 ns WRITE: Bank = 0 Row =    0, Col =  90, Data = 0442
# sdram_control_top_tb.sdram_model : at time  248285.0 ns WRITE: Bank = 0 Row =    0, Col =  91, Data = 0443
# sdram_control_top_tb.sdram_model : at time  248295.0 ns WRITE: Bank = 0 Row =    0, Col =  92, Data = 0444
# sdram_control_top_tb.sdram_model : at time  248305.0 ns WRITE: Bank = 0 Row =    0, Col =  93, Data = 0445
# sdram_control_top_tb.sdram_model : at time  248315.0 ns WRITE: Bank = 0 Row =    0, Col =  94, Data = 0446
# sdram_control_top_tb.sdram_model : at time  248325.0 ns WRITE: Bank = 0 Row =    0, Col =  95, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248575.0 ns WRITE: Bank = 0 Row =    0, Col =  96, Data = 0448
# sdram_control_top_tb.sdram_model : at time  248585.0 ns WRITE: Bank = 0 Row =    0, Col =  97, Data = 0449
# sdram_control_top_tb.sdram_model : at time  248595.0 ns WRITE: Bank = 0 Row =    0, Col =  98, Data = 044a
# sdram_control_top_tb.sdram_model : at time  248605.0 ns WRITE: Bank = 0 Row =    0, Col =  99, Data = 044b
# sdram_control_top_tb.sdram_model : at time  248615.0 ns WRITE: Bank = 0 Row =    0, Col = 100, Data = 044c
# sdram_control_top_tb.sdram_model : at time  248625.0 ns WRITE: Bank = 0 Row =    0, Col = 101, Data = 044d
# sdram_control_top_tb.sdram_model : at time  248635.0 ns WRITE: Bank = 0 Row =    0, Col = 102, Data = 044e
# sdram_control_top_tb.sdram_model : at time  248645.0 ns WRITE: Bank = 0 Row =    0, Col = 103, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  248865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  248895.0 ns WRITE: Bank = 0 Row =    0, Col = 104, Data = 0450
# sdram_control_top_tb.sdram_model : at time  248905.0 ns WRITE: Bank = 0 Row =    0, Col = 105, Data = 0451
# sdram_control_top_tb.sdram_model : at time  248915.0 ns WRITE: Bank = 0 Row =    0, Col = 106, Data = 0452
# sdram_control_top_tb.sdram_model : at time  248925.0 ns WRITE: Bank = 0 Row =    0, Col = 107, Data = 0453
# sdram_control_top_tb.sdram_model : at time  248935.0 ns WRITE: Bank = 0 Row =    0, Col = 108, Data = 0454
# sdram_control_top_tb.sdram_model : at time  248945.0 ns WRITE: Bank = 0 Row =    0, Col = 109, Data = 0455
# sdram_control_top_tb.sdram_model : at time  248955.0 ns WRITE: Bank = 0 Row =    0, Col = 110, Data = 0456
# sdram_control_top_tb.sdram_model : at time  248965.0 ns WRITE: Bank = 0 Row =    0, Col = 111, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249245.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  249375.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249405.0 ns WRITE: Bank = 0 Row =    0, Col = 112, Data = 0458
# sdram_control_top_tb.sdram_model : at time  249415.0 ns WRITE: Bank = 0 Row =    0, Col = 113, Data = 0459
# sdram_control_top_tb.sdram_model : at time  249425.0 ns WRITE: Bank = 0 Row =    0, Col = 114, Data = 045a
# sdram_control_top_tb.sdram_model : at time  249435.0 ns WRITE: Bank = 0 Row =    0, Col = 115, Data = 045b
# sdram_control_top_tb.sdram_model : at time  249445.0 ns WRITE: Bank = 0 Row =    0, Col = 116, Data = 045c
# sdram_control_top_tb.sdram_model : at time  249455.0 ns WRITE: Bank = 0 Row =    0, Col = 117, Data = 045d
# sdram_control_top_tb.sdram_model : at time  249465.0 ns WRITE: Bank = 0 Row =    0, Col = 118, Data = 045e
# sdram_control_top_tb.sdram_model : at time  249475.0 ns WRITE: Bank = 0 Row =    0, Col = 119, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249575.0 ns WRITE: Bank = 0 Row =    0, Col = 120, Data = 0460
# sdram_control_top_tb.sdram_model : at time  249585.0 ns WRITE: Bank = 0 Row =    0, Col = 121, Data = 0461
# sdram_control_top_tb.sdram_model : at time  249595.0 ns WRITE: Bank = 0 Row =    0, Col = 122, Data = 0462
# sdram_control_top_tb.sdram_model : at time  249605.0 ns WRITE: Bank = 0 Row =    0, Col = 123, Data = 0463
# sdram_control_top_tb.sdram_model : at time  249615.0 ns WRITE: Bank = 0 Row =    0, Col = 124, Data = 0464
# sdram_control_top_tb.sdram_model : at time  249625.0 ns WRITE: Bank = 0 Row =    0, Col = 125, Data = 0465
# sdram_control_top_tb.sdram_model : at time  249635.0 ns WRITE: Bank = 0 Row =    0, Col = 126, Data = 0466
# sdram_control_top_tb.sdram_model : at time  249645.0 ns WRITE: Bank = 0 Row =    0, Col = 127, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  249825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  249855.0 ns WRITE: Bank = 0 Row =    0, Col = 128, Data = 0468
# sdram_control_top_tb.sdram_model : at time  249865.0 ns WRITE: Bank = 0 Row =    0, Col = 129, Data = 0469
# sdram_control_top_tb.sdram_model : at time  249875.0 ns WRITE: Bank = 0 Row =    0, Col = 130, Data = 046a
# sdram_control_top_tb.sdram_model : at time  249885.0 ns WRITE: Bank = 0 Row =    0, Col = 131, Data = 046b
# sdram_control_top_tb.sdram_model : at time  249895.0 ns WRITE: Bank = 0 Row =    0, Col = 132, Data = 046c
# sdram_control_top_tb.sdram_model : at time  249905.0 ns WRITE: Bank = 0 Row =    0, Col = 133, Data = 046d
# sdram_control_top_tb.sdram_model : at time  249915.0 ns WRITE: Bank = 0 Row =    0, Col = 134, Data = 046e
# sdram_control_top_tb.sdram_model : at time  249925.0 ns WRITE: Bank = 0 Row =    0, Col = 135, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250175.0 ns WRITE: Bank = 0 Row =    0, Col = 136, Data = 0470
# sdram_control_top_tb.sdram_model : at time  250185.0 ns WRITE: Bank = 0 Row =    0, Col = 137, Data = 0471
# sdram_control_top_tb.sdram_model : at time  250195.0 ns WRITE: Bank = 0 Row =    0, Col = 138, Data = 0472
# sdram_control_top_tb.sdram_model : at time  250205.0 ns WRITE: Bank = 0 Row =    0, Col = 139, Data = 0473
# sdram_control_top_tb.sdram_model : at time  250215.0 ns WRITE: Bank = 0 Row =    0, Col = 140, Data = 0474
# sdram_control_top_tb.sdram_model : at time  250225.0 ns WRITE: Bank = 0 Row =    0, Col = 141, Data = 0475
# sdram_control_top_tb.sdram_model : at time  250235.0 ns WRITE: Bank = 0 Row =    0, Col = 142, Data = 0476
# sdram_control_top_tb.sdram_model : at time  250245.0 ns WRITE: Bank = 0 Row =    0, Col = 143, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250495.0 ns WRITE: Bank = 0 Row =    0, Col = 144, Data = 0478
# sdram_control_top_tb.sdram_model : at time  250505.0 ns WRITE: Bank = 0 Row =    0, Col = 145, Data = 0479
# sdram_control_top_tb.sdram_model : at time  250515.0 ns WRITE: Bank = 0 Row =    0, Col = 146, Data = 047a
# sdram_control_top_tb.sdram_model : at time  250525.0 ns WRITE: Bank = 0 Row =    0, Col = 147, Data = 047b
# sdram_control_top_tb.sdram_model : at time  250535.0 ns WRITE: Bank = 0 Row =    0, Col = 148, Data = 047c
# sdram_control_top_tb.sdram_model : at time  250545.0 ns WRITE: Bank = 0 Row =    0, Col = 149, Data = 047d
# sdram_control_top_tb.sdram_model : at time  250555.0 ns WRITE: Bank = 0 Row =    0, Col = 150, Data = 047e
# sdram_control_top_tb.sdram_model : at time  250565.0 ns WRITE: Bank = 0 Row =    0, Col = 151, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  250785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  250815.0 ns WRITE: Bank = 0 Row =    0, Col = 152, Data = 0480
# sdram_control_top_tb.sdram_model : at time  250825.0 ns WRITE: Bank = 0 Row =    0, Col = 153, Data = 0481
# sdram_control_top_tb.sdram_model : at time  250835.0 ns WRITE: Bank = 0 Row =    0, Col = 154, Data = 0482
# sdram_control_top_tb.sdram_model : at time  250845.0 ns WRITE: Bank = 0 Row =    0, Col = 155, Data = 0483
# sdram_control_top_tb.sdram_model : at time  250855.0 ns WRITE: Bank = 0 Row =    0, Col = 156, Data = 0484
# sdram_control_top_tb.sdram_model : at time  250865.0 ns WRITE: Bank = 0 Row =    0, Col = 157, Data = 0485
# sdram_control_top_tb.sdram_model : at time  250875.0 ns WRITE: Bank = 0 Row =    0, Col = 158, Data = 0486
# sdram_control_top_tb.sdram_model : at time  250885.0 ns WRITE: Bank = 0 Row =    0, Col = 159, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251135.0 ns WRITE: Bank = 0 Row =    0, Col = 160, Data = 0488
# sdram_control_top_tb.sdram_model : at time  251145.0 ns WRITE: Bank = 0 Row =    0, Col = 161, Data = 0489
# sdram_control_top_tb.sdram_model : at time  251155.0 ns WRITE: Bank = 0 Row =    0, Col = 162, Data = 048a
# sdram_control_top_tb.sdram_model : at time  251165.0 ns WRITE: Bank = 0 Row =    0, Col = 163, Data = 048b
# sdram_control_top_tb.sdram_model : at time  251175.0 ns WRITE: Bank = 0 Row =    0, Col = 164, Data = 048c
# sdram_control_top_tb.sdram_model : at time  251185.0 ns WRITE: Bank = 0 Row =    0, Col = 165, Data = 048d
# sdram_control_top_tb.sdram_model : at time  251195.0 ns WRITE: Bank = 0 Row =    0, Col = 166, Data = 048e
# sdram_control_top_tb.sdram_model : at time  251205.0 ns WRITE: Bank = 0 Row =    0, Col = 167, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251455.0 ns WRITE: Bank = 0 Row =    0, Col = 168, Data = 0490
# sdram_control_top_tb.sdram_model : at time  251465.0 ns WRITE: Bank = 0 Row =    0, Col = 169, Data = 0491
# sdram_control_top_tb.sdram_model : at time  251475.0 ns WRITE: Bank = 0 Row =    0, Col = 170, Data = 0492
# sdram_control_top_tb.sdram_model : at time  251485.0 ns WRITE: Bank = 0 Row =    0, Col = 171, Data = 0493
# sdram_control_top_tb.sdram_model : at time  251495.0 ns WRITE: Bank = 0 Row =    0, Col = 172, Data = 0494
# sdram_control_top_tb.sdram_model : at time  251505.0 ns WRITE: Bank = 0 Row =    0, Col = 173, Data = 0495
# sdram_control_top_tb.sdram_model : at time  251515.0 ns WRITE: Bank = 0 Row =    0, Col = 174, Data = 0496
# sdram_control_top_tb.sdram_model : at time  251525.0 ns WRITE: Bank = 0 Row =    0, Col = 175, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  251745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  251775.0 ns WRITE: Bank = 0 Row =    0, Col = 176, Data = 0498
# sdram_control_top_tb.sdram_model : at time  251785.0 ns WRITE: Bank = 0 Row =    0, Col = 177, Data = 0499
# sdram_control_top_tb.sdram_model : at time  251795.0 ns WRITE: Bank = 0 Row =    0, Col = 178, Data = 049a
# sdram_control_top_tb.sdram_model : at time  251805.0 ns WRITE: Bank = 0 Row =    0, Col = 179, Data = 049b
# sdram_control_top_tb.sdram_model : at time  251815.0 ns WRITE: Bank = 0 Row =    0, Col = 180, Data = 049c
# sdram_control_top_tb.sdram_model : at time  251825.0 ns WRITE: Bank = 0 Row =    0, Col = 181, Data = 049d
# sdram_control_top_tb.sdram_model : at time  251835.0 ns WRITE: Bank = 0 Row =    0, Col = 182, Data = 049e
# sdram_control_top_tb.sdram_model : at time  251845.0 ns WRITE: Bank = 0 Row =    0, Col = 183, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252095.0 ns WRITE: Bank = 0 Row =    0, Col = 184, Data = 04a0
# sdram_control_top_tb.sdram_model : at time  252105.0 ns WRITE: Bank = 0 Row =    0, Col = 185, Data = 04a1
# sdram_control_top_tb.sdram_model : at time  252115.0 ns WRITE: Bank = 0 Row =    0, Col = 186, Data = 04a2
# sdram_control_top_tb.sdram_model : at time  252125.0 ns WRITE: Bank = 0 Row =    0, Col = 187, Data = 04a3
# sdram_control_top_tb.sdram_model : at time  252135.0 ns WRITE: Bank = 0 Row =    0, Col = 188, Data = 04a4
# sdram_control_top_tb.sdram_model : at time  252145.0 ns WRITE: Bank = 0 Row =    0, Col = 189, Data = 04a5
# sdram_control_top_tb.sdram_model : at time  252155.0 ns WRITE: Bank = 0 Row =    0, Col = 190, Data = 04a6
# sdram_control_top_tb.sdram_model : at time  252165.0 ns WRITE: Bank = 0 Row =    0, Col = 191, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252415.0 ns WRITE: Bank = 0 Row =    0, Col = 192, Data = 04a8
# sdram_control_top_tb.sdram_model : at time  252425.0 ns WRITE: Bank = 0 Row =    0, Col = 193, Data = 04a9
# sdram_control_top_tb.sdram_model : at time  252435.0 ns WRITE: Bank = 0 Row =    0, Col = 194, Data = 04aa
# sdram_control_top_tb.sdram_model : at time  252445.0 ns WRITE: Bank = 0 Row =    0, Col = 195, Data = 04ab
# sdram_control_top_tb.sdram_model : at time  252455.0 ns WRITE: Bank = 0 Row =    0, Col = 196, Data = 04ac
# sdram_control_top_tb.sdram_model : at time  252465.0 ns WRITE: Bank = 0 Row =    0, Col = 197, Data = 04ad
# sdram_control_top_tb.sdram_model : at time  252475.0 ns WRITE: Bank = 0 Row =    0, Col = 198, Data = 04ae
# sdram_control_top_tb.sdram_model : at time  252485.0 ns WRITE: Bank = 0 Row =    0, Col = 199, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  252705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  252735.0 ns WRITE: Bank = 0 Row =    0, Col = 200, Data = 04b0
# sdram_control_top_tb.sdram_model : at time  252745.0 ns WRITE: Bank = 0 Row =    0, Col = 201, Data = 04b1
# sdram_control_top_tb.sdram_model : at time  252755.0 ns WRITE: Bank = 0 Row =    0, Col = 202, Data = 04b2
# sdram_control_top_tb.sdram_model : at time  252765.0 ns WRITE: Bank = 0 Row =    0, Col = 203, Data = 04b3
# sdram_control_top_tb.sdram_model : at time  252775.0 ns WRITE: Bank = 0 Row =    0, Col = 204, Data = 04b4
# sdram_control_top_tb.sdram_model : at time  252785.0 ns WRITE: Bank = 0 Row =    0, Col = 205, Data = 04b5
# sdram_control_top_tb.sdram_model : at time  252795.0 ns WRITE: Bank = 0 Row =    0, Col = 206, Data = 04b6
# sdram_control_top_tb.sdram_model : at time  252805.0 ns WRITE: Bank = 0 Row =    0, Col = 207, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253055.0 ns WRITE: Bank = 0 Row =    0, Col = 208, Data = 04b8
# sdram_control_top_tb.sdram_model : at time  253065.0 ns WRITE: Bank = 0 Row =    0, Col = 209, Data = 04b9
# sdram_control_top_tb.sdram_model : at time  253075.0 ns WRITE: Bank = 0 Row =    0, Col = 210, Data = 04ba
# sdram_control_top_tb.sdram_model : at time  253085.0 ns WRITE: Bank = 0 Row =    0, Col = 211, Data = 04bb
# sdram_control_top_tb.sdram_model : at time  253095.0 ns WRITE: Bank = 0 Row =    0, Col = 212, Data = 04bc
# sdram_control_top_tb.sdram_model : at time  253105.0 ns WRITE: Bank = 0 Row =    0, Col = 213, Data = 04bd
# sdram_control_top_tb.sdram_model : at time  253115.0 ns WRITE: Bank = 0 Row =    0, Col = 214, Data = 04be
# sdram_control_top_tb.sdram_model : at time  253125.0 ns WRITE: Bank = 0 Row =    0, Col = 215, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253375.0 ns WRITE: Bank = 0 Row =    0, Col = 216, Data = 04c0
# sdram_control_top_tb.sdram_model : at time  253385.0 ns WRITE: Bank = 0 Row =    0, Col = 217, Data = 04c1
# sdram_control_top_tb.sdram_model : at time  253395.0 ns WRITE: Bank = 0 Row =    0, Col = 218, Data = 04c2
# sdram_control_top_tb.sdram_model : at time  253405.0 ns WRITE: Bank = 0 Row =    0, Col = 219, Data = 04c3
# sdram_control_top_tb.sdram_model : at time  253415.0 ns WRITE: Bank = 0 Row =    0, Col = 220, Data = 04c4
# sdram_control_top_tb.sdram_model : at time  253425.0 ns WRITE: Bank = 0 Row =    0, Col = 221, Data = 04c5
# sdram_control_top_tb.sdram_model : at time  253435.0 ns WRITE: Bank = 0 Row =    0, Col = 222, Data = 04c6
# sdram_control_top_tb.sdram_model : at time  253445.0 ns WRITE: Bank = 0 Row =    0, Col = 223, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  253695.0 ns WRITE: Bank = 0 Row =    0, Col = 224, Data = 04c8
# sdram_control_top_tb.sdram_model : at time  253705.0 ns WRITE: Bank = 0 Row =    0, Col = 225, Data = 04c9
# sdram_control_top_tb.sdram_model : at time  253715.0 ns WRITE: Bank = 0 Row =    0, Col = 226, Data = 04ca
# sdram_control_top_tb.sdram_model : at time  253725.0 ns WRITE: Bank = 0 Row =    0, Col = 227, Data = 04cb
# sdram_control_top_tb.sdram_model : at time  253735.0 ns WRITE: Bank = 0 Row =    0, Col = 228, Data = 04cc
# sdram_control_top_tb.sdram_model : at time  253745.0 ns WRITE: Bank = 0 Row =    0, Col = 229, Data = 04cd
# sdram_control_top_tb.sdram_model : at time  253755.0 ns WRITE: Bank = 0 Row =    0, Col = 230, Data = 04ce
# sdram_control_top_tb.sdram_model : at time  253765.0 ns WRITE: Bank = 0 Row =    0, Col = 231, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  253985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254015.0 ns WRITE: Bank = 0 Row =    0, Col = 232, Data = 04d0
# sdram_control_top_tb.sdram_model : at time  254025.0 ns WRITE: Bank = 0 Row =    0, Col = 233, Data = 04d1
# sdram_control_top_tb.sdram_model : at time  254035.0 ns WRITE: Bank = 0 Row =    0, Col = 234, Data = 04d2
# sdram_control_top_tb.sdram_model : at time  254045.0 ns WRITE: Bank = 0 Row =    0, Col = 235, Data = 04d3
# sdram_control_top_tb.sdram_model : at time  254055.0 ns WRITE: Bank = 0 Row =    0, Col = 236, Data = 04d4
# sdram_control_top_tb.sdram_model : at time  254065.0 ns WRITE: Bank = 0 Row =    0, Col = 237, Data = 04d5
# sdram_control_top_tb.sdram_model : at time  254075.0 ns WRITE: Bank = 0 Row =    0, Col = 238, Data = 04d6
# sdram_control_top_tb.sdram_model : at time  254085.0 ns WRITE: Bank = 0 Row =    0, Col = 239, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254335.0 ns WRITE: Bank = 0 Row =    0, Col = 240, Data = 04d8
# sdram_control_top_tb.sdram_model : at time  254345.0 ns WRITE: Bank = 0 Row =    0, Col = 241, Data = 04d9
# sdram_control_top_tb.sdram_model : at time  254355.0 ns WRITE: Bank = 0 Row =    0, Col = 242, Data = 04da
# sdram_control_top_tb.sdram_model : at time  254365.0 ns WRITE: Bank = 0 Row =    0, Col = 243, Data = 04db
# sdram_control_top_tb.sdram_model : at time  254375.0 ns WRITE: Bank = 0 Row =    0, Col = 244, Data = 04dc
# sdram_control_top_tb.sdram_model : at time  254385.0 ns WRITE: Bank = 0 Row =    0, Col = 245, Data = 04dd
# sdram_control_top_tb.sdram_model : at time  254395.0 ns WRITE: Bank = 0 Row =    0, Col = 246, Data = 04de
# sdram_control_top_tb.sdram_model : at time  254405.0 ns WRITE: Bank = 0 Row =    0, Col = 247, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254655.0 ns WRITE: Bank = 0 Row =    0, Col = 248, Data = 04e0
# sdram_control_top_tb.sdram_model : at time  254665.0 ns WRITE: Bank = 0 Row =    0, Col = 249, Data = 04e1
# sdram_control_top_tb.sdram_model : at time  254675.0 ns WRITE: Bank = 0 Row =    0, Col = 250, Data = 04e2
# sdram_control_top_tb.sdram_model : at time  254685.0 ns WRITE: Bank = 0 Row =    0, Col = 251, Data = 04e3
# sdram_control_top_tb.sdram_model : at time  254695.0 ns WRITE: Bank = 0 Row =    0, Col = 252, Data = 04e4
# sdram_control_top_tb.sdram_model : at time  254705.0 ns WRITE: Bank = 0 Row =    0, Col = 253, Data = 04e5
# sdram_control_top_tb.sdram_model : at time  254715.0 ns WRITE: Bank = 0 Row =    0, Col = 254, Data = 04e6
# sdram_control_top_tb.sdram_model : at time  254725.0 ns WRITE: Bank = 0 Row =    0, Col = 255, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  254945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  254975.0 ns WRITE: Bank = 0 Row =    0, Col = 256, Data = 04e8
# sdram_control_top_tb.sdram_model : at time  254985.0 ns WRITE: Bank = 0 Row =    0, Col = 257, Data = 04e9
# sdram_control_top_tb.sdram_model : at time  254995.0 ns WRITE: Bank = 0 Row =    0, Col = 258, Data = 04ea
# sdram_control_top_tb.sdram_model : at time  255005.0 ns WRITE: Bank = 0 Row =    0, Col = 259, Data = 04eb
# sdram_control_top_tb.sdram_model : at time  255015.0 ns WRITE: Bank = 0 Row =    0, Col = 260, Data = 04ec
# sdram_control_top_tb.sdram_model : at time  255025.0 ns WRITE: Bank = 0 Row =    0, Col = 261, Data = 04ed
# sdram_control_top_tb.sdram_model : at time  255035.0 ns WRITE: Bank = 0 Row =    0, Col = 262, Data = 04ee
# sdram_control_top_tb.sdram_model : at time  255045.0 ns WRITE: Bank = 0 Row =    0, Col = 263, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255295.0 ns WRITE: Bank = 0 Row =    0, Col = 264, Data = 04f0
# sdram_control_top_tb.sdram_model : at time  255305.0 ns WRITE: Bank = 0 Row =    0, Col = 265, Data = 04f1
# sdram_control_top_tb.sdram_model : at time  255315.0 ns WRITE: Bank = 0 Row =    0, Col = 266, Data = 04f2
# sdram_control_top_tb.sdram_model : at time  255325.0 ns WRITE: Bank = 0 Row =    0, Col = 267, Data = 04f3
# sdram_control_top_tb.sdram_model : at time  255335.0 ns WRITE: Bank = 0 Row =    0, Col = 268, Data = 04f4
# sdram_control_top_tb.sdram_model : at time  255345.0 ns WRITE: Bank = 0 Row =    0, Col = 269, Data = 04f5
# sdram_control_top_tb.sdram_model : at time  255355.0 ns WRITE: Bank = 0 Row =    0, Col = 270, Data = 04f6
# sdram_control_top_tb.sdram_model : at time  255365.0 ns WRITE: Bank = 0 Row =    0, Col = 271, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255615.0 ns WRITE: Bank = 0 Row =    0, Col = 272, Data = 04f8
# sdram_control_top_tb.sdram_model : at time  255625.0 ns WRITE: Bank = 0 Row =    0, Col = 273, Data = 04f9
# sdram_control_top_tb.sdram_model : at time  255635.0 ns WRITE: Bank = 0 Row =    0, Col = 274, Data = 04fa
# sdram_control_top_tb.sdram_model : at time  255645.0 ns WRITE: Bank = 0 Row =    0, Col = 275, Data = 04fb
# sdram_control_top_tb.sdram_model : at time  255655.0 ns WRITE: Bank = 0 Row =    0, Col = 276, Data = 04fc
# sdram_control_top_tb.sdram_model : at time  255665.0 ns WRITE: Bank = 0 Row =    0, Col = 277, Data = 04fd
# sdram_control_top_tb.sdram_model : at time  255675.0 ns WRITE: Bank = 0 Row =    0, Col = 278, Data = 04fe
# sdram_control_top_tb.sdram_model : at time  255685.0 ns WRITE: Bank = 0 Row =    0, Col = 279, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  255905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  255935.0 ns WRITE: Bank = 0 Row =    0, Col = 280, Data = 0500
# sdram_control_top_tb.sdram_model : at time  255945.0 ns WRITE: Bank = 0 Row =    0, Col = 281, Data = 0501
# sdram_control_top_tb.sdram_model : at time  255955.0 ns WRITE: Bank = 0 Row =    0, Col = 282, Data = 0502
# sdram_control_top_tb.sdram_model : at time  255965.0 ns WRITE: Bank = 0 Row =    0, Col = 283, Data = 0503
# sdram_control_top_tb.sdram_model : at time  255975.0 ns WRITE: Bank = 0 Row =    0, Col = 284, Data = 0504
# sdram_control_top_tb.sdram_model : at time  255985.0 ns WRITE: Bank = 0 Row =    0, Col = 285, Data = 0505
# sdram_control_top_tb.sdram_model : at time  255995.0 ns WRITE: Bank = 0 Row =    0, Col = 286, Data = 0506
# sdram_control_top_tb.sdram_model : at time  256005.0 ns WRITE: Bank = 0 Row =    0, Col = 287, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256255.0 ns WRITE: Bank = 0 Row =    0, Col = 288, Data = 0508
# sdram_control_top_tb.sdram_model : at time  256265.0 ns WRITE: Bank = 0 Row =    0, Col = 289, Data = 0509
# sdram_control_top_tb.sdram_model : at time  256275.0 ns WRITE: Bank = 0 Row =    0, Col = 290, Data = 050a
# sdram_control_top_tb.sdram_model : at time  256285.0 ns WRITE: Bank = 0 Row =    0, Col = 291, Data = 050b
# sdram_control_top_tb.sdram_model : at time  256295.0 ns WRITE: Bank = 0 Row =    0, Col = 292, Data = 050c
# sdram_control_top_tb.sdram_model : at time  256305.0 ns WRITE: Bank = 0 Row =    0, Col = 293, Data = 050d
# sdram_control_top_tb.sdram_model : at time  256315.0 ns WRITE: Bank = 0 Row =    0, Col = 294, Data = 050e
# sdram_control_top_tb.sdram_model : at time  256325.0 ns WRITE: Bank = 0 Row =    0, Col = 295, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256575.0 ns WRITE: Bank = 0 Row =    0, Col = 296, Data = 0510
# sdram_control_top_tb.sdram_model : at time  256585.0 ns WRITE: Bank = 0 Row =    0, Col = 297, Data = 0511
# sdram_control_top_tb.sdram_model : at time  256595.0 ns WRITE: Bank = 0 Row =    0, Col = 298, Data = 0512
# sdram_control_top_tb.sdram_model : at time  256605.0 ns WRITE: Bank = 0 Row =    0, Col = 299, Data = 0513
# sdram_control_top_tb.sdram_model : at time  256615.0 ns WRITE: Bank = 0 Row =    0, Col = 300, Data = 0514
# sdram_control_top_tb.sdram_model : at time  256625.0 ns WRITE: Bank = 0 Row =    0, Col = 301, Data = 0515
# sdram_control_top_tb.sdram_model : at time  256635.0 ns WRITE: Bank = 0 Row =    0, Col = 302, Data = 0516
# sdram_control_top_tb.sdram_model : at time  256645.0 ns WRITE: Bank = 0 Row =    0, Col = 303, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  256865.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  256895.0 ns WRITE: Bank = 0 Row =    0, Col = 304, Data = 0518
# sdram_control_top_tb.sdram_model : at time  256905.0 ns WRITE: Bank = 0 Row =    0, Col = 305, Data = 0519
# sdram_control_top_tb.sdram_model : at time  256915.0 ns WRITE: Bank = 0 Row =    0, Col = 306, Data = 051a
# sdram_control_top_tb.sdram_model : at time  256925.0 ns WRITE: Bank = 0 Row =    0, Col = 307, Data = 051b
# sdram_control_top_tb.sdram_model : at time  256935.0 ns WRITE: Bank = 0 Row =    0, Col = 308, Data = 051c
# sdram_control_top_tb.sdram_model : at time  256945.0 ns WRITE: Bank = 0 Row =    0, Col = 309, Data = 051d
# sdram_control_top_tb.sdram_model : at time  256955.0 ns WRITE: Bank = 0 Row =    0, Col = 310, Data = 051e
# sdram_control_top_tb.sdram_model : at time  256965.0 ns WRITE: Bank = 0 Row =    0, Col = 311, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257185.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257215.0 ns WRITE: Bank = 0 Row =    0, Col = 312, Data = 0520
# sdram_control_top_tb.sdram_model : at time  257225.0 ns WRITE: Bank = 0 Row =    0, Col = 313, Data = 0521
# sdram_control_top_tb.sdram_model : at time  257235.0 ns WRITE: Bank = 0 Row =    0, Col = 314, Data = 0522
# sdram_control_top_tb.sdram_model : at time  257245.0 ns WRITE: Bank = 0 Row =    0, Col = 315, Data = 0523
# sdram_control_top_tb.sdram_model : at time  257255.0 ns WRITE: Bank = 0 Row =    0, Col = 316, Data = 0524
# sdram_control_top_tb.sdram_model : at time  257265.0 ns WRITE: Bank = 0 Row =    0, Col = 317, Data = 0525
# sdram_control_top_tb.sdram_model : at time  257275.0 ns WRITE: Bank = 0 Row =    0, Col = 318, Data = 0526
# sdram_control_top_tb.sdram_model : at time  257285.0 ns WRITE: Bank = 0 Row =    0, Col = 319, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257505.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257535.0 ns WRITE: Bank = 0 Row =    0, Col = 320, Data = 0528
# sdram_control_top_tb.sdram_model : at time  257545.0 ns WRITE: Bank = 0 Row =    0, Col = 321, Data = 0529
# sdram_control_top_tb.sdram_model : at time  257555.0 ns WRITE: Bank = 0 Row =    0, Col = 322, Data = 052a
# sdram_control_top_tb.sdram_model : at time  257565.0 ns WRITE: Bank = 0 Row =    0, Col = 323, Data = 052b
# sdram_control_top_tb.sdram_model : at time  257575.0 ns WRITE: Bank = 0 Row =    0, Col = 324, Data = 052c
# sdram_control_top_tb.sdram_model : at time  257585.0 ns WRITE: Bank = 0 Row =    0, Col = 325, Data = 052d
# sdram_control_top_tb.sdram_model : at time  257595.0 ns WRITE: Bank = 0 Row =    0, Col = 326, Data = 052e
# sdram_control_top_tb.sdram_model : at time  257605.0 ns WRITE: Bank = 0 Row =    0, Col = 327, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  257825.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  257855.0 ns WRITE: Bank = 0 Row =    0, Col = 328, Data = 0530
# sdram_control_top_tb.sdram_model : at time  257865.0 ns WRITE: Bank = 0 Row =    0, Col = 329, Data = 0531
# sdram_control_top_tb.sdram_model : at time  257875.0 ns WRITE: Bank = 0 Row =    0, Col = 330, Data = 0532
# sdram_control_top_tb.sdram_model : at time  257885.0 ns WRITE: Bank = 0 Row =    0, Col = 331, Data = 0533
# sdram_control_top_tb.sdram_model : at time  257895.0 ns WRITE: Bank = 0 Row =    0, Col = 332, Data = 0534
# sdram_control_top_tb.sdram_model : at time  257905.0 ns WRITE: Bank = 0 Row =    0, Col = 333, Data = 0535
# sdram_control_top_tb.sdram_model : at time  257915.0 ns WRITE: Bank = 0 Row =    0, Col = 334, Data = 0536
# sdram_control_top_tb.sdram_model : at time  257925.0 ns WRITE: Bank = 0 Row =    0, Col = 335, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258145.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258175.0 ns WRITE: Bank = 0 Row =    0, Col = 336, Data = 0538
# sdram_control_top_tb.sdram_model : at time  258185.0 ns WRITE: Bank = 0 Row =    0, Col = 337, Data = 0539
# sdram_control_top_tb.sdram_model : at time  258195.0 ns WRITE: Bank = 0 Row =    0, Col = 338, Data = 053a
# sdram_control_top_tb.sdram_model : at time  258205.0 ns WRITE: Bank = 0 Row =    0, Col = 339, Data = 053b
# sdram_control_top_tb.sdram_model : at time  258215.0 ns WRITE: Bank = 0 Row =    0, Col = 340, Data = 053c
# sdram_control_top_tb.sdram_model : at time  258225.0 ns WRITE: Bank = 0 Row =    0, Col = 341, Data = 053d
# sdram_control_top_tb.sdram_model : at time  258235.0 ns WRITE: Bank = 0 Row =    0, Col = 342, Data = 053e
# sdram_control_top_tb.sdram_model : at time  258245.0 ns WRITE: Bank = 0 Row =    0, Col = 343, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258465.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258495.0 ns WRITE: Bank = 0 Row =    0, Col = 344, Data = 0540
# sdram_control_top_tb.sdram_model : at time  258505.0 ns WRITE: Bank = 0 Row =    0, Col = 345, Data = 0541
# sdram_control_top_tb.sdram_model : at time  258515.0 ns WRITE: Bank = 0 Row =    0, Col = 346, Data = 0542
# sdram_control_top_tb.sdram_model : at time  258525.0 ns WRITE: Bank = 0 Row =    0, Col = 347, Data = 0543
# sdram_control_top_tb.sdram_model : at time  258535.0 ns WRITE: Bank = 0 Row =    0, Col = 348, Data = 0544
# sdram_control_top_tb.sdram_model : at time  258545.0 ns WRITE: Bank = 0 Row =    0, Col = 349, Data = 0545
# sdram_control_top_tb.sdram_model : at time  258555.0 ns WRITE: Bank = 0 Row =    0, Col = 350, Data = 0546
# sdram_control_top_tb.sdram_model : at time  258565.0 ns WRITE: Bank = 0 Row =    0, Col = 351, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  258785.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  258815.0 ns WRITE: Bank = 0 Row =    0, Col = 352, Data = 0548
# sdram_control_top_tb.sdram_model : at time  258825.0 ns WRITE: Bank = 0 Row =    0, Col = 353, Data = 0549
# sdram_control_top_tb.sdram_model : at time  258835.0 ns WRITE: Bank = 0 Row =    0, Col = 354, Data = 054a
# sdram_control_top_tb.sdram_model : at time  258845.0 ns WRITE: Bank = 0 Row =    0, Col = 355, Data = 054b
# sdram_control_top_tb.sdram_model : at time  258855.0 ns WRITE: Bank = 0 Row =    0, Col = 356, Data = 054c
# sdram_control_top_tb.sdram_model : at time  258865.0 ns WRITE: Bank = 0 Row =    0, Col = 357, Data = 054d
# sdram_control_top_tb.sdram_model : at time  258875.0 ns WRITE: Bank = 0 Row =    0, Col = 358, Data = 054e
# sdram_control_top_tb.sdram_model : at time  258885.0 ns WRITE: Bank = 0 Row =    0, Col = 359, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259105.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259135.0 ns WRITE: Bank = 0 Row =    0, Col = 360, Data = 0550
# sdram_control_top_tb.sdram_model : at time  259145.0 ns WRITE: Bank = 0 Row =    0, Col = 361, Data = 0551
# sdram_control_top_tb.sdram_model : at time  259155.0 ns WRITE: Bank = 0 Row =    0, Col = 362, Data = 0552
# sdram_control_top_tb.sdram_model : at time  259165.0 ns WRITE: Bank = 0 Row =    0, Col = 363, Data = 0553
# sdram_control_top_tb.sdram_model : at time  259175.0 ns WRITE: Bank = 0 Row =    0, Col = 364, Data = 0554
# sdram_control_top_tb.sdram_model : at time  259185.0 ns WRITE: Bank = 0 Row =    0, Col = 365, Data = 0555
# sdram_control_top_tb.sdram_model : at time  259195.0 ns WRITE: Bank = 0 Row =    0, Col = 366, Data = 0556
# sdram_control_top_tb.sdram_model : at time  259205.0 ns WRITE: Bank = 0 Row =    0, Col = 367, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259425.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259455.0 ns WRITE: Bank = 0 Row =    0, Col = 368, Data = 0558
# sdram_control_top_tb.sdram_model : at time  259465.0 ns WRITE: Bank = 0 Row =    0, Col = 369, Data = 0559
# sdram_control_top_tb.sdram_model : at time  259475.0 ns WRITE: Bank = 0 Row =    0, Col = 370, Data = 055a
# sdram_control_top_tb.sdram_model : at time  259485.0 ns WRITE: Bank = 0 Row =    0, Col = 371, Data = 055b
# sdram_control_top_tb.sdram_model : at time  259495.0 ns WRITE: Bank = 0 Row =    0, Col = 372, Data = 055c
# sdram_control_top_tb.sdram_model : at time  259505.0 ns WRITE: Bank = 0 Row =    0, Col = 373, Data = 055d
# sdram_control_top_tb.sdram_model : at time  259515.0 ns WRITE: Bank = 0 Row =    0, Col = 374, Data = 055e
# sdram_control_top_tb.sdram_model : at time  259525.0 ns WRITE: Bank = 0 Row =    0, Col = 375, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  259745.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  259775.0 ns WRITE: Bank = 0 Row =    0, Col = 376, Data = 0560
# sdram_control_top_tb.sdram_model : at time  259785.0 ns WRITE: Bank = 0 Row =    0, Col = 377, Data = 0561
# sdram_control_top_tb.sdram_model : at time  259795.0 ns WRITE: Bank = 0 Row =    0, Col = 378, Data = 0562
# sdram_control_top_tb.sdram_model : at time  259805.0 ns WRITE: Bank = 0 Row =    0, Col = 379, Data = 0563
# sdram_control_top_tb.sdram_model : at time  259815.0 ns WRITE: Bank = 0 Row =    0, Col = 380, Data = 0564
# sdram_control_top_tb.sdram_model : at time  259825.0 ns WRITE: Bank = 0 Row =    0, Col = 381, Data = 0565
# sdram_control_top_tb.sdram_model : at time  259835.0 ns WRITE: Bank = 0 Row =    0, Col = 382, Data = 0566
# sdram_control_top_tb.sdram_model : at time  259845.0 ns WRITE: Bank = 0 Row =    0, Col = 383, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260065.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260095.0 ns WRITE: Bank = 0 Row =    0, Col = 384, Data = 0568
# sdram_control_top_tb.sdram_model : at time  260105.0 ns WRITE: Bank = 0 Row =    0, Col = 385, Data = 0569
# sdram_control_top_tb.sdram_model : at time  260115.0 ns WRITE: Bank = 0 Row =    0, Col = 386, Data = 056a
# sdram_control_top_tb.sdram_model : at time  260125.0 ns WRITE: Bank = 0 Row =    0, Col = 387, Data = 056b
# sdram_control_top_tb.sdram_model : at time  260135.0 ns WRITE: Bank = 0 Row =    0, Col = 388, Data = 056c
# sdram_control_top_tb.sdram_model : at time  260145.0 ns WRITE: Bank = 0 Row =    0, Col = 389, Data = 056d
# sdram_control_top_tb.sdram_model : at time  260155.0 ns WRITE: Bank = 0 Row =    0, Col = 390, Data = 056e
# sdram_control_top_tb.sdram_model : at time  260165.0 ns WRITE: Bank = 0 Row =    0, Col = 391, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260385.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260415.0 ns WRITE: Bank = 0 Row =    0, Col = 392, Data = 0570
# sdram_control_top_tb.sdram_model : at time  260425.0 ns WRITE: Bank = 0 Row =    0, Col = 393, Data = 0571
# sdram_control_top_tb.sdram_model : at time  260435.0 ns WRITE: Bank = 0 Row =    0, Col = 394, Data = 0572
# sdram_control_top_tb.sdram_model : at time  260445.0 ns WRITE: Bank = 0 Row =    0, Col = 395, Data = 0573
# sdram_control_top_tb.sdram_model : at time  260455.0 ns WRITE: Bank = 0 Row =    0, Col = 396, Data = 0574
# sdram_control_top_tb.sdram_model : at time  260465.0 ns WRITE: Bank = 0 Row =    0, Col = 397, Data = 0575
# sdram_control_top_tb.sdram_model : at time  260475.0 ns WRITE: Bank = 0 Row =    0, Col = 398, Data = 0576
# sdram_control_top_tb.sdram_model : at time  260485.0 ns WRITE: Bank = 0 Row =    0, Col = 399, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  260705.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  260735.0 ns WRITE: Bank = 0 Row =    0, Col = 400, Data = 0578
# sdram_control_top_tb.sdram_model : at time  260745.0 ns WRITE: Bank = 0 Row =    0, Col = 401, Data = 0579
# sdram_control_top_tb.sdram_model : at time  260755.0 ns WRITE: Bank = 0 Row =    0, Col = 402, Data = 057a
# sdram_control_top_tb.sdram_model : at time  260765.0 ns WRITE: Bank = 0 Row =    0, Col = 403, Data = 057b
# sdram_control_top_tb.sdram_model : at time  260775.0 ns WRITE: Bank = 0 Row =    0, Col = 404, Data = 057c
# sdram_control_top_tb.sdram_model : at time  260785.0 ns WRITE: Bank = 0 Row =    0, Col = 405, Data = 057d
# sdram_control_top_tb.sdram_model : at time  260795.0 ns WRITE: Bank = 0 Row =    0, Col = 406, Data = 057e
# sdram_control_top_tb.sdram_model : at time  260805.0 ns WRITE: Bank = 0 Row =    0, Col = 407, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261025.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261055.0 ns WRITE: Bank = 0 Row =    0, Col = 408, Data = 0580
# sdram_control_top_tb.sdram_model : at time  261065.0 ns WRITE: Bank = 0 Row =    0, Col = 409, Data = 0581
# sdram_control_top_tb.sdram_model : at time  261075.0 ns WRITE: Bank = 0 Row =    0, Col = 410, Data = 0582
# sdram_control_top_tb.sdram_model : at time  261085.0 ns WRITE: Bank = 0 Row =    0, Col = 411, Data = 0583
# sdram_control_top_tb.sdram_model : at time  261095.0 ns WRITE: Bank = 0 Row =    0, Col = 412, Data = 0584
# sdram_control_top_tb.sdram_model : at time  261105.0 ns WRITE: Bank = 0 Row =    0, Col = 413, Data = 0585
# sdram_control_top_tb.sdram_model : at time  261115.0 ns WRITE: Bank = 0 Row =    0, Col = 414, Data = 0586
# sdram_control_top_tb.sdram_model : at time  261125.0 ns WRITE: Bank = 0 Row =    0, Col = 415, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261345.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261375.0 ns WRITE: Bank = 0 Row =    0, Col = 416, Data = 0588
# sdram_control_top_tb.sdram_model : at time  261385.0 ns WRITE: Bank = 0 Row =    0, Col = 417, Data = 0589
# sdram_control_top_tb.sdram_model : at time  261395.0 ns WRITE: Bank = 0 Row =    0, Col = 418, Data = 058a
# sdram_control_top_tb.sdram_model : at time  261405.0 ns WRITE: Bank = 0 Row =    0, Col = 419, Data = 058b
# sdram_control_top_tb.sdram_model : at time  261415.0 ns WRITE: Bank = 0 Row =    0, Col = 420, Data = 058c
# sdram_control_top_tb.sdram_model : at time  261425.0 ns WRITE: Bank = 0 Row =    0, Col = 421, Data = 058d
# sdram_control_top_tb.sdram_model : at time  261435.0 ns WRITE: Bank = 0 Row =    0, Col = 422, Data = 058e
# sdram_control_top_tb.sdram_model : at time  261445.0 ns WRITE: Bank = 0 Row =    0, Col = 423, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261665.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  261695.0 ns WRITE: Bank = 0 Row =    0, Col = 424, Data = 0590
# sdram_control_top_tb.sdram_model : at time  261705.0 ns WRITE: Bank = 0 Row =    0, Col = 425, Data = 0591
# sdram_control_top_tb.sdram_model : at time  261715.0 ns WRITE: Bank = 0 Row =    0, Col = 426, Data = 0592
# sdram_control_top_tb.sdram_model : at time  261725.0 ns WRITE: Bank = 0 Row =    0, Col = 427, Data = 0593
# sdram_control_top_tb.sdram_model : at time  261735.0 ns WRITE: Bank = 0 Row =    0, Col = 428, Data = 0594
# sdram_control_top_tb.sdram_model : at time  261745.0 ns WRITE: Bank = 0 Row =    0, Col = 429, Data = 0595
# sdram_control_top_tb.sdram_model : at time  261755.0 ns WRITE: Bank = 0 Row =    0, Col = 430, Data = 0596
# sdram_control_top_tb.sdram_model : at time  261765.0 ns WRITE: Bank = 0 Row =    0, Col = 431, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  261985.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262015.0 ns WRITE: Bank = 0 Row =    0, Col = 432, Data = 0598
# sdram_control_top_tb.sdram_model : at time  262025.0 ns WRITE: Bank = 0 Row =    0, Col = 433, Data = 0599
# sdram_control_top_tb.sdram_model : at time  262035.0 ns WRITE: Bank = 0 Row =    0, Col = 434, Data = 059a
# sdram_control_top_tb.sdram_model : at time  262045.0 ns WRITE: Bank = 0 Row =    0, Col = 435, Data = 059b
# sdram_control_top_tb.sdram_model : at time  262055.0 ns WRITE: Bank = 0 Row =    0, Col = 436, Data = 059c
# sdram_control_top_tb.sdram_model : at time  262065.0 ns WRITE: Bank = 0 Row =    0, Col = 437, Data = 059d
# sdram_control_top_tb.sdram_model : at time  262075.0 ns WRITE: Bank = 0 Row =    0, Col = 438, Data = 059e
# sdram_control_top_tb.sdram_model : at time  262085.0 ns WRITE: Bank = 0 Row =    0, Col = 439, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262305.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262335.0 ns WRITE: Bank = 0 Row =    0, Col = 440, Data = 05a0
# sdram_control_top_tb.sdram_model : at time  262345.0 ns WRITE: Bank = 0 Row =    0, Col = 441, Data = 05a1
# sdram_control_top_tb.sdram_model : at time  262355.0 ns WRITE: Bank = 0 Row =    0, Col = 442, Data = 05a2
# sdram_control_top_tb.sdram_model : at time  262365.0 ns WRITE: Bank = 0 Row =    0, Col = 443, Data = 05a3
# sdram_control_top_tb.sdram_model : at time  262375.0 ns WRITE: Bank = 0 Row =    0, Col = 444, Data = 05a4
# sdram_control_top_tb.sdram_model : at time  262385.0 ns WRITE: Bank = 0 Row =    0, Col = 445, Data = 05a5
# sdram_control_top_tb.sdram_model : at time  262395.0 ns WRITE: Bank = 0 Row =    0, Col = 446, Data = 05a6
# sdram_control_top_tb.sdram_model : at time  262405.0 ns WRITE: Bank = 0 Row =    0, Col = 447, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262625.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262655.0 ns WRITE: Bank = 0 Row =    0, Col = 448, Data = 05a8
# sdram_control_top_tb.sdram_model : at time  262665.0 ns WRITE: Bank = 0 Row =    0, Col = 449, Data = 05a9
# sdram_control_top_tb.sdram_model : at time  262675.0 ns WRITE: Bank = 0 Row =    0, Col = 450, Data = 05aa
# sdram_control_top_tb.sdram_model : at time  262685.0 ns WRITE: Bank = 0 Row =    0, Col = 451, Data = 05ab
# sdram_control_top_tb.sdram_model : at time  262695.0 ns WRITE: Bank = 0 Row =    0, Col = 452, Data = 05ac
# sdram_control_top_tb.sdram_model : at time  262705.0 ns WRITE: Bank = 0 Row =    0, Col = 453, Data = 05ad
# sdram_control_top_tb.sdram_model : at time  262715.0 ns WRITE: Bank = 0 Row =    0, Col = 454, Data = 05ae
# sdram_control_top_tb.sdram_model : at time  262725.0 ns WRITE: Bank = 0 Row =    0, Col = 455, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  262945.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  262975.0 ns WRITE: Bank = 0 Row =    0, Col = 456, Data = 05b0
# sdram_control_top_tb.sdram_model : at time  262985.0 ns WRITE: Bank = 0 Row =    0, Col = 457, Data = 05b1
# sdram_control_top_tb.sdram_model : at time  262995.0 ns WRITE: Bank = 0 Row =    0, Col = 458, Data = 05b2
# sdram_control_top_tb.sdram_model : at time  263005.0 ns WRITE: Bank = 0 Row =    0, Col = 459, Data = 05b3
# sdram_control_top_tb.sdram_model : at time  263015.0 ns WRITE: Bank = 0 Row =    0, Col = 460, Data = 05b4
# sdram_control_top_tb.sdram_model : at time  263025.0 ns WRITE: Bank = 0 Row =    0, Col = 461, Data = 05b5
# sdram_control_top_tb.sdram_model : at time  263035.0 ns WRITE: Bank = 0 Row =    0, Col = 462, Data = 05b6
# sdram_control_top_tb.sdram_model : at time  263045.0 ns WRITE: Bank = 0 Row =    0, Col = 463, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263265.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263295.0 ns WRITE: Bank = 0 Row =    0, Col = 464, Data = 05b8
# sdram_control_top_tb.sdram_model : at time  263305.0 ns WRITE: Bank = 0 Row =    0, Col = 465, Data = 05b9
# sdram_control_top_tb.sdram_model : at time  263315.0 ns WRITE: Bank = 0 Row =    0, Col = 466, Data = 05ba
# sdram_control_top_tb.sdram_model : at time  263325.0 ns WRITE: Bank = 0 Row =    0, Col = 467, Data = 05bb
# sdram_control_top_tb.sdram_model : at time  263335.0 ns WRITE: Bank = 0 Row =    0, Col = 468, Data = 05bc
# sdram_control_top_tb.sdram_model : at time  263345.0 ns WRITE: Bank = 0 Row =    0, Col = 469, Data = 05bd
# sdram_control_top_tb.sdram_model : at time  263355.0 ns WRITE: Bank = 0 Row =    0, Col = 470, Data = 05be
# sdram_control_top_tb.sdram_model : at time  263365.0 ns WRITE: Bank = 0 Row =    0, Col = 471, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263585.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263615.0 ns WRITE: Bank = 0 Row =    0, Col = 472, Data = 05c0
# sdram_control_top_tb.sdram_model : at time  263625.0 ns WRITE: Bank = 0 Row =    0, Col = 473, Data = 05c1
# sdram_control_top_tb.sdram_model : at time  263635.0 ns WRITE: Bank = 0 Row =    0, Col = 474, Data = 05c2
# sdram_control_top_tb.sdram_model : at time  263645.0 ns WRITE: Bank = 0 Row =    0, Col = 475, Data = 05c3
# sdram_control_top_tb.sdram_model : at time  263655.0 ns WRITE: Bank = 0 Row =    0, Col = 476, Data = 05c4
# sdram_control_top_tb.sdram_model : at time  263665.0 ns WRITE: Bank = 0 Row =    0, Col = 477, Data = 05c5
# sdram_control_top_tb.sdram_model : at time  263675.0 ns WRITE: Bank = 0 Row =    0, Col = 478, Data = 05c6
# sdram_control_top_tb.sdram_model : at time  263685.0 ns WRITE: Bank = 0 Row =    0, Col = 479, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  263905.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  263935.0 ns WRITE: Bank = 0 Row =    0, Col = 480, Data = 05c8
# sdram_control_top_tb.sdram_model : at time  263945.0 ns WRITE: Bank = 0 Row =    0, Col = 481, Data = 05c9
# sdram_control_top_tb.sdram_model : at time  263955.0 ns WRITE: Bank = 0 Row =    0, Col = 482, Data = 05ca
# sdram_control_top_tb.sdram_model : at time  263965.0 ns WRITE: Bank = 0 Row =    0, Col = 483, Data = 05cb
# sdram_control_top_tb.sdram_model : at time  263975.0 ns WRITE: Bank = 0 Row =    0, Col = 484, Data = 05cc
# sdram_control_top_tb.sdram_model : at time  263985.0 ns WRITE: Bank = 0 Row =    0, Col = 485, Data = 05cd
# sdram_control_top_tb.sdram_model : at time  263995.0 ns WRITE: Bank = 0 Row =    0, Col = 486, Data = 05ce
# sdram_control_top_tb.sdram_model : at time  264005.0 ns WRITE: Bank = 0 Row =    0, Col = 487, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264225.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  264255.0 ns WRITE: Bank = 0 Row =    0, Col = 488, Data = 05d0
# sdram_control_top_tb.sdram_model : at time  264265.0 ns WRITE: Bank = 0 Row =    0, Col = 489, Data = 05d1
# sdram_control_top_tb.sdram_model : at time  264275.0 ns WRITE: Bank = 0 Row =    0, Col = 490, Data = 05d2
# sdram_control_top_tb.sdram_model : at time  264285.0 ns WRITE: Bank = 0 Row =    0, Col = 491, Data = 05d3
# sdram_control_top_tb.sdram_model : at time  264295.0 ns WRITE: Bank = 0 Row =    0, Col = 492, Data = 05d4
# sdram_control_top_tb.sdram_model : at time  264305.0 ns WRITE: Bank = 0 Row =    0, Col = 493, Data = 05d5
# sdram_control_top_tb.sdram_model : at time  264315.0 ns WRITE: Bank = 0 Row =    0, Col = 494, Data = 05d6
# sdram_control_top_tb.sdram_model : at time  264325.0 ns WRITE: Bank = 0 Row =    0, Col = 495, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264545.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  264575.0 ns WRITE: Bank = 0 Row =    0, Col = 496, Data = 05d8
# sdram_control_top_tb.sdram_model : at time  264585.0 ns WRITE: Bank = 0 Row =    0, Col = 497, Data = 05d9
# sdram_control_top_tb.sdram_model : at time  264595.0 ns WRITE: Bank = 0 Row =    0, Col = 498, Data = 05da
# sdram_control_top_tb.sdram_model : at time  264605.0 ns WRITE: Bank = 0 Row =    0, Col = 499, Data = 05db
# sdram_control_top_tb.sdram_model : at time  264615.0 ns WRITE: Bank = 0 Row =    0, Col = 500, Data = 05dc
# sdram_control_top_tb.sdram_model : at time  264625.0 ns WRITE: Bank = 0 Row =    0, Col = 501, Data = 05dd
# sdram_control_top_tb.sdram_model : at time  264635.0 ns WRITE: Bank = 0 Row =    0, Col = 502, Data = 05de
# sdram_control_top_tb.sdram_model : at time  264645.0 ns WRITE: Bank = 0 Row =    0, Col = 503, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  264765.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264865.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  264995.0 ns ACT  : Bank = 0 Row =    0
# sdram_control_top_tb.sdram_model : at time  265025.0 ns WRITE: Bank = 0 Row =    0, Col = 504, Data = 05e0
# sdram_control_top_tb.sdram_model : at time  265035.0 ns WRITE: Bank = 0 Row =    0, Col = 505, Data = 05e1
# sdram_control_top_tb.sdram_model : at time  265045.0 ns WRITE: Bank = 0 Row =    0, Col = 506, Data = 05e2
# sdram_control_top_tb.sdram_model : at time  265055.0 ns WRITE: Bank = 0 Row =    0, Col = 507, Data = 05e3
# sdram_control_top_tb.sdram_model : at time  265065.0 ns WRITE: Bank = 0 Row =    0, Col = 508, Data = 05e4
# sdram_control_top_tb.sdram_model : at time  265075.0 ns WRITE: Bank = 0 Row =    0, Col = 509, Data = 05e5
# sdram_control_top_tb.sdram_model : at time  265085.0 ns WRITE: Bank = 0 Row =    0, Col = 510, Data = 05e6
# sdram_control_top_tb.sdram_model : at time  265095.0 ns WRITE: Bank = 0 Row =    0, Col = 511, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265165.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265195.0 ns WRITE: Bank = 0 Row =    1, Col =   0, Data = 05e8
# sdram_control_top_tb.sdram_model : at time  265205.0 ns WRITE: Bank = 0 Row =    1, Col =   1, Data = 05e9
# sdram_control_top_tb.sdram_model : at time  265215.0 ns WRITE: Bank = 0 Row =    1, Col =   2, Data = 05ea
# sdram_control_top_tb.sdram_model : at time  265225.0 ns WRITE: Bank = 0 Row =    1, Col =   3, Data = 05eb
# sdram_control_top_tb.sdram_model : at time  265235.0 ns WRITE: Bank = 0 Row =    1, Col =   4, Data = 05ec
# sdram_control_top_tb.sdram_model : at time  265245.0 ns WRITE: Bank = 0 Row =    1, Col =   5, Data = 05ed
# sdram_control_top_tb.sdram_model : at time  265255.0 ns WRITE: Bank = 0 Row =    1, Col =   6, Data = 05ee
# sdram_control_top_tb.sdram_model : at time  265265.0 ns WRITE: Bank = 0 Row =    1, Col =   7, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265535.0 ns WRITE: Bank = 0 Row =    1, Col =   8, Data = 05f0
# sdram_control_top_tb.sdram_model : at time  265545.0 ns WRITE: Bank = 0 Row =    1, Col =   9, Data = 05f1
# sdram_control_top_tb.sdram_model : at time  265555.0 ns WRITE: Bank = 0 Row =    1, Col =  10, Data = 05f2
# sdram_control_top_tb.sdram_model : at time  265565.0 ns WRITE: Bank = 0 Row =    1, Col =  11, Data = 05f3
# sdram_control_top_tb.sdram_model : at time  265575.0 ns WRITE: Bank = 0 Row =    1, Col =  12, Data = 05f4
# sdram_control_top_tb.sdram_model : at time  265585.0 ns WRITE: Bank = 0 Row =    1, Col =  13, Data = 05f5
# sdram_control_top_tb.sdram_model : at time  265595.0 ns WRITE: Bank = 0 Row =    1, Col =  14, Data = 05f6
# sdram_control_top_tb.sdram_model : at time  265605.0 ns WRITE: Bank = 0 Row =    1, Col =  15, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  265825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  265855.0 ns WRITE: Bank = 0 Row =    1, Col =  16, Data = 05f8
# sdram_control_top_tb.sdram_model : at time  265865.0 ns WRITE: Bank = 0 Row =    1, Col =  17, Data = 05f9
# sdram_control_top_tb.sdram_model : at time  265875.0 ns WRITE: Bank = 0 Row =    1, Col =  18, Data = 05fa
# sdram_control_top_tb.sdram_model : at time  265885.0 ns WRITE: Bank = 0 Row =    1, Col =  19, Data = 05fb
# sdram_control_top_tb.sdram_model : at time  265895.0 ns WRITE: Bank = 0 Row =    1, Col =  20, Data = 05fc
# sdram_control_top_tb.sdram_model : at time  265905.0 ns WRITE: Bank = 0 Row =    1, Col =  21, Data = 05fd
# sdram_control_top_tb.sdram_model : at time  265915.0 ns WRITE: Bank = 0 Row =    1, Col =  22, Data = 05fe
# sdram_control_top_tb.sdram_model : at time  265925.0 ns WRITE: Bank = 0 Row =    1, Col =  23, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266175.0 ns WRITE: Bank = 0 Row =    1, Col =  24, Data = 0600
# sdram_control_top_tb.sdram_model : at time  266185.0 ns WRITE: Bank = 0 Row =    1, Col =  25, Data = 0601
# sdram_control_top_tb.sdram_model : at time  266195.0 ns WRITE: Bank = 0 Row =    1, Col =  26, Data = 0602
# sdram_control_top_tb.sdram_model : at time  266205.0 ns WRITE: Bank = 0 Row =    1, Col =  27, Data = 0603
# sdram_control_top_tb.sdram_model : at time  266215.0 ns WRITE: Bank = 0 Row =    1, Col =  28, Data = 0604
# sdram_control_top_tb.sdram_model : at time  266225.0 ns WRITE: Bank = 0 Row =    1, Col =  29, Data = 0605
# sdram_control_top_tb.sdram_model : at time  266235.0 ns WRITE: Bank = 0 Row =    1, Col =  30, Data = 0606
# sdram_control_top_tb.sdram_model : at time  266245.0 ns WRITE: Bank = 0 Row =    1, Col =  31, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266495.0 ns WRITE: Bank = 0 Row =    1, Col =  32, Data = 0608
# sdram_control_top_tb.sdram_model : at time  266505.0 ns WRITE: Bank = 0 Row =    1, Col =  33, Data = 0609
# sdram_control_top_tb.sdram_model : at time  266515.0 ns WRITE: Bank = 0 Row =    1, Col =  34, Data = 060a
# sdram_control_top_tb.sdram_model : at time  266525.0 ns WRITE: Bank = 0 Row =    1, Col =  35, Data = 060b
# sdram_control_top_tb.sdram_model : at time  266535.0 ns WRITE: Bank = 0 Row =    1, Col =  36, Data = 060c
# sdram_control_top_tb.sdram_model : at time  266545.0 ns WRITE: Bank = 0 Row =    1, Col =  37, Data = 060d
# sdram_control_top_tb.sdram_model : at time  266555.0 ns WRITE: Bank = 0 Row =    1, Col =  38, Data = 060e
# sdram_control_top_tb.sdram_model : at time  266565.0 ns WRITE: Bank = 0 Row =    1, Col =  39, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  266785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  266815.0 ns WRITE: Bank = 0 Row =    1, Col =  40, Data = 0610
# sdram_control_top_tb.sdram_model : at time  266825.0 ns WRITE: Bank = 0 Row =    1, Col =  41, Data = 0611
# sdram_control_top_tb.sdram_model : at time  266835.0 ns WRITE: Bank = 0 Row =    1, Col =  42, Data = 0612
# sdram_control_top_tb.sdram_model : at time  266845.0 ns WRITE: Bank = 0 Row =    1, Col =  43, Data = 0613
# sdram_control_top_tb.sdram_model : at time  266855.0 ns WRITE: Bank = 0 Row =    1, Col =  44, Data = 0614
# sdram_control_top_tb.sdram_model : at time  266865.0 ns WRITE: Bank = 0 Row =    1, Col =  45, Data = 0615
# sdram_control_top_tb.sdram_model : at time  266875.0 ns WRITE: Bank = 0 Row =    1, Col =  46, Data = 0616
# sdram_control_top_tb.sdram_model : at time  266885.0 ns WRITE: Bank = 0 Row =    1, Col =  47, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267135.0 ns WRITE: Bank = 0 Row =    1, Col =  48, Data = 0618
# sdram_control_top_tb.sdram_model : at time  267145.0 ns WRITE: Bank = 0 Row =    1, Col =  49, Data = 0619
# sdram_control_top_tb.sdram_model : at time  267155.0 ns WRITE: Bank = 0 Row =    1, Col =  50, Data = 061a
# sdram_control_top_tb.sdram_model : at time  267165.0 ns WRITE: Bank = 0 Row =    1, Col =  51, Data = 061b
# sdram_control_top_tb.sdram_model : at time  267175.0 ns WRITE: Bank = 0 Row =    1, Col =  52, Data = 061c
# sdram_control_top_tb.sdram_model : at time  267185.0 ns WRITE: Bank = 0 Row =    1, Col =  53, Data = 061d
# sdram_control_top_tb.sdram_model : at time  267195.0 ns WRITE: Bank = 0 Row =    1, Col =  54, Data = 061e
# sdram_control_top_tb.sdram_model : at time  267205.0 ns WRITE: Bank = 0 Row =    1, Col =  55, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267455.0 ns WRITE: Bank = 0 Row =    1, Col =  56, Data = 0620
# sdram_control_top_tb.sdram_model : at time  267465.0 ns WRITE: Bank = 0 Row =    1, Col =  57, Data = 0621
# sdram_control_top_tb.sdram_model : at time  267475.0 ns WRITE: Bank = 0 Row =    1, Col =  58, Data = 0622
# sdram_control_top_tb.sdram_model : at time  267485.0 ns WRITE: Bank = 0 Row =    1, Col =  59, Data = 0623
# sdram_control_top_tb.sdram_model : at time  267495.0 ns WRITE: Bank = 0 Row =    1, Col =  60, Data = 0624
# sdram_control_top_tb.sdram_model : at time  267505.0 ns WRITE: Bank = 0 Row =    1, Col =  61, Data = 0625
# sdram_control_top_tb.sdram_model : at time  267515.0 ns WRITE: Bank = 0 Row =    1, Col =  62, Data = 0626
# sdram_control_top_tb.sdram_model : at time  267525.0 ns WRITE: Bank = 0 Row =    1, Col =  63, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  267745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  267775.0 ns WRITE: Bank = 0 Row =    1, Col =  64, Data = 0628
# sdram_control_top_tb.sdram_model : at time  267785.0 ns WRITE: Bank = 0 Row =    1, Col =  65, Data = 0629
# sdram_control_top_tb.sdram_model : at time  267795.0 ns WRITE: Bank = 0 Row =    1, Col =  66, Data = 062a
# sdram_control_top_tb.sdram_model : at time  267805.0 ns WRITE: Bank = 0 Row =    1, Col =  67, Data = 062b
# sdram_control_top_tb.sdram_model : at time  267815.0 ns WRITE: Bank = 0 Row =    1, Col =  68, Data = 062c
# sdram_control_top_tb.sdram_model : at time  267825.0 ns WRITE: Bank = 0 Row =    1, Col =  69, Data = 062d
# sdram_control_top_tb.sdram_model : at time  267835.0 ns WRITE: Bank = 0 Row =    1, Col =  70, Data = 062e
# sdram_control_top_tb.sdram_model : at time  267845.0 ns WRITE: Bank = 0 Row =    1, Col =  71, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268095.0 ns WRITE: Bank = 0 Row =    1, Col =  72, Data = 0630
# sdram_control_top_tb.sdram_model : at time  268105.0 ns WRITE: Bank = 0 Row =    1, Col =  73, Data = 0631
# sdram_control_top_tb.sdram_model : at time  268115.0 ns WRITE: Bank = 0 Row =    1, Col =  74, Data = 0632
# sdram_control_top_tb.sdram_model : at time  268125.0 ns WRITE: Bank = 0 Row =    1, Col =  75, Data = 0633
# sdram_control_top_tb.sdram_model : at time  268135.0 ns WRITE: Bank = 0 Row =    1, Col =  76, Data = 0634
# sdram_control_top_tb.sdram_model : at time  268145.0 ns WRITE: Bank = 0 Row =    1, Col =  77, Data = 0635
# sdram_control_top_tb.sdram_model : at time  268155.0 ns WRITE: Bank = 0 Row =    1, Col =  78, Data = 0636
# sdram_control_top_tb.sdram_model : at time  268165.0 ns WRITE: Bank = 0 Row =    1, Col =  79, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268415.0 ns WRITE: Bank = 0 Row =    1, Col =  80, Data = 0638
# sdram_control_top_tb.sdram_model : at time  268425.0 ns WRITE: Bank = 0 Row =    1, Col =  81, Data = 0639
# sdram_control_top_tb.sdram_model : at time  268435.0 ns WRITE: Bank = 0 Row =    1, Col =  82, Data = 063a
# sdram_control_top_tb.sdram_model : at time  268445.0 ns WRITE: Bank = 0 Row =    1, Col =  83, Data = 063b
# sdram_control_top_tb.sdram_model : at time  268455.0 ns WRITE: Bank = 0 Row =    1, Col =  84, Data = 063c
# sdram_control_top_tb.sdram_model : at time  268465.0 ns WRITE: Bank = 0 Row =    1, Col =  85, Data = 063d
# sdram_control_top_tb.sdram_model : at time  268475.0 ns WRITE: Bank = 0 Row =    1, Col =  86, Data = 063e
# sdram_control_top_tb.sdram_model : at time  268485.0 ns WRITE: Bank = 0 Row =    1, Col =  87, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  268705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  268735.0 ns WRITE: Bank = 0 Row =    1, Col =  88, Data = 0640
# sdram_control_top_tb.sdram_model : at time  268745.0 ns WRITE: Bank = 0 Row =    1, Col =  89, Data = 0641
# sdram_control_top_tb.sdram_model : at time  268755.0 ns WRITE: Bank = 0 Row =    1, Col =  90, Data = 0642
# sdram_control_top_tb.sdram_model : at time  268765.0 ns WRITE: Bank = 0 Row =    1, Col =  91, Data = 0643
# sdram_control_top_tb.sdram_model : at time  268775.0 ns WRITE: Bank = 0 Row =    1, Col =  92, Data = 0644
# sdram_control_top_tb.sdram_model : at time  268785.0 ns WRITE: Bank = 0 Row =    1, Col =  93, Data = 0645
# sdram_control_top_tb.sdram_model : at time  268795.0 ns WRITE: Bank = 0 Row =    1, Col =  94, Data = 0646
# sdram_control_top_tb.sdram_model : at time  268805.0 ns WRITE: Bank = 0 Row =    1, Col =  95, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269055.0 ns WRITE: Bank = 0 Row =    1, Col =  96, Data = 0648
# sdram_control_top_tb.sdram_model : at time  269065.0 ns WRITE: Bank = 0 Row =    1, Col =  97, Data = 0649
# sdram_control_top_tb.sdram_model : at time  269075.0 ns WRITE: Bank = 0 Row =    1, Col =  98, Data = 064a
# sdram_control_top_tb.sdram_model : at time  269085.0 ns WRITE: Bank = 0 Row =    1, Col =  99, Data = 064b
# sdram_control_top_tb.sdram_model : at time  269095.0 ns WRITE: Bank = 0 Row =    1, Col = 100, Data = 064c
# sdram_control_top_tb.sdram_model : at time  269105.0 ns WRITE: Bank = 0 Row =    1, Col = 101, Data = 064d
# sdram_control_top_tb.sdram_model : at time  269115.0 ns WRITE: Bank = 0 Row =    1, Col = 102, Data = 064e
# sdram_control_top_tb.sdram_model : at time  269125.0 ns WRITE: Bank = 0 Row =    1, Col = 103, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269375.0 ns WRITE: Bank = 0 Row =    1, Col = 104, Data = 0650
# sdram_control_top_tb.sdram_model : at time  269385.0 ns WRITE: Bank = 0 Row =    1, Col = 105, Data = 0651
# sdram_control_top_tb.sdram_model : at time  269395.0 ns WRITE: Bank = 0 Row =    1, Col = 106, Data = 0652
# sdram_control_top_tb.sdram_model : at time  269405.0 ns WRITE: Bank = 0 Row =    1, Col = 107, Data = 0653
# sdram_control_top_tb.sdram_model : at time  269415.0 ns WRITE: Bank = 0 Row =    1, Col = 108, Data = 0654
# sdram_control_top_tb.sdram_model : at time  269425.0 ns WRITE: Bank = 0 Row =    1, Col = 109, Data = 0655
# sdram_control_top_tb.sdram_model : at time  269435.0 ns WRITE: Bank = 0 Row =    1, Col = 110, Data = 0656
# sdram_control_top_tb.sdram_model : at time  269445.0 ns WRITE: Bank = 0 Row =    1, Col = 111, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  269695.0 ns WRITE: Bank = 0 Row =    1, Col = 112, Data = 0658
# sdram_control_top_tb.sdram_model : at time  269705.0 ns WRITE: Bank = 0 Row =    1, Col = 113, Data = 0659
# sdram_control_top_tb.sdram_model : at time  269715.0 ns WRITE: Bank = 0 Row =    1, Col = 114, Data = 065a
# sdram_control_top_tb.sdram_model : at time  269725.0 ns WRITE: Bank = 0 Row =    1, Col = 115, Data = 065b
# sdram_control_top_tb.sdram_model : at time  269735.0 ns WRITE: Bank = 0 Row =    1, Col = 116, Data = 065c
# sdram_control_top_tb.sdram_model : at time  269745.0 ns WRITE: Bank = 0 Row =    1, Col = 117, Data = 065d
# sdram_control_top_tb.sdram_model : at time  269755.0 ns WRITE: Bank = 0 Row =    1, Col = 118, Data = 065e
# sdram_control_top_tb.sdram_model : at time  269765.0 ns WRITE: Bank = 0 Row =    1, Col = 119, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  269985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270015.0 ns WRITE: Bank = 0 Row =    1, Col = 120, Data = 0660
# sdram_control_top_tb.sdram_model : at time  270025.0 ns WRITE: Bank = 0 Row =    1, Col = 121, Data = 0661
# sdram_control_top_tb.sdram_model : at time  270035.0 ns WRITE: Bank = 0 Row =    1, Col = 122, Data = 0662
# sdram_control_top_tb.sdram_model : at time  270045.0 ns WRITE: Bank = 0 Row =    1, Col = 123, Data = 0663
# sdram_control_top_tb.sdram_model : at time  270055.0 ns WRITE: Bank = 0 Row =    1, Col = 124, Data = 0664
# sdram_control_top_tb.sdram_model : at time  270065.0 ns WRITE: Bank = 0 Row =    1, Col = 125, Data = 0665
# sdram_control_top_tb.sdram_model : at time  270075.0 ns WRITE: Bank = 0 Row =    1, Col = 126, Data = 0666
# sdram_control_top_tb.sdram_model : at time  270085.0 ns WRITE: Bank = 0 Row =    1, Col = 127, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270335.0 ns WRITE: Bank = 0 Row =    1, Col = 128, Data = 0668
# sdram_control_top_tb.sdram_model : at time  270345.0 ns WRITE: Bank = 0 Row =    1, Col = 129, Data = 0669
# sdram_control_top_tb.sdram_model : at time  270355.0 ns WRITE: Bank = 0 Row =    1, Col = 130, Data = 066a
# sdram_control_top_tb.sdram_model : at time  270365.0 ns WRITE: Bank = 0 Row =    1, Col = 131, Data = 066b
# sdram_control_top_tb.sdram_model : at time  270375.0 ns WRITE: Bank = 0 Row =    1, Col = 132, Data = 066c
# sdram_control_top_tb.sdram_model : at time  270385.0 ns WRITE: Bank = 0 Row =    1, Col = 133, Data = 066d
# sdram_control_top_tb.sdram_model : at time  270395.0 ns WRITE: Bank = 0 Row =    1, Col = 134, Data = 066e
# sdram_control_top_tb.sdram_model : at time  270405.0 ns WRITE: Bank = 0 Row =    1, Col = 135, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270655.0 ns WRITE: Bank = 0 Row =    1, Col = 136, Data = 0670
# sdram_control_top_tb.sdram_model : at time  270665.0 ns WRITE: Bank = 0 Row =    1, Col = 137, Data = 0671
# sdram_control_top_tb.sdram_model : at time  270675.0 ns WRITE: Bank = 0 Row =    1, Col = 138, Data = 0672
# sdram_control_top_tb.sdram_model : at time  270685.0 ns WRITE: Bank = 0 Row =    1, Col = 139, Data = 0673
# sdram_control_top_tb.sdram_model : at time  270695.0 ns WRITE: Bank = 0 Row =    1, Col = 140, Data = 0674
# sdram_control_top_tb.sdram_model : at time  270705.0 ns WRITE: Bank = 0 Row =    1, Col = 141, Data = 0675
# sdram_control_top_tb.sdram_model : at time  270715.0 ns WRITE: Bank = 0 Row =    1, Col = 142, Data = 0676
# sdram_control_top_tb.sdram_model : at time  270725.0 ns WRITE: Bank = 0 Row =    1, Col = 143, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  270945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  270975.0 ns WRITE: Bank = 0 Row =    1, Col = 144, Data = 0678
# sdram_control_top_tb.sdram_model : at time  270985.0 ns WRITE: Bank = 0 Row =    1, Col = 145, Data = 0679
# sdram_control_top_tb.sdram_model : at time  270995.0 ns WRITE: Bank = 0 Row =    1, Col = 146, Data = 067a
# sdram_control_top_tb.sdram_model : at time  271005.0 ns WRITE: Bank = 0 Row =    1, Col = 147, Data = 067b
# sdram_control_top_tb.sdram_model : at time  271015.0 ns WRITE: Bank = 0 Row =    1, Col = 148, Data = 067c
# sdram_control_top_tb.sdram_model : at time  271025.0 ns WRITE: Bank = 0 Row =    1, Col = 149, Data = 067d
# sdram_control_top_tb.sdram_model : at time  271035.0 ns WRITE: Bank = 0 Row =    1, Col = 150, Data = 067e
# sdram_control_top_tb.sdram_model : at time  271045.0 ns WRITE: Bank = 0 Row =    1, Col = 151, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271295.0 ns WRITE: Bank = 0 Row =    1, Col = 152, Data = 0680
# sdram_control_top_tb.sdram_model : at time  271305.0 ns WRITE: Bank = 0 Row =    1, Col = 153, Data = 0681
# sdram_control_top_tb.sdram_model : at time  271315.0 ns WRITE: Bank = 0 Row =    1, Col = 154, Data = 0682
# sdram_control_top_tb.sdram_model : at time  271325.0 ns WRITE: Bank = 0 Row =    1, Col = 155, Data = 0683
# sdram_control_top_tb.sdram_model : at time  271335.0 ns WRITE: Bank = 0 Row =    1, Col = 156, Data = 0684
# sdram_control_top_tb.sdram_model : at time  271345.0 ns WRITE: Bank = 0 Row =    1, Col = 157, Data = 0685
# sdram_control_top_tb.sdram_model : at time  271355.0 ns WRITE: Bank = 0 Row =    1, Col = 158, Data = 0686
# sdram_control_top_tb.sdram_model : at time  271365.0 ns WRITE: Bank = 0 Row =    1, Col = 159, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271615.0 ns WRITE: Bank = 0 Row =    1, Col = 160, Data = 0688
# sdram_control_top_tb.sdram_model : at time  271625.0 ns WRITE: Bank = 0 Row =    1, Col = 161, Data = 0689
# sdram_control_top_tb.sdram_model : at time  271635.0 ns WRITE: Bank = 0 Row =    1, Col = 162, Data = 068a
# sdram_control_top_tb.sdram_model : at time  271645.0 ns WRITE: Bank = 0 Row =    1, Col = 163, Data = 068b
# sdram_control_top_tb.sdram_model : at time  271655.0 ns WRITE: Bank = 0 Row =    1, Col = 164, Data = 068c
# sdram_control_top_tb.sdram_model : at time  271665.0 ns WRITE: Bank = 0 Row =    1, Col = 165, Data = 068d
# sdram_control_top_tb.sdram_model : at time  271675.0 ns WRITE: Bank = 0 Row =    1, Col = 166, Data = 068e
# sdram_control_top_tb.sdram_model : at time  271685.0 ns WRITE: Bank = 0 Row =    1, Col = 167, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  271905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  271935.0 ns WRITE: Bank = 0 Row =    1, Col = 168, Data = 0690
# sdram_control_top_tb.sdram_model : at time  271945.0 ns WRITE: Bank = 0 Row =    1, Col = 169, Data = 0691
# sdram_control_top_tb.sdram_model : at time  271955.0 ns WRITE: Bank = 0 Row =    1, Col = 170, Data = 0692
# sdram_control_top_tb.sdram_model : at time  271965.0 ns WRITE: Bank = 0 Row =    1, Col = 171, Data = 0693
# sdram_control_top_tb.sdram_model : at time  271975.0 ns WRITE: Bank = 0 Row =    1, Col = 172, Data = 0694
# sdram_control_top_tb.sdram_model : at time  271985.0 ns WRITE: Bank = 0 Row =    1, Col = 173, Data = 0695
# sdram_control_top_tb.sdram_model : at time  271995.0 ns WRITE: Bank = 0 Row =    1, Col = 174, Data = 0696
# sdram_control_top_tb.sdram_model : at time  272005.0 ns WRITE: Bank = 0 Row =    1, Col = 175, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272255.0 ns WRITE: Bank = 0 Row =    1, Col = 176, Data = 0698
# sdram_control_top_tb.sdram_model : at time  272265.0 ns WRITE: Bank = 0 Row =    1, Col = 177, Data = 0699
# sdram_control_top_tb.sdram_model : at time  272275.0 ns WRITE: Bank = 0 Row =    1, Col = 178, Data = 069a
# sdram_control_top_tb.sdram_model : at time  272285.0 ns WRITE: Bank = 0 Row =    1, Col = 179, Data = 069b
# sdram_control_top_tb.sdram_model : at time  272295.0 ns WRITE: Bank = 0 Row =    1, Col = 180, Data = 069c
# sdram_control_top_tb.sdram_model : at time  272305.0 ns WRITE: Bank = 0 Row =    1, Col = 181, Data = 069d
# sdram_control_top_tb.sdram_model : at time  272315.0 ns WRITE: Bank = 0 Row =    1, Col = 182, Data = 069e
# sdram_control_top_tb.sdram_model : at time  272325.0 ns WRITE: Bank = 0 Row =    1, Col = 183, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272545.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272575.0 ns WRITE: Bank = 0 Row =    1, Col = 184, Data = 06a0
# sdram_control_top_tb.sdram_model : at time  272585.0 ns WRITE: Bank = 0 Row =    1, Col = 185, Data = 06a1
# sdram_control_top_tb.sdram_model : at time  272595.0 ns WRITE: Bank = 0 Row =    1, Col = 186, Data = 06a2
# sdram_control_top_tb.sdram_model : at time  272605.0 ns WRITE: Bank = 0 Row =    1, Col = 187, Data = 06a3
# sdram_control_top_tb.sdram_model : at time  272615.0 ns WRITE: Bank = 0 Row =    1, Col = 188, Data = 06a4
# sdram_control_top_tb.sdram_model : at time  272625.0 ns WRITE: Bank = 0 Row =    1, Col = 189, Data = 06a5
# sdram_control_top_tb.sdram_model : at time  272635.0 ns WRITE: Bank = 0 Row =    1, Col = 190, Data = 06a6
# sdram_control_top_tb.sdram_model : at time  272645.0 ns WRITE: Bank = 0 Row =    1, Col = 191, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  272865.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  272895.0 ns WRITE: Bank = 0 Row =    1, Col = 192, Data = 06a8
# sdram_control_top_tb.sdram_model : at time  272905.0 ns WRITE: Bank = 0 Row =    1, Col = 193, Data = 06a9
# sdram_control_top_tb.sdram_model : at time  272915.0 ns WRITE: Bank = 0 Row =    1, Col = 194, Data = 06aa
# sdram_control_top_tb.sdram_model : at time  272925.0 ns WRITE: Bank = 0 Row =    1, Col = 195, Data = 06ab
# sdram_control_top_tb.sdram_model : at time  272935.0 ns WRITE: Bank = 0 Row =    1, Col = 196, Data = 06ac
# sdram_control_top_tb.sdram_model : at time  272945.0 ns WRITE: Bank = 0 Row =    1, Col = 197, Data = 06ad
# sdram_control_top_tb.sdram_model : at time  272955.0 ns WRITE: Bank = 0 Row =    1, Col = 198, Data = 06ae
# sdram_control_top_tb.sdram_model : at time  272965.0 ns WRITE: Bank = 0 Row =    1, Col = 199, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273215.0 ns WRITE: Bank = 0 Row =    1, Col = 200, Data = 06b0
# sdram_control_top_tb.sdram_model : at time  273225.0 ns WRITE: Bank = 0 Row =    1, Col = 201, Data = 06b1
# sdram_control_top_tb.sdram_model : at time  273235.0 ns WRITE: Bank = 0 Row =    1, Col = 202, Data = 06b2
# sdram_control_top_tb.sdram_model : at time  273245.0 ns WRITE: Bank = 0 Row =    1, Col = 203, Data = 06b3
# sdram_control_top_tb.sdram_model : at time  273255.0 ns WRITE: Bank = 0 Row =    1, Col = 204, Data = 06b4
# sdram_control_top_tb.sdram_model : at time  273265.0 ns WRITE: Bank = 0 Row =    1, Col = 205, Data = 06b5
# sdram_control_top_tb.sdram_model : at time  273275.0 ns WRITE: Bank = 0 Row =    1, Col = 206, Data = 06b6
# sdram_control_top_tb.sdram_model : at time  273285.0 ns WRITE: Bank = 0 Row =    1, Col = 207, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273535.0 ns WRITE: Bank = 0 Row =    1, Col = 208, Data = 06b8
# sdram_control_top_tb.sdram_model : at time  273545.0 ns WRITE: Bank = 0 Row =    1, Col = 209, Data = 06b9
# sdram_control_top_tb.sdram_model : at time  273555.0 ns WRITE: Bank = 0 Row =    1, Col = 210, Data = 06ba
# sdram_control_top_tb.sdram_model : at time  273565.0 ns WRITE: Bank = 0 Row =    1, Col = 211, Data = 06bb
# sdram_control_top_tb.sdram_model : at time  273575.0 ns WRITE: Bank = 0 Row =    1, Col = 212, Data = 06bc
# sdram_control_top_tb.sdram_model : at time  273585.0 ns WRITE: Bank = 0 Row =    1, Col = 213, Data = 06bd
# sdram_control_top_tb.sdram_model : at time  273595.0 ns WRITE: Bank = 0 Row =    1, Col = 214, Data = 06be
# sdram_control_top_tb.sdram_model : at time  273605.0 ns WRITE: Bank = 0 Row =    1, Col = 215, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  273825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  273855.0 ns WRITE: Bank = 0 Row =    1, Col = 216, Data = 06c0
# sdram_control_top_tb.sdram_model : at time  273865.0 ns WRITE: Bank = 0 Row =    1, Col = 217, Data = 06c1
# sdram_control_top_tb.sdram_model : at time  273875.0 ns WRITE: Bank = 0 Row =    1, Col = 218, Data = 06c2
# sdram_control_top_tb.sdram_model : at time  273885.0 ns WRITE: Bank = 0 Row =    1, Col = 219, Data = 06c3
# sdram_control_top_tb.sdram_model : at time  273895.0 ns WRITE: Bank = 0 Row =    1, Col = 220, Data = 06c4
# sdram_control_top_tb.sdram_model : at time  273905.0 ns WRITE: Bank = 0 Row =    1, Col = 221, Data = 06c5
# sdram_control_top_tb.sdram_model : at time  273915.0 ns WRITE: Bank = 0 Row =    1, Col = 222, Data = 06c6
# sdram_control_top_tb.sdram_model : at time  273925.0 ns WRITE: Bank = 0 Row =    1, Col = 223, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274175.0 ns WRITE: Bank = 0 Row =    1, Col = 224, Data = 06c8
# sdram_control_top_tb.sdram_model : at time  274185.0 ns WRITE: Bank = 0 Row =    1, Col = 225, Data = 06c9
# sdram_control_top_tb.sdram_model : at time  274195.0 ns WRITE: Bank = 0 Row =    1, Col = 226, Data = 06ca
# sdram_control_top_tb.sdram_model : at time  274205.0 ns WRITE: Bank = 0 Row =    1, Col = 227, Data = 06cb
# sdram_control_top_tb.sdram_model : at time  274215.0 ns WRITE: Bank = 0 Row =    1, Col = 228, Data = 06cc
# sdram_control_top_tb.sdram_model : at time  274225.0 ns WRITE: Bank = 0 Row =    1, Col = 229, Data = 06cd
# sdram_control_top_tb.sdram_model : at time  274235.0 ns WRITE: Bank = 0 Row =    1, Col = 230, Data = 06ce
# sdram_control_top_tb.sdram_model : at time  274245.0 ns WRITE: Bank = 0 Row =    1, Col = 231, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274495.0 ns WRITE: Bank = 0 Row =    1, Col = 232, Data = 06d0
# sdram_control_top_tb.sdram_model : at time  274505.0 ns WRITE: Bank = 0 Row =    1, Col = 233, Data = 06d1
# sdram_control_top_tb.sdram_model : at time  274515.0 ns WRITE: Bank = 0 Row =    1, Col = 234, Data = 06d2
# sdram_control_top_tb.sdram_model : at time  274525.0 ns WRITE: Bank = 0 Row =    1, Col = 235, Data = 06d3
# sdram_control_top_tb.sdram_model : at time  274535.0 ns WRITE: Bank = 0 Row =    1, Col = 236, Data = 06d4
# sdram_control_top_tb.sdram_model : at time  274545.0 ns WRITE: Bank = 0 Row =    1, Col = 237, Data = 06d5
# sdram_control_top_tb.sdram_model : at time  274555.0 ns WRITE: Bank = 0 Row =    1, Col = 238, Data = 06d6
# sdram_control_top_tb.sdram_model : at time  274565.0 ns WRITE: Bank = 0 Row =    1, Col = 239, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  274785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  274815.0 ns WRITE: Bank = 0 Row =    1, Col = 240, Data = 06d8
# sdram_control_top_tb.sdram_model : at time  274825.0 ns WRITE: Bank = 0 Row =    1, Col = 241, Data = 06d9
# sdram_control_top_tb.sdram_model : at time  274835.0 ns WRITE: Bank = 0 Row =    1, Col = 242, Data = 06da
# sdram_control_top_tb.sdram_model : at time  274845.0 ns WRITE: Bank = 0 Row =    1, Col = 243, Data = 06db
# sdram_control_top_tb.sdram_model : at time  274855.0 ns WRITE: Bank = 0 Row =    1, Col = 244, Data = 06dc
# sdram_control_top_tb.sdram_model : at time  274865.0 ns WRITE: Bank = 0 Row =    1, Col = 245, Data = 06dd
# sdram_control_top_tb.sdram_model : at time  274875.0 ns WRITE: Bank = 0 Row =    1, Col = 246, Data = 06de
# sdram_control_top_tb.sdram_model : at time  274885.0 ns WRITE: Bank = 0 Row =    1, Col = 247, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275135.0 ns WRITE: Bank = 0 Row =    1, Col = 248, Data = 06e0
# sdram_control_top_tb.sdram_model : at time  275145.0 ns WRITE: Bank = 0 Row =    1, Col = 249, Data = 06e1
# sdram_control_top_tb.sdram_model : at time  275155.0 ns WRITE: Bank = 0 Row =    1, Col = 250, Data = 06e2
# sdram_control_top_tb.sdram_model : at time  275165.0 ns WRITE: Bank = 0 Row =    1, Col = 251, Data = 06e3
# sdram_control_top_tb.sdram_model : at time  275175.0 ns WRITE: Bank = 0 Row =    1, Col = 252, Data = 06e4
# sdram_control_top_tb.sdram_model : at time  275185.0 ns WRITE: Bank = 0 Row =    1, Col = 253, Data = 06e5
# sdram_control_top_tb.sdram_model : at time  275195.0 ns WRITE: Bank = 0 Row =    1, Col = 254, Data = 06e6
# sdram_control_top_tb.sdram_model : at time  275205.0 ns WRITE: Bank = 0 Row =    1, Col = 255, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275455.0 ns WRITE: Bank = 0 Row =    1, Col = 256, Data = 06e8
# sdram_control_top_tb.sdram_model : at time  275465.0 ns WRITE: Bank = 0 Row =    1, Col = 257, Data = 06e9
# sdram_control_top_tb.sdram_model : at time  275475.0 ns WRITE: Bank = 0 Row =    1, Col = 258, Data = 06ea
# sdram_control_top_tb.sdram_model : at time  275485.0 ns WRITE: Bank = 0 Row =    1, Col = 259, Data = 06eb
# sdram_control_top_tb.sdram_model : at time  275495.0 ns WRITE: Bank = 0 Row =    1, Col = 260, Data = 06ec
# sdram_control_top_tb.sdram_model : at time  275505.0 ns WRITE: Bank = 0 Row =    1, Col = 261, Data = 06ed
# sdram_control_top_tb.sdram_model : at time  275515.0 ns WRITE: Bank = 0 Row =    1, Col = 262, Data = 06ee
# sdram_control_top_tb.sdram_model : at time  275525.0 ns WRITE: Bank = 0 Row =    1, Col = 263, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  275745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  275775.0 ns WRITE: Bank = 0 Row =    1, Col = 264, Data = 06f0
# sdram_control_top_tb.sdram_model : at time  275785.0 ns WRITE: Bank = 0 Row =    1, Col = 265, Data = 06f1
# sdram_control_top_tb.sdram_model : at time  275795.0 ns WRITE: Bank = 0 Row =    1, Col = 266, Data = 06f2
# sdram_control_top_tb.sdram_model : at time  275805.0 ns WRITE: Bank = 0 Row =    1, Col = 267, Data = 06f3
# sdram_control_top_tb.sdram_model : at time  275815.0 ns WRITE: Bank = 0 Row =    1, Col = 268, Data = 06f4
# sdram_control_top_tb.sdram_model : at time  275825.0 ns WRITE: Bank = 0 Row =    1, Col = 269, Data = 06f5
# sdram_control_top_tb.sdram_model : at time  275835.0 ns WRITE: Bank = 0 Row =    1, Col = 270, Data = 06f6
# sdram_control_top_tb.sdram_model : at time  275845.0 ns WRITE: Bank = 0 Row =    1, Col = 271, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276095.0 ns WRITE: Bank = 0 Row =    1, Col = 272, Data = 06f8
# sdram_control_top_tb.sdram_model : at time  276105.0 ns WRITE: Bank = 0 Row =    1, Col = 273, Data = 06f9
# sdram_control_top_tb.sdram_model : at time  276115.0 ns WRITE: Bank = 0 Row =    1, Col = 274, Data = 06fa
# sdram_control_top_tb.sdram_model : at time  276125.0 ns WRITE: Bank = 0 Row =    1, Col = 275, Data = 06fb
# sdram_control_top_tb.sdram_model : at time  276135.0 ns WRITE: Bank = 0 Row =    1, Col = 276, Data = 06fc
# sdram_control_top_tb.sdram_model : at time  276145.0 ns WRITE: Bank = 0 Row =    1, Col = 277, Data = 06fd
# sdram_control_top_tb.sdram_model : at time  276155.0 ns WRITE: Bank = 0 Row =    1, Col = 278, Data = 06fe
# sdram_control_top_tb.sdram_model : at time  276165.0 ns WRITE: Bank = 0 Row =    1, Col = 279, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276415.0 ns WRITE: Bank = 0 Row =    1, Col = 280, Data = 0700
# sdram_control_top_tb.sdram_model : at time  276425.0 ns WRITE: Bank = 0 Row =    1, Col = 281, Data = 0701
# sdram_control_top_tb.sdram_model : at time  276435.0 ns WRITE: Bank = 0 Row =    1, Col = 282, Data = 0702
# sdram_control_top_tb.sdram_model : at time  276445.0 ns WRITE: Bank = 0 Row =    1, Col = 283, Data = 0703
# sdram_control_top_tb.sdram_model : at time  276455.0 ns WRITE: Bank = 0 Row =    1, Col = 284, Data = 0704
# sdram_control_top_tb.sdram_model : at time  276465.0 ns WRITE: Bank = 0 Row =    1, Col = 285, Data = 0705
# sdram_control_top_tb.sdram_model : at time  276475.0 ns WRITE: Bank = 0 Row =    1, Col = 286, Data = 0706
# sdram_control_top_tb.sdram_model : at time  276485.0 ns WRITE: Bank = 0 Row =    1, Col = 287, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  276705.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  276735.0 ns WRITE: Bank = 0 Row =    1, Col = 288, Data = 0708
# sdram_control_top_tb.sdram_model : at time  276745.0 ns WRITE: Bank = 0 Row =    1, Col = 289, Data = 0709
# sdram_control_top_tb.sdram_model : at time  276755.0 ns WRITE: Bank = 0 Row =    1, Col = 290, Data = 070a
# sdram_control_top_tb.sdram_model : at time  276765.0 ns WRITE: Bank = 0 Row =    1, Col = 291, Data = 070b
# sdram_control_top_tb.sdram_model : at time  276775.0 ns WRITE: Bank = 0 Row =    1, Col = 292, Data = 070c
# sdram_control_top_tb.sdram_model : at time  276785.0 ns WRITE: Bank = 0 Row =    1, Col = 293, Data = 070d
# sdram_control_top_tb.sdram_model : at time  276795.0 ns WRITE: Bank = 0 Row =    1, Col = 294, Data = 070e
# sdram_control_top_tb.sdram_model : at time  276805.0 ns WRITE: Bank = 0 Row =    1, Col = 295, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277025.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277055.0 ns WRITE: Bank = 0 Row =    1, Col = 296, Data = 0710
# sdram_control_top_tb.sdram_model : at time  277065.0 ns WRITE: Bank = 0 Row =    1, Col = 297, Data = 0711
# sdram_control_top_tb.sdram_model : at time  277075.0 ns WRITE: Bank = 0 Row =    1, Col = 298, Data = 0712
# sdram_control_top_tb.sdram_model : at time  277085.0 ns WRITE: Bank = 0 Row =    1, Col = 299, Data = 0713
# sdram_control_top_tb.sdram_model : at time  277095.0 ns WRITE: Bank = 0 Row =    1, Col = 300, Data = 0714
# sdram_control_top_tb.sdram_model : at time  277105.0 ns WRITE: Bank = 0 Row =    1, Col = 301, Data = 0715
# sdram_control_top_tb.sdram_model : at time  277115.0 ns WRITE: Bank = 0 Row =    1, Col = 302, Data = 0716
# sdram_control_top_tb.sdram_model : at time  277125.0 ns WRITE: Bank = 0 Row =    1, Col = 303, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277345.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277375.0 ns WRITE: Bank = 0 Row =    1, Col = 304, Data = 0718
# sdram_control_top_tb.sdram_model : at time  277385.0 ns WRITE: Bank = 0 Row =    1, Col = 305, Data = 0719
# sdram_control_top_tb.sdram_model : at time  277395.0 ns WRITE: Bank = 0 Row =    1, Col = 306, Data = 071a
# sdram_control_top_tb.sdram_model : at time  277405.0 ns WRITE: Bank = 0 Row =    1, Col = 307, Data = 071b
# sdram_control_top_tb.sdram_model : at time  277415.0 ns WRITE: Bank = 0 Row =    1, Col = 308, Data = 071c
# sdram_control_top_tb.sdram_model : at time  277425.0 ns WRITE: Bank = 0 Row =    1, Col = 309, Data = 071d
# sdram_control_top_tb.sdram_model : at time  277435.0 ns WRITE: Bank = 0 Row =    1, Col = 310, Data = 071e
# sdram_control_top_tb.sdram_model : at time  277445.0 ns WRITE: Bank = 0 Row =    1, Col = 311, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277665.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  277695.0 ns WRITE: Bank = 0 Row =    1, Col = 312, Data = 0720
# sdram_control_top_tb.sdram_model : at time  277705.0 ns WRITE: Bank = 0 Row =    1, Col = 313, Data = 0721
# sdram_control_top_tb.sdram_model : at time  277715.0 ns WRITE: Bank = 0 Row =    1, Col = 314, Data = 0722
# sdram_control_top_tb.sdram_model : at time  277725.0 ns WRITE: Bank = 0 Row =    1, Col = 315, Data = 0723
# sdram_control_top_tb.sdram_model : at time  277735.0 ns WRITE: Bank = 0 Row =    1, Col = 316, Data = 0724
# sdram_control_top_tb.sdram_model : at time  277745.0 ns WRITE: Bank = 0 Row =    1, Col = 317, Data = 0725
# sdram_control_top_tb.sdram_model : at time  277755.0 ns WRITE: Bank = 0 Row =    1, Col = 318, Data = 0726
# sdram_control_top_tb.sdram_model : at time  277765.0 ns WRITE: Bank = 0 Row =    1, Col = 319, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  277985.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278015.0 ns WRITE: Bank = 0 Row =    1, Col = 320, Data = 0728
# sdram_control_top_tb.sdram_model : at time  278025.0 ns WRITE: Bank = 0 Row =    1, Col = 321, Data = 0729
# sdram_control_top_tb.sdram_model : at time  278035.0 ns WRITE: Bank = 0 Row =    1, Col = 322, Data = 072a
# sdram_control_top_tb.sdram_model : at time  278045.0 ns WRITE: Bank = 0 Row =    1, Col = 323, Data = 072b
# sdram_control_top_tb.sdram_model : at time  278055.0 ns WRITE: Bank = 0 Row =    1, Col = 324, Data = 072c
# sdram_control_top_tb.sdram_model : at time  278065.0 ns WRITE: Bank = 0 Row =    1, Col = 325, Data = 072d
# sdram_control_top_tb.sdram_model : at time  278075.0 ns WRITE: Bank = 0 Row =    1, Col = 326, Data = 072e
# sdram_control_top_tb.sdram_model : at time  278085.0 ns WRITE: Bank = 0 Row =    1, Col = 327, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278305.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278335.0 ns WRITE: Bank = 0 Row =    1, Col = 328, Data = 0730
# sdram_control_top_tb.sdram_model : at time  278345.0 ns WRITE: Bank = 0 Row =    1, Col = 329, Data = 0731
# sdram_control_top_tb.sdram_model : at time  278355.0 ns WRITE: Bank = 0 Row =    1, Col = 330, Data = 0732
# sdram_control_top_tb.sdram_model : at time  278365.0 ns WRITE: Bank = 0 Row =    1, Col = 331, Data = 0733
# sdram_control_top_tb.sdram_model : at time  278375.0 ns WRITE: Bank = 0 Row =    1, Col = 332, Data = 0734
# sdram_control_top_tb.sdram_model : at time  278385.0 ns WRITE: Bank = 0 Row =    1, Col = 333, Data = 0735
# sdram_control_top_tb.sdram_model : at time  278395.0 ns WRITE: Bank = 0 Row =    1, Col = 334, Data = 0736
# sdram_control_top_tb.sdram_model : at time  278405.0 ns WRITE: Bank = 0 Row =    1, Col = 335, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278625.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278655.0 ns WRITE: Bank = 0 Row =    1, Col = 336, Data = 0738
# sdram_control_top_tb.sdram_model : at time  278665.0 ns WRITE: Bank = 0 Row =    1, Col = 337, Data = 0739
# sdram_control_top_tb.sdram_model : at time  278675.0 ns WRITE: Bank = 0 Row =    1, Col = 338, Data = 073a
# sdram_control_top_tb.sdram_model : at time  278685.0 ns WRITE: Bank = 0 Row =    1, Col = 339, Data = 073b
# sdram_control_top_tb.sdram_model : at time  278695.0 ns WRITE: Bank = 0 Row =    1, Col = 340, Data = 073c
# sdram_control_top_tb.sdram_model : at time  278705.0 ns WRITE: Bank = 0 Row =    1, Col = 341, Data = 073d
# sdram_control_top_tb.sdram_model : at time  278715.0 ns WRITE: Bank = 0 Row =    1, Col = 342, Data = 073e
# sdram_control_top_tb.sdram_model : at time  278725.0 ns WRITE: Bank = 0 Row =    1, Col = 343, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  278945.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  278975.0 ns WRITE: Bank = 0 Row =    1, Col = 344, Data = 0740
# sdram_control_top_tb.sdram_model : at time  278985.0 ns WRITE: Bank = 0 Row =    1, Col = 345, Data = 0741
# sdram_control_top_tb.sdram_model : at time  278995.0 ns WRITE: Bank = 0 Row =    1, Col = 346, Data = 0742
# sdram_control_top_tb.sdram_model : at time  279005.0 ns WRITE: Bank = 0 Row =    1, Col = 347, Data = 0743
# sdram_control_top_tb.sdram_model : at time  279015.0 ns WRITE: Bank = 0 Row =    1, Col = 348, Data = 0744
# sdram_control_top_tb.sdram_model : at time  279025.0 ns WRITE: Bank = 0 Row =    1, Col = 349, Data = 0745
# sdram_control_top_tb.sdram_model : at time  279035.0 ns WRITE: Bank = 0 Row =    1, Col = 350, Data = 0746
# sdram_control_top_tb.sdram_model : at time  279045.0 ns WRITE: Bank = 0 Row =    1, Col = 351, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279265.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279295.0 ns WRITE: Bank = 0 Row =    1, Col = 352, Data = 0748
# sdram_control_top_tb.sdram_model : at time  279305.0 ns WRITE: Bank = 0 Row =    1, Col = 353, Data = 0749
# sdram_control_top_tb.sdram_model : at time  279315.0 ns WRITE: Bank = 0 Row =    1, Col = 354, Data = 074a
# sdram_control_top_tb.sdram_model : at time  279325.0 ns WRITE: Bank = 0 Row =    1, Col = 355, Data = 074b
# sdram_control_top_tb.sdram_model : at time  279335.0 ns WRITE: Bank = 0 Row =    1, Col = 356, Data = 074c
# sdram_control_top_tb.sdram_model : at time  279345.0 ns WRITE: Bank = 0 Row =    1, Col = 357, Data = 074d
# sdram_control_top_tb.sdram_model : at time  279355.0 ns WRITE: Bank = 0 Row =    1, Col = 358, Data = 074e
# sdram_control_top_tb.sdram_model : at time  279365.0 ns WRITE: Bank = 0 Row =    1, Col = 359, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279585.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279615.0 ns WRITE: Bank = 0 Row =    1, Col = 360, Data = 0750
# sdram_control_top_tb.sdram_model : at time  279625.0 ns WRITE: Bank = 0 Row =    1, Col = 361, Data = 0751
# sdram_control_top_tb.sdram_model : at time  279635.0 ns WRITE: Bank = 0 Row =    1, Col = 362, Data = 0752
# sdram_control_top_tb.sdram_model : at time  279645.0 ns WRITE: Bank = 0 Row =    1, Col = 363, Data = 0753
# sdram_control_top_tb.sdram_model : at time  279655.0 ns WRITE: Bank = 0 Row =    1, Col = 364, Data = 0754
# sdram_control_top_tb.sdram_model : at time  279665.0 ns WRITE: Bank = 0 Row =    1, Col = 365, Data = 0755
# sdram_control_top_tb.sdram_model : at time  279675.0 ns WRITE: Bank = 0 Row =    1, Col = 366, Data = 0756
# sdram_control_top_tb.sdram_model : at time  279685.0 ns WRITE: Bank = 0 Row =    1, Col = 367, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  279905.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  279935.0 ns WRITE: Bank = 0 Row =    1, Col = 368, Data = 0758
# sdram_control_top_tb.sdram_model : at time  279945.0 ns WRITE: Bank = 0 Row =    1, Col = 369, Data = 0759
# sdram_control_top_tb.sdram_model : at time  279955.0 ns WRITE: Bank = 0 Row =    1, Col = 370, Data = 075a
# sdram_control_top_tb.sdram_model : at time  279965.0 ns WRITE: Bank = 0 Row =    1, Col = 371, Data = 075b
# sdram_control_top_tb.sdram_model : at time  279975.0 ns WRITE: Bank = 0 Row =    1, Col = 372, Data = 075c
# sdram_control_top_tb.sdram_model : at time  279985.0 ns WRITE: Bank = 0 Row =    1, Col = 373, Data = 075d
# sdram_control_top_tb.sdram_model : at time  279995.0 ns WRITE: Bank = 0 Row =    1, Col = 374, Data = 075e
# sdram_control_top_tb.sdram_model : at time  280005.0 ns WRITE: Bank = 0 Row =    1, Col = 375, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280225.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280255.0 ns WRITE: Bank = 0 Row =    1, Col = 376, Data = 0760
# sdram_control_top_tb.sdram_model : at time  280265.0 ns WRITE: Bank = 0 Row =    1, Col = 377, Data = 0761
# sdram_control_top_tb.sdram_model : at time  280275.0 ns WRITE: Bank = 0 Row =    1, Col = 378, Data = 0762
# sdram_control_top_tb.sdram_model : at time  280285.0 ns WRITE: Bank = 0 Row =    1, Col = 379, Data = 0763
# sdram_control_top_tb.sdram_model : at time  280295.0 ns WRITE: Bank = 0 Row =    1, Col = 380, Data = 0764
# sdram_control_top_tb.sdram_model : at time  280305.0 ns WRITE: Bank = 0 Row =    1, Col = 381, Data = 0765
# sdram_control_top_tb.sdram_model : at time  280315.0 ns WRITE: Bank = 0 Row =    1, Col = 382, Data = 0766
# sdram_control_top_tb.sdram_model : at time  280325.0 ns WRITE: Bank = 0 Row =    1, Col = 383, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280445.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  280675.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280705.0 ns WRITE: Bank = 0 Row =    1, Col = 384, Data = 0768
# sdram_control_top_tb.sdram_model : at time  280715.0 ns WRITE: Bank = 0 Row =    1, Col = 385, Data = 0769
# sdram_control_top_tb.sdram_model : at time  280725.0 ns WRITE: Bank = 0 Row =    1, Col = 386, Data = 076a
# sdram_control_top_tb.sdram_model : at time  280735.0 ns WRITE: Bank = 0 Row =    1, Col = 387, Data = 076b
# sdram_control_top_tb.sdram_model : at time  280745.0 ns WRITE: Bank = 0 Row =    1, Col = 388, Data = 076c
# sdram_control_top_tb.sdram_model : at time  280755.0 ns WRITE: Bank = 0 Row =    1, Col = 389, Data = 076d
# sdram_control_top_tb.sdram_model : at time  280765.0 ns WRITE: Bank = 0 Row =    1, Col = 390, Data = 076e
# sdram_control_top_tb.sdram_model : at time  280775.0 ns WRITE: Bank = 0 Row =    1, Col = 391, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  280845.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  280875.0 ns WRITE: Bank = 0 Row =    1, Col = 392, Data = 0770
# sdram_control_top_tb.sdram_model : at time  280885.0 ns WRITE: Bank = 0 Row =    1, Col = 393, Data = 0771
# sdram_control_top_tb.sdram_model : at time  280895.0 ns WRITE: Bank = 0 Row =    1, Col = 394, Data = 0772
# sdram_control_top_tb.sdram_model : at time  280905.0 ns WRITE: Bank = 0 Row =    1, Col = 395, Data = 0773
# sdram_control_top_tb.sdram_model : at time  280915.0 ns WRITE: Bank = 0 Row =    1, Col = 396, Data = 0774
# sdram_control_top_tb.sdram_model : at time  280925.0 ns WRITE: Bank = 0 Row =    1, Col = 397, Data = 0775
# sdram_control_top_tb.sdram_model : at time  280935.0 ns WRITE: Bank = 0 Row =    1, Col = 398, Data = 0776
# sdram_control_top_tb.sdram_model : at time  280945.0 ns WRITE: Bank = 0 Row =    1, Col = 399, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281185.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281215.0 ns WRITE: Bank = 0 Row =    1, Col = 400, Data = 0778
# sdram_control_top_tb.sdram_model : at time  281225.0 ns WRITE: Bank = 0 Row =    1, Col = 401, Data = 0779
# sdram_control_top_tb.sdram_model : at time  281235.0 ns WRITE: Bank = 0 Row =    1, Col = 402, Data = 077a
# sdram_control_top_tb.sdram_model : at time  281245.0 ns WRITE: Bank = 0 Row =    1, Col = 403, Data = 077b
# sdram_control_top_tb.sdram_model : at time  281255.0 ns WRITE: Bank = 0 Row =    1, Col = 404, Data = 077c
# sdram_control_top_tb.sdram_model : at time  281265.0 ns WRITE: Bank = 0 Row =    1, Col = 405, Data = 077d
# sdram_control_top_tb.sdram_model : at time  281275.0 ns WRITE: Bank = 0 Row =    1, Col = 406, Data = 077e
# sdram_control_top_tb.sdram_model : at time  281285.0 ns WRITE: Bank = 0 Row =    1, Col = 407, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281505.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281535.0 ns WRITE: Bank = 0 Row =    1, Col = 408, Data = 0780
# sdram_control_top_tb.sdram_model : at time  281545.0 ns WRITE: Bank = 0 Row =    1, Col = 409, Data = 0781
# sdram_control_top_tb.sdram_model : at time  281555.0 ns WRITE: Bank = 0 Row =    1, Col = 410, Data = 0782
# sdram_control_top_tb.sdram_model : at time  281565.0 ns WRITE: Bank = 0 Row =    1, Col = 411, Data = 0783
# sdram_control_top_tb.sdram_model : at time  281575.0 ns WRITE: Bank = 0 Row =    1, Col = 412, Data = 0784
# sdram_control_top_tb.sdram_model : at time  281585.0 ns WRITE: Bank = 0 Row =    1, Col = 413, Data = 0785
# sdram_control_top_tb.sdram_model : at time  281595.0 ns WRITE: Bank = 0 Row =    1, Col = 414, Data = 0786
# sdram_control_top_tb.sdram_model : at time  281605.0 ns WRITE: Bank = 0 Row =    1, Col = 415, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  281825.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  281855.0 ns WRITE: Bank = 0 Row =    1, Col = 416, Data = 0788
# sdram_control_top_tb.sdram_model : at time  281865.0 ns WRITE: Bank = 0 Row =    1, Col = 417, Data = 0789
# sdram_control_top_tb.sdram_model : at time  281875.0 ns WRITE: Bank = 0 Row =    1, Col = 418, Data = 078a
# sdram_control_top_tb.sdram_model : at time  281885.0 ns WRITE: Bank = 0 Row =    1, Col = 419, Data = 078b
# sdram_control_top_tb.sdram_model : at time  281895.0 ns WRITE: Bank = 0 Row =    1, Col = 420, Data = 078c
# sdram_control_top_tb.sdram_model : at time  281905.0 ns WRITE: Bank = 0 Row =    1, Col = 421, Data = 078d
# sdram_control_top_tb.sdram_model : at time  281915.0 ns WRITE: Bank = 0 Row =    1, Col = 422, Data = 078e
# sdram_control_top_tb.sdram_model : at time  281925.0 ns WRITE: Bank = 0 Row =    1, Col = 423, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282145.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282175.0 ns WRITE: Bank = 0 Row =    1, Col = 424, Data = 0790
# sdram_control_top_tb.sdram_model : at time  282185.0 ns WRITE: Bank = 0 Row =    1, Col = 425, Data = 0791
# sdram_control_top_tb.sdram_model : at time  282195.0 ns WRITE: Bank = 0 Row =    1, Col = 426, Data = 0792
# sdram_control_top_tb.sdram_model : at time  282205.0 ns WRITE: Bank = 0 Row =    1, Col = 427, Data = 0793
# sdram_control_top_tb.sdram_model : at time  282215.0 ns WRITE: Bank = 0 Row =    1, Col = 428, Data = 0794
# sdram_control_top_tb.sdram_model : at time  282225.0 ns WRITE: Bank = 0 Row =    1, Col = 429, Data = 0795
# sdram_control_top_tb.sdram_model : at time  282235.0 ns WRITE: Bank = 0 Row =    1, Col = 430, Data = 0796
# sdram_control_top_tb.sdram_model : at time  282245.0 ns WRITE: Bank = 0 Row =    1, Col = 431, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282465.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282495.0 ns WRITE: Bank = 0 Row =    1, Col = 432, Data = 0798
# sdram_control_top_tb.sdram_model : at time  282505.0 ns WRITE: Bank = 0 Row =    1, Col = 433, Data = 0799
# sdram_control_top_tb.sdram_model : at time  282515.0 ns WRITE: Bank = 0 Row =    1, Col = 434, Data = 079a
# sdram_control_top_tb.sdram_model : at time  282525.0 ns WRITE: Bank = 0 Row =    1, Col = 435, Data = 079b
# sdram_control_top_tb.sdram_model : at time  282535.0 ns WRITE: Bank = 0 Row =    1, Col = 436, Data = 079c
# sdram_control_top_tb.sdram_model : at time  282545.0 ns WRITE: Bank = 0 Row =    1, Col = 437, Data = 079d
# sdram_control_top_tb.sdram_model : at time  282555.0 ns WRITE: Bank = 0 Row =    1, Col = 438, Data = 079e
# sdram_control_top_tb.sdram_model : at time  282565.0 ns WRITE: Bank = 0 Row =    1, Col = 439, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  282785.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  282815.0 ns WRITE: Bank = 0 Row =    1, Col = 440, Data = 07a0
# sdram_control_top_tb.sdram_model : at time  282825.0 ns WRITE: Bank = 0 Row =    1, Col = 441, Data = 07a1
# sdram_control_top_tb.sdram_model : at time  282835.0 ns WRITE: Bank = 0 Row =    1, Col = 442, Data = 07a2
# sdram_control_top_tb.sdram_model : at time  282845.0 ns WRITE: Bank = 0 Row =    1, Col = 443, Data = 07a3
# sdram_control_top_tb.sdram_model : at time  282855.0 ns WRITE: Bank = 0 Row =    1, Col = 444, Data = 07a4
# sdram_control_top_tb.sdram_model : at time  282865.0 ns WRITE: Bank = 0 Row =    1, Col = 445, Data = 07a5
# sdram_control_top_tb.sdram_model : at time  282875.0 ns WRITE: Bank = 0 Row =    1, Col = 446, Data = 07a6
# sdram_control_top_tb.sdram_model : at time  282885.0 ns WRITE: Bank = 0 Row =    1, Col = 447, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283105.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283135.0 ns WRITE: Bank = 0 Row =    1, Col = 448, Data = 07a8
# sdram_control_top_tb.sdram_model : at time  283145.0 ns WRITE: Bank = 0 Row =    1, Col = 449, Data = 07a9
# sdram_control_top_tb.sdram_model : at time  283155.0 ns WRITE: Bank = 0 Row =    1, Col = 450, Data = 07aa
# sdram_control_top_tb.sdram_model : at time  283165.0 ns WRITE: Bank = 0 Row =    1, Col = 451, Data = 07ab
# sdram_control_top_tb.sdram_model : at time  283175.0 ns WRITE: Bank = 0 Row =    1, Col = 452, Data = 07ac
# sdram_control_top_tb.sdram_model : at time  283185.0 ns WRITE: Bank = 0 Row =    1, Col = 453, Data = 07ad
# sdram_control_top_tb.sdram_model : at time  283195.0 ns WRITE: Bank = 0 Row =    1, Col = 454, Data = 07ae
# sdram_control_top_tb.sdram_model : at time  283205.0 ns WRITE: Bank = 0 Row =    1, Col = 455, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283425.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283455.0 ns WRITE: Bank = 0 Row =    1, Col = 456, Data = 07b0
# sdram_control_top_tb.sdram_model : at time  283465.0 ns WRITE: Bank = 0 Row =    1, Col = 457, Data = 07b1
# sdram_control_top_tb.sdram_model : at time  283475.0 ns WRITE: Bank = 0 Row =    1, Col = 458, Data = 07b2
# sdram_control_top_tb.sdram_model : at time  283485.0 ns WRITE: Bank = 0 Row =    1, Col = 459, Data = 07b3
# sdram_control_top_tb.sdram_model : at time  283495.0 ns WRITE: Bank = 0 Row =    1, Col = 460, Data = 07b4
# sdram_control_top_tb.sdram_model : at time  283505.0 ns WRITE: Bank = 0 Row =    1, Col = 461, Data = 07b5
# sdram_control_top_tb.sdram_model : at time  283515.0 ns WRITE: Bank = 0 Row =    1, Col = 462, Data = 07b6
# sdram_control_top_tb.sdram_model : at time  283525.0 ns WRITE: Bank = 0 Row =    1, Col = 463, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  283745.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  283775.0 ns WRITE: Bank = 0 Row =    1, Col = 464, Data = 07b8
# sdram_control_top_tb.sdram_model : at time  283785.0 ns WRITE: Bank = 0 Row =    1, Col = 465, Data = 07b9
# sdram_control_top_tb.sdram_model : at time  283795.0 ns WRITE: Bank = 0 Row =    1, Col = 466, Data = 07ba
# sdram_control_top_tb.sdram_model : at time  283805.0 ns WRITE: Bank = 0 Row =    1, Col = 467, Data = 07bb
# sdram_control_top_tb.sdram_model : at time  283815.0 ns WRITE: Bank = 0 Row =    1, Col = 468, Data = 07bc
# sdram_control_top_tb.sdram_model : at time  283825.0 ns WRITE: Bank = 0 Row =    1, Col = 469, Data = 07bd
# sdram_control_top_tb.sdram_model : at time  283835.0 ns WRITE: Bank = 0 Row =    1, Col = 470, Data = 07be
# sdram_control_top_tb.sdram_model : at time  283845.0 ns WRITE: Bank = 0 Row =    1, Col = 471, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  284065.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  284095.0 ns WRITE: Bank = 0 Row =    1, Col = 472, Data = 07c0
# sdram_control_top_tb.sdram_model : at time  284105.0 ns WRITE: Bank = 0 Row =    1, Col = 473, Data = 07c1
# sdram_control_top_tb.sdram_model : at time  284115.0 ns WRITE: Bank = 0 Row =    1, Col = 474, Data = 07c2
# sdram_control_top_tb.sdram_model : at time  284125.0 ns WRITE: Bank = 0 Row =    1, Col = 475, Data = 07c3
# sdram_control_top_tb.sdram_model : at time  284135.0 ns WRITE: Bank = 0 Row =    1, Col = 476, Data = 07c4
# sdram_control_top_tb.sdram_model : at time  284145.0 ns WRITE: Bank = 0 Row =    1, Col = 477, Data = 07c5
# sdram_control_top_tb.sdram_model : at time  284155.0 ns WRITE: Bank = 0 Row =    1, Col = 478, Data = 07c6
# sdram_control_top_tb.sdram_model : at time  284165.0 ns WRITE: Bank = 0 Row =    1, Col = 479, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  284385.0 ns ACT  : Bank = 0 Row =    1
# sdram_control_top_tb.sdram_model : at time  284415.0 ns WRITE: Bank = 0 Row =    1, Col = 480, Data = 07c8
# sdram_control_top_tb.sdram_model : at time  284425.0 ns WRITE: Bank = 0 Row =    1, Col = 481, Data = 07c9
# sdram_control_top_tb.sdram_model : at time  284435.0 ns WRITE: Bank = 0 Row =    1, Col = 482, Data = 07ca
# sdram_control_top_tb.sdram_model : at time  284445.0 ns WRITE: Bank = 0 Row =    1, Col = 483, Data = 07cb
# sdram_control_top_tb.sdram_model : at time  284455.0 ns WRITE: Bank = 0 Row =    1, Col = 484, Data = 07cc
# sdram_control_top_tb.sdram_model : at time  284465.0 ns WRITE: Bank = 0 Row =    1, Col = 485, Data = 07cd
# sdram_control_top_tb.sdram_model : at time  284475.0 ns WRITE: Bank = 0 Row =    1, Col = 486, Data = 07ce
# sdram_control_top_tb.sdram_model : at time  284485.0 ns WRITE: Bank = 0 Row =    1, Col = 487, Data = zzzz
# sdram_control_top_tb.sdram_model : at time  295945.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  296045.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311545.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  311645.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327145.0 ns AREF : Auto Refresh
# sdram_control_top_tb.sdram_model : at time  327245.0 ns AREF : Auto Refresh
# Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 132
# Simulation Breakpoint: Break in Module sdram_control_top_tb at D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v line 132
# MACRO ./sdram_run_msim_rtl_verilog.do PAUSED at line 25
