verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/6180/hdl/verilog" --include "../../../../../block_diagram/ipshared/a08d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0a8d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0000/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" --include "../../../../../block_diagram/ipshared/e7da/src" \
"../../../../../block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tri_io_buf_0_0/sim/m3_for_arty_a7_tri_io_buf_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/sim/m3_for_arty_a7_xlconcat_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dap_ahb_ap.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_wic.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_nvic.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dwt.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/AhbToAxi.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_mpu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_bus_matrix.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/models.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cmsdk.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_tpiu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/dapswjdp.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_fpb.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dpu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_itm.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_etm.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cortexm3.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cortexm3_integration.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_protocol_convert_0_0/sim/m3_for_arty_a7_axi_protocol_convert_0_0.v" \
"../../../../../block_diagram/ipshared/5fe9/DAPLink_to_Arty_shield.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/sim/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_interconnect_aresetn_0/sim/m3_for_arty_a7_i_interconnect_aresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_peripheral_aresetn1_0/sim/m3_for_arty_a7_i_peripheral_aresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_sysresetn_or_0/sim/m3_for_arty_a7_i_sysresetn_or_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_1/sim/m3_for_arty_a7_xbar_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/cmos_decode.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/count_reset.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/rgb_change.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/OV_Sensor_ML.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_OV_Sensor_0_0/sim/m3_for_arty_a7_OV_Sensor_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_v_vid_in_axi4s_0_0/sim/m3_for_arty_a7_v_vid_in_axi4s_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_mc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/m3_for_arty_a7_mig_7series_0_1_mig_sim.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/m3_for_arty_a7_mig_7series_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/sim/bd_d531.v" \

sv xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/6180/hdl/verilog" --include "../../../../../block_diagram/ipshared/a08d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0a8d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0000/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" --include "../../../../../block_diagram/ipshared/e7da/src" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_12/sim/bd_d531_s00a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_18/sim/bd_d531_s01a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_25/sim/bd_d531_s02a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_34/sim/bd_d531_s03a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_40/sim/bd_d531_s04a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_44/sim/bd_d531_m00s2a_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_50/sim/bd_d531_m00e_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_45/sim/bd_d531_m00arn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_46/sim/bd_d531_m00rn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_47/sim/bd_d531_m00awn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_48/sim/bd_d531_m00wn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_49/sim/bd_d531_m00bn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_41/sim/bd_d531_sawn_2.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_42/sim/bd_d531_swn_2.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_43/sim/bd_d531_sbn_2.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_37/sim/bd_d531_s04mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_38/sim/bd_d531_s04tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_39/sim/bd_d531_s04sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_35/sim/bd_d531_sarn_2.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_36/sim/bd_d531_srn_2.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_31/sim/bd_d531_s03mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_32/sim/bd_d531_s03tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_33/sim/bd_d531_s03sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_26/sim/bd_d531_sarn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_27/sim/bd_d531_srn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_28/sim/bd_d531_sawn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_29/sim/bd_d531_swn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_30/sim/bd_d531_sbn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_22/sim/bd_d531_s02mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_23/sim/bd_d531_s02tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_24/sim/bd_d531_s02sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_19/sim/bd_d531_sawn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_20/sim/bd_d531_swn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_21/sim/bd_d531_sbn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_15/sim/bd_d531_s01mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_16/sim/bd_d531_s01tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_17/sim/bd_d531_s01sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_13/sim/bd_d531_sarn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_14/sim/bd_d531_srn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_9/sim/bd_d531_s00mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_10/sim/bd_d531_s00tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_11/sim/bd_d531_s00sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_4/sim/bd_d531_arsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_5/sim/bd_d531_rsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_6/sim/bd_d531_awsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_7/sim/bd_d531_wsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_8/sim/bd_d531_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/6180/hdl/verilog" --include "../../../../../block_diagram/ipshared/a08d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0a8d/hdl/verilog" --include "../../../../../block_diagram/ipshared/0000/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" --include "../../../../../block_diagram/ipshared/e7da/src" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_0/sim/bd_d531_one_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/sim/m3_for_arty_a7_axi_smc_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_v_axi4s_vid_out_0_0/sim/m3_for_arty_a7_v_axi4s_vid_out_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_1/m3_for_arty_a7_clk_wiz_1_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_1/m3_for_arty_a7_clk_wiz_1.v" \
"../../../../../block_diagram/sim/m3_for_arty_a7.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/And230.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/And_r.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/apply_3_3_s.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/CvtColor.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Dilate.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Erode.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Filter2D.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/GaussianBlur.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Split.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_ama_admb6.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_ap_rst_n_if.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_CONTROL_BUS_if.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mac_muncg.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mac_muocq.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mac_muqcK.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mul_mulbW.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mul_murcU.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_mux_32kbM.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_udiv_2pcA.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Threshold_l.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Threshold_l228.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/Threshold_l229.v" \
"../../../../../block_diagram/ipshared/26be/hdl/verilog/threshold2_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_threshold2_1_0/sim/m3_for_arty_a7_threshold2_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_2/sim/m3_for_arty_a7_xbar_2.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_0/bd_0/sim/bd_082c.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_0/bd_0/ip/ip_0/sim/bd_082c_ila_lib_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_0/sim/m3_for_arty_a7_system_ila_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/sim/m3_for_arty_a7_xlconstant_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0/m3_for_arty_a7_clk_wiz_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0/m3_for_arty_a7_clk_wiz_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_3/sim/m3_for_arty_a7_xbar_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_1/bd_0/sim/bd_c8ed.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_1/bd_0/ip/ip_0/sim/bd_c8ed_ila_lib_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_1/bd_0/ip/ip_1/bd_c8ed_g_inst_0_gigantic_mux.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_1/bd_0/ip/ip_1/sim/bd_c8ed_g_inst_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_system_ila_0_1/sim/m3_for_arty_a7_system_ila_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tdata_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tuser_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tstrb_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tkeep_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tid_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tdest_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tlast_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/top_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/sim/m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Projection_Stream_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Projection_Stream_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../../block_diagram/ipshared/e7da/hdl/Projection_Stream_v1_0_Ctrl_AXI.v" \
"../../../../../block_diagram/ipshared/e7da/hdl/Projection_Stream_v1_0_S_AXIS.v" \
"../../../../../block_diagram/ipshared/e7da/hdl/Projection_Stream_v1_0_M_AXIS.v" \
"../../../../../block_diagram/ipshared/e7da/hdl/Projection_Stream_v1_0.v" \
"../../../../../block_diagram/ipshared/e7da/src/hist.v" \
"../../../../../block_diagram/ipshared/e7da/src/hist_h.v" \
"../../../../../block_diagram/ipshared/e7da/src/projection.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Projection_Stream_0_0/sim/m3_for_arty_a7_Projection_Stream_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_data_fifo_0_0/sim/m3_for_arty_a7_axis_data_fifo_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_data_fifo_0_1/sim/m3_for_arty_a7_axis_data_fifo_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_12/sim/m3_for_arty_a7_auto_pc_12.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_11/sim/m3_for_arty_a7_auto_pc_11.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_10/sim/m3_for_arty_a7_auto_pc_10.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_9/sim/m3_for_arty_a7_auto_pc_9.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_1/sim/m3_for_arty_a7_auto_cc_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_0/sim/m3_for_arty_a7_auto_cc_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_8/sim/m3_for_arty_a7_auto_pc_8.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_6/sim/m3_for_arty_a7_auto_pc_6.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_5/sim/m3_for_arty_a7_auto_pc_5.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_4/sim/m3_for_arty_a7_auto_pc_4.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_3/sim/m3_for_arty_a7_auto_pc_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_2/sim/m3_for_arty_a7_auto_pc_2.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_1/sim/m3_for_arty_a7_auto_pc_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_7/sim/m3_for_arty_a7_auto_pc_7.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
