
ubuntu-preinstalled/gpgsm:     file format elf32-littlearm


Disassembly of section .init:

00005be0 <.init>:
    5be0:	push	{r3, lr}
    5be4:	bl	9590 <ftello64@plt+0x2644>
    5be8:	pop	{r3, pc}

Disassembly of section .plt:

00005bec <gcry_mpi_set@plt-0x14>:
    5bec:	push	{lr}		; (str lr, [sp, #-4]!)
    5bf0:	ldr	lr, [pc, #4]	; 5bfc <gcry_mpi_set@plt-0x4>
    5bf4:	add	lr, pc, lr
    5bf8:	ldr	pc, [lr, #8]!
    5bfc:	andeq	r8, r5, r0, lsr sp

00005c00 <gcry_mpi_set@plt>:
    5c00:	add	ip, pc, #0, 12
    5c04:	add	ip, ip, #88, 20	; 0x58000
    5c08:	ldr	pc, [ip, #3376]!	; 0xd30

00005c0c <ksba_name_get_uri@plt>:
    5c0c:	add	ip, pc, #0, 12
    5c10:	add	ip, ip, #88, 20	; 0x58000
    5c14:	ldr	pc, [ip, #3368]!	; 0xd28

00005c18 <ksba_writer_set_filter@plt>:
    5c18:	add	ip, pc, #0, 12
    5c1c:	add	ip, ip, #88, 20	; 0x58000
    5c20:	ldr	pc, [ip, #3360]!	; 0xd20

00005c24 <gcry_mpi_get_nbits@plt>:
    5c24:	add	ip, pc, #0, 12
    5c28:	add	ip, ip, #88, 20	; 0x58000
    5c2c:	ldr	pc, [ip, #3352]!	; 0xd18

00005c30 <gcry_xmalloc@plt>:
    5c30:	add	ip, pc, #0, 12
    5c34:	add	ip, ip, #88, 20	; 0x58000
    5c38:	ldr	pc, [ip, #3344]!	; 0xd10

00005c3c <fdopen@plt>:
    5c3c:	add	ip, pc, #0, 12
    5c40:	add	ip, ip, #88, 20	; 0x58000
    5c44:	ldr	pc, [ip, #3336]!	; 0xd08

00005c48 <gcry_xmalloc_secure@plt>:
    5c48:	add	ip, pc, #0, 12
    5c4c:	add	ip, ip, #88, 20	; 0x58000
    5c50:	ldr	pc, [ip, #3328]!	; 0xd00

00005c54 <calloc@plt>:
    5c54:	add	ip, pc, #0, 12
    5c58:	add	ip, ip, #88, 20	; 0x58000
    5c5c:	ldr	pc, [ip, #3320]!	; 0xcf8

00005c60 <strstr@plt>:
    5c60:	add	ip, pc, #0, 12
    5c64:	add	ip, ip, #88, 20	; 0x58000
    5c68:	ldr	pc, [ip, #3312]!	; 0xcf0

00005c6c <assuan_register_input_notify@plt>:
    5c6c:	add	ip, pc, #0, 12
    5c70:	add	ip, ip, #88, 20	; 0x58000
    5c74:	ldr	pc, [ip, #3304]!	; 0xce8

00005c78 <gcry_mpi_copy@plt>:
    5c78:	add	ip, pc, #0, 12
    5c7c:	add	ip, ip, #88, 20	; 0x58000
    5c80:	ldr	pc, [ip, #3296]!	; 0xce0

00005c84 <raise@plt>:
    5c84:			; <UNDEFINED> instruction: 0xe7fd4778
    5c88:	add	ip, pc, #0, 12
    5c8c:	add	ip, ip, #88, 20	; 0x58000
    5c90:	ldr	pc, [ip, #3284]!	; 0xcd4

00005c94 <gpgrt_funlockfile@plt>:
    5c94:			; <UNDEFINED> instruction: 0xe7fd4778
    5c98:	add	ip, pc, #0, 12
    5c9c:	add	ip, ip, #88, 20	; 0x58000
    5ca0:	ldr	pc, [ip, #3272]!	; 0xcc8

00005ca4 <ksba_cms_hash_signed_attrs@plt>:
    5ca4:	add	ip, pc, #0, 12
    5ca8:	add	ip, ip, #88, 20	; 0x58000
    5cac:	ldr	pc, [ip, #3264]!	; 0xcc0

00005cb0 <ksba_cert_release@plt>:
    5cb0:	add	ip, pc, #0, 12
    5cb4:	add	ip, ip, #88, 20	; 0x58000
    5cb8:	ldr	pc, [ip, #3256]!	; 0xcb8

00005cbc <gcry_malloc@plt>:
    5cbc:	add	ip, pc, #0, 12
    5cc0:	add	ip, ip, #88, 20	; 0x58000
    5cc4:	ldr	pc, [ip, #3248]!	; 0xcb0

00005cc8 <ksba_certreq_set_issuer@plt>:
    5cc8:	add	ip, pc, #0, 12
    5ccc:	add	ip, ip, #88, 20	; 0x58000
    5cd0:	ldr	pc, [ip, #3240]!	; 0xca8

00005cd4 <ksba_cms_get_sig_val@plt>:
    5cd4:	add	ip, pc, #0, 12
    5cd8:	add	ip, ip, #88, 20	; 0x58000
    5cdc:	ldr	pc, [ip, #3232]!	; 0xca0

00005ce0 <gmtime_r@plt>:
    5ce0:			; <UNDEFINED> instruction: 0xe7fd4778
    5ce4:	add	ip, pc, #0, 12
    5ce8:	add	ip, ip, #88, 20	; 0x58000
    5cec:	ldr	pc, [ip, #3220]!	; 0xc94

00005cf0 <gpgrt_write@plt>:
    5cf0:	add	ip, pc, #0, 12
    5cf4:	add	ip, ip, #88, 20	; 0x58000
    5cf8:	ldr	pc, [ip, #3212]!	; 0xc8c

00005cfc <gcry_pk_algo_info@plt>:
    5cfc:			; <UNDEFINED> instruction: 0xe7fd4778
    5d00:	add	ip, pc, #0, 12
    5d04:	add	ip, ip, #88, 20	; 0x58000
    5d08:	ldr	pc, [ip, #3200]!	; 0xc80

00005d0c <ksba_certreq_set_public_key@plt>:
    5d0c:	add	ip, pc, #0, 12
    5d10:	add	ip, ip, #88, 20	; 0x58000
    5d14:	ldr	pc, [ip, #3192]!	; 0xc78

00005d18 <ksba_certreq_build@plt>:
    5d18:	add	ip, pc, #0, 12
    5d1c:	add	ip, ip, #88, 20	; 0x58000
    5d20:	ldr	pc, [ip, #3184]!	; 0xc70

00005d24 <gcry_mpi_cmp@plt>:
    5d24:	add	ip, pc, #0, 12
    5d28:	add	ip, ip, #88, 20	; 0x58000
    5d2c:	ldr	pc, [ip, #3176]!	; 0xc68

00005d30 <getpwnam@plt>:
    5d30:	add	ip, pc, #0, 12
    5d34:	add	ip, ip, #88, 20	; 0x58000
    5d38:	ldr	pc, [ip, #3168]!	; 0xc60

00005d3c <fsync@plt>:
    5d3c:	add	ip, pc, #0, 12
    5d40:	add	ip, ip, #88, 20	; 0x58000
    5d44:	ldr	pc, [ip, #3160]!	; 0xc58

00005d48 <iconv_close@plt>:
    5d48:			; <UNDEFINED> instruction: 0xe7fd4778
    5d4c:	add	ip, pc, #0, 12
    5d50:	add	ip, ip, #88, 20	; 0x58000
    5d54:	ldr	pc, [ip, #3148]!	; 0xc4c

00005d58 <ksba_reader_set_cb@plt>:
    5d58:	add	ip, pc, #0, 12
    5d5c:	add	ip, ip, #88, 20	; 0x58000
    5d60:	ldr	pc, [ip, #3140]!	; 0xc44

00005d64 <iconv@plt>:
    5d64:			; <UNDEFINED> instruction: 0xe7fd4778
    5d68:	add	ip, pc, #0, 12
    5d6c:	add	ip, ip, #88, 20	; 0x58000
    5d70:	ldr	pc, [ip, #3128]!	; 0xc38

00005d74 <gcry_md_get_algo_dlen@plt>:
    5d74:	add	ip, pc, #0, 12
    5d78:	add	ip, ip, #88, 20	; 0x58000
    5d7c:	ldr	pc, [ip, #3120]!	; 0xc30

00005d80 <ksba_reader_release@plt>:
    5d80:	add	ip, pc, #0, 12
    5d84:	add	ip, ip, #88, 20	; 0x58000
    5d88:	ldr	pc, [ip, #3112]!	; 0xc28

00005d8c <strcmp@plt>:
    5d8c:			; <UNDEFINED> instruction: 0xe7fd4778
    5d90:	add	ip, pc, #0, 12
    5d94:	add	ip, ip, #88, 20	; 0x58000
    5d98:	ldr	pc, [ip, #3100]!	; 0xc1c

00005d9c <ksba_cert_get_key_usage@plt>:
    5d9c:	add	ip, pc, #0, 12
    5da0:	add	ip, ip, #88, 20	; 0x58000
    5da4:	ldr	pc, [ip, #3092]!	; 0xc14

00005da8 <__cxa_finalize@plt>:
    5da8:	add	ip, pc, #0, 12
    5dac:	add	ip, ip, #88, 20	; 0x58000
    5db0:	ldr	pc, [ip, #3084]!	; 0xc0c

00005db4 <gpgrt_vfprintf_unlocked@plt>:
    5db4:	add	ip, pc, #0, 12
    5db8:	add	ip, ip, #88, 20	; 0x58000
    5dbc:	ldr	pc, [ip, #3076]!	; 0xc04

00005dc0 <strtol@plt>:
    5dc0:			; <UNDEFINED> instruction: 0xe7fd4778
    5dc4:	add	ip, pc, #0, 12
    5dc8:	add	ip, ip, #88, 20	; 0x58000
    5dcc:	ldr	pc, [ip, #3064]!	; 0xbf8

00005dd0 <getpwuid@plt>:
    5dd0:	add	ip, pc, #0, 12
    5dd4:	add	ip, ip, #88, 20	; 0x58000
    5dd8:	ldr	pc, [ip, #3056]!	; 0xbf0

00005ddc <strcspn@plt>:
    5ddc:	add	ip, pc, #0, 12
    5de0:	add	ip, ip, #88, 20	; 0x58000
    5de4:	ldr	pc, [ip, #3048]!	; 0xbe8

00005de8 <gcry_sexp_cadr@plt>:
    5de8:	add	ip, pc, #0, 12
    5dec:	add	ip, ip, #88, 20	; 0x58000
    5df0:	ldr	pc, [ip, #3040]!	; 0xbe0

00005df4 <ksba_certreq_new@plt>:
    5df4:	add	ip, pc, #0, 12
    5df8:	add	ip, ip, #88, 20	; 0x58000
    5dfc:	ldr	pc, [ip, #3032]!	; 0xbd8

00005e00 <gcry_md_close@plt>:
    5e00:	add	ip, pc, #0, 12
    5e04:	add	ip, ip, #88, 20	; 0x58000
    5e08:	ldr	pc, [ip, #3024]!	; 0xbd0

00005e0c <ksba_cert_get_crl_dist_point@plt>:
    5e0c:	add	ip, pc, #0, 12
    5e10:	add	ip, ip, #88, 20	; 0x58000
    5e14:	ldr	pc, [ip, #3016]!	; 0xbc8

00005e18 <gpgrt_vfprintf@plt>:
    5e18:	add	ip, pc, #0, 12
    5e1c:	add	ip, ip, #88, 20	; 0x58000
    5e20:	ldr	pc, [ip, #3008]!	; 0xbc0

00005e24 <setrlimit64@plt>:
    5e24:	add	ip, pc, #0, 12
    5e28:	add	ip, ip, #88, 20	; 0x58000
    5e2c:	ldr	pc, [ip, #3000]!	; 0xbb8

00005e30 <read@plt>:
    5e30:	add	ip, pc, #0, 12
    5e34:	add	ip, ip, #88, 20	; 0x58000
    5e38:	ldr	pc, [ip, #2992]!	; 0xbb0

00005e3c <gcry_calloc_secure@plt>:
    5e3c:	add	ip, pc, #0, 12
    5e40:	add	ip, ip, #88, 20	; 0x58000
    5e44:	ldr	pc, [ip, #2984]!	; 0xba8

00005e48 <mktime@plt>:
    5e48:	add	ip, pc, #0, 12
    5e4c:	add	ip, ip, #88, 20	; 0x58000
    5e50:	ldr	pc, [ip, #2976]!	; 0xba0

00005e54 <fflush@plt>:
    5e54:			; <UNDEFINED> instruction: 0xe7fd4778
    5e58:	add	ip, pc, #0, 12
    5e5c:	add	ip, ip, #88, 20	; 0x58000
    5e60:	ldr	pc, [ip, #2964]!	; 0xb94

00005e64 <getuid@plt>:
    5e64:	add	ip, pc, #0, 12
    5e68:	add	ip, ip, #88, 20	; 0x58000
    5e6c:	ldr	pc, [ip, #2956]!	; 0xb8c

00005e70 <gcry_mpi_sub_ui@plt>:
    5e70:	add	ip, pc, #0, 12
    5e74:	add	ip, ip, #88, 20	; 0x58000
    5e78:	ldr	pc, [ip, #2948]!	; 0xb84

00005e7c <sigprocmask@plt>:
    5e7c:	add	ip, pc, #0, 12
    5e80:	add	ip, ip, #88, 20	; 0x58000
    5e84:	ldr	pc, [ip, #2940]!	; 0xb7c

00005e88 <memmove@plt>:
    5e88:			; <UNDEFINED> instruction: 0xe7fd4778
    5e8c:	add	ip, pc, #0, 12
    5e90:	add	ip, ip, #88, 20	; 0x58000
    5e94:	ldr	pc, [ip, #2928]!	; 0xb70

00005e98 <ksba_cert_get_issuer@plt>:
    5e98:	add	ip, pc, #0, 12
    5e9c:	add	ip, ip, #88, 20	; 0x58000
    5ea0:	ldr	pc, [ip, #2920]!	; 0xb68

00005ea4 <gcry_md_read@plt>:
    5ea4:	add	ip, pc, #0, 12
    5ea8:	add	ip, ip, #88, 20	; 0x58000
    5eac:	ldr	pc, [ip, #2912]!	; 0xb60

00005eb0 <free@plt>:
    5eb0:	add	ip, pc, #0, 12
    5eb4:	add	ip, ip, #88, 20	; 0x58000
    5eb8:	ldr	pc, [ip, #2904]!	; 0xb58

00005ebc <gcry_mpi_clear_highbit@plt>:
    5ebc:	add	ip, pc, #0, 12
    5ec0:	add	ip, ip, #88, 20	; 0x58000
    5ec4:	ldr	pc, [ip, #2896]!	; 0xb50

00005ec8 <ksba_cms_add_recipient@plt>:
    5ec8:	add	ip, pc, #0, 12
    5ecc:	add	ip, ip, #88, 20	; 0x58000
    5ed0:	ldr	pc, [ip, #2888]!	; 0xb48

00005ed4 <fgets@plt>:
    5ed4:	add	ip, pc, #0, 12
    5ed8:	add	ip, ip, #88, 20	; 0x58000
    5edc:	ldr	pc, [ip, #2880]!	; 0xb40

00005ee0 <rl_free_line_state@plt>:
    5ee0:	add	ip, pc, #0, 12
    5ee4:	add	ip, ip, #88, 20	; 0x58000
    5ee8:	ldr	pc, [ip, #2872]!	; 0xb38

00005eec <ksba_check_version@plt>:
    5eec:	add	ip, pc, #0, 12
    5ef0:	add	ip, ip, #88, 20	; 0x58000
    5ef4:	ldr	pc, [ip, #2864]!	; 0xb30

00005ef8 <_gpgrt_putc_overflow@plt>:
    5ef8:	add	ip, pc, #0, 12
    5efc:	add	ip, ip, #88, 20	; 0x58000
    5f00:	ldr	pc, [ip, #2856]!	; 0xb28

00005f04 <gcry_cipher_setkey@plt>:
    5f04:	add	ip, pc, #0, 12
    5f08:	add	ip, ip, #88, 20	; 0x58000
    5f0c:	ldr	pc, [ip, #2848]!	; 0xb20

00005f10 <nanosleep@plt>:
    5f10:	add	ip, pc, #0, 12
    5f14:	add	ip, ip, #88, 20	; 0x58000
    5f18:	ldr	pc, [ip, #2840]!	; 0xb18

00005f1c <ferror@plt>:
    5f1c:	add	ip, pc, #0, 12
    5f20:	add	ip, ip, #88, 20	; 0x58000
    5f24:	ldr	pc, [ip, #2832]!	; 0xb10

00005f28 <assuan_set_log_cb@plt>:
    5f28:			; <UNDEFINED> instruction: 0xe7fd4778
    5f2c:	add	ip, pc, #0, 12
    5f30:	add	ip, ip, #88, 20	; 0x58000
    5f34:	ldr	pc, [ip, #2820]!	; 0xb04

00005f38 <gcry_mpi_print@plt>:
    5f38:	add	ip, pc, #0, 12
    5f3c:	add	ip, ip, #88, 20	; 0x58000
    5f40:	ldr	pc, [ip, #2812]!	; 0xafc

00005f44 <gcry_sexp_release@plt>:
    5f44:	add	ip, pc, #0, 12
    5f48:	add	ip, ip, #88, 20	; 0x58000
    5f4c:	ldr	pc, [ip, #2804]!	; 0xaf4

00005f50 <gcry_mpi_get_flag@plt>:
    5f50:	add	ip, pc, #0, 12
    5f54:	add	ip, ip, #88, 20	; 0x58000
    5f58:	ldr	pc, [ip, #2796]!	; 0xaec

00005f5c <inet_pton@plt>:
    5f5c:	add	ip, pc, #0, 12
    5f60:	add	ip, ip, #88, 20	; 0x58000
    5f64:	ldr	pc, [ip, #2788]!	; 0xae4

00005f68 <ksba_certreq_set_siginfo@plt>:
    5f68:	add	ip, pc, #0, 12
    5f6c:	add	ip, ip, #88, 20	; 0x58000
    5f70:	ldr	pc, [ip, #2780]!	; 0xadc

00005f74 <_exit@plt>:
    5f74:	add	ip, pc, #0, 12
    5f78:	add	ip, ip, #88, 20	; 0x58000
    5f7c:	ldr	pc, [ip, #2772]!	; 0xad4

00005f80 <gcry_mpi_div@plt>:
    5f80:	add	ip, pc, #0, 12
    5f84:	add	ip, ip, #88, 20	; 0x58000
    5f88:	ldr	pc, [ip, #2764]!	; 0xacc

00005f8c <memcpy@plt>:
    5f8c:	add	ip, pc, #0, 12
    5f90:	add	ip, ip, #88, 20	; 0x58000
    5f94:	ldr	pc, [ip, #2756]!	; 0xac4

00005f98 <ksba_cms_get_signing_time@plt>:
    5f98:	add	ip, pc, #0, 12
    5f9c:	add	ip, ip, #88, 20	; 0x58000
    5fa0:	ldr	pc, [ip, #2748]!	; 0xabc

00005fa4 <gcry_sexp_sscan@plt>:
    5fa4:	add	ip, pc, #0, 12
    5fa8:	add	ip, ip, #88, 20	; 0x58000
    5fac:	ldr	pc, [ip, #2740]!	; 0xab4

00005fb0 <ksba_cms_get_issuer_serial@plt>:
    5fb0:	add	ip, pc, #0, 12
    5fb4:	add	ip, ip, #88, 20	; 0x58000
    5fb8:	ldr	pc, [ip, #2732]!	; 0xaac

00005fbc <gcry_md_open@plt>:
    5fbc:	add	ip, pc, #0, 12
    5fc0:	add	ip, ip, #88, 20	; 0x58000
    5fc4:	ldr	pc, [ip, #2724]!	; 0xaa4

00005fc8 <gpgrt_read@plt>:
    5fc8:	add	ip, pc, #0, 12
    5fcc:	add	ip, ip, #88, 20	; 0x58000
    5fd0:	ldr	pc, [ip, #2716]!	; 0xa9c

00005fd4 <time@plt>:
    5fd4:	add	ip, pc, #0, 12
    5fd8:	add	ip, ip, #88, 20	; 0x58000
    5fdc:	ldr	pc, [ip, #2708]!	; 0xa94

00005fe0 <assuan_write_status@plt>:
    5fe0:	add	ip, pc, #0, 12
    5fe4:	add	ip, ip, #88, 20	; 0x58000
    5fe8:	ldr	pc, [ip, #2700]!	; 0xa8c

00005fec <ksba_name_enum@plt>:
    5fec:	add	ip, pc, #0, 12
    5ff0:	add	ip, ip, #88, 20	; 0x58000
    5ff4:	ldr	pc, [ip, #2692]!	; 0xa84

00005ff8 <gcry_mpi_mod@plt>:
    5ff8:	add	ip, pc, #0, 12
    5ffc:	add	ip, ip, #88, 20	; 0x58000
    6000:	ldr	pc, [ip, #2684]!	; 0xa7c

00006004 <gcry_md_write@plt>:
    6004:	add	ip, pc, #0, 12
    6008:	add	ip, ip, #88, 20	; 0x58000
    600c:	ldr	pc, [ip, #2676]!	; 0xa74

00006010 <gcry_cipher_encrypt@plt>:
    6010:	add	ip, pc, #0, 12
    6014:	add	ip, ip, #88, 20	; 0x58000
    6018:	ldr	pc, [ip, #2668]!	; 0xa6c

0000601c <gcry_free@plt>:
    601c:			; <UNDEFINED> instruction: 0xe7fd4778
    6020:	add	ip, pc, #0, 12
    6024:	add	ip, ip, #88, 20	; 0x58000
    6028:	ldr	pc, [ip, #2656]!	; 0xa60

0000602c <ksba_reader_clear@plt>:
    602c:	add	ip, pc, #0, 12
    6030:	add	ip, ip, #88, 20	; 0x58000
    6034:	ldr	pc, [ip, #2648]!	; 0xa58

00006038 <memcmp@plt>:
    6038:	add	ip, pc, #0, 12
    603c:	add	ip, ip, #88, 20	; 0x58000
    6040:	ldr	pc, [ip, #2640]!	; 0xa50

00006044 <select@plt>:
    6044:	add	ip, pc, #0, 12
    6048:	add	ip, ip, #88, 20	; 0x58000
    604c:	ldr	pc, [ip, #2632]!	; 0xa48

00006050 <sleep@plt>:
    6050:			; <UNDEFINED> instruction: 0xe7fd4778
    6054:	add	ip, pc, #0, 12
    6058:	add	ip, ip, #88, 20	; 0x58000
    605c:	ldr	pc, [ip, #2620]!	; 0xa3c

00006060 <assuan_process@plt>:
    6060:	add	ip, pc, #0, 12
    6064:	add	ip, ip, #88, 20	; 0x58000
    6068:	ldr	pc, [ip, #2612]!	; 0xa34

0000606c <stpcpy@plt>:
    606c:	add	ip, pc, #0, 12
    6070:	add	ip, ip, #88, 20	; 0x58000
    6074:	ldr	pc, [ip, #2604]!	; 0xa2c

00006078 <ksba_reader_set_mem@plt>:
    6078:	add	ip, pc, #0, 12
    607c:	add	ip, ip, #88, 20	; 0x58000
    6080:	ldr	pc, [ip, #2596]!	; 0xa24

00006084 <uname@plt>:
    6084:	add	ip, pc, #0, 12
    6088:	add	ip, ip, #88, 20	; 0x58000
    608c:	ldr	pc, [ip, #2588]!	; 0xa1c

00006090 <assuan_register_reset_notify@plt>:
    6090:	add	ip, pc, #0, 12
    6094:	add	ip, ip, #88, 20	; 0x58000
    6098:	ldr	pc, [ip, #2580]!	; 0xa14

0000609c <dcgettext@plt>:
    609c:			; <UNDEFINED> instruction: 0xe7fd4778
    60a0:	add	ip, pc, #0, 12
    60a4:	add	ip, ip, #88, 20	; 0x58000
    60a8:	ldr	pc, [ip, #2568]!	; 0xa08

000060ac <strdup@plt>:
    60ac:	add	ip, pc, #0, 12
    60b0:	add	ip, ip, #88, 20	; 0x58000
    60b4:	ldr	pc, [ip, #2560]!	; 0xa00

000060b8 <gcry_mpi_mul@plt>:
    60b8:	add	ip, pc, #0, 12
    60bc:	add	ip, ip, #88, 20	; 0x58000
    60c0:	ldr	pc, [ip, #2552]!	; 0x9f8

000060c4 <gpgrt_write_hexstring@plt>:
    60c4:	add	ip, pc, #0, 12
    60c8:	add	ip, ip, #88, 20	; 0x58000
    60cc:	ldr	pc, [ip, #2544]!	; 0x9f0

000060d0 <__stack_chk_fail@plt>:
    60d0:	add	ip, pc, #0, 12
    60d4:	add	ip, ip, #88, 20	; 0x58000
    60d8:	ldr	pc, [ip, #2536]!	; 0x9e8

000060dc <gpgrt_set_alloc_func@plt>:
    60dc:	add	ip, pc, #0, 12
    60e0:	add	ip, ip, #88, 20	; 0x58000
    60e4:	ldr	pc, [ip, #2528]!	; 0x9e0

000060e8 <ksba_certreq_release@plt>:
    60e8:	add	ip, pc, #0, 12
    60ec:	add	ip, ip, #88, 20	; 0x58000
    60f0:	ldr	pc, [ip, #2520]!	; 0x9d8

000060f4 <ksba_cms_add_digest_algo@plt>:
    60f4:	add	ip, pc, #0, 12
    60f8:	add	ip, ip, #88, 20	; 0x58000
    60fc:	ldr	pc, [ip, #2512]!	; 0x9d0

00006100 <sysconf@plt>:
    6100:	add	ip, pc, #0, 12
    6104:	add	ip, ip, #88, 20	; 0x58000
    6108:	ldr	pc, [ip, #2504]!	; 0x9c8

0000610c <unlink@plt>:
    610c:	add	ip, pc, #0, 12
    6110:	add	ip, ip, #88, 20	; 0x58000
    6114:	ldr	pc, [ip, #2496]!	; 0x9c0

00006118 <dup2@plt>:
    6118:	add	ip, pc, #0, 12
    611c:	add	ip, ip, #88, 20	; 0x58000
    6120:	ldr	pc, [ip, #2488]!	; 0x9b8

00006124 <gpgrt_ferror@plt>:
    6124:	add	ip, pc, #0, 12
    6128:	add	ip, ip, #88, 20	; 0x58000
    612c:	ldr	pc, [ip, #2480]!	; 0x9b0

00006130 <getrlimit64@plt>:
    6130:	add	ip, pc, #0, 12
    6134:	add	ip, ip, #88, 20	; 0x58000
    6138:	ldr	pc, [ip, #2472]!	; 0x9a8

0000613c <gcry_pk_get_curve@plt>:
    613c:	add	ip, pc, #0, 12
    6140:	add	ip, ip, #88, 20	; 0x58000
    6144:	ldr	pc, [ip, #2464]!	; 0x9a0

00006148 <realloc@plt>:
    6148:	add	ip, pc, #0, 12
    614c:	add	ip, ip, #88, 20	; 0x58000
    6150:	ldr	pc, [ip, #2456]!	; 0x998

00006154 <gpgrt_fflush@plt>:
    6154:			; <UNDEFINED> instruction: 0xe7fd4778
    6158:	add	ip, pc, #0, 12
    615c:	add	ip, ip, #88, 20	; 0x58000
    6160:	ldr	pc, [ip, #2444]!	; 0x98c

00006164 <ksba_writer_new@plt>:
    6164:	add	ip, pc, #0, 12
    6168:	add	ip, ip, #88, 20	; 0x58000
    616c:	ldr	pc, [ip, #2436]!	; 0x984

00006170 <dup@plt>:
    6170:	add	ip, pc, #0, 12
    6174:	add	ip, ip, #88, 20	; 0x58000
    6178:	ldr	pc, [ip, #2428]!	; 0x97c

0000617c <textdomain@plt>:
    617c:			; <UNDEFINED> instruction: 0xe7fd4778
    6180:	add	ip, pc, #0, 12
    6184:	add	ip, ip, #88, 20	; 0x58000
    6188:	ldr	pc, [ip, #2416]!	; 0x970

0000618c <gcry_sexp_nth_data@plt>:
    618c:	add	ip, pc, #0, 12
    6190:	add	ip, ip, #88, 20	; 0x58000
    6194:	ldr	pc, [ip, #2408]!	; 0x968

00006198 <tmpfile64@plt>:
    6198:			; <UNDEFINED> instruction: 0xe7fd4778
    619c:	add	ip, pc, #0, 12
    61a0:	add	ip, ip, #88, 20	; 0x58000
    61a4:	ldr	pc, [ip, #2396]!	; 0x95c

000061a8 <chdir@plt>:
    61a8:			; <UNDEFINED> instruction: 0xe7fd4778
    61ac:	add	ip, pc, #0, 12
    61b0:	add	ip, ip, #88, 20	; 0x58000
    61b4:	ldr	pc, [ip, #2384]!	; 0x950

000061b8 <ksba_cert_set_user_data@plt>:
    61b8:	add	ip, pc, #0, 12
    61bc:	add	ip, ip, #88, 20	; 0x58000
    61c0:	ldr	pc, [ip, #2376]!	; 0x948

000061c4 <ksba_cms_get_digest_algo_list@plt>:
    61c4:	add	ip, pc, #0, 12
    61c8:	add	ip, ip, #88, 20	; 0x58000
    61cc:	ldr	pc, [ip, #2368]!	; 0x940

000061d0 <geteuid@plt>:
    61d0:	add	ip, pc, #0, 12
    61d4:	add	ip, ip, #88, 20	; 0x58000
    61d8:	ldr	pc, [ip, #2360]!	; 0x938

000061dc <assuan_begin_confidential@plt>:
    61dc:	add	ip, pc, #0, 12
    61e0:	add	ip, ip, #88, 20	; 0x58000
    61e4:	ldr	pc, [ip, #2352]!	; 0x930

000061e8 <gpgrt_fputs_unlocked@plt>:
    61e8:	add	ip, pc, #0, 12
    61ec:	add	ip, ip, #88, 20	; 0x58000
    61f0:	ldr	pc, [ip, #2344]!	; 0x928

000061f4 <ksba_cert_get_public_key@plt>:
    61f4:	add	ip, pc, #0, 12
    61f8:	add	ip, ip, #88, 20	; 0x58000
    61fc:	ldr	pc, [ip, #2336]!	; 0x920

00006200 <ksba_certreq_add_subject@plt>:
    6200:	add	ip, pc, #0, 12
    6204:	add	ip, ip, #88, 20	; 0x58000
    6208:	ldr	pc, [ip, #2328]!	; 0x918

0000620c <ksba_cms_set_sig_val@plt>:
    620c:	add	ip, pc, #0, 12
    6210:	add	ip, ip, #88, 20	; 0x58000
    6214:	ldr	pc, [ip, #2320]!	; 0x910

00006218 <assuan_inquire@plt>:
    6218:	add	ip, pc, #0, 12
    621c:	add	ip, ip, #88, 20	; 0x58000
    6220:	ldr	pc, [ip, #2312]!	; 0x908

00006224 <gpgrt_fread@plt>:
    6224:	add	ip, pc, #0, 12
    6228:	add	ip, ip, #88, 20	; 0x58000
    622c:	ldr	pc, [ip, #2304]!	; 0x900

00006230 <__fxstat64@plt>:
    6230:	add	ip, pc, #0, 12
    6234:	add	ip, ip, #88, 20	; 0x58000
    6238:	ldr	pc, [ip, #2296]!	; 0x8f8

0000623c <assuan_close_output_fd@plt>:
    623c:	add	ip, pc, #0, 12
    6240:	add	ip, ip, #88, 20	; 0x58000
    6244:	ldr	pc, [ip, #2288]!	; 0x8f0

00006248 <assuan_end_confidential@plt>:
    6248:	add	ip, pc, #0, 12
    624c:	add	ip, ip, #88, 20	; 0x58000
    6250:	ldr	pc, [ip, #2280]!	; 0x8e8

00006254 <sigaction@plt>:
    6254:	add	ip, pc, #0, 12
    6258:	add	ip, ip, #88, 20	; 0x58000
    625c:	ldr	pc, [ip, #2272]!	; 0x8e0

00006260 <__memcpy_chk@plt>:
    6260:	add	ip, pc, #0, 12
    6264:	add	ip, ip, #88, 20	; 0x58000
    6268:	ldr	pc, [ip, #2264]!	; 0x8d8

0000626c <gpg_err_code_from_errno@plt>:
    626c:	add	ip, pc, #0, 12
    6270:	add	ip, ip, #88, 20	; 0x58000
    6274:	ldr	pc, [ip, #2256]!	; 0x8d0

00006278 <fwrite@plt>:
    6278:	add	ip, pc, #0, 12
    627c:	add	ip, ip, #88, 20	; 0x58000
    6280:	ldr	pc, [ip, #2248]!	; 0x8c8

00006284 <ksba_cert_get_authority_info_access@plt>:
    6284:	add	ip, pc, #0, 12
    6288:	add	ip, ip, #88, 20	; 0x58000
    628c:	ldr	pc, [ip, #2240]!	; 0x8c0

00006290 <lseek64@plt>:
    6290:	add	ip, pc, #0, 12
    6294:	add	ip, ip, #88, 20	; 0x58000
    6298:	ldr	pc, [ip, #2232]!	; 0x8b8

0000629c <ksba_cms_set_message_digest@plt>:
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #88, 20	; 0x58000
    62a4:	ldr	pc, [ip, #2224]!	; 0x8b0

000062a8 <assuan_set_pointer@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #88, 20	; 0x58000
    62b0:	ldr	pc, [ip, #2216]!	; 0x8a8

000062b4 <gcry_mpi_add_ui@plt>:
    62b4:	add	ip, pc, #0, 12
    62b8:	add	ip, ip, #88, 20	; 0x58000
    62bc:	ldr	pc, [ip, #2208]!	; 0x8a0

000062c0 <gcry_check_version@plt>:
    62c0:	add	ip, pc, #0, 12
    62c4:	add	ip, ip, #88, 20	; 0x58000
    62c8:	ldr	pc, [ip, #2200]!	; 0x898

000062cc <waitpid@plt>:
    62cc:	add	ip, pc, #0, 12
    62d0:	add	ip, ip, #88, 20	; 0x58000
    62d4:	ldr	pc, [ip, #2192]!	; 0x890

000062d8 <gcry_sexp_sprint@plt>:
    62d8:	add	ip, pc, #0, 12
    62dc:	add	ip, ip, #88, 20	; 0x58000
    62e0:	ldr	pc, [ip, #2184]!	; 0x888

000062e4 <tcsetattr@plt>:
    62e4:	add	ip, pc, #0, 12
    62e8:	add	ip, ip, #88, 20	; 0x58000
    62ec:	ldr	pc, [ip, #2176]!	; 0x880

000062f0 <gcry_pk_get_nbits@plt>:
    62f0:	add	ip, pc, #0, 12
    62f4:	add	ip, ip, #88, 20	; 0x58000
    62f8:	ldr	pc, [ip, #2168]!	; 0x878

000062fc <strcpy@plt>:
    62fc:	add	ip, pc, #0, 12
    6300:	add	ip, ip, #88, 20	; 0x58000
    6304:	ldr	pc, [ip, #2160]!	; 0x870

00006308 <__strcpy_chk@plt>:
    6308:	add	ip, pc, #0, 12
    630c:	add	ip, ip, #88, 20	; 0x58000
    6310:	ldr	pc, [ip, #2152]!	; 0x868

00006314 <ksba_cms_add_signer@plt>:
    6314:	add	ip, pc, #0, 12
    6318:	add	ip, ip, #88, 20	; 0x58000
    631c:	ldr	pc, [ip, #2144]!	; 0x860

00006320 <fread@plt>:
    6320:	add	ip, pc, #0, 12
    6324:	add	ip, ip, #88, 20	; 0x58000
    6328:	ldr	pc, [ip, #2136]!	; 0x858

0000632c <ksba_cert_ref@plt>:
    632c:	add	ip, pc, #0, 12
    6330:	add	ip, ip, #88, 20	; 0x58000
    6334:	ldr	pc, [ip, #2128]!	; 0x850

00006338 <ksba_cms_get_digest_algo@plt>:
    6338:	add	ip, pc, #0, 12
    633c:	add	ip, ip, #88, 20	; 0x58000
    6340:	ldr	pc, [ip, #2120]!	; 0x848

00006344 <gcry_pk_encrypt@plt>:
    6344:	add	ip, pc, #0, 12
    6348:	add	ip, ip, #88, 20	; 0x58000
    634c:	ldr	pc, [ip, #2112]!	; 0x840

00006350 <gcry_sexp_find_token@plt>:
    6350:	add	ip, pc, #0, 12
    6354:	add	ip, ip, #88, 20	; 0x58000
    6358:	ldr	pc, [ip, #2104]!	; 0x838

0000635c <bind_textdomain_codeset@plt>:
    635c:	add	ip, pc, #0, 12
    6360:	add	ip, ip, #88, 20	; 0x58000
    6364:	ldr	pc, [ip, #2096]!	; 0x830

00006368 <ksba_certreq_add_extension@plt>:
    6368:	add	ip, pc, #0, 12
    636c:	add	ip, ip, #88, 20	; 0x58000
    6370:	ldr	pc, [ip, #2088]!	; 0x828

00006374 <gpgrt_fdopen_nc@plt>:
    6374:			; <UNDEFINED> instruction: 0xe7fd4778
    6378:	add	ip, pc, #0, 12
    637c:	add	ip, ip, #88, 20	; 0x58000
    6380:	ldr	pc, [ip, #2076]!	; 0x81c

00006384 <gpgrt_fputc@plt>:
    6384:			; <UNDEFINED> instruction: 0xe7fd4778
    6388:	add	ip, pc, #0, 12
    638c:	add	ip, ip, #88, 20	; 0x58000
    6390:	ldr	pc, [ip, #2064]!	; 0x810

00006394 <gpgrt_flockfile@plt>:
    6394:	add	ip, pc, #0, 12
    6398:	add	ip, ip, #88, 20	; 0x58000
    639c:	ldr	pc, [ip, #2056]!	; 0x808

000063a0 <gpgrt_fclose@plt>:
    63a0:	add	ip, pc, #0, 12
    63a4:	add	ip, ip, #88, 20	; 0x58000
    63a8:	ldr	pc, [ip, #2048]!	; 0x800

000063ac <gpgrt_setvbuf@plt>:
    63ac:	add	ip, pc, #0, 12
    63b0:	add	ip, ip, #88, 20	; 0x58000
    63b4:	ldr	pc, [ip, #2040]!	; 0x7f8

000063b8 <gpgrt_printf@plt>:
    63b8:	add	ip, pc, #0, 12
    63bc:	add	ip, ip, #88, 20	; 0x58000
    63c0:	ldr	pc, [ip, #2032]!	; 0x7f0

000063c4 <assuan_get_output_fd@plt>:
    63c4:	add	ip, pc, #0, 12
    63c8:	add	ip, ip, #88, 20	; 0x58000
    63cc:	ldr	pc, [ip, #2024]!	; 0x7e8

000063d0 <opendir@plt>:
    63d0:	add	ip, pc, #0, 12
    63d4:	add	ip, ip, #88, 20	; 0x58000
    63d8:	ldr	pc, [ip, #2016]!	; 0x7e0

000063dc <gcry_cipher_ctl@plt>:
    63dc:	add	ip, pc, #0, 12
    63e0:	add	ip, ip, #88, 20	; 0x58000
    63e4:	ldr	pc, [ip, #2008]!	; 0x7d8

000063e8 <assuan_transact@plt>:
    63e8:	add	ip, pc, #0, 12
    63ec:	add	ip, ip, #88, 20	; 0x58000
    63f0:	ldr	pc, [ip, #2000]!	; 0x7d0

000063f4 <open64@plt>:
    63f4:			; <UNDEFINED> instruction: 0xe7fd4778
    63f8:	add	ip, pc, #0, 12
    63fc:	add	ip, ip, #88, 20	; 0x58000
    6400:	ldr	pc, [ip, #1988]!	; 0x7c4

00006404 <getenv@plt>:
    6404:	add	ip, pc, #0, 12
    6408:	add	ip, ip, #88, 20	; 0x58000
    640c:	ldr	pc, [ip, #1980]!	; 0x7bc

00006410 <gcry_malloc_secure@plt>:
    6410:	add	ip, pc, #0, 12
    6414:	add	ip, ip, #88, 20	; 0x58000
    6418:	ldr	pc, [ip, #1972]!	; 0x7b4

0000641c <gpgrt_fdopen@plt>:
    641c:	add	ip, pc, #0, 12
    6420:	add	ip, ip, #88, 20	; 0x58000
    6424:	ldr	pc, [ip, #1964]!	; 0x7ac

00006428 <gcry_xrealloc@plt>:
    6428:	add	ip, pc, #0, 12
    642c:	add	ip, ip, #88, 20	; 0x58000
    6430:	ldr	pc, [ip, #1956]!	; 0x7a4

00006434 <ksba_cms_identify@plt>:
    6434:	add	ip, pc, #0, 12
    6438:	add	ip, ip, #88, 20	; 0x58000
    643c:	ldr	pc, [ip, #1948]!	; 0x79c

00006440 <ksba_cert_get_subject@plt>:
    6440:	add	ip, pc, #0, 12
    6444:	add	ip, ip, #88, 20	; 0x58000
    6448:	ldr	pc, [ip, #1940]!	; 0x794

0000644c <malloc@plt>:
    644c:	add	ip, pc, #0, 12
    6450:	add	ip, ip, #88, 20	; 0x58000
    6454:	ldr	pc, [ip, #1932]!	; 0x78c

00006458 <gcry_pk_map_name@plt>:
    6458:	add	ip, pc, #0, 12
    645c:	add	ip, ip, #88, 20	; 0x58000
    6460:	ldr	pc, [ip, #1924]!	; 0x784

00006464 <iconv_open@plt>:
    6464:			; <UNDEFINED> instruction: 0xe7fd4778
    6468:	add	ip, pc, #0, 12
    646c:	add	ip, ip, #88, 20	; 0x58000
    6470:	ldr	pc, [ip, #1912]!	; 0x778

00006474 <__libc_start_main@plt>:
    6474:	add	ip, pc, #0, 12
    6478:	add	ip, ip, #88, 20	; 0x58000
    647c:	ldr	pc, [ip, #1904]!	; 0x770

00006480 <strerror@plt>:
    6480:	add	ip, pc, #0, 12
    6484:	add	ip, ip, #88, 20	; 0x58000
    6488:	ldr	pc, [ip, #1896]!	; 0x768

0000648c <strftime@plt>:
    648c:	add	ip, pc, #0, 12
    6490:	add	ip, ip, #88, 20	; 0x58000
    6494:	ldr	pc, [ip, #1888]!	; 0x760

00006498 <ksba_cms_set_reader_writer@plt>:
    6498:	add	ip, pc, #0, 12
    649c:	add	ip, ip, #88, 20	; 0x58000
    64a0:	ldr	pc, [ip, #1880]!	; 0x758

000064a4 <gcry_cipher_open@plt>:
    64a4:	add	ip, pc, #0, 12
    64a8:	add	ip, ip, #88, 20	; 0x58000
    64ac:	ldr	pc, [ip, #1872]!	; 0x750

000064b0 <ksba_cert_get_serial@plt>:
    64b0:	add	ip, pc, #0, 12
    64b4:	add	ip, ip, #88, 20	; 0x58000
    64b8:	ldr	pc, [ip, #1864]!	; 0x748

000064bc <gcry_sexp_nth_mpi@plt>:
    64bc:	add	ip, pc, #0, 12
    64c0:	add	ip, ip, #88, 20	; 0x58000
    64c4:	ldr	pc, [ip, #1856]!	; 0x740

000064c8 <__vfprintf_chk@plt>:
    64c8:	add	ip, pc, #0, 12
    64cc:	add	ip, ip, #88, 20	; 0x58000
    64d0:	ldr	pc, [ip, #1848]!	; 0x738

000064d4 <localtime@plt>:
    64d4:	add	ip, pc, #0, 12
    64d8:	add	ip, ip, #88, 20	; 0x58000
    64dc:	ldr	pc, [ip, #1840]!	; 0x730

000064e0 <strsep@plt>:
    64e0:	add	ip, pc, #0, 12
    64e4:	add	ip, ip, #88, 20	; 0x58000
    64e8:	ldr	pc, [ip, #1832]!	; 0x728

000064ec <assuan_fdopen@plt>:
    64ec:	add	ip, pc, #0, 12
    64f0:	add	ip, ip, #88, 20	; 0x58000
    64f4:	ldr	pc, [ip, #1824]!	; 0x720

000064f8 <ksba_cms_set_content_type@plt>:
    64f8:	add	ip, pc, #0, 12
    64fc:	add	ip, ip, #88, 20	; 0x58000
    6500:	ldr	pc, [ip, #1816]!	; 0x718

00006504 <ksba_cert_get_cert_policies@plt>:
    6504:	add	ip, pc, #0, 12
    6508:	add	ip, ip, #88, 20	; 0x58000
    650c:	ldr	pc, [ip, #1808]!	; 0x710

00006510 <ksba_cms_get_enc_val@plt>:
    6510:	add	ip, pc, #0, 12
    6514:	add	ip, ip, #88, 20	; 0x58000
    6518:	ldr	pc, [ip, #1800]!	; 0x708

0000651c <__ctype_tolower_loc@plt>:
    651c:	add	ip, pc, #0, 12
    6520:	add	ip, ip, #88, 20	; 0x58000
    6524:	ldr	pc, [ip, #1792]!	; 0x700

00006528 <__ctype_toupper_loc@plt>:
    6528:	add	ip, pc, #0, 12
    652c:	add	ip, ip, #88, 20	; 0x58000
    6530:	ldr	pc, [ip, #1784]!	; 0x6f8

00006534 <gcry_pk_verify@plt>:
    6534:	add	ip, pc, #0, 12
    6538:	add	ip, ip, #88, 20	; 0x58000
    653c:	ldr	pc, [ip, #1776]!	; 0x6f0

00006540 <ksba_certreq_set_serial@plt>:
    6540:	add	ip, pc, #0, 12
    6544:	add	ip, ip, #88, 20	; 0x58000
    6548:	ldr	pc, [ip, #1768]!	; 0x6e8

0000654c <__gmon_start__@plt>:
    654c:	add	ip, pc, #0, 12
    6550:	add	ip, ip, #88, 20	; 0x58000
    6554:	ldr	pc, [ip, #1760]!	; 0x6e0

00006558 <gcry_kdf_derive@plt>:
    6558:	add	ip, pc, #0, 12
    655c:	add	ip, ip, #88, 20	; 0x58000
    6560:	ldr	pc, [ip, #1752]!	; 0x6d8

00006564 <rename@plt>:
    6564:	add	ip, pc, #0, 12
    6568:	add	ip, ip, #88, 20	; 0x58000
    656c:	ldr	pc, [ip, #1744]!	; 0x6d0

00006570 <gcry_mpi_gcd@plt>:
    6570:	add	ip, pc, #0, 12
    6574:	add	ip, ip, #88, 20	; 0x58000
    6578:	ldr	pc, [ip, #1736]!	; 0x6c8

0000657c <kill@plt>:
    657c:			; <UNDEFINED> instruction: 0xe7fd4778
    6580:	add	ip, pc, #0, 12
    6584:	add	ip, ip, #88, 20	; 0x58000
    6588:	ldr	pc, [ip, #1724]!	; 0x6bc

0000658c <__ctype_b_loc@plt>:
    658c:	add	ip, pc, #0, 12
    6590:	add	ip, ip, #88, 20	; 0x58000
    6594:	ldr	pc, [ip, #1716]!	; 0x6b4

00006598 <_gpgrt_get_std_stream@plt>:
    6598:	add	ip, pc, #0, 12
    659c:	add	ip, ip, #88, 20	; 0x58000
    65a0:	ldr	pc, [ip, #1708]!	; 0x6ac

000065a4 <getcwd@plt>:
    65a4:	add	ip, pc, #0, 12
    65a8:	add	ip, ip, #88, 20	; 0x58000
    65ac:	ldr	pc, [ip, #1700]!	; 0x6a4

000065b0 <getpid@plt>:
    65b0:	add	ip, pc, #0, 12
    65b4:	add	ip, ip, #88, 20	; 0x58000
    65b8:	ldr	pc, [ip, #1692]!	; 0x69c

000065bc <exit@plt>:
    65bc:	add	ip, pc, #0, 12
    65c0:	add	ip, ip, #88, 20	; 0x58000
    65c4:	ldr	pc, [ip, #1684]!	; 0x694

000065c8 <assuan_register_command@plt>:
    65c8:	add	ip, pc, #0, 12
    65cc:	add	ip, ip, #88, 20	; 0x58000
    65d0:	ldr	pc, [ip, #1676]!	; 0x68c

000065d4 <feof@plt>:
    65d4:	add	ip, pc, #0, 12
    65d8:	add	ip, ip, #88, 20	; 0x58000
    65dc:	ldr	pc, [ip, #1668]!	; 0x684

000065e0 <assuan_close_input_fd@plt>:
    65e0:	add	ip, pc, #0, 12
    65e4:	add	ip, ip, #88, 20	; 0x58000
    65e8:	ldr	pc, [ip, #1660]!	; 0x67c

000065ec <gcry_md_debug@plt>:
    65ec:	add	ip, pc, #0, 12
    65f0:	add	ip, ip, #88, 20	; 0x58000
    65f4:	ldr	pc, [ip, #1652]!	; 0x674

000065f8 <ksba_cms_build@plt>:
    65f8:	add	ip, pc, #0, 12
    65fc:	add	ip, ip, #88, 20	; 0x58000
    6600:	ldr	pc, [ip, #1644]!	; 0x66c

00006604 <gcry_md_is_enabled@plt>:
    6604:	add	ip, pc, #0, 12
    6608:	add	ip, ip, #88, 20	; 0x58000
    660c:	ldr	pc, [ip, #1636]!	; 0x664

00006610 <gpg_strsource@plt>:
    6610:	add	ip, pc, #0, 12
    6614:	add	ip, ip, #88, 20	; 0x58000
    6618:	ldr	pc, [ip, #1628]!	; 0x65c

0000661c <gcry_md_map_name@plt>:
    661c:	add	ip, pc, #0, 12
    6620:	add	ip, ip, #88, 20	; 0x58000
    6624:	ldr	pc, [ip, #1620]!	; 0x654

00006628 <gpgrt_fprintf_unlocked@plt>:
    6628:	add	ip, pc, #0, 12
    662c:	add	ip, ip, #88, 20	; 0x58000
    6630:	ldr	pc, [ip, #1612]!	; 0x64c

00006634 <assuan_new@plt>:
    6634:	add	ip, pc, #0, 12
    6638:	add	ip, ip, #88, 20	; 0x58000
    663c:	ldr	pc, [ip, #1604]!	; 0x644

00006640 <strtoul@plt>:
    6640:			; <UNDEFINED> instruction: 0xe7fd4778
    6644:	add	ip, pc, #0, 12
    6648:	add	ip, ip, #88, 20	; 0x58000
    664c:	ldr	pc, [ip, #1592]!	; 0x638

00006650 <ttyname@plt>:
    6650:	add	ip, pc, #0, 12
    6654:	add	ip, ip, #88, 20	; 0x58000
    6658:	ldr	pc, [ip, #1584]!	; 0x630

0000665c <strlen@plt>:
    665c:	add	ip, pc, #0, 12
    6660:	add	ip, ip, #88, 20	; 0x58000
    6664:	ldr	pc, [ip, #1576]!	; 0x628

00006668 <inotify_init@plt>:
    6668:	add	ip, pc, #0, 12
    666c:	add	ip, ip, #88, 20	; 0x58000
    6670:	ldr	pc, [ip, #1568]!	; 0x620

00006674 <gcry_sexp_new@plt>:
    6674:	add	ip, pc, #0, 12
    6678:	add	ip, ip, #88, 20	; 0x58000
    667c:	ldr	pc, [ip, #1560]!	; 0x618

00006680 <setsid@plt>:
    6680:	add	ip, pc, #0, 12
    6684:	add	ip, ip, #88, 20	; 0x58000
    6688:	ldr	pc, [ip, #1552]!	; 0x610

0000668c <ksba_certreq_set_hash_function@plt>:
    668c:	add	ip, pc, #0, 12
    6690:	add	ip, ip, #88, 20	; 0x58000
    6694:	ldr	pc, [ip, #1544]!	; 0x608

00006698 <ksba_cms_set_content_enc_algo@plt>:
    6698:	add	ip, pc, #0, 12
    669c:	add	ip, ip, #88, 20	; 0x58000
    66a0:	ldr	pc, [ip, #1536]!	; 0x600

000066a4 <ksba_certreq_set_validity@plt>:
    66a4:	add	ip, pc, #0, 12
    66a8:	add	ip, ip, #88, 20	; 0x58000
    66ac:	ldr	pc, [ip, #1528]!	; 0x5f8

000066b0 <gcry_cipher_get_algo_blklen@plt>:
    66b0:	add	ip, pc, #0, 12
    66b4:	add	ip, ip, #88, 20	; 0x58000
    66b8:	ldr	pc, [ip, #1520]!	; 0x5f0

000066bc <gcry_md_setkey@plt>:
    66bc:	add	ip, pc, #0, 12
    66c0:	add	ip, ip, #88, 20	; 0x58000
    66c4:	ldr	pc, [ip, #1512]!	; 0x5e8

000066c8 <gcry_pk_ctl@plt>:
    66c8:	add	ip, pc, #0, 12
    66cc:	add	ip, ip, #88, 20	; 0x58000
    66d0:	ldr	pc, [ip, #1504]!	; 0x5e0

000066d4 <strchr@plt>:
    66d4:	add	ip, pc, #0, 12
    66d8:	add	ip, ip, #88, 20	; 0x58000
    66dc:	ldr	pc, [ip, #1496]!	; 0x5d8

000066e0 <setenv@plt>:
    66e0:			; <UNDEFINED> instruction: 0xe7fd4778
    66e4:	add	ip, pc, #0, 12
    66e8:	add	ip, ip, #88, 20	; 0x58000
    66ec:	ldr	pc, [ip, #1484]!	; 0x5cc

000066f0 <ksba_cms_get_message_digest@plt>:
    66f0:	add	ip, pc, #0, 12
    66f4:	add	ip, ip, #88, 20	; 0x58000
    66f8:	ldr	pc, [ip, #1476]!	; 0x5c4

000066fc <gpg_err_code_from_syserror@plt>:
    66fc:	add	ip, pc, #0, 12
    6700:	add	ip, ip, #88, 20	; 0x58000
    6704:	ldr	pc, [ip, #1468]!	; 0x5bc

00006708 <ksba_cert_new@plt>:
    6708:	add	ip, pc, #0, 12
    670c:	add	ip, ip, #88, 20	; 0x58000
    6710:	ldr	pc, [ip, #1460]!	; 0x5b4

00006714 <ksba_cert_is_ca@plt>:
    6714:	add	ip, pc, #0, 12
    6718:	add	ip, ip, #88, 20	; 0x58000
    671c:	ldr	pc, [ip, #1452]!	; 0x5ac

00006720 <gcry_md_algo_info@plt>:
    6720:			; <UNDEFINED> instruction: 0xe7fd4778
    6724:	add	ip, pc, #0, 12
    6728:	add	ip, ip, #88, 20	; 0x58000
    672c:	ldr	pc, [ip, #1440]!	; 0x5a0

00006730 <ksba_cms_set_hash_function@plt>:
    6730:	add	ip, pc, #0, 12
    6734:	add	ip, ip, #88, 20	; 0x58000
    6738:	ldr	pc, [ip, #1432]!	; 0x598

0000673c <assuan_init_pipe_server@plt>:
    673c:	add	ip, pc, #0, 12
    6740:	add	ip, ip, #88, 20	; 0x58000
    6744:	ldr	pc, [ip, #1424]!	; 0x590

00006748 <ksba_certreq_set_writer@plt>:
    6748:	add	ip, pc, #0, 12
    674c:	add	ip, ip, #88, 20	; 0x58000
    6750:	ldr	pc, [ip, #1416]!	; 0x588

00006754 <gpgrt_fopenmem@plt>:
    6754:	add	ip, pc, #0, 12
    6758:	add	ip, ip, #88, 20	; 0x58000
    675c:	ldr	pc, [ip, #1408]!	; 0x580

00006760 <gpgrt_fgets@plt>:
    6760:	add	ip, pc, #0, 12
    6764:	add	ip, ip, #88, 20	; 0x58000
    6768:	ldr	pc, [ip, #1400]!	; 0x578

0000676c <ksba_free@plt>:
    676c:	add	ip, pc, #0, 12
    6770:	add	ip, ip, #88, 20	; 0x58000
    6774:	ldr	pc, [ip, #1392]!	; 0x570

00006778 <execv@plt>:
    6778:	add	ip, pc, #0, 12
    677c:	add	ip, ip, #88, 20	; 0x58000
    6780:	ldr	pc, [ip, #1384]!	; 0x568

00006784 <__open64_2@plt>:
    6784:	add	ip, pc, #0, 12
    6788:	add	ip, ip, #88, 20	; 0x58000
    678c:	ldr	pc, [ip, #1376]!	; 0x560

00006790 <gcry_md_algo_name@plt>:
    6790:	add	ip, pc, #0, 12
    6794:	add	ip, ip, #88, 20	; 0x58000
    6798:	ldr	pc, [ip, #1368]!	; 0x558

0000679c <sigfillset@plt>:
    679c:	add	ip, pc, #0, 12
    67a0:	add	ip, ip, #88, 20	; 0x58000
    67a4:	ldr	pc, [ip, #1360]!	; 0x550

000067a8 <ksba_cert_read_der@plt>:
    67a8:	add	ip, pc, #0, 12
    67ac:	add	ip, ip, #88, 20	; 0x58000
    67b0:	ldr	pc, [ip, #1352]!	; 0x548

000067b4 <assuan_send_data@plt>:
    67b4:			; <UNDEFINED> instruction: 0xe7fd4778
    67b8:	add	ip, pc, #0, 12
    67bc:	add	ip, ip, #88, 20	; 0x58000
    67c0:	ldr	pc, [ip, #1340]!	; 0x53c

000067c4 <inotify_add_watch@plt>:
    67c4:	add	ip, pc, #0, 12
    67c8:	add	ip, ip, #88, 20	; 0x58000
    67cc:	ldr	pc, [ip, #1332]!	; 0x534

000067d0 <gcry_cipher_map_name@plt>:
    67d0:	add	ip, pc, #0, 12
    67d4:	add	ip, ip, #88, 20	; 0x58000
    67d8:	ldr	pc, [ip, #1324]!	; 0x52c

000067dc <__errno_location@plt>:
    67dc:	add	ip, pc, #0, 12
    67e0:	add	ip, ip, #88, 20	; 0x58000
    67e4:	ldr	pc, [ip, #1316]!	; 0x524

000067e8 <ksba_cert_get_sig_val@plt>:
    67e8:	add	ip, pc, #0, 12
    67ec:	add	ip, ip, #88, 20	; 0x58000
    67f0:	ldr	pc, [ip, #1308]!	; 0x51c

000067f4 <__strcat_chk@plt>:
    67f4:	add	ip, pc, #0, 12
    67f8:	add	ip, ip, #88, 20	; 0x58000
    67fc:	ldr	pc, [ip, #1300]!	; 0x514

00006800 <strncasecmp@plt>:
    6800:	add	ip, pc, #0, 12
    6804:	add	ip, ip, #88, 20	; 0x58000
    6808:	ldr	pc, [ip, #1292]!	; 0x50c

0000680c <__sprintf_chk@plt>:
    680c:	add	ip, pc, #0, 12
    6810:	add	ip, ip, #88, 20	; 0x58000
    6814:	ldr	pc, [ip, #1284]!	; 0x504

00006818 <__cxa_atexit@plt>:
    6818:			; <UNDEFINED> instruction: 0xe7fd4778
    681c:	add	ip, pc, #0, 12
    6820:	add	ip, ip, #88, 20	; 0x58000
    6824:	ldr	pc, [ip, #1272]!	; 0x4f8

00006828 <mkdir@plt>:
    6828:			; <UNDEFINED> instruction: 0xe7fd4778
    682c:	add	ip, pc, #0, 12
    6830:	add	ip, ip, #88, 20	; 0x58000
    6834:	ldr	pc, [ip, #1260]!	; 0x4ec

00006838 <ksba_cms_set_enc_val@plt>:
    6838:	add	ip, pc, #0, 12
    683c:	add	ip, ip, #88, 20	; 0x58000
    6840:	ldr	pc, [ip, #1252]!	; 0x4e4

00006844 <ksba_reader_read@plt>:
    6844:	add	ip, pc, #0, 12
    6848:	add	ip, ip, #88, 20	; 0x58000
    684c:	ldr	pc, [ip, #1244]!	; 0x4dc

00006850 <gcry_md_reset@plt>:
    6850:	add	ip, pc, #0, 12
    6854:	add	ip, ip, #88, 20	; 0x58000
    6858:	ldr	pc, [ip, #1236]!	; 0x4d4

0000685c <gcry_cipher_setiv@plt>:
    685c:	add	ip, pc, #0, 12
    6860:	add	ip, ip, #88, 20	; 0x58000
    6864:	ldr	pc, [ip, #1228]!	; 0x4cc

00006868 <assuan_register_option_handler@plt>:
    6868:	add	ip, pc, #0, 12
    686c:	add	ip, ip, #88, 20	; 0x58000
    6870:	ldr	pc, [ip, #1220]!	; 0x4c4

00006874 <assuan_command_parse_fd@plt>:
    6874:	add	ip, pc, #0, 12
    6878:	add	ip, ip, #88, 20	; 0x58000
    687c:	ldr	pc, [ip, #1212]!	; 0x4bc

00006880 <memset@plt>:
    6880:	add	ip, pc, #0, 12
    6884:	add	ip, ip, #88, 20	; 0x58000
    6888:	ldr	pc, [ip, #1204]!	; 0x4b4

0000688c <ksba_oid_to_str@plt>:
    688c:	add	ip, pc, #0, 12
    6890:	add	ip, ip, #88, 20	; 0x58000
    6894:	ldr	pc, [ip, #1196]!	; 0x4ac

00006898 <ksba_cms_get_content_enc_iv@plt>:
    6898:	add	ip, pc, #0, 12
    689c:	add	ip, ip, #88, 20	; 0x58000
    68a0:	ldr	pc, [ip, #1188]!	; 0x4a4

000068a4 <ksba_cert_get_user_data@plt>:
    68a4:	add	ip, pc, #0, 12
    68a8:	add	ip, ip, #88, 20	; 0x58000
    68ac:	ldr	pc, [ip, #1180]!	; 0x49c

000068b0 <gcry_calloc@plt>:
    68b0:			; <UNDEFINED> instruction: 0xe7fd4778
    68b4:	add	ip, pc, #0, 12
    68b8:	add	ip, ip, #88, 20	; 0x58000
    68bc:	ldr	pc, [ip, #1168]!	; 0x490

000068c0 <strncpy@plt>:
    68c0:	add	ip, pc, #0, 12
    68c4:	add	ip, ip, #88, 20	; 0x58000
    68c8:	ldr	pc, [ip, #1160]!	; 0x488

000068cc <ksba_cert_get_ext_key_usages@plt>:
    68cc:	add	ip, pc, #0, 12
    68d0:	add	ip, ip, #88, 20	; 0x58000
    68d4:	ldr	pc, [ip, #1152]!	; 0x480

000068d8 <gpgrt_vasprintf@plt>:
    68d8:	add	ip, pc, #0, 12
    68dc:	add	ip, ip, #88, 20	; 0x58000
    68e0:	ldr	pc, [ip, #1144]!	; 0x478

000068e4 <gcry_cipher_algo_name@plt>:
    68e4:	add	ip, pc, #0, 12
    68e8:	add	ip, ip, #88, 20	; 0x58000
    68ec:	ldr	pc, [ip, #1136]!	; 0x470

000068f0 <gmtime@plt>:
    68f0:	add	ip, pc, #0, 12
    68f4:	add	ip, ip, #88, 20	; 0x58000
    68f8:	ldr	pc, [ip, #1128]!	; 0x468

000068fc <gpgrt_write_sanitized@plt>:
    68fc:	add	ip, pc, #0, 12
    6900:	add	ip, ip, #88, 20	; 0x58000
    6904:	ldr	pc, [ip, #1120]!	; 0x460

00006908 <gcry_mpi_release@plt>:
    6908:	add	ip, pc, #0, 12
    690c:	add	ip, ip, #88, 20	; 0x58000
    6910:	ldr	pc, [ip, #1112]!	; 0x458

00006914 <gpgrt_fopen@plt>:
    6914:	add	ip, pc, #0, 12
    6918:	add	ip, ip, #88, 20	; 0x58000
    691c:	ldr	pc, [ip, #1104]!	; 0x450

00006920 <link@plt>:
    6920:	add	ip, pc, #0, 12
    6924:	add	ip, ip, #88, 20	; 0x58000
    6928:	ldr	pc, [ip, #1096]!	; 0x448

0000692c <write@plt>:
    692c:	add	ip, pc, #0, 12
    6930:	add	ip, ip, #88, 20	; 0x58000
    6934:	ldr	pc, [ip, #1088]!	; 0x440

00006938 <assuan_accept@plt>:
    6938:	add	ip, pc, #0, 12
    693c:	add	ip, ip, #88, 20	; 0x58000
    6940:	ldr	pc, [ip, #1080]!	; 0x438

00006944 <gpgrt_fgetc@plt>:
    6944:	add	ip, pc, #0, 12
    6948:	add	ip, ip, #88, 20	; 0x58000
    694c:	ldr	pc, [ip, #1072]!	; 0x430

00006950 <ksba_writer_write@plt>:
    6950:	add	ip, pc, #0, 12
    6954:	add	ip, ip, #88, 20	; 0x58000
    6958:	ldr	pc, [ip, #1064]!	; 0x428

0000695c <fileno@plt>:
    695c:	add	ip, pc, #0, 12
    6960:	add	ip, ip, #88, 20	; 0x58000
    6964:	ldr	pc, [ip, #1056]!	; 0x420

00006968 <gcry_sexp_nth_string@plt>:
    6968:	add	ip, pc, #0, 12
    696c:	add	ip, ip, #88, 20	; 0x58000
    6970:	ldr	pc, [ip, #1048]!	; 0x418

00006974 <difftime@plt>:
    6974:	add	ip, pc, #0, 12
    6978:	add	ip, ip, #88, 20	; 0x58000
    697c:	ldr	pc, [ip, #1040]!	; 0x410

00006980 <rl_cleanup_after_signal@plt>:
    6980:			; <UNDEFINED> instruction: 0xe7fd4778
    6984:	add	ip, pc, #0, 12
    6988:	add	ip, ip, #88, 20	; 0x58000
    698c:	ldr	pc, [ip, #1028]!	; 0x404

00006990 <__fprintf_chk@plt>:
    6990:	add	ip, pc, #0, 12
    6994:	add	ip, ip, #88, 20	; 0x58000
    6998:	ldr	pc, [ip, #1020]!	; 0x3fc

0000699c <gcry_xstrdup@plt>:
    699c:			; <UNDEFINED> instruction: 0xe7fd4778
    69a0:	add	ip, pc, #0, 12
    69a4:	add	ip, ip, #88, 20	; 0x58000
    69a8:	ldr	pc, [ip, #1008]!	; 0x3f0

000069ac <ksba_reader_new@plt>:
    69ac:	add	ip, pc, #0, 12
    69b0:	add	ip, ip, #88, 20	; 0x58000
    69b4:	ldr	pc, [ip, #1000]!	; 0x3e8

000069b8 <access@plt>:
    69b8:	add	ip, pc, #0, 12
    69bc:	add	ip, ip, #88, 20	; 0x58000
    69c0:	ldr	pc, [ip, #992]!	; 0x3e0

000069c4 <ksba_writer_write_octet_string@plt>:
    69c4:	add	ip, pc, #0, 12
    69c8:	add	ip, ip, #88, 20	; 0x58000
    69cc:	ldr	pc, [ip, #984]!	; 0x3d8

000069d0 <gcry_realloc@plt>:
    69d0:	add	ip, pc, #0, 12
    69d4:	add	ip, ip, #88, 20	; 0x58000
    69d8:	ldr	pc, [ip, #976]!	; 0x3d0

000069dc <fclose@plt>:
    69dc:	add	ip, pc, #0, 12
    69e0:	add	ip, ip, #88, 20	; 0x58000
    69e4:	ldr	pc, [ip, #968]!	; 0x3c8

000069e8 <ksba_cms_set_signing_time@plt>:
    69e8:	add	ip, pc, #0, 12
    69ec:	add	ip, ip, #88, 20	; 0x58000
    69f0:	ldr	pc, [ip, #960]!	; 0x3c0

000069f4 <gpgrt_fputs@plt>:
    69f4:			; <UNDEFINED> instruction: 0xe7fd4778
    69f8:	add	ip, pc, #0, 12
    69fc:	add	ip, ip, #88, 20	; 0x58000
    6a00:	ldr	pc, [ip, #948]!	; 0x3b4

00006a04 <gcry_pk_algo_name@plt>:
    6a04:	add	ip, pc, #0, 12
    6a08:	add	ip, ip, #88, 20	; 0x58000
    6a0c:	ldr	pc, [ip, #940]!	; 0x3ac

00006a10 <gcry_sexp_build@plt>:
    6a10:	add	ip, pc, #0, 12
    6a14:	add	ip, ip, #88, 20	; 0x58000
    6a18:	ldr	pc, [ip, #932]!	; 0x3a4

00006a1c <pipe@plt>:
    6a1c:	add	ip, pc, #0, 12
    6a20:	add	ip, ip, #88, 20	; 0x58000
    6a24:	ldr	pc, [ip, #924]!	; 0x39c

00006a28 <fseeko64@plt>:
    6a28:	add	ip, pc, #0, 12
    6a2c:	add	ip, ip, #88, 20	; 0x58000
    6a30:	ldr	pc, [ip, #916]!	; 0x394

00006a34 <assuan_set_error@plt>:
    6a34:			; <UNDEFINED> instruction: 0xe7fd4778
    6a38:	add	ip, pc, #0, 12
    6a3c:	add	ip, ip, #88, 20	; 0x58000
    6a40:	ldr	pc, [ip, #904]!	; 0x388

00006a44 <gpgrt_snprintf@plt>:
    6a44:	add	ip, pc, #0, 12
    6a48:	add	ip, ip, #88, 20	; 0x58000
    6a4c:	ldr	pc, [ip, #896]!	; 0x380

00006a50 <gcry_mpi_scan@plt>:
    6a50:	add	ip, pc, #0, 12
    6a54:	add	ip, ip, #88, 20	; 0x58000
    6a58:	ldr	pc, [ip, #888]!	; 0x378

00006a5c <gcry_cipher_get_algo_keylen@plt>:
    6a5c:	add	ip, pc, #0, 12
    6a60:	add	ip, ip, #88, 20	; 0x58000
    6a64:	ldr	pc, [ip, #880]!	; 0x370

00006a68 <__fread_chk@plt>:
    6a68:	add	ip, pc, #0, 12
    6a6c:	add	ip, ip, #88, 20	; 0x58000
    6a70:	ldr	pc, [ip, #872]!	; 0x368

00006a74 <ksba_cms_new@plt>:
    6a74:	add	ip, pc, #0, 12
    6a78:	add	ip, ip, #88, 20	; 0x58000
    6a7c:	ldr	pc, [ip, #864]!	; 0x360

00006a80 <fcntl64@plt>:
    6a80:	add	ip, pc, #0, 12
    6a84:	add	ip, ip, #88, 20	; 0x58000
    6a88:	ldr	pc, [ip, #856]!	; 0x358

00006a8c <gcry_md_hash_buffer@plt>:
    6a8c:	add	ip, pc, #0, 12
    6a90:	add	ip, ip, #88, 20	; 0x58000
    6a94:	ldr	pc, [ip, #848]!	; 0x350

00006a98 <gcry_mpi_add@plt>:
    6a98:	add	ip, pc, #0, 12
    6a9c:	add	ip, ip, #88, 20	; 0x58000
    6aa0:	ldr	pc, [ip, #840]!	; 0x348

00006aa4 <setlocale@plt>:
    6aa4:	add	ip, pc, #0, 12
    6aa8:	add	ip, ip, #88, 20	; 0x58000
    6aac:	ldr	pc, [ip, #832]!	; 0x340

00006ab0 <gcry_cipher_decrypt@plt>:
    6ab0:	add	ip, pc, #0, 12
    6ab4:	add	ip, ip, #88, 20	; 0x58000
    6ab8:	ldr	pc, [ip, #824]!	; 0x338

00006abc <sigemptyset@plt>:
    6abc:	add	ip, pc, #0, 12
    6ac0:	add	ip, ip, #88, 20	; 0x58000
    6ac4:	ldr	pc, [ip, #816]!	; 0x330

00006ac8 <fork@plt>:
    6ac8:	add	ip, pc, #0, 12
    6acc:	add	ip, ip, #88, 20	; 0x58000
    6ad0:	ldr	pc, [ip, #808]!	; 0x328

00006ad4 <gcry_md_ctl@plt>:
    6ad4:	add	ip, pc, #0, 12
    6ad8:	add	ip, ip, #88, 20	; 0x58000
    6adc:	ldr	pc, [ip, #800]!	; 0x320

00006ae0 <assuan_release@plt>:
    6ae0:	add	ip, pc, #0, 12
    6ae4:	add	ip, ip, #88, 20	; 0x58000
    6ae8:	ldr	pc, [ip, #792]!	; 0x318

00006aec <ksba_certreq_set_sig_val@plt>:
    6aec:	add	ip, pc, #0, 12
    6af0:	add	ip, ip, #88, 20	; 0x58000
    6af4:	ldr	pc, [ip, #784]!	; 0x310

00006af8 <putenv@plt>:
    6af8:	add	ip, pc, #0, 12
    6afc:	add	ip, ip, #88, 20	; 0x58000
    6b00:	ldr	pc, [ip, #776]!	; 0x308

00006b04 <ksba_writer_release@plt>:
    6b04:	add	ip, pc, #0, 12
    6b08:	add	ip, ip, #88, 20	; 0x58000
    6b0c:	ldr	pc, [ip, #768]!	; 0x300

00006b10 <__explicit_bzero_chk@plt>:
    6b10:			; <UNDEFINED> instruction: 0xe7fd4778
    6b14:	add	ip, pc, #0, 12
    6b18:	add	ip, ip, #88, 20	; 0x58000
    6b1c:	ldr	pc, [ip, #756]!	; 0x2f4

00006b20 <strrchr@plt>:
    6b20:	add	ip, pc, #0, 12
    6b24:	add	ip, ip, #88, 20	; 0x58000
    6b28:	ldr	pc, [ip, #748]!	; 0x2ec

00006b2c <ksba_cert_get_digest_algo@plt>:
    6b2c:	add	ip, pc, #0, 12
    6b30:	add	ip, ip, #88, 20	; 0x58000
    6b34:	ldr	pc, [ip, #740]!	; 0x2e4

00006b38 <gcry_set_outofcore_handler@plt>:
    6b38:			; <UNDEFINED> instruction: 0xe7fd4778
    6b3c:	add	ip, pc, #0, 12
    6b40:	add	ip, ip, #88, 20	; 0x58000
    6b44:	ldr	pc, [ip, #728]!	; 0x2d8

00006b48 <nl_langinfo@plt>:
    6b48:	add	ip, pc, #0, 12
    6b4c:	add	ip, ip, #88, 20	; 0x58000
    6b50:	ldr	pc, [ip, #720]!	; 0x2d0

00006b54 <gcry_cipher_mode_from_oid@plt>:
    6b54:	add	ip, pc, #0, 12
    6b58:	add	ip, ip, #88, 20	; 0x58000
    6b5c:	ldr	pc, [ip, #712]!	; 0x2c8

00006b60 <gpgrt_asprintf@plt>:
    6b60:	add	ip, pc, #0, 12
    6b64:	add	ip, ip, #88, 20	; 0x58000
    6b68:	ldr	pc, [ip, #704]!	; 0x2c0

00006b6c <clearerr@plt>:
    6b6c:	add	ip, pc, #0, 12
    6b70:	add	ip, ip, #88, 20	; 0x58000
    6b74:	ldr	pc, [ip, #696]!	; 0x2b8

00006b78 <assuan_set_gpg_err_source@plt>:
    6b78:	add	ip, pc, #0, 12
    6b7c:	add	ip, ip, #88, 20	; 0x58000
    6b80:	ldr	pc, [ip, #688]!	; 0x2b0

00006b84 <gcry_mpi_cmp_ui@plt>:
    6b84:	add	ip, pc, #0, 12
    6b88:	add	ip, ip, #88, 20	; 0x58000
    6b8c:	ldr	pc, [ip, #680]!	; 0x2a8

00006b90 <gpg_err_set_errno@plt>:
    6b90:			; <UNDEFINED> instruction: 0xe7fd4778
    6b94:	add	ip, pc, #0, 12
    6b98:	add	ip, ip, #88, 20	; 0x58000
    6b9c:	ldr	pc, [ip, #668]!	; 0x29c

00006ba0 <gcry_pk_get_keygrip@plt>:
    6ba0:	add	ip, pc, #0, 12
    6ba4:	add	ip, ip, #88, 20	; 0x58000
    6ba8:	ldr	pc, [ip, #660]!	; 0x294

00006bac <readdir64@plt>:
    6bac:	add	ip, pc, #0, 12
    6bb0:	add	ip, ip, #88, 20	; 0x58000
    6bb4:	ldr	pc, [ip, #652]!	; 0x28c

00006bb8 <gcry_sexp_nth@plt>:
    6bb8:	add	ip, pc, #0, 12
    6bbc:	add	ip, ip, #88, 20	; 0x58000
    6bc0:	ldr	pc, [ip, #644]!	; 0x284

00006bc4 <timegm@plt>:
    6bc4:	add	ip, pc, #0, 12
    6bc8:	add	ip, ip, #88, 20	; 0x58000
    6bcc:	ldr	pc, [ip, #636]!	; 0x27c

00006bd0 <gpg_strerror@plt>:
    6bd0:	add	ip, pc, #0, 12
    6bd4:	add	ip, ip, #88, 20	; 0x58000
    6bd8:	ldr	pc, [ip, #628]!	; 0x274

00006bdc <assuan_get_input_fd@plt>:
    6bdc:	add	ip, pc, #0, 12
    6be0:	add	ip, ip, #88, 20	; 0x58000
    6be4:	ldr	pc, [ip, #620]!	; 0x26c

00006be8 <assuan_set_malloc_hooks@plt>:
    6be8:	add	ip, pc, #0, 12
    6bec:	add	ip, ip, #88, 20	; 0x58000
    6bf0:	ldr	pc, [ip, #612]!	; 0x264

00006bf4 <gpgrt_fopencookie@plt>:
    6bf4:	add	ip, pc, #0, 12
    6bf8:	add	ip, ip, #88, 20	; 0x58000
    6bfc:	ldr	pc, [ip, #604]!	; 0x25c

00006c00 <putc@plt>:
    6c00:	add	ip, pc, #0, 12
    6c04:	add	ip, ip, #88, 20	; 0x58000
    6c08:	ldr	pc, [ip, #596]!	; 0x254

00006c0c <gcry_mpi_snew@plt>:
    6c0c:	add	ip, pc, #0, 12
    6c10:	add	ip, ip, #88, 20	; 0x58000
    6c14:	ldr	pc, [ip, #588]!	; 0x24c

00006c18 <getsockname@plt>:
    6c18:	add	ip, pc, #0, 12
    6c1c:	add	ip, ip, #88, 20	; 0x58000
    6c20:	ldr	pc, [ip, #580]!	; 0x244

00006c24 <ksba_cms_add_cert@plt>:
    6c24:	add	ip, pc, #0, 12
    6c28:	add	ip, ip, #88, 20	; 0x58000
    6c2c:	ldr	pc, [ip, #572]!	; 0x23c

00006c30 <ksba_cert_get_auth_key_id@plt>:
    6c30:	add	ip, pc, #0, 12
    6c34:	add	ip, ip, #88, 20	; 0x58000
    6c38:	ldr	pc, [ip, #564]!	; 0x234

00006c3c <gpg_err_init@plt>:
    6c3c:	add	ip, pc, #0, 12
    6c40:	add	ip, ip, #88, 20	; 0x58000
    6c44:	ldr	pc, [ip, #556]!	; 0x22c

00006c48 <remove@plt>:
    6c48:			; <UNDEFINED> instruction: 0xe7fd4778
    6c4c:	add	ip, pc, #0, 12
    6c50:	add	ip, ip, #88, 20	; 0x58000
    6c54:	ldr	pc, [ip, #544]!	; 0x220

00006c58 <ksba_cms_get_content_oid@plt>:
    6c58:	add	ip, pc, #0, 12
    6c5c:	add	ip, ip, #88, 20	; 0x58000
    6c60:	ldr	pc, [ip, #536]!	; 0x218

00006c64 <fopen64@plt>:
    6c64:	add	ip, pc, #0, 12
    6c68:	add	ip, ip, #88, 20	; 0x58000
    6c6c:	ldr	pc, [ip, #528]!	; 0x210

00006c70 <gcry_create_nonce@plt>:
    6c70:	add	ip, pc, #0, 12
    6c74:	add	ip, ip, #88, 20	; 0x58000
    6c78:	ldr	pc, [ip, #520]!	; 0x208

00006c7c <gcry_control@plt>:
    6c7c:			; <UNDEFINED> instruction: 0xe7fd4778
    6c80:	add	ip, pc, #0, 12
    6c84:	add	ip, ip, #88, 20	; 0x58000
    6c88:	ldr	pc, [ip, #508]!	; 0x1fc

00006c8c <strpbrk@plt>:
    6c8c:	add	ip, pc, #0, 12
    6c90:	add	ip, ip, #88, 20	; 0x58000
    6c94:	ldr	pc, [ip, #500]!	; 0x1f4

00006c98 <ksba_cert_get_image@plt>:
    6c98:	add	ip, pc, #0, 12
    6c9c:	add	ip, ip, #88, 20	; 0x58000
    6ca0:	ldr	pc, [ip, #492]!	; 0x1ec

00006ca4 <gcry_mpi_get_opaque@plt>:
    6ca4:	add	ip, pc, #0, 12
    6ca8:	add	ip, ip, #88, 20	; 0x58000
    6cac:	ldr	pc, [ip, #484]!	; 0x1e4

00006cb0 <ksba_cms_release@plt>:
    6cb0:	add	ip, pc, #0, 12
    6cb4:	add	ip, ip, #88, 20	; 0x58000
    6cb8:	ldr	pc, [ip, #476]!	; 0x1dc

00006cbc <ksba_cert_hash@plt>:
    6cbc:	add	ip, pc, #0, 12
    6cc0:	add	ip, ip, #88, 20	; 0x58000
    6cc4:	ldr	pc, [ip, #468]!	; 0x1d4

00006cc8 <assuan_get_pointer@plt>:
    6cc8:	add	ip, pc, #0, 12
    6ccc:	add	ip, ip, #88, 20	; 0x58000
    6cd0:	ldr	pc, [ip, #460]!	; 0x1cc

00006cd4 <ksba_cms_parse@plt>:
    6cd4:	add	ip, pc, #0, 12
    6cd8:	add	ip, ip, #88, 20	; 0x58000
    6cdc:	ldr	pc, [ip, #452]!	; 0x1c4

00006ce0 <gcry_md_enable@plt>:
    6ce0:	add	ip, pc, #0, 12
    6ce4:	add	ip, ip, #88, 20	; 0x58000
    6ce8:	ldr	pc, [ip, #444]!	; 0x1bc

00006cec <socket@plt>:
    6cec:	add	ip, pc, #0, 12
    6cf0:	add	ip, ip, #88, 20	; 0x58000
    6cf4:	ldr	pc, [ip, #436]!	; 0x1b4

00006cf8 <gpgrt_rewind@plt>:
    6cf8:	add	ip, pc, #0, 12
    6cfc:	add	ip, ip, #88, 20	; 0x58000
    6d00:	ldr	pc, [ip, #428]!	; 0x1ac

00006d04 <ksba_set_malloc_hooks@plt>:
    6d04:	add	ip, pc, #0, 12
    6d08:	add	ip, ip, #88, 20	; 0x58000
    6d0c:	ldr	pc, [ip, #420]!	; 0x1a4

00006d10 <gpgrt_fprintf@plt>:
    6d10:	add	ip, pc, #0, 12
    6d14:	add	ip, ip, #88, 20	; 0x58000
    6d18:	ldr	pc, [ip, #412]!	; 0x19c

00006d1c <assuan_set_hello_line@plt>:
    6d1c:	add	ip, pc, #0, 12
    6d20:	add	ip, ip, #88, 20	; 0x58000
    6d24:	ldr	pc, [ip, #404]!	; 0x194

00006d28 <bindtextdomain@plt>:
    6d28:	add	ip, pc, #0, 12
    6d2c:	add	ip, ip, #88, 20	; 0x58000
    6d30:	ldr	pc, [ip, #396]!	; 0x18c

00006d34 <gcry_xcalloc@plt>:
    6d34:	add	ip, pc, #0, 12
    6d38:	add	ip, ip, #88, 20	; 0x58000
    6d3c:	ldr	pc, [ip, #388]!	; 0x184

00006d40 <ksba_writer_set_cb@plt>:
    6d40:	add	ip, pc, #0, 12
    6d44:	add	ip, ip, #88, 20	; 0x58000
    6d48:	ldr	pc, [ip, #380]!	; 0x17c

00006d4c <gcry_cipher_algo_info@plt>:
    6d4c:			; <UNDEFINED> instruction: 0xe7fd4778
    6d50:	add	ip, pc, #0, 12
    6d54:	add	ip, ip, #88, 20	; 0x58000
    6d58:	ldr	pc, [ip, #368]!	; 0x170

00006d5c <gcry_cipher_close@plt>:
    6d5c:	add	ip, pc, #0, 12
    6d60:	add	ip, ip, #88, 20	; 0x58000
    6d64:	ldr	pc, [ip, #360]!	; 0x168

00006d68 <ksba_cms_add_smime_capability@plt>:
    6d68:	add	ip, pc, #0, 12
    6d6c:	add	ip, ip, #88, 20	; 0x58000
    6d70:	ldr	pc, [ip, #352]!	; 0x160

00006d74 <gcry_sexp_length@plt>:
    6d74:	add	ip, pc, #0, 12
    6d78:	add	ip, ip, #88, 20	; 0x58000
    6d7c:	ldr	pc, [ip, #344]!	; 0x158

00006d80 <gcry_set_log_handler@plt>:
    6d80:	add	ip, pc, #0, 12
    6d84:	add	ip, ip, #88, 20	; 0x58000
    6d88:	ldr	pc, [ip, #336]!	; 0x150

00006d8c <ksba_dn_teststr@plt>:
    6d8c:	add	ip, pc, #0, 12
    6d90:	add	ip, ip, #88, 20	; 0x58000
    6d94:	ldr	pc, [ip, #328]!	; 0x148

00006d98 <umask@plt>:
    6d98:	add	ip, pc, #0, 12
    6d9c:	add	ip, ip, #88, 20	; 0x58000
    6da0:	ldr	pc, [ip, #320]!	; 0x140

00006da4 <gcry_mpi_invm@plt>:
    6da4:	add	ip, pc, #0, 12
    6da8:	add	ip, ip, #88, 20	; 0x58000
    6dac:	ldr	pc, [ip, #312]!	; 0x138

00006db0 <gcry_set_fatalerror_handler@plt>:
    6db0:	add	ip, pc, #0, 12
    6db4:	add	ip, ip, #88, 20	; 0x58000
    6db8:	ldr	pc, [ip, #304]!	; 0x130

00006dbc <chmod@plt>:
    6dbc:			; <UNDEFINED> instruction: 0xe7fd4778
    6dc0:	add	ip, pc, #0, 12
    6dc4:	add	ip, ip, #88, 20	; 0x58000
    6dc8:	ldr	pc, [ip, #292]!	; 0x124

00006dcc <fseek@plt>:
    6dcc:	add	ip, pc, #0, 12
    6dd0:	add	ip, ip, #88, 20	; 0x58000
    6dd4:	ldr	pc, [ip, #284]!	; 0x11c

00006dd8 <ksba_cms_get_sigattr_oids@plt>:
    6dd8:	add	ip, pc, #0, 12
    6ddc:	add	ip, ip, #88, 20	; 0x58000
    6de0:	ldr	pc, [ip, #276]!	; 0x114

00006de4 <__xstat64@plt>:
    6de4:	add	ip, pc, #0, 12
    6de8:	add	ip, ip, #88, 20	; 0x58000
    6dec:	ldr	pc, [ip, #268]!	; 0x10c

00006df0 <isatty@plt>:
    6df0:	add	ip, pc, #0, 12
    6df4:	add	ip, ip, #88, 20	; 0x58000
    6df8:	ldr	pc, [ip, #260]!	; 0x104

00006dfc <ksba_cms_get_cert@plt>:
    6dfc:	add	ip, pc, #0, 12
    6e00:	add	ip, ip, #88, 20	; 0x58000
    6e04:	ldr	pc, [ip, #252]!	; 0xfc

00006e08 <ksba_cert_init_from_mem@plt>:
    6e08:	add	ip, pc, #0, 12
    6e0c:	add	ip, ip, #88, 20	; 0x58000
    6e10:	ldr	pc, [ip, #244]!	; 0xf4

00006e14 <unsetenv@plt>:
    6e14:			; <UNDEFINED> instruction: 0xe7fd4778
    6e18:	add	ip, pc, #0, 12
    6e1c:	add	ip, ip, #88, 20	; 0x58000
    6e20:	ldr	pc, [ip, #232]!	; 0xe8

00006e24 <gcry_mpi_set_opaque@plt>:
    6e24:	add	ip, pc, #0, 12
    6e28:	add	ip, ip, #88, 20	; 0x58000
    6e2c:	ldr	pc, [ip, #224]!	; 0xe0

00006e30 <fputs@plt>:
    6e30:	add	ip, pc, #0, 12
    6e34:	add	ip, ip, #88, 20	; 0x58000
    6e38:	ldr	pc, [ip, #216]!	; 0xd8

00006e3c <strncmp@plt>:
    6e3c:	add	ip, pc, #0, 12
    6e40:	add	ip, ip, #88, 20	; 0x58000
    6e44:	ldr	pc, [ip, #208]!	; 0xd0

00006e48 <abort@plt>:
    6e48:	add	ip, pc, #0, 12
    6e4c:	add	ip, ip, #88, 20	; 0x58000
    6e50:	ldr	pc, [ip, #200]!	; 0xc8

00006e54 <getc@plt>:
    6e54:	add	ip, pc, #0, 12
    6e58:	add	ip, ip, #88, 20	; 0x58000
    6e5c:	ldr	pc, [ip, #192]!	; 0xc0

00006e60 <ksba_cert_get_subj_key_id@plt>:
    6e60:	add	ip, pc, #0, 12
    6e64:	add	ip, ip, #88, 20	; 0x58000
    6e68:	ldr	pc, [ip, #184]!	; 0xb8

00006e6c <gpgrt_fileno@plt>:
    6e6c:			; <UNDEFINED> instruction: 0xe7fd4778
    6e70:	add	ip, pc, #0, 12
    6e74:	add	ip, ip, #88, 20	; 0x58000
    6e78:	ldr	pc, [ip, #172]!	; 0xac

00006e7c <close@plt>:
    6e7c:	add	ip, pc, #0, 12
    6e80:	add	ip, ip, #88, 20	; 0x58000
    6e84:	ldr	pc, [ip, #164]!	; 0xa4

00006e88 <ksba_cert_get_subject_info_access@plt>:
    6e88:	add	ip, pc, #0, 12
    6e8c:	add	ip, ip, #88, 20	; 0x58000
    6e90:	ldr	pc, [ip, #156]!	; 0x9c

00006e94 <gcry_sexp_canon_len@plt>:
    6e94:	add	ip, pc, #0, 12
    6e98:	add	ip, ip, #88, 20	; 0x58000
    6e9c:	ldr	pc, [ip, #148]!	; 0x94

00006ea0 <gcry_strdup@plt>:
    6ea0:			; <UNDEFINED> instruction: 0xe7fd4778
    6ea4:	add	ip, pc, #0, 12
    6ea8:	add	ip, ip, #88, 20	; 0x58000
    6eac:	ldr	pc, [ip, #136]!	; 0x88

00006eb0 <assuan_register_output_notify@plt>:
    6eb0:	add	ip, pc, #0, 12
    6eb4:	add	ip, ip, #88, 20	; 0x58000
    6eb8:	ldr	pc, [ip, #128]!	; 0x80

00006ebc <connect@plt>:
    6ebc:	add	ip, pc, #0, 12
    6ec0:	add	ip, ip, #88, 20	; 0x58000
    6ec4:	ldr	pc, [ip, #120]!	; 0x78

00006ec8 <closedir@plt>:
    6ec8:	add	ip, pc, #0, 12
    6ecc:	add	ip, ip, #88, 20	; 0x58000
    6ed0:	ldr	pc, [ip, #112]!	; 0x70

00006ed4 <ksba_cert_get_extension@plt>:
    6ed4:	add	ip, pc, #0, 12
    6ed8:	add	ip, ip, #88, 20	; 0x58000
    6edc:	ldr	pc, [ip, #104]!	; 0x68

00006ee0 <assuan_socket_connect@plt>:
    6ee0:	add	ip, pc, #0, 12
    6ee4:	add	ip, ip, #88, 20	; 0x58000
    6ee8:	ldr	pc, [ip, #96]!	; 0x60

00006eec <ctermid@plt>:
    6eec:	add	ip, pc, #0, 12
    6ef0:	add	ip, ip, #88, 20	; 0x58000
    6ef4:	ldr	pc, [ip, #88]!	; 0x58

00006ef8 <gcry_randomize@plt>:
    6ef8:	add	ip, pc, #0, 12
    6efc:	add	ip, ip, #88, 20	; 0x58000
    6f00:	ldr	pc, [ip, #80]!	; 0x50

00006f04 <strspn@plt>:
    6f04:	add	ip, pc, #0, 12
    6f08:	add	ip, ip, #88, 20	; 0x58000
    6f0c:	ldr	pc, [ip, #72]!	; 0x48

00006f10 <__assert_fail@plt>:
    6f10:	add	ip, pc, #0, 12
    6f14:	add	ip, ip, #88, 20	; 0x58000
    6f18:	ldr	pc, [ip, #64]!	; 0x40

00006f1c <gcry_sexp_create@plt>:
    6f1c:	add	ip, pc, #0, 12
    6f20:	add	ip, ip, #88, 20	; 0x58000
    6f24:	ldr	pc, [ip, #56]!	; 0x38

00006f28 <tcgetattr@plt>:
    6f28:	add	ip, pc, #0, 12
    6f2c:	add	ip, ip, #88, 20	; 0x58000
    6f30:	ldr	pc, [ip, #48]!	; 0x30

00006f34 <ksba_name_release@plt>:
    6f34:	add	ip, pc, #0, 12
    6f38:	add	ip, ip, #88, 20	; 0x58000
    6f3c:	ldr	pc, [ip, #40]!	; 0x28

00006f40 <ksba_cert_get_validity@plt>:
    6f40:	add	ip, pc, #0, 12
    6f44:	add	ip, ip, #88, 20	; 0x58000
    6f48:	ldr	pc, [ip, #32]!

00006f4c <ftello64@plt>:
    6f4c:			; <UNDEFINED> instruction: 0xe7fd4778
    6f50:	add	ip, pc, #0, 12
    6f54:	add	ip, ip, #88, 20	; 0x58000
    6f58:	ldr	pc, [ip, #20]!

Disassembly of section .text:

00006f60 <.text>:
    6f60:	svcmi	0x00f0e92d
    6f64:	cfstrs	mvf2, [sp, #-0]
    6f68:			; <UNDEFINED> instruction: 0xf8df8b02
    6f6c:			; <UNDEFINED> instruction: 0xf8df2e6c
    6f70:	ldrbtmi	r3, [sl], #-3692	; 0xfffff194
    6f74:	mcrvs	8, 3, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
    6f78:			; <UNDEFINED> instruction: 0xf8dfb0d9
    6f7c:	ldrbtmi	r9, [lr], #-3688	; 0xfffff198
    6f80:	tstls	sl, sl, lsl pc
    6f84:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6f88:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    6f8c:	mrcpl	8, 2, APSR_nzcv, cr8, cr15, {6}
    6f90:	cmpls	r7, #1769472	; 0x1b0000
    6f94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f98:	ldrls	r9, [lr], #-27	; 0xffffffe5
    6f9c:	ldrls	r4, [pc], #-1149	; 6fa4 <ftello64@plt+0x58>
    6fa0:	stmib	sp, {r5, sl, ip, pc}^
    6fa4:	strtls	r4, [r4], #-1058	; 0xfffffbde
    6fa8:	cdp2	0, 11, cr15, cr0, cr7, {1}
    6fac:			; <UNDEFINED> instruction: 0xf0284630
    6fb0:			; <UNDEFINED> instruction: 0xf037ff5b
    6fb4:			; <UNDEFINED> instruction: 0xf8dff8ed
    6fb8:	ldrbtmi	r0, [r8], #-3636	; 0xfffff1cc
    6fbc:	ldc2l	0, cr15, [ip, #-148]!	; 0xffffff6c
    6fc0:			; <UNDEFINED> instruction: 0xf7ff201c
    6fc4:			; <UNDEFINED> instruction: 0x4630ee5e
    6fc8:			; <UNDEFINED> instruction: 0xf0262101
    6fcc:			; <UNDEFINED> instruction: 0xf022fbad
    6fd0:	andcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6fd4:			; <UNDEFINED> instruction: 0x4641463a
    6fd8:	cdp2	0, 9, cr15, cr10, cr7, {1}
    6fdc:			; <UNDEFINED> instruction: 0xf7fe4648
    6fe0:	stmdacs	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    6fe4:	tsthi	r9, r1	; <UNPREDICTABLE>
    6fe8:			; <UNDEFINED> instruction: 0x26012016
    6fec:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6ff0:	ldc2l	0, cr15, [lr, #160]!	; 0xa0
    6ff4:	ldclne	8, cr15, [r8, #892]!	; 0x37c
    6ff8:			; <UNDEFINED> instruction: 0x46034479
    6ffc:	movwls	r4, #54816	; 0xd620
    7000:	ldc2	0, cr15, [r0, #-192]	; 0xffffff40
    7004:	strtmi	r4, [r0], -r1, lsr #12
    7008:			; <UNDEFINED> instruction: 0xf908f027
    700c:			; <UNDEFINED> instruction: 0xf0352007
    7010:			; <UNDEFINED> instruction: 0xf8dffc37
    7014:			; <UNDEFINED> instruction: 0xf8553de0
    7018:			; <UNDEFINED> instruction: 0xf8c99003
    701c:			; <UNDEFINED> instruction: 0xf0336034
    7020:			; <UNDEFINED> instruction: 0xf8c9faf9
    7024:	stmdacs	r0, {r3, r5}
    7028:	addhi	pc, r2, #1
    702c:	stclcc	8, cr15, [r8, #892]	; 0x37c
    7030:			; <UNDEFINED> instruction: 0xf8df46a3
    7034:	vadd.f32	q13, q8, q4
    7038:	ldrbtmi	r2, [fp], #-1041	; 0xfffffbef
    703c:	rsbcc	pc, ip, r9, asr #17
    7040:	ldrbtmi	r9, [sl], #2843	; 0xb1b
    7044:	cfmadda32ge	mvax0, mvax9, mvfx9, mvfx3
    7048:			; <UNDEFINED> instruction: 0xf8cd2241
    704c:	movwls	r8, #16548	; 0x40a4
    7050:			; <UNDEFINED> instruction: 0x972a9b1a
    7054:	movwls	r9, #25131	; 0x622b
    7058:			; <UNDEFINED> instruction: 0x46304651
    705c:	ldc2	0, cr15, [r2, #144]!	; 0x90
    7060:	blls	b73768 <ftello64@plt+0xb6c81c>
    7064:	andeq	pc, r2, #35	; 0x23
    7068:	svclt	0x000842a2
    706c:	bleq	834a0 <ftello64@plt+0x7c554>
    7070:			; <UNDEFINED> instruction: 0xf5b3d0f2
    7074:			; <UNDEFINED> instruction: 0xf0007f04
    7078:			; <UNDEFINED> instruction: 0xf5b38501
    707c:			; <UNDEFINED> instruction: 0xf0007f15
    7080:	vrshl.s8	d24, d1, d0
    7084:	addsmi	r2, r3, #1610612741	; 0x60000005
    7088:	adcshi	pc, r2, r1
    708c:	andcs	pc, r6, #64, 4
    7090:			; <UNDEFINED> instruction: 0xd1e14293
    7094:	vst1.8	{d18-d21}, [pc], r0
    7098:			; <UNDEFINED> instruction: 0xf8df4180
    709c:	andscs	sl, r8, r4, ror #26
    70a0:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    70a4:	ldcleq	8, cr15, [ip, #-892]	; 0xfffffc84
    70a8:	ldclcs	8, cr15, [ip, #-892]	; 0xfffffc84
    70ac:			; <UNDEFINED> instruction: 0xf8df44fa
    70b0:	strcs	r1, [r0], #-3420	; 0xfffff2a4
    70b4:	andmi	pc, r0, sl, asr #17
    70b8:	stmdapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    70bc:	andls	r5, r7, #2949120	; 0x2d0000
    70c0:	strtmi	r9, [r8], -r5, lsl #2
    70c4:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    70c8:	stmdbls	r5, {r0, r1, r2, r9, fp, ip, pc}
    70cc:	strls	sl, [r6, #-2086]!	; 0xfffff7da
    70d0:			; <UNDEFINED> instruction: 0x91279228
    70d4:	stc	7, cr15, [r8, #1020]	; 0x3fc
    70d8:			; <UNDEFINED> instruction: 0xf7ff2003
    70dc:	strtmi	lr, [r1], -lr, asr #26
    70e0:			; <UNDEFINED> instruction: 0xf02f4648
    70e4:	strtmi	pc, [r1], -r3, asr #27
    70e8:	ldmdage	sp!, {r3, r4, r6, r9, sp}
    70ec:	bl	ff2450f0 <ftello64@plt+0xff23e1a4>
    70f0:	ldcgt	8, cr15, [ip, #-892]	; 0xfffffc84
    70f4:	ldrdeq	pc, [r8], r9	; <UNPREDICTABLE>
    70f8:	ldrbtmi	r2, [ip], #513	; 0x201
    70fc:	ldrdpl	pc, [r4], -sl
    7100:	mvnscc	pc, pc, asr #32
    7104:			; <UNDEFINED> instruction: 0xf8dc923b
    7108:	strbls	r3, [fp, #-24]	; 0xffffffe8
    710c:	stmib	sp, {r0, r2, r6, r9, ip, pc}^
    7110:			; <UNDEFINED> instruction: 0xf8d9034c
    7114:	teqls	ip, ip, lsr r0
    7118:	blls	ebe58 <ftello64@plt+0xe4f0c>
    711c:			; <UNDEFINED> instruction: 0xf0412b00
    7120:	stcls	0, cr8, [r3, #-548]	; 0xfffffddc
    7124:	blx	c31d2 <ftello64@plt+0xbc286>
    7128:	stclne	8, cr15, [r8], #892	; 0x37c
    712c:	andsls	r2, r1, #0, 4
    7130:			; <UNDEFINED> instruction: 0x46144479
    7134:	stc2	0, cr15, [ip, #136]	; 0x88
    7138:	ldclcs	8, cr15, [ip], {223}	; 0xdf
    713c:	ldclcc	8, cr15, [ip], {223}	; 0xdf
    7140:	ldrbtmi	r4, [sl], #-1698	; 0xfffff95e
    7144:	andcc	r2, r8, #1073741824	; 0x40000000
    7148:	bls	12b9a8 <ftello64@plt+0x124a5c>
    714c:			; <UNDEFINED> instruction: 0xf503447b
    7150:	tstls	r4, sp, lsl #6
    7154:			; <UNDEFINED> instruction: 0xf04f9317
    7158:	andsls	r3, fp, #-67108861	; 0xfc000003
    715c:	tstls	r9, r6, lsl #20
    7160:	strls	r9, [ip], #-1029	; 0xfffffbfb
    7164:	ldrls	r9, [r0], #-1038	; 0xfffffbf2
    7168:	strls	r9, [pc], #-1045	; 7170 <ftello64@plt+0x224>
    716c:	strmi	lr, [r7], #-2509	; 0xfffff633
    7170:	strls	r9, [sl], #-1033	; 0xfffffbf7
    7174:	andsls	r9, sl, #184549376	; 0xb000000
    7178:	adchi	pc, r4, sp, asr #17
    717c:			; <UNDEFINED> instruction: 0x972a9413
    7180:			; <UNDEFINED> instruction: 0x912b9312
    7184:	andslt	pc, r8, sp, asr #17
    7188:	adceq	pc, ip, r9, asr #17
    718c:			; <UNDEFINED> instruction: 0xf0002d00
    7190:			; <UNDEFINED> instruction: 0xf8df85b6
    7194:	strtmi	r1, [r8], -ip, lsl #25
    7198:	strls	r2, [r1, -r0, lsl #14]!
    719c:			; <UNDEFINED> instruction: 0xf7ff4479
    71a0:	strmi	lr, [r4], -r2, ror #26
    71a4:			; <UNDEFINED> instruction: 0xf0012800
    71a8:	blls	1a7208 <ftello64@plt+0x1a02bc>
    71ac:			; <UNDEFINED> instruction: 0xf0412b00
    71b0:	blls	1a71cc <ftello64@plt+0x1a0280>
    71b4:			; <UNDEFINED> instruction: 0xf1ba9303
    71b8:			; <UNDEFINED> instruction: 0xf0400f00
    71bc:			; <UNDEFINED> instruction: 0xf8df85a5
    71c0:	stccs	12, cr7, [r0], {100}	; 0x64
    71c4:	stclcc	8, cr15, [r0], #-892	; 0xfffffc84
    71c8:	stmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    71cc:	svclt	0x0014447f
    71d0:	bleq	83314 <ftello64@plt+0x7c3c8>
    71d4:	bleq	c3318 <ftello64@plt+0xbc3cc>
    71d8:	movwls	r4, #17531	; 0x447b
    71dc:			; <UNDEFINED> instruction: 0x46424633
    71e0:	strtmi	r4, [r0], -r9, lsr #12
    71e4:			; <UNDEFINED> instruction: 0xf0259700
    71e8:	stmdacs	r0, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
    71ec:	strbhi	pc, [r4, r0]!	; <UNPREDICTABLE>
    71f0:			; <UNDEFINED> instruction: 0xf1a1992d
    71f4:			; <UNDEFINED> instruction: 0xf5b3034b
    71f8:	vmax.f32	d7, d0, d7
    71fc:	andge	r8, r2, #1241513984	; 0x4a000000
    7200:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7204:			; <UNDEFINED> instruction: 0x4710441a
    7208:	muleq	r0, r3, r8
    720c:	andeq	r0, r0, fp, lsl #17
    7210:	andeq	r0, r0, fp, lsl #17
    7214:	andeq	r0, r0, fp, lsl #17
    7218:	andeq	r0, r0, fp, lsl #17
    721c:	andeq	r0, r0, fp, lsl #17
    7220:	andeq	r0, r0, fp, lsl #17
    7224:	andeq	r0, r0, fp, lsl #17
    7228:	andeq	r0, r0, fp, lsl #17
    722c:	andeq	r0, r0, fp, lsl #17
    7230:	andeq	r0, r0, fp, lsl #17
    7234:	andeq	r0, r0, fp, lsl #17
    7238:	andeq	r0, r0, fp, lsl #17
    723c:	andeq	r0, r0, fp, lsl #17
    7240:	andeq	r0, r0, fp, lsl #17
    7244:	andeq	r0, r0, fp, lsl #17
    7248:	andeq	r0, r0, fp, lsl #17
    724c:	andeq	r0, r0, fp, lsl #17
    7250:	andeq	r0, r0, fp, lsl #17
    7254:	andeq	r0, r0, fp, lsl #17
    7258:	andeq	r0, r0, fp, lsl #17
    725c:	andeq	r0, r0, fp, lsl #17
    7260:	andeq	r0, r0, r3, ror #25
    7264:	andeq	r0, r0, fp, ror #25
    7268:	andeq	r0, r0, r1, lsr #17
    726c:	andeq	r0, r0, r1, lsr #17
    7270:	andeq	r0, r0, r9, lsl sp
    7274:	andeq	r0, r0, fp, lsl #17
    7278:	andeq	r0, r0, fp, lsl #17
    727c:	andeq	r0, r0, fp, lsl #17
    7280:	andeq	r0, r0, fp, lsl #17
    7284:	andeq	r0, r0, fp, lsl #17
    7288:	muleq	r0, r3, r8
    728c:	andeq	r0, r0, fp, lsl #17
    7290:	andeq	r0, r0, fp, lsl #17
    7294:	andeq	r0, r0, pc, lsl #26
    7298:	andeq	r0, r0, r5, lsl #26
    729c:	andeq	r0, r0, fp, lsl #17
    72a0:	strdeq	r0, [r0], -fp
    72a4:			; <UNDEFINED> instruction: 0x00000db3
    72a8:	andeq	r0, r0, r1, lsr #17
    72ac:	andeq	r0, r0, fp, lsl #17
    72b0:	muleq	r0, sp, sp
    72b4:	andeq	r0, r0, r9, lsl #27
    72b8:	andeq	r0, r0, fp, lsl #17
    72bc:	andeq	r0, r0, fp, lsl #17
    72c0:	andeq	r0, r0, fp, lsl #17
    72c4:	andeq	r0, r0, fp, lsl #17
    72c8:	andeq	r0, r0, fp, lsl #17
    72cc:	andeq	r0, r0, fp, lsl #17
    72d0:	andeq	r0, r0, fp, lsl #17
    72d4:	andeq	r0, r0, fp, lsl #17
    72d8:	andeq	r0, r0, fp, lsl #17
    72dc:	andeq	r0, r0, fp, lsl #17
    72e0:	andeq	r0, r0, fp, lsl #17
    72e4:	andeq	r0, r0, fp, lsl #17
    72e8:	andeq	r0, r0, fp, lsl #17
    72ec:	andeq	r0, r0, fp, lsl #17
    72f0:	andeq	r0, r0, fp, lsl #17
    72f4:	andeq	r0, r0, fp, lsl #17
    72f8:	andeq	r0, r0, fp, lsl #17
    72fc:	andeq	r0, r0, fp, lsl #17
    7300:	andeq	r0, r0, fp, lsl #17
    7304:	andeq	r0, r0, fp, lsl #17
    7308:	andeq	r0, r0, fp, lsl #17
    730c:	andeq	r0, r0, fp, lsl #17
    7310:	andeq	r0, r0, fp, lsl #17
    7314:	andeq	r0, r0, fp, lsl #17
    7318:	andeq	r0, r0, fp, lsl #17
    731c:	andeq	r0, r0, fp, lsl #17
    7320:	andeq	r0, r0, fp, lsl #17
    7324:	andeq	r0, r0, fp, lsl #17
    7328:	andeq	r0, r0, fp, lsl #17
    732c:	andeq	r0, r0, fp, lsl #17
    7330:	andeq	r0, r0, fp, lsl #17
    7334:	andeq	r0, r0, fp, lsl #17
    7338:	andeq	r0, r0, fp, lsl #17
    733c:	andeq	r0, r0, fp, lsl #17
    7340:	andeq	r0, r0, fp, lsl #17
    7344:	andeq	r0, r0, fp, lsl #17
    7348:	andeq	r0, r0, fp, lsl #17
    734c:	andeq	r0, r0, fp, lsl #17
    7350:	andeq	r0, r0, fp, lsl #17
    7354:	andeq	r0, r0, fp, lsl #17
    7358:	andeq	r0, r0, fp, lsl #17
    735c:	andeq	r0, r0, fp, lsl #17
    7360:	andeq	r0, r0, fp, lsl #17
    7364:	andeq	r0, r0, fp, lsl #17
    7368:	andeq	r0, r0, fp, lsl #17
    736c:	andeq	r0, r0, fp, lsl #17
    7370:	andeq	r0, r0, fp, lsl #17
    7374:	andeq	r0, r0, fp, lsl #17
    7378:	andeq	r0, r0, fp, lsl #17
    737c:	andeq	r0, r0, fp, lsl #17
    7380:	andeq	r0, r0, fp, lsl #17
    7384:	andeq	r0, r0, fp, lsl #17
    7388:	andeq	r0, r0, fp, lsl #17
    738c:	andeq	r0, r0, fp, lsl #17
    7390:	andeq	r0, r0, fp, lsl #17
    7394:	andeq	r0, r0, fp, lsl #17
    7398:	andeq	r0, r0, fp, lsl #17
    739c:	andeq	r0, r0, fp, lsl #17
    73a0:	andeq	r0, r0, fp, lsl #17
    73a4:	andeq	r0, r0, fp, lsl #17
    73a8:	andeq	r0, r0, fp, lsl #17
    73ac:	andeq	r0, r0, fp, lsl #17
    73b0:	andeq	r0, r0, fp, lsl #17
    73b4:	andeq	r0, r0, fp, lsl #17
    73b8:	andeq	r0, r0, fp, lsl #17
    73bc:	andeq	r0, r0, fp, lsl #17
    73c0:	andeq	r0, r0, fp, lsl #17
    73c4:	andeq	r0, r0, fp, lsl #17
    73c8:	andeq	r0, r0, fp, lsl #17
    73cc:	andeq	r0, r0, fp, lsl #17
    73d0:	andeq	r0, r0, fp, lsl #17
    73d4:	andeq	r0, r0, fp, lsl #17
    73d8:	andeq	r0, r0, fp, lsl #17
    73dc:	andeq	r0, r0, fp, lsl #17
    73e0:	andeq	r0, r0, fp, lsl #17
    73e4:	andeq	r0, r0, fp, lsl #17
    73e8:	andeq	r0, r0, fp, lsl #17
    73ec:	andeq	r0, r0, fp, lsl #17
    73f0:	andeq	r0, r0, fp, lsl #17
    73f4:	andeq	r0, r0, fp, lsl #17
    73f8:	andeq	r0, r0, fp, lsl #17
    73fc:	andeq	r0, r0, fp, lsl #17
    7400:	andeq	r0, r0, fp, lsl #17
    7404:	andeq	r0, r0, fp, lsl #17
    7408:	andeq	r0, r0, fp, lsl #17
    740c:	andeq	r0, r0, fp, lsl #17
    7410:	andeq	r0, r0, fp, lsl #17
    7414:	andeq	r0, r0, fp, lsl #17
    7418:	andeq	r0, r0, fp, lsl #17
    741c:	andeq	r0, r0, fp, lsl #17
    7420:	andeq	r0, r0, fp, lsl #17
    7424:	andeq	r0, r0, fp, lsl #17
    7428:	andeq	r0, r0, fp, lsl #17
    742c:	andeq	r0, r0, fp, lsl #17
    7430:	andeq	r0, r0, fp, lsl #17
    7434:	andeq	r0, r0, fp, lsl #17
    7438:	andeq	r0, r0, fp, lsl #17
    743c:	andeq	r0, r0, fp, lsl #17
    7440:	andeq	r0, r0, fp, lsl #17
    7444:	andeq	r0, r0, fp, lsl #17
    7448:	andeq	r0, r0, fp, lsl #17
    744c:	andeq	r0, r0, fp, lsl #17
    7450:	andeq	r0, r0, fp, lsl #17
    7454:	andeq	r0, r0, fp, lsl #17
    7458:	andeq	r0, r0, fp, lsl #17
    745c:	andeq	r0, r0, fp, lsl #17
    7460:	andeq	r0, r0, fp, lsl #17
    7464:	andeq	r0, r0, fp, lsl #17
    7468:	andeq	r0, r0, fp, lsl #17
    746c:	andeq	r0, r0, fp, lsl #17
    7470:	andeq	r0, r0, fp, lsl #17
    7474:	andeq	r0, r0, fp, lsl #17
    7478:	andeq	r0, r0, fp, lsl #17
    747c:	andeq	r0, r0, fp, lsl #17
    7480:	andeq	r0, r0, fp, lsl #17
    7484:	andeq	r0, r0, fp, lsl #17
    7488:	andeq	r0, r0, fp, lsl #17
    748c:	andeq	r0, r0, fp, lsl #17
    7490:	andeq	r0, r0, fp, lsl #17
    7494:	andeq	r0, r0, fp, lsl #17
    7498:	andeq	r0, r0, fp, lsl #17
    749c:	andeq	r0, r0, fp, lsl #17
    74a0:	andeq	r0, r0, fp, lsl #17
    74a4:	andeq	r0, r0, fp, lsl #17
    74a8:	andeq	r0, r0, fp, lsl #17
    74ac:	andeq	r0, r0, fp, lsl #17
    74b0:	andeq	r0, r0, fp, lsl #17
    74b4:	andeq	r0, r0, fp, lsl #17
    74b8:	andeq	r0, r0, fp, lsl #17
    74bc:	andeq	r0, r0, fp, lsl #17
    74c0:	andeq	r0, r0, fp, lsl #17
    74c4:	andeq	r0, r0, fp, lsl #17
    74c8:	andeq	r0, r0, fp, lsl #17
    74cc:	andeq	r0, r0, fp, lsl #17
    74d0:	andeq	r0, r0, fp, lsl #17
    74d4:	andeq	r0, r0, fp, lsl #17
    74d8:	andeq	r0, r0, fp, lsl #17
    74dc:	andeq	r0, r0, fp, lsl #17
    74e0:	andeq	r0, r0, fp, lsl #17
    74e4:	andeq	r0, r0, fp, lsl #17
    74e8:	andeq	r0, r0, fp, lsl #17
    74ec:	andeq	r0, r0, fp, lsl #17
    74f0:	andeq	r0, r0, fp, lsl #17
    74f4:	andeq	r0, r0, fp, lsl #17
    74f8:	andeq	r0, r0, fp, lsl #17
    74fc:	andeq	r0, r0, fp, lsl #17
    7500:	andeq	r0, r0, fp, lsl #17
    7504:	andeq	r0, r0, fp, lsl #17
    7508:	andeq	r0, r0, fp, lsl #17
    750c:	andeq	r0, r0, fp, lsl #17
    7510:	andeq	r0, r0, fp, lsl #17
    7514:	andeq	r0, r0, fp, lsl #17
    7518:	andeq	r0, r0, fp, lsl #17
    751c:	andeq	r0, r0, fp, lsl #17
    7520:	andeq	r0, r0, fp, lsl #17
    7524:	andeq	r0, r0, fp, lsl #17
    7528:	andeq	r0, r0, fp, lsl #17
    752c:	andeq	r0, r0, fp, lsl #17
    7530:	andeq	r0, r0, fp, lsl #17
    7534:	andeq	r0, r0, fp, lsl #17
    7538:	andeq	r0, r0, fp, lsl #17
    753c:	andeq	r0, r0, fp, lsl #17
    7540:	andeq	r0, r0, fp, lsl #17
    7544:	andeq	r0, r0, fp, lsl #17
    7548:	andeq	r0, r0, fp, lsl #17
    754c:	andeq	r0, r0, fp, lsl #17
    7550:	andeq	r0, r0, fp, lsl #17
    7554:	andeq	r0, r0, fp, lsl #17
    7558:	andeq	r0, r0, fp, lsl #17
    755c:	andeq	r0, r0, fp, lsl #17
    7560:	andeq	r0, r0, fp, lsl #17
    7564:	andeq	r0, r0, fp, lsl #17
    7568:	andeq	r0, r0, fp, lsl #17
    756c:	andeq	r0, r0, fp, lsl #17
    7570:	andeq	r0, r0, fp, lsl #17
    7574:	andeq	r0, r0, fp, lsl #17
    7578:	andeq	r0, r0, fp, lsl #17
    757c:	andeq	r0, r0, fp, lsl #17
    7580:	andeq	r0, r0, fp, lsl #17
    7584:	andeq	r0, r0, fp, lsl #17
    7588:	andeq	r0, r0, fp, lsl #17
    758c:	andeq	r0, r0, fp, lsl #17
    7590:	andeq	r0, r0, fp, lsl #17
    7594:	andeq	r0, r0, fp, lsl #17
    7598:	andeq	r0, r0, fp, lsl #17
    759c:	andeq	r0, r0, fp, lsl #17
    75a0:	andeq	r0, r0, fp, lsl #17
    75a4:	andeq	r0, r0, fp, lsl #17
    75a8:	andeq	r0, r0, fp, lsl #17
    75ac:	andeq	r0, r0, fp, lsl #17
    75b0:	andeq	r0, r0, fp, lsl #17
    75b4:	andeq	r0, r0, fp, lsl #17
    75b8:	andeq	r0, r0, fp, lsl #17
    75bc:	andeq	r0, r0, fp, lsl #17
    75c0:	andeq	r0, r0, fp, lsl #17
    75c4:	andeq	r0, r0, fp, lsl #17
    75c8:	andeq	r0, r0, fp, lsl #17
    75cc:	andeq	r0, r0, fp, lsl #17
    75d0:	andeq	r0, r0, fp, lsl #17
    75d4:	andeq	r0, r0, fp, lsl #17
    75d8:	andeq	r0, r0, fp, lsl #17
    75dc:	andeq	r0, r0, fp, lsl #17
    75e0:	andeq	r0, r0, fp, lsl #17
    75e4:	andeq	r0, r0, fp, lsl #17
    75e8:	andeq	r0, r0, fp, lsl #17
    75ec:	andeq	r0, r0, fp, lsl #17
    75f0:	andeq	r0, r0, fp, lsl #17
    75f4:	andeq	r0, r0, fp, lsl #17
    75f8:	andeq	r0, r0, fp, lsl #17
    75fc:	andeq	r0, r0, fp, lsl #17
    7600:	andeq	r0, r0, fp, lsl #17
    7604:	andeq	r0, r0, fp, lsl #17
    7608:	andeq	r0, r0, fp, lsl #17
    760c:	andeq	r0, r0, fp, lsl #17
    7610:	andeq	r0, r0, fp, lsl #17
    7614:	andeq	r0, r0, fp, lsl #17
    7618:	andeq	r0, r0, fp, lsl #17
    761c:	andeq	r0, r0, fp, lsl #17
    7620:	andeq	r0, r0, fp, lsl #17
    7624:	andeq	r0, r0, fp, lsl #17
    7628:	andeq	r0, r0, fp, lsl #17
    762c:	andeq	r0, r0, fp, lsl #17
    7630:	andeq	r0, r0, fp, lsl #17
    7634:	andeq	r0, r0, fp, lsl #17
    7638:	andeq	r0, r0, fp, lsl #17
    763c:	andeq	r0, r0, fp, lsl #17
    7640:	andeq	r0, r0, fp, lsl #17
    7644:	andeq	r0, r0, fp, lsl #17
    7648:	andeq	r0, r0, fp, lsl #17
    764c:	andeq	r0, r0, fp, lsl #17
    7650:	andeq	r0, r0, fp, lsl #17
    7654:	andeq	r0, r0, fp, lsl #17
    7658:	andeq	r0, r0, fp, lsl #17
    765c:	andeq	r0, r0, fp, lsl #17
    7660:	andeq	r0, r0, fp, lsl #17
    7664:	andeq	r0, r0, fp, lsl #17
    7668:	andeq	r0, r0, fp, lsl #17
    766c:	andeq	r0, r0, fp, lsl #17
    7670:	andeq	r0, r0, fp, lsl #17
    7674:	andeq	r0, r0, fp, lsl #17
    7678:	andeq	r0, r0, fp, lsl #17
    767c:	andeq	r0, r0, fp, lsl #17
    7680:	andeq	r0, r0, fp, lsl #17
    7684:	andeq	r0, r0, fp, lsl #17
    7688:	andeq	r0, r0, fp, lsl #17
    768c:	andeq	r0, r0, fp, lsl #17
    7690:	andeq	r0, r0, fp, lsl #17
    7694:	andeq	r0, r0, fp, lsl #17
    7698:	andeq	r0, r0, fp, lsl #17
    769c:	andeq	r0, r0, fp, lsl #17
    76a0:	andeq	r0, r0, fp, lsl #17
    76a4:	andeq	r0, r0, fp, lsl #17
    76a8:	andeq	r0, r0, fp, lsl #17
    76ac:	andeq	r0, r0, fp, lsl #17
    76b0:	andeq	r0, r0, fp, lsl #17
    76b4:	andeq	r0, r0, fp, lsl #17
    76b8:	andeq	r0, r0, fp, lsl #17
    76bc:	andeq	r0, r0, fp, lsl #17
    76c0:	andeq	r0, r0, fp, lsl #17
    76c4:	andeq	r0, r0, fp, lsl #17
    76c8:	andeq	r0, r0, fp, lsl #17
    76cc:	andeq	r0, r0, fp, lsl #17
    76d0:	andeq	r0, r0, fp, lsl #17
    76d4:	andeq	r0, r0, fp, lsl #17
    76d8:	andeq	r0, r0, fp, lsl #17
    76dc:	andeq	r0, r0, fp, lsl #17
    76e0:	andeq	r0, r0, fp, lsl #17
    76e4:	andeq	r0, r0, fp, lsl #17
    76e8:	andeq	r0, r0, fp, lsl #17
    76ec:	andeq	r0, r0, fp, lsl #17
    76f0:	andeq	r0, r0, fp, lsl #17
    76f4:	andeq	r0, r0, fp, lsl #17
    76f8:	andeq	r0, r0, fp, lsl #17
    76fc:	andeq	r0, r0, fp, lsl #17
    7700:	andeq	r0, r0, fp, lsl #17
    7704:	andeq	r0, r0, fp, lsl #17
    7708:	andeq	r0, r0, fp, lsl #17
    770c:	andeq	r0, r0, fp, lsl #17
    7710:	andeq	r0, r0, fp, lsl #17
    7714:	andeq	r0, r0, fp, lsl #17
    7718:	andeq	r0, r0, fp, lsl #17
    771c:	andeq	r0, r0, fp, lsl #17
    7720:	andeq	r0, r0, fp, lsl #17
    7724:	andeq	r0, r0, fp, lsl #17
    7728:	andeq	r0, r0, fp, lsl #17
    772c:	andeq	r0, r0, fp, lsl #17
    7730:	andeq	r0, r0, fp, lsl #17
    7734:	andeq	r0, r0, fp, lsl #17
    7738:	andeq	r0, r0, fp, lsl #17
    773c:	andeq	r0, r0, fp, lsl #17
    7740:	andeq	r0, r0, fp, lsl #17
    7744:	andeq	r0, r0, fp, lsl #17
    7748:	andeq	r0, r0, fp, lsl #17
    774c:	andeq	r0, r0, fp, lsl #17
    7750:	andeq	r0, r0, fp, lsl #17
    7754:	andeq	r0, r0, fp, lsl #17
    7758:	andeq	r0, r0, fp, lsl #17
    775c:	andeq	r0, r0, fp, lsl #17
    7760:	andeq	r0, r0, fp, lsl #17
    7764:	andeq	r0, r0, fp, lsl #17
    7768:	andeq	r0, r0, fp, lsl #17
    776c:	andeq	r0, r0, fp, lsl #17
    7770:	andeq	r0, r0, fp, lsl #17
    7774:	andeq	r0, r0, fp, lsl #17
    7778:	andeq	r0, r0, fp, lsl #17
    777c:	andeq	r0, r0, fp, lsl #17
    7780:	andeq	r0, r0, fp, lsl #17
    7784:	andeq	r0, r0, fp, lsl #17
    7788:	andeq	r0, r0, fp, lsl #17
    778c:	andeq	r0, r0, fp, lsl #17
    7790:	andeq	r0, r0, fp, lsl #17
    7794:	andeq	r0, r0, fp, lsl #17
    7798:	andeq	r0, r0, fp, lsl #17
    779c:	andeq	r0, r0, fp, lsl #17
    77a0:	andeq	r0, r0, fp, lsl #17
    77a4:	andeq	r0, r0, fp, lsl #17
    77a8:	andeq	r0, r0, fp, lsl #17
    77ac:	andeq	r0, r0, fp, lsl #17
    77b0:	andeq	r0, r0, fp, lsl #17
    77b4:	andeq	r0, r0, fp, lsl #17
    77b8:	andeq	r0, r0, fp, lsl #17
    77bc:	andeq	r0, r0, fp, lsl #17
    77c0:	andeq	r0, r0, fp, lsl #17
    77c4:	andeq	r0, r0, fp, lsl #17
    77c8:	andeq	r0, r0, fp, lsl #17
    77cc:	andeq	r0, r0, fp, lsl #17
    77d0:	andeq	r0, r0, fp, lsl #17
    77d4:	andeq	r0, r0, fp, lsl #17
    77d8:	andeq	r0, r0, fp, lsl #17
    77dc:	andeq	r0, r0, fp, lsl #17
    77e0:	andeq	r0, r0, fp, lsl #17
    77e4:	andeq	r0, r0, fp, lsl #17
    77e8:	andeq	r0, r0, fp, lsl #17
    77ec:	andeq	r0, r0, fp, lsl #17
    77f0:	andeq	r0, r0, fp, lsl #17
    77f4:	andeq	r0, r0, fp, lsl #17
    77f8:	andeq	r0, r0, fp, lsl #17
    77fc:	andeq	r0, r0, fp, lsl #17
    7800:	andeq	r0, r0, fp, lsl #17
    7804:	andeq	r0, r0, fp, lsl #17
    7808:	andeq	r0, r0, fp, lsl #17
    780c:	andeq	r0, r0, fp, lsl #17
    7810:	andeq	r0, r0, fp, lsl #17
    7814:	andeq	r0, r0, fp, lsl #17
    7818:	andeq	r0, r0, fp, lsl #17
    781c:	andeq	r0, r0, fp, lsl #17
    7820:	andeq	r0, r0, fp, lsl #17
    7824:	andeq	r0, r0, fp, lsl #17
    7828:	andeq	r0, r0, fp, lsl #17
    782c:	andeq	r0, r0, fp, lsl #17
    7830:	andeq	r0, r0, fp, lsl #17
    7834:	andeq	r0, r0, fp, lsl #17
    7838:	andeq	r0, r0, fp, lsl #17
    783c:	andeq	r0, r0, fp, lsl #17
    7840:	andeq	r0, r0, fp, lsl #17
    7844:	andeq	r0, r0, fp, lsl #17
    7848:	andeq	r0, r0, fp, lsl #17
    784c:	andeq	r0, r0, fp, lsl #17
    7850:	andeq	r0, r0, fp, lsl #17
    7854:	andeq	r0, r0, fp, lsl #17
    7858:	andeq	r0, r0, fp, lsl #17
    785c:	andeq	r0, r0, fp, lsl #17
    7860:	andeq	r0, r0, fp, lsl #17
    7864:	andeq	r0, r0, fp, lsl #17
    7868:	andeq	r0, r0, fp, lsl #17
    786c:	andeq	r0, r0, fp, lsl #17
    7870:	andeq	r0, r0, fp, lsl #17
    7874:	andeq	r0, r0, fp, lsl #17
    7878:	andeq	r0, r0, fp, lsl #17
    787c:	andeq	r0, r0, fp, lsl #17
    7880:	andeq	r0, r0, fp, lsl #17
    7884:	andeq	r0, r0, fp, lsl #17
    7888:	andeq	r0, r0, fp, lsl #17
    788c:	andeq	r0, r0, fp, lsl #17
    7890:	andeq	r0, r0, fp, lsl #17
    7894:	andeq	r0, r0, fp, lsl #17
    7898:	andeq	r0, r0, fp, lsl #17
    789c:	andeq	r0, r0, fp, lsl #17
    78a0:	andeq	r0, r0, fp, lsl #17
    78a4:	andeq	r0, r0, fp, lsl #17
    78a8:	andeq	r0, r0, fp, lsl #17
    78ac:	andeq	r0, r0, fp, ror sp
    78b0:	andeq	r0, r0, r1, lsr #17
    78b4:	andeq	r0, r0, r5, ror #26
    78b8:	andeq	r0, r0, fp, lsl #17
    78bc:	andeq	r0, r0, r3, asr sp
    78c0:	muleq	r0, r3, r8
    78c4:	andeq	r0, r0, r1, lsr #17
    78c8:	muleq	r0, r3, r8
    78cc:	muleq	r0, r3, r8
    78d0:	muleq	r0, r3, r8
    78d4:	muleq	r0, r3, r8
    78d8:	muleq	r0, r3, r8
    78dc:	muleq	r0, r3, r8
    78e0:	muleq	r0, r3, r8
    78e4:	muleq	r0, r3, r8
    78e8:	andeq	r0, r0, pc, lsr sp
    78ec:	muleq	r0, r3, r8
    78f0:	andeq	r0, r0, r9, lsr #26
    78f4:	ldrdeq	r0, [r0], -r1
    78f8:	muleq	r0, r3, r8
    78fc:	andeq	r0, r0, fp, lsr #17
    7900:	andeq	r0, r0, fp, lsr #17
    7904:	muleq	r0, r3, r8
    7908:	muleq	r0, r3, r8
    790c:	muleq	r0, r3, r8
    7910:	muleq	r0, r3, r8
    7914:	muleq	r0, r3, r8
    7918:	andeq	r0, r0, r5, asr #17
    791c:	andeq	r0, r0, r5, lsr ip
    7920:	andeq	r0, r0, r9, ror ip
    7924:	andeq	r0, r0, fp, ror #24
    7928:	andeq	r0, r0, fp, asr ip
    792c:	andeq	r0, r0, sp, asr #24
    7930:	ldrdeq	r0, [r0], -fp
    7934:	ldrdeq	r0, [r0], -r1
    7938:	andeq	r0, r0, r7, asr #25
    793c:			; <UNDEFINED> instruction: 0x00000cbd
    7940:			; <UNDEFINED> instruction: 0x00000cb5
    7944:	andeq	r1, r0, r1, asr r0
    7948:	andeq	r0, r0, sp, lsr #25
    794c:	andeq	r0, r0, r5, lsr #25
    7950:	muleq	r0, sp, ip
    7954:	andeq	r0, r0, r7, lsr #31
    7958:	muleq	r0, r7, pc	; <UNPREDICTABLE>
    795c:	andeq	r0, r0, r7, lsl #31
    7960:	andeq	r0, r0, r7, ror pc
    7964:	andeq	r0, r0, r9, ror #30
    7968:	andeq	r0, r0, fp, asr pc
    796c:	andeq	r0, r0, fp, asr #30
    7970:			; <UNDEFINED> instruction: 0xffffffd5
    7974:	andeq	r0, r0, r1, asr #30
    7978:	andeq	r0, r0, r7, lsr pc
    797c:	andeq	r0, r0, sp, lsr #30
    7980:	andeq	r0, r0, r7, lsl pc
    7984:	andeq	r0, r0, r9, lsl #30
    7988:	andeq	r0, r0, r1, ror #29
    798c:			; <UNDEFINED> instruction: 0x00000eb9
    7990:	andeq	r0, r0, fp, lsr #29
    7994:	muleq	r0, sp, lr
    7998:	muleq	r0, r1, lr
    799c:	andeq	r0, r0, r3, lsl #29
    79a0:	andeq	r0, r0, r9, ror lr
    79a4:	andeq	r0, r0, pc, ror #28
    79a8:	andeq	r0, r0, r7, asr #28
    79ac:	andeq	r0, r0, sp, lsr lr
    79b0:	andeq	r0, r0, r3, lsr lr
    79b4:	andeq	r0, r0, r9, lsr #28
    79b8:	andeq	r0, r0, pc, lsl lr
    79bc:	andeq	r0, r0, r5, lsl lr
    79c0:	andeq	r0, r0, r9, lsl #28
    79c4:	strdeq	r0, [r0], -sp
    79c8:	andeq	r0, r0, sp, ror #27
    79cc:	ldrdeq	r0, [r0], -r3
    79d0:	andeq	r0, r0, r9, asr #27
    79d4:			; <UNDEFINED> instruction: 0x00000dbf
    79d8:	andeq	r0, r0, r7, asr #21
    79dc:	andeq	r1, r0, fp, asr #32
    79e0:			; <UNDEFINED> instruction: 0x000008bd
    79e4:			; <UNDEFINED> instruction: 0x00000abd
    79e8:			; <UNDEFINED> instruction: 0x00000ab5
    79ec:	andeq	r0, r0, fp, lsr #21
    79f0:	andeq	r0, r0, r1, lsr #21
    79f4:	muleq	r0, r5, sl
    79f8:	andeq	r0, r0, r5, ror sl
    79fc:	andeq	r0, r0, pc, asr sl
    7a00:	andeq	r0, r0, fp, asr #20
    7a04:	andeq	r0, r0, r9, lsr sl
    7a08:	andeq	r0, r0, fp, lsr #20
    7a0c:	andeq	r0, r0, r1, lsr #20
    7a10:	andeq	r0, r0, r9, lsl sl
    7a14:	andeq	r0, r0, r1, lsl sl
    7a18:	andeq	r0, r0, r1, lsl #20
    7a1c:	andeq	r0, r0, r9, asr r9
    7a20:	andeq	r1, r0, r3, asr #32
    7a24:	andeq	r0, r0, r1, asr r9
    7a28:			; <UNDEFINED> instruction: 0xffffffd5
    7a2c:	andeq	r0, r0, r7, asr #18
    7a30:	andeq	r0, r0, sp, lsr r9
    7a34:	andeq	r0, r0, fp, lsr #18
    7a38:	ldrdeq	r0, [r0], -r9
    7a3c:	ldrdeq	r0, [r0], -r3
    7a40:	andeq	r0, r0, r5, lsr r9
    7a44:	strdeq	r0, [r0], -r9
    7a48:	andeq	r0, r0, pc, ror #19
    7a4c:	ldrdeq	r0, [r0], -r5
    7a50:	andeq	r0, r0, fp, lsr #19
    7a54:	muleq	r0, r9, r9
    7a58:	andeq	r0, r0, pc, lsl #19
    7a5c:	andeq	r0, r0, pc, ror r9
    7a60:	andeq	r0, r0, r3, ror #18
    7a64:	andeq	r0, r0, r3, lsl r9
    7a68:	andeq	r0, r0, r9, lsl #18
    7a6c:	andeq	r0, r0, r1, lsl #18
    7a70:	strdeq	r0, [r0], -r9
    7a74:	andeq	r0, r0, fp, ror #17
    7a78:	andeq	r0, r0, r1, ror #17
    7a7c:	movwls	r2, #13056	; 0x3300
    7a80:	blt	ffac5a84 <ftello64@plt+0xffabeb38>
    7a84:			; <UNDEFINED> instruction: 0xf8c92301
    7a88:	movwcs	r3, #28
    7a8c:			; <UNDEFINED> instruction: 0xf7ff9303
    7a90:			; <UNDEFINED> instruction: 0xf8cdbae3
    7a94:			; <UNDEFINED> instruction: 0xf7ffb0b0
    7a98:	stmdage	r2!, {r0, r5, r7, r8, r9, fp, ip, sp, pc}
    7a9c:			; <UNDEFINED> instruction: 0xf95ef002
    7aa0:	movwls	r2, #21249	; 0x5301
    7aa4:	bllt	fe6c5aa8 <ftello64@plt+0xfe6beb5c>
    7aa8:			; <UNDEFINED> instruction: 0xf002a822
    7aac:			; <UNDEFINED> instruction: 0xf7fff957
    7ab0:	stmdage	r2!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}
    7ab4:	movwls	r2, #21249	; 0x5301
    7ab8:			; <UNDEFINED> instruction: 0xf950f002
    7abc:	movwls	r9, #31493	; 0x7b05
    7ac0:	bllt	fe345ac4 <ftello64@plt+0xfe33eb78>
    7ac4:			; <UNDEFINED> instruction: 0xf8c92301
    7ac8:	tstls	r0, #80	; 0x50
    7acc:	ldrdcc	pc, [ip], #-137	; 0xffffff77
    7ad0:			; <UNDEFINED> instruction: 0xf8c93301
    7ad4:			; <UNDEFINED> instruction: 0xf7ff304c
    7ad8:	movwcs	fp, #7041	; 0x1b81
    7adc:	subcc	pc, r8, r9, asr #17
    7ae0:	movtls	r2, #769	; 0x301
    7ae4:	bllt	1ec5ae8 <ftello64@plt+0x1ebeb9c>
    7ae8:			; <UNDEFINED> instruction: 0xf8c92300
    7aec:			; <UNDEFINED> instruction: 0xf7ff3034
    7af0:	stmdbls	pc!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7af4:	sbceq	pc, r8, r9, lsl #2
    7af8:	stc2	0, cr15, [r0, #136]!	; 0x88
    7afc:	bllt	1bc5b00 <ftello64@plt+0x1bbebb4>
    7b00:	tstls	r5, #67108864	; 0x4000000
    7b04:	bllt	1ac5b08 <ftello64@plt+0x1abebbc>
    7b08:	tstls	r4, #0, 6
    7b0c:	bllt	19c5b10 <ftello64@plt+0x19bebc4>
    7b10:			; <UNDEFINED> instruction: 0xf8c92301
    7b14:			; <UNDEFINED> instruction: 0xf7ff3098
    7b18:	stmdals	pc!, {r0, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7b1c:	ldc	7, cr15, [ip], {254}	; 0xfe
    7b20:	andcs	sl, r4, #606208	; 0x94000
    7b24:	andcs	r4, ip, r3, lsl #12
    7b28:			; <UNDEFINED> instruction: 0xf7fe9325
    7b2c:			; <UNDEFINED> instruction: 0xf7ffedce
    7b30:	stmdals	pc!, {r0, r2, r4, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7b34:	stc2l	0, cr15, [lr, #160]	; 0xa0
    7b38:	bllt	1445b3c <ftello64@plt+0x143ebf0>
    7b3c:	movtls	r2, #13057	; 0x3301
    7b40:	bllt	1345b44 <ftello64@plt+0x133ebf8>
    7b44:			; <UNDEFINED> instruction: 0xf8c92300
    7b48:			; <UNDEFINED> instruction: 0xf7ff300c
    7b4c:	movwcs	fp, #6983	; 0x1b47
    7b50:	andscc	pc, ip, r9, asr #17
    7b54:	bllt	10c5b58 <ftello64@plt+0x10bec0c>
    7b58:	movwls	r2, #29441	; 0x7301
    7b5c:	bllt	fc5b60 <ftello64@plt+0xfbec14>
    7b60:			; <UNDEFINED> instruction: 0xf7ff201b
    7b64:			; <UNDEFINED> instruction: 0xf7ffe88e
    7b68:	stmdals	pc!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7b6c:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    7b70:	movwcs	sl, #18981	; 0x4a25
    7b74:	strmi	r2, [r4], ip, lsl #2
    7b78:			; <UNDEFINED> instruction: 0xf8cd2000
    7b7c:			; <UNDEFINED> instruction: 0xf7fec094
    7b80:			; <UNDEFINED> instruction: 0xf7ffec2e
    7b84:	tstcs	r1, fp, lsr #22
    7b88:			; <UNDEFINED> instruction: 0xf028982f
    7b8c:			; <UNDEFINED> instruction: 0xf025f92f
    7b90:			; <UNDEFINED> instruction: 0xf7ffff43
    7b94:	movwcs	fp, #6947	; 0x1b23
    7b98:	addcc	pc, r0, r9, asr #17
    7b9c:	bllt	7c5ba0 <ftello64@plt+0x7bec54>
    7ba0:	ldmdage	lr, {r0, r1, r2, r3, r5, r8, fp, ip, pc}
    7ba4:	stc2l	0, cr15, [sl, #-136]	; 0xffffff78
    7ba8:	andsls	r2, sp, r1, lsl #6
    7bac:			; <UNDEFINED> instruction: 0xf7ff6043
    7bb0:			; <UNDEFINED> instruction: 0x4629bb15
    7bb4:	stmdals	pc!, {r0, r5, r9, fp, ip, pc}	; <UNPREDICTABLE>
    7bb8:			; <UNDEFINED> instruction: 0xff50f001
    7bbc:	stmdacs	r0, {r0, r9, sl, lr}
    7bc0:	cmphi	fp, #0	; <UNPREDICTABLE>
    7bc4:	ldrdcc	pc, [r4], #137	; 0x89
    7bc8:	sbceq	pc, r4, #1073741826	; 0x40000002
    7bcc:			; <UNDEFINED> instruction: 0x461ab11b
    7bd0:	blcs	21c44 <ftello64@plt+0x1acf8>
    7bd4:			; <UNDEFINED> instruction: 0x6011d1fb
    7bd8:	bllt	45bdc <ftello64@plt+0x3ec90>
    7bdc:	ldrmi	r9, [r8], -pc, lsr #22
    7be0:			; <UNDEFINED> instruction: 0xf0029318
    7be4:	vmovne	s14, s15, pc, r3
    7be8:	strthi	pc, [sp], #0
    7bec:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    7bf0:			; <UNDEFINED> instruction: 0xf7ff6198
    7bf4:	movwcs	fp, #6899	; 0x1af3
    7bf8:	addscc	pc, r0, r9, asr #17
    7bfc:	blt	ffbc5c00 <ftello64@plt+0xffbbecb4>
    7c00:	movtls	r2, #17153	; 0x4301
    7c04:	blt	ffac5c08 <ftello64@plt+0xffabecbc>
    7c08:	andscs	r2, r3, r0, lsl #2
    7c0c:	andne	pc, r4, r9, asr #17
    7c10:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c14:	blt	ff8c5c18 <ftello64@plt+0xff8beccc>
    7c18:	movwls	r9, #52015	; 0xcb2f
    7c1c:	blt	ff7c5c20 <ftello64@plt+0xff7becd4>
    7c20:	movwls	r9, #60207	; 0xeb2f
    7c24:	blt	ff6c5c28 <ftello64@plt+0xff6becdc>
    7c28:			; <UNDEFINED> instruction: 0xf8c99b2f
    7c2c:			; <UNDEFINED> instruction: 0xf7ff306c
    7c30:	stmdals	pc!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7c34:			; <UNDEFINED> instruction: 0xf0282101
    7c38:	ldrsbtls	pc, [ip], -r9	; <UNPREDICTABLE>
    7c3c:	blt	ff3c5c40 <ftello64@plt+0xff3becf4>
    7c40:	ldrsbteq	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    7c44:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c48:	stmib	r9, {r8, r9, sp}^
    7c4c:			; <UNDEFINED> instruction: 0xf7ff331e
    7c50:			; <UNDEFINED> instruction: 0xf8d9bac5
    7c54:			; <UNDEFINED> instruction: 0xf7fe0078
    7c58:	andcs	lr, r0, #228, 18	; 0x390000
    7c5c:	stmib	r9, {r0, r8, r9, sp}^
    7c60:			; <UNDEFINED> instruction: 0xf7ff231e
    7c64:	stmdals	pc!, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7c68:	blcs	25c7c <ftello64@plt+0x1ed30>
    7c6c:	bge	fedc4d70 <ftello64@plt+0xfedbde24>
    7c70:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    7c74:	rsbseq	pc, r8, r9, asr #17
    7c78:	blt	fec45c7c <ftello64@plt+0xfec3ed30>
    7c7c:	ldmdavc	fp, {r0, r1, r2, r3, r5, r8, r9, fp, ip, pc}
    7c80:			; <UNDEFINED> instruction: 0xf43f2b00
    7c84:			; <UNDEFINED> instruction: 0xf8d9aaab
    7c88:			; <UNDEFINED> instruction: 0xf7fe0084
    7c8c:	stmdals	pc!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7c90:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    7c94:	addeq	pc, r4, r9, asr #17
    7c98:	blt	fe845c9c <ftello64@plt+0xfe83ed50>
    7c9c:	stmdage	r0!, {r0, r1, r2, r3, r5, r8, fp, ip, pc}
    7ca0:	ldc2	0, cr15, [r2, #-136]!	; 0xffffff78
    7ca4:	blt	fe6c5ca8 <ftello64@plt+0xfe6bed5c>
    7ca8:			; <UNDEFINED> instruction: 0xf8c92301
    7cac:			; <UNDEFINED> instruction: 0xf7ff3014
    7cb0:	movwcs	fp, #6805	; 0x1a95
    7cb4:	andscc	pc, r0, r9, asr #17
    7cb8:	blt	fe445cbc <ftello64@plt+0xfe43ed70>
    7cbc:	movtls	r2, #4865	; 0x1301
    7cc0:	blt	fe345cc4 <ftello64@plt+0xfe33ed78>
    7cc4:			; <UNDEFINED> instruction: 0xf8c92301
    7cc8:			; <UNDEFINED> instruction: 0xf7ff3054
    7ccc:	movwcs	fp, #6791	; 0x1a87
    7cd0:	adcscc	pc, ip, r9, asr #17
    7cd4:	blt	fe0c5cd8 <ftello64@plt+0xfe0bed8c>
    7cd8:	vadd.i8	d26, d0, d18
    7cdc:	movwcs	r2, #4358	; 0x1106
    7ce0:			; <UNDEFINED> instruction: 0xf8c99305
    7ce4:	movwls	r3, #16396	; 0x400c
    7ce8:			; <UNDEFINED> instruction: 0xf838f002
    7cec:	cmnlt	r4, r4, lsl #22
    7cf0:	ldrmi	r4, [sl], r0, lsr #12
    7cf4:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    7cf8:	eorpl	pc, r0, r9, asr #17
    7cfc:	strcs	r2, [r0], #-1280	; 0xfffffb00
    7d00:	svceq	0x0000f1ba
    7d04:	bge	1704e08 <ftello64@plt+0x16fdebc>
    7d08:	stccs	6, cr4, [r0], {83}	; 0x53
    7d0c:			; <UNDEFINED> instruction: 0x4628d1f0
    7d10:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d14:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    7d18:			; <UNDEFINED> instruction: 0xf0002b00
    7d1c:	andcs	r8, r0, r7, ror #15
    7d20:	ldc2l	0, cr15, [r6], {37}	; 0x25
    7d24:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7d28:	addshi	pc, sl, #64	; 0x40
    7d2c:			; <UNDEFINED> instruction: 0x46039812
    7d30:	andle	r3, r1, r1, lsl #6
    7d34:			; <UNDEFINED> instruction: 0xf878f01d
    7d38:	bmi	f6e95c <ftello64@plt+0xf67a10>
    7d3c:	andeq	pc, r1, r3, lsl #1
    7d40:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    7d44:	ldrdne	pc, [r8], r9	; <UNPREDICTABLE>
    7d48:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7d4c:			; <UNDEFINED> instruction: 0xf8d9699d
    7d50:	cmpls	ip, ip, lsr r0
    7d54:	stmib	sp, {r0, r1, r3, r6, r9, ip, pc}^
    7d58:	blls	21ca94 <ftello64@plt+0x215b48>
    7d5c:			; <UNDEFINED> instruction: 0xf0414218
    7d60:	blls	367ee0 <ftello64@plt+0x360f94>
    7d64:			; <UNDEFINED> instruction: 0xf8d9b123
    7d68:	stmdacs	r0, {r3}
    7d6c:	addhi	pc, r1, r1
    7d70:			; <UNDEFINED> instruction: 0xb12b9b0b
    7d74:	vpmax.s8	d25, d0, d18
    7d78:	addsmi	r2, sl, #201326592	; 0xc000000
    7d7c:	subhi	pc, r6, r1
    7d80:	blx	11c3e2e <ftello64@plt+0x11bcee2>
    7d84:			; <UNDEFINED> instruction: 0xf0402800
    7d88:	blls	ae8df0 <ftello64@plt+0xae1ea4>
    7d8c:	ldrdpl	pc, [r8], -r9
    7d90:	orrvc	pc, r0, #50331648	; 0x3000000
    7d94:			; <UNDEFINED> instruction: 0xf040432b
    7d98:			; <UNDEFINED> instruction: 0xf8df827e
    7d9c:			; <UNDEFINED> instruction: 0x461d809c
    7da0:	ldrbtmi	r9, [r8], #2331	; 0x91b
    7da4:	strcc	lr, [r1, #-0]
    7da8:	vhsub.u8	d20, d16, d25
    7dac:	blls	6a8784 <ftello64@plt+0x6a1838>
    7db0:			; <UNDEFINED> instruction: 0xf85300ae
    7db4:	ldmdavc	sl, {r0, r2, r5, ip, sp}
    7db8:	mvnsle	r2, sp, lsr #20
    7dbc:	blcs	b65f30 <ftello64@plt+0xb5efe4>
    7dc0:	andcs	sp, r5, #1073741884	; 0x4000003c
    7dc4:	andcs	r4, r0, r1, asr #12
    7dc8:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dcc:	ldmibpl	r9, {r1, r3, r4, r8, r9, fp, ip, pc}
    7dd0:	ldc2	0, cr15, [r2, #148]	; 0x94
    7dd4:			; <UNDEFINED> instruction: 0xe7e6991b
    7dd8:			; <UNDEFINED> instruction: 0x000579b6
    7ddc:	andeq	r0, r0, r4, ror #12
    7de0:	andeq	r3, r4, r6, ror #30
    7de4:	andeq	r7, r3, r2, lsr #25
    7de8:	andeq	r7, r5, ip, lsl #19
    7dec:	andeq	r2, r0, r7, lsr #16
    7df0:	andeq	r2, r0, sp, asr r6
    7df4:	andeq	r0, r0, ip, asr #13
    7df8:	andeq	r7, r3, lr, asr #24
    7dfc:	ldrdeq	r7, [r5], -sl
    7e00:	andeq	r7, r5, r8, asr pc
    7e04:	andeq	r0, r0, ip, asr #12
    7e08:	andeq	r0, r0, r0, ror r6
    7e0c:	andeq	r0, r0, r4, lsr #13
    7e10:			; <UNDEFINED> instruction: 0x000589ba
    7e14:	andeq	r7, r3, r8, ror #22
    7e18:	andeq	r7, r5, r2, asr #29
    7e1c:	ldrdeq	r7, [r5], -r0
    7e20:	andeq	lr, r3, r8, lsr #12
    7e24:	andeq	r7, r5, r0, asr lr
    7e28:	andeq	r7, r3, r8, lsr #23
    7e2c:	andeq	r7, r5, r6, asr #29
    7e30:	andeq	r7, r5, r2, asr #5
    7e34:	andeq	r7, r5, ip, ror #26
    7e38:	andeq	r7, r3, lr, rrx
    7e3c:			; <UNDEFINED> instruction: 0xf47f2c00
    7e40:	strtmi	sl, [r8], -sp, asr #19
    7e44:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e48:			; <UNDEFINED> instruction: 0xf7fe982f
    7e4c:	strmi	lr, [r5], -sl, lsr #27
    7e50:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e54:	ldclcc	8, cr15, [ip], #-892	; 0xfffffc84
    7e58:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7e5c:			; <UNDEFINED> instruction: 0xf7ff61da
    7e60:			; <UNDEFINED> instruction: 0xf8dfb9bd
    7e64:			; <UNDEFINED> instruction: 0xf04f3c74
    7e68:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    7e6c:			; <UNDEFINED> instruction: 0xf7ff61da
    7e70:			; <UNDEFINED> instruction: 0xf8dfb9b5
    7e74:	blls	bd301c <ftello64@plt+0xbcc0d0>
    7e78:	andsvs	r4, r3, #2046820352	; 0x7a000000
    7e7c:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e80:	mrrcne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    7e84:	ldrbtmi	r9, [r9], #-2583	; 0xfffff5e9
    7e88:	tstcc	ip, pc, lsr #16
    7e8c:	blx	1dc3f42 <ftello64@plt+0x1dbcff6>
    7e90:			; <UNDEFINED> instruction: 0xf43f2800
    7e94:	movwcs	sl, #10659	; 0x29a3
    7e98:	andeq	pc, fp, pc, rrx
    7e9c:	eorcc	lr, ip, sp, asr #19
    7ea0:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ea4:			; <UNDEFINED> instruction: 0xff1af027
    7ea8:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7eac:	movwls	r9, #39727	; 0x9b2f
    7eb0:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7eb4:	movwls	r9, #43823	; 0xab2f
    7eb8:	ldmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ebc:	movwls	r9, #47919	; 0xbb2f
    7ec0:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ec4:			; <UNDEFINED> instruction: 0xf8c92301
    7ec8:			; <UNDEFINED> instruction: 0xf7ff30b8
    7ecc:	movwcs	fp, #6535	; 0x1987
    7ed0:	adcscc	pc, r4, r9, asr #17
    7ed4:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ed8:	cdp2	0, 13, cr15, cr4, cr7, {1}
    7edc:			; <UNDEFINED> instruction: 0xf7ff900d
    7ee0:	blls	bf64dc <ftello64@plt+0xbef590>
    7ee4:			; <UNDEFINED> instruction: 0xf7ff930f
    7ee8:	movwcs	fp, #6521	; 0x1979
    7eec:			; <UNDEFINED> instruction: 0xf7ff9349
    7ef0:	stmdage	r2!, {r0, r2, r4, r5, r6, r8, fp, ip, sp, pc}
    7ef4:			; <UNDEFINED> instruction: 0xf0012173
    7ef8:	movwcs	pc, #7985	; 0x1f31	; <UNPREDICTABLE>
    7efc:			; <UNDEFINED> instruction: 0xf7ff9313
    7f00:	movwcs	fp, #6509	; 0x196d
    7f04:	andcc	pc, r8, r9, asr #17
    7f08:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f0c:			; <UNDEFINED> instruction: 0xf8c99b2f
    7f10:			; <UNDEFINED> instruction: 0xf7ff3044
    7f14:	movwcs	fp, #6499	; 0x1963
    7f18:	andscc	pc, r8, r9, asr #17
    7f1c:	ldmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f20:	cmncs	r5, r2, lsr #16
    7f24:			; <UNDEFINED> instruction: 0xff1af001
    7f28:	tstls	r1, #67108864	; 0x4000000
    7f2c:	ldmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f30:	vadd.i8	d26, d0, d18
    7f34:	movwcs	r2, #4357	; 0x1105
    7f38:	andcc	pc, ip, r9, asr #17
    7f3c:			; <UNDEFINED> instruction: 0xf0019305
    7f40:			; <UNDEFINED> instruction: 0xf7ffff0d
    7f44:	stmdage	r2!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    7f48:	tstcs	r3, r0, asr #4	; <UNPREDICTABLE>
    7f4c:			; <UNDEFINED> instruction: 0xf8c92301
    7f50:			; <UNDEFINED> instruction: 0xf001300c
    7f54:			; <UNDEFINED> instruction: 0xf7ffff03
    7f58:	stmdage	r2!, {r0, r6, r8, fp, ip, sp, pc}
    7f5c:	mvnsvc	pc, pc, asr #8
    7f60:	cdp2	0, 15, cr15, cr12, cr1, {0}
    7f64:	movwls	r2, #21249	; 0x5301
    7f68:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f6c:	vst2.8	{d26-d27}, [pc :128], r2
    7f70:	movwcs	r7, #4603	; 0x11fb
    7f74:			; <UNDEFINED> instruction: 0xf0019305
    7f78:	blls	187b44 <ftello64@plt+0x180bf8>
    7f7c:			; <UNDEFINED> instruction: 0xf7ff9308
    7f80:	movwcs	fp, #6445	; 0x192d
    7f84:	andcc	pc, ip, r9, asr #17
    7f88:	movwls	r2, #33536	; 0x8300
    7f8c:	stmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f90:	ldrdcc	pc, [r4], -r9
    7f94:	mrrcne	0, 1, r2, r9, cr3
    7f98:	andne	pc, r4, r9, asr #17
    7f9c:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    7fa0:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fa4:	ldrdcc	pc, [r4], r9
    7fa8:			; <UNDEFINED> instruction: 0xf0002b00
    7fac:	stmdbls	pc!, {r0, r1, r2, r3, r4, r6, r7, r9, pc}	; <UNPREDICTABLE>
    7fb0:			; <UNDEFINED> instruction: 0xf022a81f
    7fb4:			; <UNDEFINED> instruction: 0xf7fffb43
    7fb8:	stmdbls	pc!, {r0, r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7fbc:			; <UNDEFINED> instruction: 0xf022a81e
    7fc0:			; <UNDEFINED> instruction: 0xf7fffb3d
    7fc4:	movwcs	fp, #2315	; 0x90b
    7fc8:	adcscc	pc, r0, r9, asr #17
    7fcc:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fd0:			; <UNDEFINED> instruction: 0xf8c92301
    7fd4:			; <UNDEFINED> instruction: 0xf7ff30b0
    7fd8:			; <UNDEFINED> instruction: 0xf8d9b901
    7fdc:			; <UNDEFINED> instruction: 0xf7fe00ac
    7fe0:	stmdals	pc!, {r5, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7fe4:	blcs	25ff8 <ftello64@plt+0x1f0ac>
    7fe8:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
    7fec:	adccc	pc, ip, r9, asr #17
    7ff0:	ldmlt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ff4:	bcc	ffb46378 <ftello64@plt+0xffb3f42c>
    7ff8:	ldrbtmi	r9, [fp], #-2607	; 0xfffff5d1
    7ffc:	subsvs	r9, sl, fp, asr #4
    8000:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8004:			; <UNDEFINED> instruction: 0xf8c92301
    8008:	movtls	r3, #49320	; 0xc0a8
    800c:	stmialt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8010:			; <UNDEFINED> instruction: 0xf8c92300
    8014:	movtls	r3, #49320	; 0xc0a8
    8018:	stmialt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    801c:			; <UNDEFINED> instruction: 0xf8c92301
    8020:			; <UNDEFINED> instruction: 0xf7ff30a4
    8024:	movwcs	fp, #2267	; 0x8db
    8028:	adccc	pc, r0, r9, asr #17
    802c:	ldmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8030:			; <UNDEFINED> instruction: 0xf8c92301
    8034:			; <UNDEFINED> instruction: 0xf7ff30a0
    8038:	movwcs	fp, #2257	; 0x8d1
    803c:	addscc	pc, ip, r9, asr #17
    8040:	stmialt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8044:			; <UNDEFINED> instruction: 0xf8c92301
    8048:			; <UNDEFINED> instruction: 0xf7ff309c
    804c:	blls	5b6370 <ftello64@plt+0x5af424>
    8050:	ldfeqp	f7, [ip], {13}
    8054:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    8058:	strbtmi	r0, [r1], -pc
    805c:	ldrdcc	pc, [r8], -r9
    8060:	stmdals	pc!, {r1, r9, sp}	; <UNPREDICTABLE>
    8064:	mcr2	0, 7, pc, cr0, cr4, {1}	; <UNPREDICTABLE>
    8068:	vmlal.s8	q9, d0, d0
    806c:			; <UNDEFINED> instruction: 0xf8c9825c
    8070:			; <UNDEFINED> instruction: 0xf7ff00cc
    8074:	blls	bf6348 <ftello64@plt+0xbef3fc>
    8078:	rsbcc	pc, r8, r9, asr #17
    807c:	stmialt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8080:	stmib	sp, {r8, r9, sp}^
    8084:			; <UNDEFINED> instruction: 0xf7ff3348
    8088:	movwcs	fp, #6313	; 0x18a9
    808c:	stceq	0, cr15, [r0], {79}	; 0x4f
    8090:	mcrrcc	9, 12, lr, r8, cr13	; <UNPREDICTABLE>
    8094:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8098:	stmib	sp, {r8, r9, sp}^
    809c:	movtls	r3, #29509	; 0x7345
    80a0:	ldmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80a4:	stmib	sp, {r8, r9, sp}^
    80a8:	movwcs	r3, #4933	; 0x1345
    80ac:			; <UNDEFINED> instruction: 0xf7ff9347
    80b0:	movwcs	fp, #2197	; 0x895
    80b4:	movtls	r9, #29509	; 0x7345
    80b8:	movtls	r2, #25345	; 0x6301
    80bc:	stmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80c0:			; <UNDEFINED> instruction: 0xf033982f
    80c4:			; <UNDEFINED> instruction: 0xf8c9fac3
    80c8:	andcc	r0, r1, ip, asr r0
    80cc:	stmge	r6, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    80d0:	bne	546454 <ftello64@plt+0x53f508>
    80d4:	andcs	r2, r0, r5, lsl #4
    80d8:			; <UNDEFINED> instruction: 0xf7fd4479
    80dc:	stmdbls	pc!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    80e0:	ldc2	0, cr15, [ip], #-148	; 0xffffff6c
    80e4:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80e8:			; <UNDEFINED> instruction: 0xf033982f
    80ec:			; <UNDEFINED> instruction: 0xf8c9fa5b
    80f0:	andcc	r0, r1, r8, asr r0
    80f4:	ldmdage	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    80f8:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    80fc:	andcs	r2, r0, r5, lsl #4
    8100:			; <UNDEFINED> instruction: 0xf7fd4479
    8104:	stmdbls	pc!, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    8108:	stc2	0, cr15, [r8], #-148	; 0xffffff6c
    810c:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8110:	tstcs	r0, pc, lsr #16
    8114:	cdp2	0, 6, cr15, cr10, cr7, {1}
    8118:			; <UNDEFINED> instruction: 0xf7ff9012
    811c:	stmdals	pc!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, pc}	; <UNPREDICTABLE>
    8120:	blx	fe5441cc <ftello64@plt+0xfe53d280>
    8124:			; <UNDEFINED> instruction: 0xf0001c41
    8128:	tstcs	r0, fp, lsl r2
    812c:			; <UNDEFINED> instruction: 0xf940f029
    8130:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8134:			; <UNDEFINED> instruction: 0xf8c99b2f
    8138:			; <UNDEFINED> instruction: 0xf7ff3040
    813c:	movwcs	fp, #6223	; 0x184f
    8140:	eorscc	pc, ip, r9, asr #17
    8144:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8148:			; <UNDEFINED> instruction: 0xf8c99b2f
    814c:			; <UNDEFINED> instruction: 0xf7ff3038
    8150:			; <UNDEFINED> instruction: 0xf8dfb845
    8154:	stmdbls	pc!, {r2, r3, r4, r7, r8, fp}	; <UNPREDICTABLE>
    8158:			; <UNDEFINED> instruction: 0xf0014478
    815c:			; <UNDEFINED> instruction: 0xf7fffc09
    8160:	stmdals	pc!, {r0, r2, r3, r4, r5, fp, ip, sp, pc}	; <UNPREDICTABLE>
    8164:	ldc	7, cr15, [ip], {254}	; 0xfe
    8168:	eorseq	pc, r0, r9, asr #17
    816c:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8170:			; <UNDEFINED> instruction: 0xf7fe982f
    8174:			; <UNDEFINED> instruction: 0xf8c9ec16
    8178:			; <UNDEFINED> instruction: 0xf7ff002c
    817c:			; <UNDEFINED> instruction: 0xf8dfb82f
    8180:	stmdbls	pc!, {r2, r4, r5, r6, r8, fp}	; <UNPREDICTABLE>
    8184:			; <UNDEFINED> instruction: 0xf0014478
    8188:			; <UNDEFINED> instruction: 0xf7fffbf3
    818c:			; <UNDEFINED> instruction: 0xf8dfb827
    8190:	stmdbls	pc!, {r3, r5, r6, r8, fp}	; <UNPREDICTABLE>
    8194:			; <UNDEFINED> instruction: 0xf0014478
    8198:			; <UNDEFINED> instruction: 0xf7fffbeb
    819c:			; <UNDEFINED> instruction: 0xf8dfb81f
    81a0:	stmdbls	pc!, {r2, r3, r4, r6, r8, fp}	; <UNPREDICTABLE>
    81a4:			; <UNDEFINED> instruction: 0xf0014478
    81a8:			; <UNDEFINED> instruction: 0xf7fffbe3
    81ac:	blls	bf6210 <ftello64@plt+0xbef2c4>
    81b0:	eorcc	pc, r4, r9, asr #17
    81b4:	ldmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81b8:	ldr	r4, [r8, #1539]	; 0x603
    81bc:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    81c0:	ldrtmi	r2, [r8], -r5, lsl #4
    81c4:	ldrbtmi	r9, [r9], #-1795	; 0xfffff8fd
    81c8:	svc	0x006af7fd
    81cc:			; <UNDEFINED> instruction: 0xf0254629
    81d0:			; <UNDEFINED> instruction: 0xf7fefb93
    81d4:	blls	f819c <ftello64@plt+0xf1250>
    81d8:			; <UNDEFINED> instruction: 0xf0002b00
    81dc:	blls	1a9830 <ftello64@plt+0x1a28e4>
    81e0:			; <UNDEFINED> instruction: 0x4628b9f3
    81e4:			; <UNDEFINED> instruction: 0xf7fd2500
    81e8:	strls	lr, [r3, #-3868]	; 0xfffff0e4
    81ec:	svclt	0x00e3f7fe
    81f0:			; <UNDEFINED> instruction: 0xf028982f
    81f4:			; <UNDEFINED> instruction: 0xf7fefa6f
    81f8:			; <UNDEFINED> instruction: 0xf8dfbf2f
    81fc:	andcs	r1, r5, #8, 18	; 0x20000
    8200:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    8204:	svc	0x004cf7fd
    8208:	ldrtmi	r4, [r0], -r4, lsl #12
    820c:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    8210:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8214:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    8218:	strtmi	r4, [r0], -r3, lsl #12
    821c:	blx	ff6c42ba <ftello64@plt+0xff6bd36e>
    8220:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8224:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8228:	svc	0x003af7fd
    822c:			; <UNDEFINED> instruction: 0xf0254629
    8230:	ldrb	pc, [r6, r3, ror #22]	; <UNPREDICTABLE>
    8234:	blx	1ec42dc <ftello64@plt+0x1ebd390>
    8238:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    823c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8240:	stc2	0, cr15, [r6, #-132]	; 0xffffff7c
    8244:			; <UNDEFINED> instruction: 0xf7fe4605
    8248:	movwcs	fp, #3949	; 0xf6d
    824c:			; <UNDEFINED> instruction: 0xf7fe9319
    8250:	movwcs	fp, #8133	; 0x1fc5
    8254:	ldrt	r9, [r9], #-784	; 0xfffffcf0
    8258:	movwls	r2, #45824	; 0xb300
    825c:	svclt	0x00bef7fe
    8260:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8264:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    8268:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    826c:	cmncs	r3, fp, lsr r8
    8270:			; <UNDEFINED> instruction: 0xff7cf004
    8274:			; <UNDEFINED> instruction: 0xf0012002
    8278:	stmdbls	r4, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    827c:			; <UNDEFINED> instruction: 0xf7fd2205
    8280:			; <UNDEFINED> instruction: 0xf025ef10
    8284:			; <UNDEFINED> instruction: 0xf7fefb6b
    8288:			; <UNDEFINED> instruction: 0xf7febfa9
    828c:			; <UNDEFINED> instruction: 0xf8c9eb8a
    8290:			; <UNDEFINED> instruction: 0xf7fe00ac
    8294:	andscs	fp, sp, r3, lsr #31
    8298:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    829c:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    82a0:	bvs	799494 <ftello64@plt+0x792548>
    82a4:	ldmdavc	r3!, {r1, r2, r7, r8, ip, sp, pc}
    82a8:	blcs	256f70 <ftello64@plt+0x250024>
    82ac:	strbhi	pc, [lr, #-576]!	; 0xfffffdc0	; <UNPREDICTABLE>
    82b0:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    82b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    82b8:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    82bc:			; <UNDEFINED> instruction: 0xf0402800
    82c0:	movwcs	r8, #991	; 0x3df
    82c4:	andcc	pc, r0, r9, asr #17
    82c8:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    82cc:	ldrdcc	pc, [r0], -r9
    82d0:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    82d4:			; <UNDEFINED> instruction: 0xf8c94313
    82d8:			; <UNDEFINED> instruction: 0xb1b33000
    82dc:	ldrdcs	pc, [r4], -r9
    82e0:			; <UNDEFINED> instruction: 0xf0002a00
    82e4:			; <UNDEFINED> instruction: 0x079b8193
    82e8:	andeq	pc, r0, #79	; 0x4f
    82ec:	andcs	pc, r8, r9, asr #17
    82f0:	tstcs	r2, r3, lsl #10
    82f4:			; <UNDEFINED> instruction: 0xf7fe2014
    82f8:			; <UNDEFINED> instruction: 0xf8d9ecc4
    82fc:	ldrbeq	r3, [sp, -r0]
    8300:	tstcs	r1, r3, lsl #10
    8304:			; <UNDEFINED> instruction: 0xf7fe2014
    8308:			; <UNDEFINED> instruction: 0xf8d9ecbc
    830c:	andscs	r1, r3, r4
    8310:	ldc	7, cr15, [r6], #1016	; 0x3f8
    8314:	ldrdcc	pc, [r0], -r9
    8318:			; <UNDEFINED> instruction: 0xf0402b00
    831c:			; <UNDEFINED> instruction: 0xf8df816d
    8320:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
    8324:	blx	5c4406 <ftello64@plt+0x5bd4ba>
    8328:			; <UNDEFINED> instruction: 0xf0402800
    832c:			; <UNDEFINED> instruction: 0xf8d9815d
    8330:			; <UNDEFINED> instruction: 0xf8df506c
    8334:			; <UNDEFINED> instruction: 0x462817f4
    8338:			; <UNDEFINED> instruction: 0xf7fd4479
    833c:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    8340:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    8344:	ubfxcc	pc, pc, #17, #5
    8348:			; <UNDEFINED> instruction: 0xf8c9447b
    834c:	stcls	0, cr3, [r2, #-432]!	; 0xfffffe50
    8350:	svcvc	0x0002f5b5
    8354:			; <UNDEFINED> instruction: 0xf8d9d02b
    8358:	strtmi	r5, [r8], -ip, rrx
    835c:	b	e4635c <ftello64@plt+0xe3f410>
    8360:			; <UNDEFINED> instruction: 0x4628b118
    8364:	bl	ffdc6364 <ftello64@plt+0xffdbf418>
    8368:			; <UNDEFINED> instruction: 0xf8dfb940
    836c:	andcs	r1, r5, #196, 14	; 0x3100000
    8370:	ldrbtmi	r2, [r9], #-0
    8374:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    8378:	blx	ffc44414 <ftello64@plt+0xffc3d4c8>
    837c:	cmplt	fp, lr, lsl #22
    8380:			; <UNDEFINED> instruction: 0xf7fe4618
    8384:			; <UNDEFINED> instruction: 0xf8c9e94c
    8388:			; <UNDEFINED> instruction: 0xf0010074
    838c:	stmdacs	r0, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    8390:	ldrbhi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
    8394:	cmplt	fp, ip, lsl #22
    8398:			; <UNDEFINED> instruction: 0xf7fe980c
    839c:			; <UNDEFINED> instruction: 0xf8c9e940
    83a0:			; <UNDEFINED> instruction: 0xf0010088
    83a4:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    83a8:	strbhi	pc, [r3], -r0, asr #32	; <UNPREDICTABLE>
    83ac:			; <UNDEFINED> instruction: 0xf8d99d22
    83b0:	vhadd.s8	q8, q0, q14
    83b4:			; <UNDEFINED> instruction: 0xf7fe17f7
    83b8:			; <UNDEFINED> instruction: 0xf8d9ea0c
    83bc:	adcsmi	r6, sp, #204	; 0xcc
    83c0:	stclcs	15, cr11, [r5, #-96]!	; 0xffffffa0
    83c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    83c8:	tstcs	r1, ip, lsl #30
    83cc:	strmi	r2, [r2], -r0, lsl #2
    83d0:			; <UNDEFINED> instruction: 0xf0344630
    83d4:	strmi	pc, [r0], r1, asr #24
    83d8:			; <UNDEFINED> instruction: 0xf0002800
    83dc:	blls	3a9698 <ftello64@plt+0x3a274c>
    83e0:	blls	8b4a54 <ftello64@plt+0x8adb08>
    83e4:	mvnsne	pc, r0, asr #4
    83e8:	ldrsbtcs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
    83ec:	andeq	pc, r2, r3, lsr #32
    83f0:	svclt	0x00182b73
    83f4:			; <UNDEFINED> instruction: 0xf8d94288
    83f8:	svclt	0x000c00cc
    83fc:	tstcs	r0, r1, lsl #2
    8400:	ldc2	0, cr15, [r6], {52}	; 0x34
    8404:			; <UNDEFINED> instruction: 0xf0002800
    8408:	blls	329950 <ftello64@plt+0x322a04>
    840c:	blls	8b4a80 <ftello64@plt+0x8adb34>
    8410:	mvnsne	pc, r0, asr #4
    8414:	ldrdcs	pc, [r8], r9
    8418:	andeq	pc, r2, r3, lsr #32
    841c:	svclt	0x00182b73
    8420:			; <UNDEFINED> instruction: 0xf8d94288
    8424:	svclt	0x000c00cc
    8428:	tstcs	r0, r1, lsl #2
    842c:	stc2	0, cr15, [r0], {52}	; 0x34
    8430:			; <UNDEFINED> instruction: 0xf0002800
    8434:	andcs	r8, r0, r8, lsr #10
    8438:			; <UNDEFINED> instruction: 0xf94af025
    843c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8440:	ldrbthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    8444:	blcs	2f09c <ftello64@plt+0x28150>
    8448:	strbhi	pc, [r1, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    844c:	bls	42f0dc <ftello64@plt+0x428190>
    8450:	tstle	r6, r3, lsl r3
    8454:	ldrdcc	pc, [ip], #-137	; 0xffffff77
    8458:	stmdage	r2!, {r0, r1, r3, r4, r8, ip, sp, pc}
    845c:			; <UNDEFINED> instruction: 0xf001216b
    8460:	stmdbls	r0!, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    8464:	blls	676a90 <ftello64@plt+0x66fb44>
    8468:			; <UNDEFINED> instruction: 0xf8dfb17b
    846c:	ldcge	6, cr1, [fp, #-800]!	; 0xfffffce0
    8470:	andcs	sl, r0, #37888	; 0x9400
    8474:			; <UNDEFINED> instruction: 0x46284479
    8478:			; <UNDEFINED> instruction: 0xf8bcf002
    847c:	tstlt	fp, r5, lsr #22
    8480:	blcs	2f0dc <ftello64@plt+0x28190>
    8484:	strbhi	pc, [fp, -r0]	; <UNPREDICTABLE>
    8488:	tstls	sp, r0, lsr #18
    848c:	ldfged	f3, [fp, #-356]!	; 0xfffffe9c
    8490:	mrscc	r2, (UNDEF: 56)
    8494:			; <UNDEFINED> instruction: 0x4628461a
    8498:			; <UNDEFINED> instruction: 0xf8acf002
    849c:	ldmdavs	r9, {r0, r2, r3, r4, r8, r9, fp, ip, pc}
    84a0:	stmdbcs	r0, {r0, r2, r3, r4, r8, ip, pc}
    84a4:	stmdals	r0!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    84a8:			; <UNDEFINED> instruction: 0xf0222500
    84ac:	ldmib	sp, {r0, r2, r5, r7, fp, ip, sp, lr, pc}^
    84b0:	strls	r3, [r0, #-521]!	; 0xfffffdf7
    84b4:	smlsdeq	r2, r3, sl, lr
    84b8:	adchi	pc, ip, r0, asr #32
    84bc:	blls	159db8 <ftello64@plt+0x152e6c>
    84c0:			; <UNDEFINED> instruction: 0xf0002b00
    84c4:	andcs	r8, r0, r3, lsr #10
    84c8:			; <UNDEFINED> instruction: 0xf902f025
    84cc:			; <UNDEFINED> instruction: 0xf0402800
    84d0:	blls	8a9940 <ftello64@plt+0x8a29f4>
    84d4:	andcs	pc, lr, #64, 4
    84d8:	vqsub.s8	d4, d16, d3
    84dc:			; <UNDEFINED> instruction: 0xf5b383e9
    84e0:	vrecps.f32	<illegal reg q11.5>, q8, q13
    84e4:			; <UNDEFINED> instruction: 0xf5a3838f
    84e8:	bcs	6250dc <ftello64@plt+0x61e190>
    84ec:	rscshi	pc, r5, r0, lsl #4
    84f0:			; <UNDEFINED> instruction: 0xf012e8df
    84f4:	ldrhteq	r0, [r3], #38	; 0x26
    84f8:	addseq	r0, fp, #805306378	; 0x3000000a
    84fc:	andseq	r0, r3, #536870920	; 0x20000008
    8500:	rscseq	r0, r3, r1, lsl r2
    8504:	rsbeq	r0, r1, #243	; 0xf3
    8508:	andeq	r0, r1, #1073741880	; 0x40000038
    850c:	subseq	r0, r9, #1073741884	; 0x4000003c
    8510:	ldrsbeq	r0, [r1, #25]
    8514:			; <UNDEFINED> instruction: 0x01c90192
    8518:	adcseq	r0, sl, ip, lsl #2
    851c:	andseq	r0, r1, #805306369	; 0x30000001
    8520:	andseq	r0, r3, #805306369	; 0x30000001
    8524:	ldrshls	r0, [r8], -r9
    8528:			; <UNDEFINED> instruction: 0xf8dcf025
    852c:	ldr	r9, [lr, #2072]	; 0x818
    8530:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8534:			; <UNDEFINED> instruction: 0xf7fd6800
    8538:	strmi	lr, [r1], -r4, lsr #31
    853c:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8540:			; <UNDEFINED> instruction: 0xf0254478
    8544:			; <UNDEFINED> instruction: 0xf8dffa47
    8548:	andcs	r1, r5, #244, 10	; 0x3d000000
    854c:	ldrbtmi	r2, [r9], #-0
    8550:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    8554:			; <UNDEFINED> instruction: 0x46199b18
    8558:	blx	445f4 <ftello64@plt+0x3d6a8>
    855c:	mrclt	7, 1, APSR_nzcv, cr14, cr14, {7}
    8560:	andcs	r9, sl, #3080192	; 0x2f0000
    8564:			; <UNDEFINED> instruction: 0xf7fe2100
    8568:	ldrb	lr, [lr, #2158]	; 0x86e
    856c:			; <UNDEFINED> instruction: 0xf7fe982f
    8570:			; <UNDEFINED> instruction: 0xf8c9ea18
    8574:	ldr	r0, [sl, #-132]	; 0xffffff7c
    8578:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    857c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8580:	stc	7, cr15, [r6], {253}	; 0xfd
    8584:			; <UNDEFINED> instruction: 0xf0002800
    8588:			; <UNDEFINED> instruction: 0xf8df8288
    858c:			; <UNDEFINED> instruction: 0x462815b8
    8590:			; <UNDEFINED> instruction: 0xf7fd4479
    8594:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8598:	rsbshi	pc, pc, #0
    859c:	strne	pc, [r8, #2271]!	; 0x8df
    85a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    85a4:	bl	ffd465a0 <ftello64@plt+0xffd3f654>
    85a8:			; <UNDEFINED> instruction: 0xf0402800
    85ac:			; <UNDEFINED> instruction: 0xf8df857e
    85b0:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
    85b4:	rsbcc	pc, ip, r9, asr #17
    85b8:			; <UNDEFINED> instruction: 0xf8dfe6c9
    85bc:	andcs	r1, r5, #148, 10	; 0x25000000
    85c0:	ldrbtmi	r2, [r9], #-0
    85c4:	stcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    85c8:			; <UNDEFINED> instruction: 0xf996f025
    85cc:	andls	sl, r3, r3, asr r8
    85d0:	cdp2	0, 10, cr15, cr14, cr8, {1}
    85d4:			; <UNDEFINED> instruction: 0xf0299803
    85d8:			; <UNDEFINED> instruction: 0xf8dffc39
    85dc:	ldrbtmi	r0, [r8], #-1400	; 0xfffffa88
    85e0:	blx	fee4467c <ftello64@plt+0xfee3d730>
    85e4:	bllt	ff4865e8 <ftello64@plt+0xff47f69c>
    85e8:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    85ec:			; <UNDEFINED> instruction: 0xf0254478
    85f0:			; <UNDEFINED> instruction: 0x2002f9b5
    85f4:	blx	1f44602 <ftello64@plt+0x1f3d6b6>
    85f8:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    85fc:	andcs	r4, r0, r9, asr #12
    8600:			; <UNDEFINED> instruction: 0xf502447a
    8604:			; <UNDEFINED> instruction: 0xf02a620d
    8608:	sel	pc, r8, r9	; <UNPREDICTABLE>
    860c:			; <UNDEFINED> instruction: 0xf8c92201
    8610:	strbt	r2, [r8], -r4
    8614:	blcs	1cef2a4 <ftello64@plt+0x1ce8358>
    8618:	subhi	pc, r8, #0
    861c:	subhi	pc, r2, #0, 4
    8620:	blcs	573b8 <ftello64@plt+0x5046c>
    8624:	subhi	pc, r2, #64, 4
    8628:	strb	r4, [r8, -pc, lsr #12]
    862c:			; <UNDEFINED> instruction: 0xf10d991a
    8630:	andcs	r0, r0, #236, 16	; 0xec0000
    8634:	andls	sl, r0, #37888	; 0x9400
    8638:	stmdavs	r9, {r6, r9, sl, lr}
    863c:			; <UNDEFINED> instruction: 0xf0089225
    8640:	strmi	pc, [r6], -r1, ror #27
    8644:			; <UNDEFINED> instruction: 0xf0002800
    8648:	ldrtmi	r8, [r0], -r7, ror #10
    864c:	b	ff04664c <ftello64@plt+0xff03f700>
    8650:			; <UNDEFINED> instruction: 0xf8df4601
    8654:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
    8658:			; <UNDEFINED> instruction: 0xf980f025
    865c:			; <UNDEFINED> instruction: 0xf7fd4620
    8660:	stmdals	r5!, {r5, r6, r7, sl, fp, sp, lr, pc}
    8664:	bl	946660 <ftello64@plt+0x93f714>
    8668:	vmulne.f64	d9, d12, d9
    866c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    8670:	svclt	0x00082b00
    8674:	blls	29167c <ftello64@plt+0x28a730>
    8678:			; <UNDEFINED> instruction: 0xf0002b00
    867c:	svccs	0x000084d0
    8680:	strbhi	pc, [sp], #0	; <UNPREDICTABLE>
    8684:	andcs	r9, r0, #4063232	; 0x3e0000
    8688:			; <UNDEFINED> instruction: 0xf02f4639
    868c:	stccs	15, cr15, [r0], {205}	; 0xcd
    8690:	strbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    8694:			; <UNDEFINED> instruction: 0xf02f983e
    8698:			; <UNDEFINED> instruction: 0x4638fef1
    869c:	teqls	lr, #0, 6
    86a0:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    86a4:			; <UNDEFINED> instruction: 0xf7fd4628
    86a8:			; <UNDEFINED> instruction: 0xf8d9ee7c
    86ac:	strcs	r0, [r0], #-196	; 0xffffff3c
    86b0:			; <UNDEFINED> instruction: 0xf9b0f001
    86b4:			; <UNDEFINED> instruction: 0xf8c99823
    86b8:			; <UNDEFINED> instruction: 0xf00840c4
    86bc:	stmdals	r4!, {r0, r4, sl, fp, ip, sp, lr, pc}
    86c0:	stc2	0, cr15, [lr], {8}
    86c4:			; <UNDEFINED> instruction: 0xf021981e
    86c8:	ldmdals	pc, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    86cc:			; <UNDEFINED> instruction: 0xf021941e
    86d0:	qadd8mi	pc, r0, r3	; <UNPREDICTABLE>
    86d4:			; <UNDEFINED> instruction: 0xf001941f
    86d8:			; <UNDEFINED> instruction: 0xf8dffb0b
    86dc:	ldrbtmi	r0, [r8], #-1160	; 0xfffffb78
    86e0:			; <UNDEFINED> instruction: 0xf93cf025
    86e4:	ldmdbls	fp, {r6, r7, r8, r9, sl, sp, lr, pc}
    86e8:	movwcs	sl, #3101	; 0xc1d
    86ec:	stmdbcs	r0, {r0, r2, r3, r4, r8, r9, ip, pc}
    86f0:	strhi	pc, [r8], r0
    86f4:			; <UNDEFINED> instruction: 0x46209b1a
    86f8:			; <UNDEFINED> instruction: 0xf0216819
    86fc:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8700:	stmdbcc	r1, {r1, r3, r4, r8, ip, sp}
    8704:	tstls	fp, r4, lsl #6
    8708:			; <UNDEFINED> instruction: 0xe7f0931a
    870c:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
    8710:			; <UNDEFINED> instruction: 0xf0212100
    8714:			; <UNDEFINED> instruction: 0xf8dffce3
    8718:			; <UNDEFINED> instruction: 0xf8df2450
    871c:	tstcs	r0, #80, 8	; 0x50000000
    8720:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8724:	andls	r4, r0, r4, lsl #12
    8728:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    872c:			; <UNDEFINED> instruction: 0xf7fd4478
    8730:	strtmi	lr, [r0], -r4, asr #28
    8734:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    8738:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    873c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8740:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    8744:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8748:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    874c:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    8750:	strteq	pc, [r8], #-2271	; 0xfffff721
    8754:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    8758:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    875c:	strteq	pc, [r0], #-2271	; 0xfffff721
    8760:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8764:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    8768:	ldreq	pc, [r8], #-2271	; 0xfffff721
    876c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8770:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    8774:	ldreq	pc, [r0], #-2271	; 0xfffff721
    8778:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    877c:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    8780:	streq	pc, [r8], #-2271	; 0xfffff721
    8784:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8788:	mrc	7, 0, APSR_nzcv, cr6, cr13, {7}
    878c:	streq	pc, [r0], #-2271	; 0xfffff721
    8790:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    8794:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    8798:			; <UNDEFINED> instruction: 0xf06f48fe
    879c:	tstcs	r0, r1, lsl #4
    87a0:			; <UNDEFINED> instruction: 0xf7fd4478
    87a4:	ldmmi	ip!, {r1, r3, r9, sl, fp, sp, lr, pc}^
    87a8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    87ac:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    87b0:	strdcs	r4, [r0, -sl]
    87b4:			; <UNDEFINED> instruction: 0xf7fd4478
    87b8:	ldmmi	r9!, {r9, sl, fp, sp, lr, pc}^
    87bc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    87c0:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    87c4:	ldmmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, lr}^
    87c8:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    87cc:			; <UNDEFINED> instruction: 0xf7fd4478
    87d0:	ldmmi	r6!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    87d4:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    87d8:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    87dc:			; <UNDEFINED> instruction: 0x211048f4
    87e0:			; <UNDEFINED> instruction: 0xf7fd4478
    87e4:	ldmmi	r3!, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    87e8:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    87ec:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    87f0:	strdcs	r4, [r0, -r1]
    87f4:			; <UNDEFINED> instruction: 0xf7fd4478
    87f8:	bmi	ffc43f80 <ftello64@plt+0xffc3d034>
    87fc:			; <UNDEFINED> instruction: 0x211048f0
    8800:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8804:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    8808:	stmiami	pc!, {r1, r2, r3, r5, r6, r7, r9, fp, lr}^	; <UNPREDICTABLE>
    880c:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    8810:			; <UNDEFINED> instruction: 0xf7fd4478
    8814:			; <UNDEFINED> instruction: 0xe727edd2
    8818:	ldrdmi	pc, [r0], #-137	; 0xffffff77
    881c:			; <UNDEFINED> instruction: 0x761ae9dd
    8820:	stmdavc	r3!, {r2, r3, r8, ip, sp, pc}
    8824:	andcs	fp, r5, fp, lsl r9
    8828:			; <UNDEFINED> instruction: 0xf9aef028
    882c:	tstcs	r4, r4, lsl #12
    8830:			; <UNDEFINED> instruction: 0xf7fe1cb0
    8834:	smlawbcs	pc, r0, sl, lr	; <UNPREDICTABLE>
    8838:	strtmi	r4, [r0], -r5, lsl #12
    883c:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8840:	stmdacs	r0, {r3, r5, sp, lr}
    8844:	ldrbthi	pc, [pc], #-0	; 884c <ftello64@plt+0x1900>	; <UNPREDICTABLE>
    8848:	bl	150534 <ftello64@plt+0x1495e8>
    884c:	strtmi	r0, [fp], -r6, lsl #5
    8850:			; <UNDEFINED> instruction: 0xf851e003
    8854:			; <UNDEFINED> instruction: 0xf8430f04
    8858:	addsmi	r0, r3, #4, 30
    885c:	andcs	sp, r0, #1073741886	; 0x4000003e
    8860:	subsvs	r4, sl, r9, lsr #12
    8864:			; <UNDEFINED> instruction: 0xf7fd4620
    8868:			; <UNDEFINED> instruction: 0xf7fdef88
    886c:	stmdavs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    8870:	mcr	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    8874:	strmi	r4, [r2], -r1, lsr #12
    8878:	ldrbtmi	r4, [r8], #-2260	; 0xfffff72c
    887c:			; <UNDEFINED> instruction: 0xf86ef025
    8880:			; <UNDEFINED> instruction: 0xf0012002
    8884:	blls	707160 <ftello64@plt+0x700214>
    8888:			; <UNDEFINED> instruction: 0xf43f2b01
    888c:	ldmmi	r0, {r0, r1, r2, r3, r6, r7, r9, sl, fp, sp, pc}^
    8890:			; <UNDEFINED> instruction: 0xf0014478
    8894:	bls	707540 <ftello64@plt+0x7005f4>
    8898:			; <UNDEFINED> instruction: 0xf0402a00
    889c:	stmiami	sp, {r1, r3, r5, r8, r9, pc}^
    88a0:			; <UNDEFINED> instruction: 0xf0014478
    88a4:	blls	707530 <ftello64@plt+0x7005e4>
    88a8:			; <UNDEFINED> instruction: 0xf0002b00
    88ac:	stmiami	sl, {r0, r7, r8, sl, pc}^
    88b0:			; <UNDEFINED> instruction: 0xf0014478
    88b4:			; <UNDEFINED> instruction: 0xf8d9fb19
    88b8:	stmdacs	r0, {r2, r6}
    88bc:	strbhi	pc, [sp, #-0]!	; <UNPREDICTABLE>
    88c0:	blx	fed448cc <ftello64@plt+0xfed3d980>
    88c4:	mcrcs	14, 0, r9, cr1, cr11, {0}
    88c8:			; <UNDEFINED> instruction: 0xf0004604
    88cc:	stmiami	r3, {r0, r1, r2, r4, r6, r8, sl, pc}^
    88d0:			; <UNDEFINED> instruction: 0xf0014478
    88d4:			; <UNDEFINED> instruction: 0xf8d9fb09
    88d8:	stmdacs	r0, {r2, r6}
    88dc:	strhi	pc, [sl]
    88e0:	blx	fe9448ec <ftello64@plt+0xfe93d9a0>
    88e4:	mcrcs	14, 0, r9, cr1, cr11, {0}
    88e8:			; <UNDEFINED> instruction: 0xf0004604
    88ec:	ldmmi	ip!, {r7, r8, sl, pc}
    88f0:			; <UNDEFINED> instruction: 0xf0014478
    88f4:			; <UNDEFINED> instruction: 0xf8d9faf9
    88f8:	stmdacs	r0, {r2, r6}
    88fc:	ldrbhi	pc, [r4, #-0]	; <UNPREDICTABLE>
    8900:	blx	fe54490c <ftello64@plt+0xfe53d9c0>
    8904:	mcrcs	14, 0, r9, cr1, cr11, {0}
    8908:			; <UNDEFINED> instruction: 0xf0004604
    890c:	ldmmi	r5!, {r1, r3, r6, r8, sl, pc}
    8910:			; <UNDEFINED> instruction: 0xf0014478
    8914:	andcs	pc, r1, #954368	; 0xe9000
    8918:	vhsub.s8	<illegal reg q12.5>, q0, q1
    891c:	addsmi	r2, r3, #-536870912	; 0xe0000000
    8920:			; <UNDEFINED> instruction: 0xf5b3d039
    8924:	pushle	{r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    8928:	rscsvc	pc, sp, #1862270976	; 0x6f000000
    892c:	blcs	499980 <ftello64@plt+0x492a34>
    8930:	ldm	pc, {r0, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8934:	stccs	0, cr15, [lr], #-12
    8938:	eorscc	r3, r0, r0, lsr r0
    893c:	eorscc	r3, r0, r0, lsr r0
    8940:	eorscc	r3, r0, r0, lsr r0
    8944:			; <UNDEFINED> instruction: 0x5e0a0a30
    8948:	vst4.16	{d16-d19}, [pc :64], fp
    894c:			; <UNDEFINED> instruction: 0xf8d974a0
    8950:	stmdacs	r0, {r2, r6}
    8954:	ldrbhi	pc, [pc], #0	; 895c <ftello64@plt+0x1a10>	; <UNPREDICTABLE>
    8958:	blx	1a44964 <ftello64@plt+0x1a3da18>
    895c:			; <UNDEFINED> instruction: 0xae1d991b
    8960:	tstls	sp, #0, 6
    8964:	stmdbcs	r0, {r7, r9, sl, lr}
    8968:	orrhi	pc, pc, #0
    896c:			; <UNDEFINED> instruction: 0x46309b1a
    8970:			; <UNDEFINED> instruction: 0xf0216819
    8974:	ldmib	sp, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    8978:	stmdbcc	r1, {r1, r3, r4, r8, ip, sp}
    897c:	tstls	fp, r4, lsl #6
    8980:			; <UNDEFINED> instruction: 0xe7f0931a
    8984:			; <UNDEFINED> instruction: 0xf0002b4b
    8988:	blcs	1ae97c8 <ftello64@plt+0x1ae287c>
    898c:	strbcs	sp, [r0], #-259	; 0xfffffefd
    8990:	strcs	lr, [r0], #2013	; 0x7dd
    8994:	bmi	fe542908 <ftello64@plt+0xfe53b9bc>
    8998:			; <UNDEFINED> instruction: 0x71acf240
    899c:	ldrbtmi	r4, [sl], #-2195	; 0xfffff76d
    89a0:			; <UNDEFINED> instruction: 0xf0254478
    89a4:	blls	406f10 <ftello64@plt+0x3fffc4>
    89a8:			; <UNDEFINED> instruction: 0xf0402b00
    89ac:	stmdals	r3!, {r4, r8, sl, pc}
    89b0:			; <UNDEFINED> instruction: 0xf95ef004
    89b4:			; <UNDEFINED> instruction: 0xf8d9e658
    89b8:	stmdacs	r0, {r2, r6}
    89bc:	ldrhi	pc, [lr, #-0]
    89c0:	blx	d449cc <ftello64@plt+0xd3da80>
    89c4:			; <UNDEFINED> instruction: 0xae1d991b
    89c8:	tstls	sp, #0, 6
    89cc:	stmdbcs	r0, {r2, r9, sl, lr}
    89d0:	ldrthi	pc, [r7], #0	; <UNPREDICTABLE>
    89d4:			; <UNDEFINED> instruction: 0x46309b1a
    89d8:			; <UNDEFINED> instruction: 0xf0216819
    89dc:	ldmib	sp, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
    89e0:	stmdbcc	r1, {r1, r3, r4, r8, ip, sp}
    89e4:	tstls	fp, r4, lsl #6
    89e8:			; <UNDEFINED> instruction: 0xe7f0931a
    89ec:	strbvc	pc, [r0], #1103	; 0x44f	; <UNPREDICTABLE>
    89f0:	vst1.32	{d30}, [pc :128]!
    89f4:	str	r7, [sl, r1, lsr #9]!
    89f8:			; <UNDEFINED> instruction: 0xf8d9991b
    89fc:	stmdbcs	r2, {r2, r6, lr}
    8a00:	bicshi	pc, r6, #0
    8a04:	strtmi	fp, [r0], -r4, lsr #2
    8a08:	blx	444a14 <ftello64@plt+0x43dac8>
    8a0c:			; <UNDEFINED> instruction: 0x4604991b
    8a10:			; <UNDEFINED> instruction: 0xf0002900
    8a14:	stmdbcs	r1, {r1, r2, r3, r5, r6, r7, r8, r9, pc}
    8a18:	mvnhi	pc, #0
    8a1c:			; <UNDEFINED> instruction: 0xf0002902
    8a20:	ldmdami	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, pc}^
    8a24:			; <UNDEFINED> instruction: 0xf0014478
    8a28:	blmi	1cc73ac <ftello64@plt+0x1cc0460>
    8a2c:	ldmib	sp, {r0, r1, r3, r4, r5, fp, sp, pc}^
    8a30:	ldrbtmi	r2, [fp], #-282	; 0xfffffee6
    8a34:			; <UNDEFINED> instruction: 0xf866f014
    8a38:	ldmdbls	fp, {r1, r2, r4, r9, sl, sp, lr, pc}
    8a3c:	movwcs	sl, #3101	; 0xc1d
    8a40:	stmdbcs	r0, {r0, r2, r3, r4, r8, r9, ip, pc}
    8a44:	strbthi	pc, [r7], #0	; <UNPREDICTABLE>
    8a48:			; <UNDEFINED> instruction: 0x46209b1a
    8a4c:			; <UNDEFINED> instruction: 0xf0216819
    8a50:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    8a54:	stmdbcc	r1, {r1, r3, r4, r8, ip, sp}
    8a58:	tstls	fp, r4, lsl #6
    8a5c:			; <UNDEFINED> instruction: 0xe7f0931a
    8a60:	ldrdcc	pc, [ip], -r9
    8a64:			; <UNDEFINED> instruction: 0xf0002b00
    8a68:	blls	6e9adc <ftello64@plt+0x6e2b90>
    8a6c:			; <UNDEFINED> instruction: 0xf0002b00
    8a70:	blcs	69a8c <ftello64@plt+0x62b40>
    8a74:	strthi	pc, [lr], #-0
    8a78:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    8a7c:	blx	d44a88 <ftello64@plt+0xd3db3c>
    8a80:			; <UNDEFINED> instruction: 0x4630495e
    8a84:			; <UNDEFINED> instruction: 0xf7fd4479
    8a88:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    8a8c:	rschi	pc, lr, #64	; 0x40
    8a90:	orrvs	pc, r0, #1325400064	; 0x4f000000
    8a94:	andcc	pc, r0, r9, asr #17
    8a98:	blmi	1681af8 <ftello64@plt+0x167abac>
    8a9c:			; <UNDEFINED> instruction: 0xf8c9447b
    8aa0:	ldrb	r3, [r4], #-108	; 0xffffff94
    8aa4:	svcvc	0x00fdf5b3
    8aa8:	cfldrsge	mvf15, [lr, #508]!	; 0x1fc
    8aac:			; <UNDEFINED> instruction: 0xf02f983e
    8ab0:			; <UNDEFINED> instruction: 0xf02ffce5
    8ab4:	blls	2c7e38 <ftello64@plt+0x2c0eec>
    8ab8:	blcs	2cbb8 <ftello64@plt+0x25c6c>
    8abc:	sbchi	pc, pc, #0
    8ac0:			; <UNDEFINED> instruction: 0xf0014618
    8ac4:	blls	287198 <ftello64@plt+0x28024c>
    8ac8:	blcs	1a2ec <ftello64@plt+0x133a0>
    8acc:	sbchi	pc, r8, #64	; 0x40
    8ad0:	ldrbt	r9, [r4], #3337	; 0xd09
    8ad4:	andeq	r7, r5, sl, asr ip
    8ad8:	andeq	r7, r5, sl, asr #24
    8adc:	andeq	r7, r5, ip, lsr ip
    8ae0:	andeq	r7, r5, lr, lsr #24
    8ae4:	andeq	r7, r5, sl
    8ae8:	andeq	r6, r3, r4, asr #24
    8aec:	andeq	r6, r3, r0, lsl #24
    8af0:	strdeq	r6, [r3], -ip
    8af4:	andeq	r6, r3, r8, asr #23
    8af8:			; <UNDEFINED> instruction: 0x00036bb0
    8afc:	muleq	r3, r8, fp
    8b00:	andeq	r6, r3, lr, lsl fp
    8b04:	andeq	r6, r3, r2, lsr sl
    8b08:	andeq	r6, r3, lr, asr #17
    8b0c:	andeq	r6, r3, r2, lsl #21
    8b10:	andeq	r6, r3, lr, asr #20
    8b14:	andeq	r6, r3, r6, lsr fp
    8b18:	andeq	r7, r5, r4, lsl r8
    8b1c:	andeq	r6, r3, r2, lsl #23
    8b20:	andeq	r7, r5, r4, ror #15
    8b24:	andeq	r1, r0, r3, lsr r3
    8b28:	andeq	r6, r3, ip, asr fp
    8b2c:	andeq	r6, r3, r4, asr fp
    8b30:			; <UNDEFINED> instruction: 0x00036cbe
    8b34:	muleq	r3, r8, ip
    8b38:	andeq	r6, r3, r8, lsl r7
    8b3c:	andeq	r6, r3, r2, lsl r8
    8b40:	andeq	r6, r3, sl, lsl #14
    8b44:	andeq	r6, r3, r0, lsr #18
    8b48:	andeq	r6, r3, lr, lsr #18
    8b4c:	andeq	r6, r3, r6, lsr #18
    8b50:	andeq	r6, r3, r2, lsr #16
    8b54:	andeq	r3, r4, r6, lsl #6
    8b58:	muleq	r3, r8, r8
    8b5c:	andeq	r6, r5, ip, lsl sl
    8b60:	andeq	r6, r3, sl, lsl pc
    8b64:	andeq	r6, r3, lr, lsl #26
    8b68:	andeq	r2, r4, r4, asr #15
    8b6c:	andeq	r6, r3, r6, asr #20
    8b70:	andeq	r6, r3, r4, asr #20
    8b74:	andeq	r6, r3, r6, asr #20
    8b78:	andeq	r6, r3, sl, asr #20
    8b7c:	andeq	r6, r3, sl, asr #20
    8b80:	andeq	r6, r3, r6, asr sl
    8b84:	andeq	r6, r3, sl, asr sl
    8b88:	andeq	r6, r3, sl, ror #20
    8b8c:	andeq	r6, r3, r6, ror sl
    8b90:	muleq	r3, r2, sl
    8b94:	muleq	r3, r8, sl
    8b98:	andeq	r6, r3, r6, lsr #21
    8b9c:			; <UNDEFINED> instruction: 0x00036ab8
    8ba0:	andeq	r6, r3, lr, asr #21
    8ba4:			; <UNDEFINED> instruction: 0x000364be
    8ba8:	ldrdeq	r6, [r3], -r8
    8bac:	andeq	r6, r3, r6, ror #21
    8bb0:	strdeq	r6, [r3], -r0
    8bb4:	strdeq	r6, [r3], -sl
    8bb8:	andeq	r6, r3, r4, lsl #22
    8bbc:	andeq	r6, r3, r8, lsl #22
    8bc0:	andeq	r6, r3, r2, lsl fp
    8bc4:	andeq	r6, r3, lr, asr r1
    8bc8:	andeq	r6, r3, r4, lsr #22
    8bcc:	andeq	r6, r3, sl, lsr #22
    8bd0:	andeq	r6, r3, r0, asr #25
    8bd4:	andeq	r6, r3, r4, ror #21
    8bd8:	andeq	r6, r3, r4, ror ip
    8bdc:	strdeq	r6, [r3], -r4
    8be0:	andeq	r6, r3, r4, lsl ip
    8be4:	ldrdeq	r6, [r3], -r4
    8be8:	andeq	r7, r3, r6, lsl #20
    8bec:	andeq	r6, r3, ip, ror #21
    8bf0:	andeq	r6, r3, r8, lsr #20
    8bf4:	muleq	r0, pc, r3	; <UNPREDICTABLE>
    8bf8:	andeq	r6, r3, r6, lsr #20
    8bfc:			; <UNDEFINED> instruction: 0x000363bc
    8c00:	andeq	r6, r3, ip, lsl r4
    8c04:			; <UNDEFINED> instruction: 0xf0002b4b
    8c08:			; <UNDEFINED> instruction: 0xf1a3824e
    8c0c:	bcs	3c95a4 <ftello64@plt+0x3c2658>
    8c10:	bcs	3fed50 <ftello64@plt+0x3f7e04>
    8c14:	tstge	r2, ip, asr #16
    8c18:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    8c1c:	smladmi	r8, r1, r4, r4
    8c20:	andeq	r0, r0, r5, lsr #1
    8c24:	andeq	r0, r0, r9, rrx
    8c28:	muleq	r0, r1, r0
    8c2c:	muleq	r0, r1, r0
    8c30:	muleq	r0, r1, r0
    8c34:	muleq	r0, r1, r0
    8c38:	muleq	r0, r1, r0
    8c3c:			; <UNDEFINED> instruction: 0xfffffcfb
    8c40:	muleq	r0, r1, r0
    8c44:	muleq	r0, r1, r0
    8c48:	muleq	r0, r1, r0
    8c4c:	muleq	r0, r1, r0
    8c50:	muleq	r0, r1, r0
    8c54:	muleq	r0, r1, r0
    8c58:	muleq	r0, r1, r0
    8c5c:	andeq	r0, r0, r1, asr #32
    8c60:	ldrdeq	pc, [r4], #-137	; 0xffffff77
    8c64:			; <UNDEFINED> instruction: 0xf0002800
    8c68:			; <UNDEFINED> instruction: 0xf0018332
    8c6c:	bls	706ff0 <ftello64@plt+0x7000a4>
    8c70:	bcs	1a488 <ftello64@plt+0x1353c>
    8c74:	msrhi	CPSR_s, #0
    8c78:			; <UNDEFINED> instruction: 0xf0002a01
    8c7c:			; <UNDEFINED> instruction: 0xf8df833e
    8c80:	ldrbtmi	r0, [r8], #-2008	; 0xfffff828
    8c84:			; <UNDEFINED> instruction: 0xf930f001
    8c88:	ldrdeq	pc, [r4], #-137	; 0xffffff77
    8c8c:			; <UNDEFINED> instruction: 0xf0002800
    8c90:			; <UNDEFINED> instruction: 0xf00182d7
    8c94:	bls	706fc8 <ftello64@plt+0x70007c>
    8c98:	bcs	1a4b0 <ftello64@plt+0x13564>
    8c9c:	sbchi	pc, sl, #0
    8ca0:			; <UNDEFINED> instruction: 0xf0002a01
    8ca4:			; <UNDEFINED> instruction: 0xf8df82ad
    8ca8:	ldrbtmi	r0, [r8], #-1972	; 0xfffff84c
    8cac:			; <UNDEFINED> instruction: 0xf91cf001
    8cb0:	sbfxne	pc, pc, #17, #13
    8cb4:	andcs	r2, r0, r5, lsl #4
    8cb8:			; <UNDEFINED> instruction: 0xf7fd4479
    8cbc:			; <UNDEFINED> instruction: 0xf024e9f2
    8cc0:	ldrb	pc, [r1], #3661	; 0xe4d	; <UNPREDICTABLE>
    8cc4:	ldrdeq	pc, [r4], #-137	; 0xffffff77
    8cc8:			; <UNDEFINED> instruction: 0xf0002800
    8ccc:			; <UNDEFINED> instruction: 0xf0018313
    8cd0:	ldmdbls	fp, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    8cd4:	stmdbcs	r0, {r2, r9, sl, lr}
    8cd8:	movwhi	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    8cdc:			; <UNDEFINED> instruction: 0xf0002901
    8ce0:			; <UNDEFINED> instruction: 0xf8df82ff
    8ce4:	ldrbtmi	r0, [r8], #-1920	; 0xfffff880
    8ce8:			; <UNDEFINED> instruction: 0xf8fef001
    8cec:	ldc2	0, cr15, [lr, #-156]	; 0xffffff64
    8cf0:			; <UNDEFINED> instruction: 0x1774f8df
    8cf4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8cf8:			; <UNDEFINED> instruction: 0xffaaf020
    8cfc:	eoreq	pc, r0, r9, asr #17
    8d00:	stmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d04:			; <UNDEFINED> instruction: 0x1764f8df
    8d08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8d0c:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d10:			; <UNDEFINED> instruction: 0xf7fd4604
    8d14:	stmdavs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    8d18:	bl	fecc6d14 <ftello64@plt+0xfecbfdc8>
    8d1c:	strmi	r4, [r2], -r9, lsr #12
    8d20:			; <UNDEFINED> instruction: 0xf0244620
    8d24:	andcs	pc, r2, fp, lsl lr	; <UNPREDICTABLE>
    8d28:			; <UNDEFINED> instruction: 0xffe2f000
    8d2c:			; <UNDEFINED> instruction: 0x2740f8df
    8d30:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    8d34:	blt	fe646d38 <ftello64@plt+0xfe63fdec>
    8d38:	ldrdeq	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
    8d3c:	svc	0x000af7fd
    8d40:			; <UNDEFINED> instruction: 0xf8d99d22
    8d44:	strbmi	r6, [r3], -ip, asr #1
    8d48:	svclt	0x001842bd
    8d4c:	svclt	0x000c2d65
    8d50:	tstcs	r0, r1, lsl #2
    8d54:	ldrtmi	r4, [r0], -r2, lsl #12
    8d58:			; <UNDEFINED> instruction: 0xff7ef033
    8d5c:			; <UNDEFINED> instruction: 0xf47f2800
    8d60:			; <UNDEFINED> instruction: 0xf8dfab3e
    8d64:	andcs	r1, r5, #16, 14	; 0x400000
    8d68:			; <UNDEFINED> instruction: 0xf7fd4479
    8d6c:			; <UNDEFINED> instruction: 0xf8d9e99a
    8d70:	tstls	r3, ip, rrx
    8d74:			; <UNDEFINED> instruction: 0xf8d94605
    8d78:			; <UNDEFINED> instruction: 0xf03400cc
    8d7c:	stmdbls	r3, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
    8d80:	strtmi	r4, [r8], -r2, lsl #12
    8d84:	stc2l	0, cr15, [sl, #144]!	; 0x90
    8d88:	bllt	a86d8c <ftello64@plt+0xa7fe40>
    8d8c:	andcs	r2, sl, #0, 2
    8d90:			; <UNDEFINED> instruction: 0xf7fd4630
    8d94:			; <UNDEFINED> instruction: 0xf8dfe818
    8d98:	ldrbtmi	r1, [r9], #-1760	; 0xfffff920
    8d9c:	ldrtmi	r4, [r0], -r5, lsl #12
    8da0:	svc	0x00f6f7fc
    8da4:			; <UNDEFINED> instruction: 0xf43f2800
    8da8:	vstrcs	s20, [r0, #-560]	; 0xfffffdd0
    8dac:	bge	fe286bb0 <ftello64@plt+0xfe27fc64>
    8db0:			; <UNDEFINED> instruction: 0x16c8f8df
    8db4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8db8:	svc	0x00eaf7fc
    8dbc:			; <UNDEFINED> instruction: 0xf43f2800
    8dc0:	stccs	14, cr10, [r2, #-412]	; 0xfffffe64
    8dc4:	mcrge	7, 3, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    8dc8:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    8dcc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8dd0:	svc	0x00def7fc
    8dd4:			; <UNDEFINED> instruction: 0xf0002800
    8dd8:	stfcsd	f0, [r5, #-328]	; 0xfffffeb8
    8ddc:	cmphi	pc, r0, asr #6	; <UNPREDICTABLE>
    8de0:	ldrtmi	r2, [r8], r1, lsl #14
    8de4:			; <UNDEFINED> instruction: 0x169cf8df
    8de8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8dec:	svc	0x00d0f7fc
    8df0:	stfcsd	f3, [r8, #-192]	; 0xffffff40
    8df4:	andshi	pc, r1, #0, 6
    8df8:	svceq	0x0000f1b8
    8dfc:	andhi	pc, sp, #0
    8e00:	movtmi	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    8e04:	andcc	pc, r0, r9, asr #17
    8e08:	blt	17c6e0c <ftello64@plt+0x17bfec0>
    8e0c:			; <UNDEFINED> instruction: 0xf024980b
    8e10:	tstcs	r7, r1, ror ip	; <UNPREDICTABLE>
    8e14:			; <UNDEFINED> instruction: 0xf0242000
    8e18:			; <UNDEFINED> instruction: 0xf7fefc87
    8e1c:			; <UNDEFINED> instruction: 0x2002bfb1
    8e20:	bl	feec6e1c <ftello64@plt+0xfeebfed0>
    8e24:	andcs	r4, fp, r5, lsl #12
    8e28:	blx	ff244eba <ftello64@plt+0xff23df6e>
    8e2c:	andcs	r4, sp, r2, lsl #12
    8e30:			; <UNDEFINED> instruction: 0xf0229204
    8e34:	andls	pc, r3, r3, asr #23
    8e38:			; <UNDEFINED> instruction: 0xf022200e
    8e3c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    8e40:	strmi	r3, [r1], -r3, lsl #4
    8e44:			; <UNDEFINED> instruction: 0xf8df9100
    8e48:	strtmi	r1, [r8], -r0, asr #12
    8e4c:			; <UNDEFINED> instruction: 0xf7fd4479
    8e50:	andcs	lr, r2, r0, ror #30
    8e54:	bl	fe846e50 <ftello64@plt+0xfe83ff04>
    8e58:	andcs	r4, pc, r5, lsl #12
    8e5c:	blx	febc4eee <ftello64@plt+0xfebbdfa2>
    8e60:			; <UNDEFINED> instruction: 0x1628f8df
    8e64:			; <UNDEFINED> instruction: 0x46024479
    8e68:			; <UNDEFINED> instruction: 0xf7fd4628
    8e6c:			; <UNDEFINED> instruction: 0xf7feef52
    8e70:			; <UNDEFINED> instruction: 0xf8dfbf78
    8e74:	andcs	r1, r5, #28, 12	; 0x1c00000
    8e78:			; <UNDEFINED> instruction: 0xf7fd4479
    8e7c:			; <UNDEFINED> instruction: 0xf024e912
    8e80:			; <UNDEFINED> instruction: 0xf7fefd3b
    8e84:			; <UNDEFINED> instruction: 0xf8dfbf75
    8e88:	andcs	r1, r5, #12, 12	; 0xc00000
    8e8c:			; <UNDEFINED> instruction: 0xf7fd4479
    8e90:	strmi	lr, [r5], -r8, lsl #18
    8e94:	ldrdeq	pc, [ip], #137	; 0x89
    8e98:			; <UNDEFINED> instruction: 0xf822f034
    8e9c:	strmi	r9, [r2], -ip, lsl #18
    8ea0:			; <UNDEFINED> instruction: 0xf0244628
    8ea4:			; <UNDEFINED> instruction: 0xf7fffd5b
    8ea8:			; <UNDEFINED> instruction: 0xf8dfbac6
    8eac:	andcs	r1, r5, #236, 10	; 0x3b000000
    8eb0:			; <UNDEFINED> instruction: 0xf7fd4479
    8eb4:			; <UNDEFINED> instruction: 0x4605e8f6
    8eb8:	ldrdeq	pc, [ip], #137	; 0x89
    8ebc:			; <UNDEFINED> instruction: 0xf810f034
    8ec0:	strmi	r9, [r2], -lr, lsl #18
    8ec4:			; <UNDEFINED> instruction: 0xf0244628
    8ec8:			; <UNDEFINED> instruction: 0xf7fffd49
    8ecc:			; <UNDEFINED> instruction: 0xf027ba9e
    8ed0:			; <UNDEFINED> instruction: 0xf8dffc2d
    8ed4:	strtmi	r1, [sl], -r8, asr #11
    8ed8:			; <UNDEFINED> instruction: 0xf0204479
    8edc:			; <UNDEFINED> instruction: 0x4605feb9
    8ee0:	strtmi	r2, [r9], -sp, lsr #32
    8ee4:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    8ee8:			; <UNDEFINED> instruction: 0xf7fd4628
    8eec:			; <UNDEFINED> instruction: 0xf7ffe89a
    8ef0:	ldmdbls	sl, {r0, r2, r3, r5, r7, r9, fp, ip, sp, pc}
    8ef4:	ldmdage	fp!, {r0, r9, fp, ip, sp}
    8ef8:	stmdavs	r9, {r0, r1, r3, r8, sl, fp, ip}
    8efc:			; <UNDEFINED> instruction: 0xf91ef007
    8f00:			; <UNDEFINED> instruction: 0xf43f2800
    8f04:			; <UNDEFINED> instruction: 0x2001abb1
    8f08:	cdp2	0, 15, cr15, cr2, cr0, {0}
    8f0c:	mcrge	6, 1, r4, cr4, cr8, {0}
    8f10:	blx	ff7c4faa <ftello64@plt+0xff7be05e>
    8f14:	strcc	pc, [r8, #2271]	; 0x8df
    8f18:			; <UNDEFINED> instruction: 0xf10d991f
    8f1c:	ldrbtmi	r0, [fp], #-2796	; 0xfffff514
    8f20:	mcr	6, 0, r4, cr8, cr0, {5}
    8f24:	tstls	sp, r0, lsl sl
    8f28:	stmdbcs	r0, {r0, r1, ip, pc}
    8f2c:	tstcc	r8, fp, lsr r0
    8f30:	bleq	45074 <ftello64@plt+0x3e128>
    8f34:	andcs	r4, r1, #70254592	; 0x4300000
    8f38:			; <UNDEFINED> instruction: 0xf8cd4650
    8f3c:			; <UNDEFINED> instruction: 0xf007b000
    8f40:			; <UNDEFINED> instruction: 0x4606ffdf
    8f44:	ldmdbls	sp, {r3, r4, r8, fp, ip, sp, pc}
    8f48:	tstls	sp, r9, lsl #16
    8f4c:	cdp	7, 1, cr14, cr8, cr13, {7}
    8f50:	andcs	r1, r5, #16, 20	; 0x10000
    8f54:			; <UNDEFINED> instruction: 0xf7fd4658
    8f58:	ldmdbls	sp, {r2, r5, r7, fp, sp, lr, pc}
    8f5c:	tstls	r4, r8, lsl #2
    8f60:	ldrtmi	r9, [r0], -r5
    8f64:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    8f68:	movwne	lr, #18909	; 0x49dd
    8f6c:	ldrmi	r4, [r8], -r2, lsl #12
    8f70:	ldc2l	0, cr15, [r4], #144	; 0x90
    8f74:			; <UNDEFINED> instruction: 0xf0254630
    8f78:	blls	7880b4 <ftello64@plt+0x781168>
    8f7c:			; <UNDEFINED> instruction: 0xf8cd213d
    8f80:	movwcc	fp, #32768	; 0x8000
    8f84:	ldrbmi	r4, [r0], -r2, lsl #12
    8f88:			; <UNDEFINED> instruction: 0xff94f003
    8f8c:			; <UNDEFINED> instruction: 0xf0254630
    8f90:	blls	78809c <ftello64@plt+0x781150>
    8f94:			; <UNDEFINED> instruction: 0xf8cd213c
    8f98:	movwcc	fp, #32768	; 0x8000
    8f9c:	ldrbmi	r4, [r0], -r2, lsl #12
    8fa0:			; <UNDEFINED> instruction: 0xff88f003
    8fa4:	ldmdbls	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    8fa8:			; <UNDEFINED> instruction: 0xf10dae23
    8fac:	tstls	sp, ip, ror #17
    8fb0:	stmdavs	fp, {r0, r3, r4, r5, r6, r8, ip, sp, pc}^
    8fb4:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    8fb8:	stmdavs	r9, {r1, ip, lr, pc}
    8fbc:			; <UNDEFINED> instruction: 0xe7f7911d
    8fc0:	tstcc	r8, r1, lsl sl
    8fc4:	andls	r4, r0, #64, 12	; 0x4000000
    8fc8:			; <UNDEFINED> instruction: 0xf0004632
    8fcc:	ldmdbls	sp, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    8fd0:			; <UNDEFINED> instruction: 0xf8d9e7f3
    8fd4:	stmiblt	fp!, {r7, ip, sp}
    8fd8:			; <UNDEFINED> instruction: 0xae23991e
    8fdc:	stmiaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8fe0:	cmnlt	r9, sp, lsl r1
    8fe4:	ldrbeq	r6, [r8, fp, asr #16]
    8fe8:	stmdavs	r9, {r1, sl, ip, lr, pc}
    8fec:			; <UNDEFINED> instruction: 0xe7f8911d
    8ff0:	tstcc	r8, r1, lsl fp
    8ff4:			; <UNDEFINED> instruction: 0x46404632
    8ff8:	movwcs	r9, #4864	; 0x1300
    8ffc:	blx	c45006 <ftello64@plt+0xc3e0ba>
    9000:			; <UNDEFINED> instruction: 0xe7f2991d
    9004:	blcs	192fc94 <ftello64@plt+0x1928d48>
    9008:	bge	178620c <ftello64@plt+0x177f2c0>
    900c:	blcs	2fc20 <ftello64@plt+0x28cd4>
    9010:	bge	1686214 <ftello64@plt+0x167f2c8>
    9014:			; <UNDEFINED> instruction: 0xf0242001
    9018:			; <UNDEFINED> instruction: 0xf7fffb5b
    901c:			; <UNDEFINED> instruction: 0x2c00ba54
    9020:	blge	1106124 <ftello64@plt+0x10ff1d8>
    9024:	andcs	r9, r1, #4063232	; 0x3e0000
    9028:			; <UNDEFINED> instruction: 0xf02f4629
    902c:			; <UNDEFINED> instruction: 0xf7fffafd
    9030:			; <UNDEFINED> instruction: 0xf8dfbb31
    9034:	andcs	r1, r5, #112, 8	; 0x70000000
    9038:	ldrbtmi	r2, [r9], #-0
    903c:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9040:	stc2	0, cr15, [ip], {36}	; 0x24
    9044:	ldmiblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9048:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    904c:	andcs	r2, r0, r5, lsl #4
    9050:			; <UNDEFINED> instruction: 0xf7fd4479
    9054:			; <UNDEFINED> instruction: 0xf024e826
    9058:			; <UNDEFINED> instruction: 0xf7fffc81
    905c:	svcls	0x000ab99b
    9060:			; <UNDEFINED> instruction: 0xf0009809
    9064:	strmi	pc, [r5], -r3, ror #29
    9068:	blt	a8706c <ftello64@plt+0xa80120>
    906c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9070:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9074:	mcr	7, 4, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    9078:			; <UNDEFINED> instruction: 0xf0402800
    907c:	vand	q12, q8, <illegal reg q2.5>
    9080:			; <UNDEFINED> instruction: 0xf8c94301
    9084:			; <UNDEFINED> instruction: 0xf7ff3000
    9088:	ldmdbls	sp, {r0, r1, r2, r3, r4, r8, fp, ip, sp, pc}
    908c:	strbmi	r4, [r2], -r3, lsr #12
    9090:			; <UNDEFINED> instruction: 0xf00ea83b
    9094:	ldmdals	sp, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9098:	blx	febc5124 <ftello64@plt+0xfebbe1d8>
    909c:			; <UNDEFINED> instruction: 0xf7fd4640
    90a0:			; <UNDEFINED> instruction: 0xf7ffe980
    90a4:	strbcs	fp, [r2], #-2785	; 0xfffff51f
    90a8:			; <UNDEFINED> instruction: 0xf8dfe451
    90ac:	strtmi	r1, [r8], -r4, lsl #8
    90b0:			; <UNDEFINED> instruction: 0xf7fc4479
    90b4:	stmdblt	r8!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    90b8:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    90bc:	rsbcc	pc, ip, r9, asr #17
    90c0:	stmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90c4:			; <UNDEFINED> instruction: 0x462849fc
    90c8:			; <UNDEFINED> instruction: 0xf7fc4479
    90cc:	mvnlt	lr, r2, ror #28
    90d0:			; <UNDEFINED> instruction: 0x462849fa
    90d4:			; <UNDEFINED> instruction: 0xf7fc4479
    90d8:			; <UNDEFINED> instruction: 0xb1b8ee5c
    90dc:			; <UNDEFINED> instruction: 0x462849f8
    90e0:			; <UNDEFINED> instruction: 0xf7fc4479
    90e4:	stmdblt	r8!, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    90e8:	ldrbtmi	r4, [fp], #-3062	; 0xfffff40a
    90ec:	rsbcc	pc, ip, r9, asr #17
    90f0:	pushlt	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90f4:			; <UNDEFINED> instruction: 0x462849f4
    90f8:			; <UNDEFINED> instruction: 0xf7fc4479
    90fc:	bllt	1044a2c <ftello64@plt+0x103dae0>
    9100:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    9104:	rsbcc	pc, ip, r9, asr #17
    9108:	stmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    910c:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    9110:	rsbcc	pc, ip, r9, asr #17
    9114:	ldmdblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9118:			; <UNDEFINED> instruction: 0xf0079825
    911c:			; <UNDEFINED> instruction: 0x4604faff
    9120:	stmdals	r5!, {r3, r4, r8, r9, ip, sp, pc}
    9124:			; <UNDEFINED> instruction: 0xf8b8f009
    9128:	strmi	r4, [r2], r1, lsr #12
    912c:	ldrbmi	r4, [r2], -r0, asr #12
    9130:	stc2	0, cr15, [r8], #-20	; 0xffffffec
    9134:	ldrbmi	r4, [r0], -r6, lsl #12
    9138:	svc	0x0072f7fc
    913c:			; <UNDEFINED> instruction: 0xf43f2e00
    9140:			; <UNDEFINED> instruction: 0xf7ffaa8d
    9144:	strtmi	fp, [r0], -r2, lsl #21
    9148:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    914c:			; <UNDEFINED> instruction: 0xf7ff6028
    9150:	stmibmi	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    9154:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9158:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    915c:	blmi	ff7b76a4 <ftello64@plt+0xff7b0758>
    9160:			; <UNDEFINED> instruction: 0xf8c9447b
    9164:			; <UNDEFINED> instruction: 0xf7ff306c
    9168:			; <UNDEFINED> instruction: 0x263bb8f2
    916c:	strcc	pc, [r0], -r0, asr #5
    9170:	blt	1b07174 <ftello64@plt+0x1b00228>
    9174:			; <UNDEFINED> instruction: 0x462849d9
    9178:			; <UNDEFINED> instruction: 0xf7fc4479
    917c:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
    9180:	msrhi	SPSR_xc, r0
    9184:			; <UNDEFINED> instruction: 0x462849d6
    9188:			; <UNDEFINED> instruction: 0xf7fc4479
    918c:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
    9190:	cmphi	fp, r0	; <UNPREDICTABLE>
    9194:			; <UNDEFINED> instruction: 0x462849d3
    9198:			; <UNDEFINED> instruction: 0xf7fc4479
    919c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    91a0:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    91a4:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
    91a8:	rsbcc	pc, ip, r9, asr #17
    91ac:	stmialt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    91b0:	stmiami	lr, {r2, r4, r5, r8, ip, sp, pc}^
    91b4:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    91b8:	blx	fe7c5252 <ftello64@plt+0xfe7be306>
    91bc:	strt	r9, [r7], #-2331	; 0xfffff6e5
    91c0:	ldmdavs	r8, {r1, r3, r4, r8, r9, fp, ip, pc}
    91c4:	cdp2	0, 0, cr15, cr6, cr0, {0}
    91c8:	andls	r9, r3, sl, lsl fp
    91cc:			; <UNDEFINED> instruction: 0xf0006858
    91d0:	stmdbls	r3, {r0, r9, sl, fp, ip, sp, lr, pc}
    91d4:	strmi	r2, [r2], -r0, lsl #6
    91d8:			; <UNDEFINED> instruction: 0xf00fa83b
    91dc:	strtmi	pc, [r0], -r1, asr #16
    91e0:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91e4:	blt	10471e8 <ftello64@plt+0x104029c>
    91e8:	ldmdavs	r8, {r1, r3, r4, r8, r9, fp, ip, pc}
    91ec:	ldc2l	0, cr15, [r2]
    91f0:	ldmdage	fp!, {r0, r9, sl, lr}
    91f4:			; <UNDEFINED> instruction: 0xf04f4623
    91f8:			; <UNDEFINED> instruction: 0xf00f32ff
    91fc:			; <UNDEFINED> instruction: 0xe7eef831
    9200:	stmdbls	r3!, {r1, r3, r4, r8, r9, fp, ip, pc}
    9204:	tstls	r3, r8, lsl r8
    9208:	stc2l	0, cr15, [r4]
    920c:	strtmi	r9, [r3], -r3, lsl #18
    9210:	ldmdage	fp!, {r1, r9, sl, lr}
    9214:			; <UNDEFINED> instruction: 0xf93cf011
    9218:	ldmibmi	r5!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    921c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9220:	ldc	7, cr15, [r6, #1008]!	; 0x3f0
    9224:	ldrsblt	fp, [r7, #-24]!	; 0xffffffe8
    9228:	movwvc	pc, #1135	; 0x46f	; <UNPREDICTABLE>
    922c:	andcc	pc, r0, r9, asr #17
    9230:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9234:	stmdbls	r3!, {r0, r1, r9, sl, lr}
    9238:			; <UNDEFINED> instruction: 0xf011a83b
    923c:	strb	pc, [lr, r9, lsr #18]	; <UNPREDICTABLE>
    9240:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    9244:	stmibmi	ip!, {r0, r2, r5, r8, sl, sp, lr, pc}
    9248:	ldrtmi	r2, [r8], -r5, lsl #4
    924c:			; <UNDEFINED> instruction: 0xf7fc4479
    9250:	ldrtmi	lr, [r1], -r8, lsr #30
    9254:	blx	fe0c52ee <ftello64@plt+0xfe0be3a2>
    9258:			; <UNDEFINED> instruction: 0xf0002002
    925c:			; <UNDEFINED> instruction: 0xf04ffd49
    9260:			; <UNDEFINED> instruction: 0xf8c933ff
    9264:	svccs	0x00003000
    9268:			; <UNDEFINED> instruction: 0xf8d9d1de
    926c:	bcs	11284 <ftello64@plt+0xa338>
    9270:	stmibge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    9274:	andvc	pc, r8, r9, asr #17
    9278:	ldmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    927c:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    9280:	cdp2	0, 5, cr15, cr4, cr0, {0}
    9284:			; <UNDEFINED> instruction: 0xf8d94606
    9288:	asrslt	r0, r4, #32
    928c:	stc2l	0, cr15, [lr]
    9290:	cmnlt	lr, r4, lsl #12
    9294:	ldrtmi	r4, [r1], -r2, lsl #12
    9298:			; <UNDEFINED> instruction: 0xf016a83b
    929c:	ldr	pc, [lr, pc, lsr #22]
    92a0:	ldrdeq	pc, [r4], #-137	; 0xffffff77
    92a4:	ldmmi	r6, {r3, r8, fp, ip, sp, pc}
    92a8:			; <UNDEFINED> instruction: 0xf0004478
    92ac:			; <UNDEFINED> instruction: 0x4604fdbf
    92b0:			; <UNDEFINED> instruction: 0x4621a83b
    92b4:	blx	fea45316 <ftello64@plt+0xfea3e3ca>
    92b8:	ldmmi	r2, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    92bc:			; <UNDEFINED> instruction: 0xe7e54478
    92c0:	ldmdage	fp!, {ip, pc}
    92c4:	stmdbls	r4!, {r0, r1, r4, r8, r9, fp, ip, pc}
    92c8:			; <UNDEFINED> instruction: 0xf952f010
    92cc:	stmmi	lr, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    92d0:	strb	r4, [sl], #1144	; 0x478
    92d4:	ldmdavs	r8, {r1, r3, r4, r8, r9, fp, ip, pc}
    92d8:	cdp2	0, 2, cr15, cr8, cr0, {0}
    92dc:	ldrb	r4, [r2, r6, lsl #12]
    92e0:	ldmdavs	r8, {r1, r3, r4, r8, r9, fp, ip, pc}
    92e4:	ldc2l	0, cr15, [r6, #-0]
    92e8:	ldmdage	fp!, {r0, r9, sl, lr}
    92ec:			; <UNDEFINED> instruction: 0xf0114622
    92f0:			; <UNDEFINED> instruction: 0xe774fe13
    92f4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    92f8:	blls	6c26a4 <ftello64@plt+0x6bb758>
    92fc:	ldmdavs	r8, {r2, r5, r8, fp, ip, pc}
    9300:			; <UNDEFINED> instruction: 0xf0009103
    9304:	stmdbls	r3, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    9308:	strls	r9, [r0], #-2835	; 0xfffff4ed
    930c:	ldmdage	fp!, {r1, r9, sl, lr}
    9310:			; <UNDEFINED> instruction: 0xf92ef010
    9314:	ldmdami	lr!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    9318:			; <UNDEFINED> instruction: 0xf7ff4478
    931c:			; <UNDEFINED> instruction: 0xf027bb1d
    9320:	ldmdbmi	ip!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    9324:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    9328:	ldc2	0, cr15, [r2], {32}
    932c:	stmib	sp, {r8, sp}^
    9330:			; <UNDEFINED> instruction: 0xf7fd0137
    9334:	orrlt	lr, r8, r2, asr #22
    9338:			; <UNDEFINED> instruction: 0xf7fc9837
    933c:			; <UNDEFINED> instruction: 0xf7ffee72
    9340:	ldmdbls	sp, {r0, r1, r5, r7, fp, ip, sp, pc}
    9344:			; <UNDEFINED> instruction: 0x4622a83b
    9348:	stc2l	0, cr15, [r8], #76	; 0x4c
    934c:			; <UNDEFINED> instruction: 0xf021981d
    9350:			; <UNDEFINED> instruction: 0x4620f953
    9354:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9358:	stmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    935c:	andcs	r4, r5, #1802240	; 0x1b8000
    9360:			; <UNDEFINED> instruction: 0xf7fc4479
    9364:	ldmdbls	r7!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    9368:	blx	ff1c5400 <ftello64@plt+0xff1be4b4>
    936c:	bge	ddc120 <ftello64@plt+0xdd51d4>
    9370:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    9374:			; <UNDEFINED> instruction: 0xf0132101
    9378:	ldrb	pc, [sp, r5, asr #23]	; <UNPREDICTABLE>
    937c:	movwcs	r9, #2330	; 0x91a
    9380:	ldmdage	fp!, {r0, r3, fp, sp, lr}
    9384:			; <UNDEFINED> instruction: 0xf0134622
    9388:	ldrtmi	pc, [r0], -pc, asr #29	; <UNPREDICTABLE>
    938c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9390:			; <UNDEFINED> instruction: 0xf47f4284
    9394:			; <UNDEFINED> instruction: 0xf7ffaf24
    9398:	stmdami	r1!, {r0, r1, r2, r5, r6, r8, fp, ip, sp, pc}^
    939c:			; <UNDEFINED> instruction: 0xf7ff4478
    93a0:	ldmdbls	sl, {r0, r1, r2, r3, r7, r9, fp, ip, sp, pc}
    93a4:			; <UNDEFINED> instruction: 0xe7eb4633
    93a8:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    93ac:	blt	fea473b0 <ftello64@plt+0xfea40464>
    93b0:			; <UNDEFINED> instruction: 0xf005a83b
    93b4:	stmdacs	r0, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
    93b8:	ldmdbge	r6, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    93bc:	stc	7, cr15, [r8], {253}	; 0xfd
    93c0:	ldmdami	r9, {r0, r9, sl, lr}^
    93c4:			; <UNDEFINED> instruction: 0xf0244478
    93c8:			; <UNDEFINED> instruction: 0xf7fffac9
    93cc:			; <UNDEFINED> instruction: 0xf7fdb94d
    93d0:			; <UNDEFINED> instruction: 0x4601e8f0
    93d4:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    93d8:	blx	1645472 <ftello64@plt+0x163e526>
    93dc:			; <UNDEFINED> instruction: 0xf026980f
    93e0:	ldmdami	r3, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    93e4:			; <UNDEFINED> instruction: 0xf0244478
    93e8:			; <UNDEFINED> instruction: 0xf7fffb51
    93ec:	ldmdbls	sl, {r5, r6, r7, r9, fp, ip, sp, pc}
    93f0:	strb	r2, [r5, r2, lsl #6]
    93f4:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    93f8:	blt	1cc73fc <ftello64@plt+0x1cc04b0>
    93fc:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    9400:	blt	ff7c7404 <ftello64@plt+0xff7c04b8>
    9404:	ldmdbls	sp, {r0, r1, r3, r4, r5, fp, sp, pc}
    9408:			; <UNDEFINED> instruction: 0xf9bcf002
    940c:			; <UNDEFINED> instruction: 0xf021981d
    9410:			; <UNDEFINED> instruction: 0xf7fff8f3
    9414:	ldmdbls	sp, {r0, r3, r5, r8, fp, ip, sp, pc}
    9418:			; <UNDEFINED> instruction: 0xf014a83b
    941c:	ldmdals	sp, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    9420:			; <UNDEFINED> instruction: 0xf8eaf021
    9424:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9428:	strtmi	r2, [r8], r0, lsl #10
    942c:	stmdbmi	r3, {r1, r3, r4, r6, r7, sl, sp, lr, pc}^
    9430:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9434:	stc	7, cr15, [ip], #1008	; 0x3f0
    9438:			; <UNDEFINED> instruction: 0xf47e2800
    943c:	blmi	1035264 <ftello64@plt+0x102e318>
    9440:			; <UNDEFINED> instruction: 0xf8c9447b
    9444:			; <UNDEFINED> instruction: 0xf7fe306c
    9448:	blmi	fb9258 <ftello64@plt+0xfb230c>
    944c:			; <UNDEFINED> instruction: 0xf8c9447b
    9450:			; <UNDEFINED> instruction: 0xf7fe306c
    9454:	svclt	0x0000bf7c
    9458:	andeq	r6, r3, r6, asr r7
    945c:	andeq	r6, r3, r6, lsl r7
    9460:	ldrdeq	r6, [r3], -r8
    9464:	andeq	r6, r3, lr, lsl #15
    9468:	muleq	r3, r6, pc	; <UNPREDICTABLE>
    946c:	andeq	r5, r3, r2, asr #31
    9470:			; <UNDEFINED> instruction: 0x000363b6
    9474:	andeq	r6, r3, r8, lsl r3
    9478:	muleq	r3, lr, r0
    947c:	andeq	r6, r3, sl, lsl #1
    9480:	andeq	r6, r3, sl, ror r0
    9484:	andeq	r6, r3, sl, rrx
    9488:	andeq	r5, r3, r0, ror #30
    948c:	andeq	r7, r3, r8, ror r7
    9490:	andeq	r5, r3, r0, asr #30
    9494:	andeq	r6, r3, r8, lsr #4
    9498:	andeq	r6, r3, r4, lsl #4
    949c:	andeq	r6, r3, r8, lsr #4
    94a0:	andeq	r6, r3, lr, lsr #4
    94a4:	andeq	r6, r3, lr, lsl r0
    94a8:	andeq	r6, r3, r8
    94ac:	ldrdeq	r5, [r3], -r6
    94b0:	andeq	r5, r3, r0, asr #28
    94b4:	andeq	r5, r3, lr, lsr lr
    94b8:	andeq	r5, r3, r8, asr #28
    94bc:	andeq	r5, r3, r4, asr #28
    94c0:	andeq	r5, r3, r0, ror #28
    94c4:	andeq	r5, r3, r2, ror #28
    94c8:	andeq	r5, r3, r0, ror lr
    94cc:	andeq	r5, r3, r2, ror lr
    94d0:	andeq	r5, r3, r6, lsl lr
    94d4:	andeq	r5, r3, sl, lsr lr
    94d8:	andeq	r5, r3, r8, lsr lr
    94dc:	andeq	r5, r3, r4, lsr lr
    94e0:	andeq	r5, r3, r0, lsr lr
    94e4:	andeq	r5, r3, r8, asr #28
    94e8:	andeq	r5, r3, r6, asr #28
    94ec:	andeq	r6, r3, r2, ror #4
    94f0:	andeq	r5, r3, lr, lsr ip
    94f4:	andeq	r5, r3, r6, ror #19
    94f8:	andeq	r5, r3, r8, lsl ip
    94fc:	andeq	r5, r3, sl, lsr #19
    9500:	andeq	r5, r3, r0, lsl #19
    9504:	andeq	r5, r3, ip, ror #18
    9508:	andeq	r5, r3, r8, asr r9
    950c:	andeq	r5, r3, r2, lsr r9
    9510:	andeq	r5, r3, r0, lsl r9
    9514:	strdeq	r5, [r3], -r2
    9518:	andeq	r5, r3, r8, asr #27
    951c:	andeq	r0, r0, pc, asr sl
    9520:	andeq	r5, r3, ip, lsl #17
    9524:	andeq	r5, r3, lr, ror r8
    9528:	andeq	r6, r3, r0, ror r1
    952c:	andeq	r5, r3, r6, ror pc
    9530:	muleq	r3, r4, pc	; <UNPREDICTABLE>
    9534:	andeq	r5, r3, r2, lsr r8
    9538:	andeq	r5, r3, sl, lsr #16
    953c:	ldrdeq	r5, [r3], -r6
    9540:	ldrdeq	r5, [r3], -r4
    9544:	andeq	r5, r3, r8, ror fp
    9548:	bleq	4568c <ftello64@plt+0x3e740>
    954c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9550:	strbtmi	fp, [sl], -r2, lsl #24
    9554:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    9558:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    955c:	ldrmi	sl, [sl], #776	; 0x308
    9560:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    9564:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    9568:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    956c:			; <UNDEFINED> instruction: 0xf85a4b06
    9570:	stmdami	r6, {r0, r1, ip, sp}
    9574:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    9578:	svc	0x007cf7fc
    957c:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    9580:	andeq	r5, r5, ip, lsr #7
    9584:	andeq	r0, r0, r4, asr #12
    9588:	muleq	r0, r4, r6
    958c:			; <UNDEFINED> instruction: 0x000006b0
    9590:	ldr	r3, [pc, #20]	; 95ac <ftello64@plt+0x2660>
    9594:	ldr	r2, [pc, #20]	; 95b0 <ftello64@plt+0x2664>
    9598:	add	r3, pc, r3
    959c:	ldr	r2, [r3, r2]
    95a0:	cmp	r2, #0
    95a4:	bxeq	lr
    95a8:	b	654c <__gmon_start__@plt>
    95ac:	andeq	r5, r5, ip, lsl #7
    95b0:	andeq	r0, r0, r4, lsl #13
    95b4:	blmi	1db5d4 <ftello64@plt+0x1d4688>
    95b8:	bmi	1da7a0 <ftello64@plt+0x1d3854>
    95bc:	addmi	r4, r3, #2063597568	; 0x7b000000
    95c0:	andle	r4, r3, sl, ror r4
    95c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    95c8:	ldrmi	fp, [r8, -r3, lsl #2]
    95cc:	svclt	0x00004770
    95d0:	strdeq	r6, [r5], -r8
    95d4:	strdeq	r6, [r5], -r4
    95d8:	andeq	r5, r5, r8, ror #6
    95dc:	andeq	r0, r0, r4, asr r6
    95e0:	stmdbmi	r9, {r3, fp, lr}
    95e4:	bmi	25a7cc <ftello64@plt+0x253880>
    95e8:	bne	25a7d4 <ftello64@plt+0x253888>
    95ec:	svceq	0x00cb447a
    95f0:			; <UNDEFINED> instruction: 0x01a1eb03
    95f4:	andle	r1, r3, r9, asr #32
    95f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    95fc:	ldrmi	fp, [r8, -r3, lsl #2]
    9600:	svclt	0x00004770
    9604:	andeq	r6, r5, ip, asr #9
    9608:	andeq	r6, r5, r8, asr #9
    960c:	andeq	r5, r5, ip, lsr r3
    9610:			; <UNDEFINED> instruction: 0x000006bc
    9614:	blmi	2b6a3c <ftello64@plt+0x2afaf0>
    9618:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    961c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    9620:	blmi	277bd4 <ftello64@plt+0x270c88>
    9624:	ldrdlt	r5, [r3, -r3]!
    9628:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    962c:			; <UNDEFINED> instruction: 0xf7fc6818
    9630:			; <UNDEFINED> instruction: 0xf7ffebbc
    9634:	blmi	1c9538 <ftello64@plt+0x1c25ec>
    9638:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    963c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    9640:	muleq	r5, r6, r4
    9644:	andeq	r5, r5, ip, lsl #6
    9648:	andeq	r0, r0, r0, asr r6
    964c:	ldrdeq	r5, [r5], -r6
    9650:	andeq	r6, r5, r6, ror r4
    9654:	svclt	0x0000e7c4
    9658:			; <UNDEFINED> instruction: 0xf7fd2019
    965c:	svclt	0x0000bb0f
    9660:	strdlt	fp, [r3], r0
    9664:	strmi	r4, [lr], -r5, lsl #12
    9668:	ldrmi	r9, [r3], -r0, lsl #6
    966c:	svcls	0x00082200
    9670:	mcrr2	0, 0, pc, r6, cr7	; <UNPREDICTABLE>
    9674:			; <UNDEFINED> instruction: 0x4604b1b8
    9678:			; <UNDEFINED> instruction: 0xf7fdb1bf
    967c:	ldrtmi	lr, [r1], -sl, lsr #21
    9680:	ldmdami	r3, {r1, r9, sl, lr}
    9684:			; <UNDEFINED> instruction: 0xf0244478
    9688:	strtmi	pc, [r0], -r9, ror #18
    968c:			; <UNDEFINED> instruction: 0xf8c2f025
    9690:	ldrtmi	r2, [r3], -r0, lsl #8
    9694:	strls	r2, [r8], #-316	; 0xfffffec4
    9698:	strtmi	r4, [r8], -r2, lsl #12
    969c:	pop	{r0, r1, ip, sp, pc}
    96a0:			; <UNDEFINED> instruction: 0xf00340f0
    96a4:	andlt	fp, r3, r7, lsl #24
    96a8:	stmdbmi	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    96ac:	ldrtmi	r2, [r8], -r5, lsl #4
    96b0:			; <UNDEFINED> instruction: 0xf7fc4479
    96b4:			; <UNDEFINED> instruction: 0x4605ecf6
    96b8:			; <UNDEFINED> instruction: 0xf7fd4620
    96bc:	ldrtmi	lr, [r1], -sl, lsl #21
    96c0:	strtmi	r4, [r8], -r2, lsl #12
    96c4:	pop	{r0, r1, ip, sp, pc}
    96c8:			; <UNDEFINED> instruction: 0xf02440f0
    96cc:	svclt	0x0000b915
    96d0:	strdeq	r5, [r3], -r8
    96d4:	andeq	r5, r3, r8, ror #5
    96d8:			; <UNDEFINED> instruction: 0x4606b570
    96dc:			; <UNDEFINED> instruction: 0x460c4d13
    96e0:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    96e4:	andcs	fp, r0, fp, asr #19
    96e8:	strmi	r4, [r5], -r0, lsr #15
    96ec:			; <UNDEFINED> instruction: 0xf7fc4630
    96f0:			; <UNDEFINED> instruction: 0x4604efb6
    96f4:			; <UNDEFINED> instruction: 0xf7fc4628
    96f8:	strtmi	lr, [r0], #-4018	; 0xfffff04e
    96fc:			; <UNDEFINED> instruction: 0xf7fc3002
    9700:			; <UNDEFINED> instruction: 0x4631ea98
    9704:			; <UNDEFINED> instruction: 0xf7fc4604
    9708:			; <UNDEFINED> instruction: 0x2320ecb2
    970c:			; <UNDEFINED> instruction: 0xf8004629
    9710:			; <UNDEFINED> instruction: 0xf7fc3b01
    9714:			; <UNDEFINED> instruction: 0x4620edf4
    9718:	andcs	fp, r0, #112, 26	; 0x1c00
    971c:			; <UNDEFINED> instruction: 0x46112018
    9720:	b	febc771c <ftello64@plt+0xfebc07d0>
    9724:	eorvs	r2, fp, r0, lsl #6
    9728:	svclt	0x0000e7dd
    972c:	andeq	r5, r5, r4, lsr #18
    9730:	svcmi	0x00f8e92d
    9734:	ldrmi	r4, [r7], -r8, lsl #13
    9738:			; <UNDEFINED> instruction: 0xf7fc4681
    973c:	blmi	9c5584 <ftello64@plt+0x9be638>
    9740:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9744:	blcs	10960 <ftello64@plt+0x9a14>
    9748:	strcs	sp, [r1], #-322	; 0xfffffebe
    974c:	ldrmi	r4, [r8, r0, lsr #12]!
    9750:	strtmi	r4, [r0], -r3, lsl #12
    9754:	stmdblt	r3!, {r0, sl, ip, sp}
    9758:	strcc	r4, [r2, #-1984]	; 0xfffff840
    975c:	svc	0x007ef7fc
    9760:			; <UNDEFINED> instruction: 0xf5b44405
    9764:	mvnsle	r7, r8, asr #31
    9768:	andseq	pc, r5, r5, lsl #2
    976c:	ldrdge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9770:	b	17c7768 <ftello64@plt+0x17c081c>
    9774:	ldrbtmi	r2, [sl], #768	; 0x300
    9778:	strcs	r4, [r1], #-1565	; 0xfffff9e3
    977c:	andvc	r4, r3, r3, lsl #13
    9780:			; <UNDEFINED> instruction: 0xf8bae011
    9784:			; <UNDEFINED> instruction: 0xf89a2000
    9788:	eorhi	r3, sl, r2
    978c:	svccc	0x0002f806
    9790:	strbmi	r4, [r0, r0, lsr #12]
    9794:	ldrtmi	r4, [r0], -r1, lsl #12
    9798:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    979c:	strcc	r4, [r1], #-1541	; 0xfffff9fb
    97a0:	svcvc	0x00c8f5b4
    97a4:	strtmi	sp, [r0], -ip
    97a8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    97ac:			; <UNDEFINED> instruction: 0x462ed1f7
    97b0:	mvnle	r2, r0, lsl #26
    97b4:	ldrbmi	r4, [r8], -r9, asr #12
    97b8:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    97bc:	strb	r4, [r7, r6, lsl #12]!
    97c0:	blmi	1f5c3c <ftello64@plt+0x1eecf0>
    97c4:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    97c8:	ldrbmi	r8, [r8], -fp, lsr #32
    97cc:	svchi	0x00f8e8bd
    97d0:			; <UNDEFINED> instruction: 0xf7fd201e
    97d4:	sbfx	lr, r6, #20, #25
    97d8:	andeq	r5, r5, r4, asr #17
    97dc:	andeq	r5, r3, lr, asr #4
    97e0:	andeq	r2, r4, r0, lsr #2
    97e4:	stmdacc	r1, {r0, r1, r2, r6, r8, r9, fp, lr}
    97e8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    97ec:	stmdacs	r8!, {r1, r7, ip, sp, pc}
    97f0:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    97f4:	ldrne	pc, [r8, #-0]
    97f8:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    97fc:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    9800:	strne	r1, [r4, #1409]	; 0x581
    9804:	strbne	r1, [r4, #-1301]!	; 0xfffffaeb
    9808:	strbne	r3, [r1, #-1072]	; 0xfffffbd0
    980c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    9810:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    9814:	ldrbpl	r7, [r1, #-3150]	; 0xfffff3b2
    9818:	ldrne	r6, [r5, #-1825]	; 0xfffff8df
    981c:	rsbseq	r1, r8, r5, lsl r8
    9820:	andlt	r2, r2, r0
    9824:	ldmdbmi	r8!, {r4, r8, sl, fp, ip, sp, pc}
    9828:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    982c:	andlt	r2, r2, r0
    9830:			; <UNDEFINED> instruction: 0x4010e8bd
    9834:	ldclt	7, cr15, [r2], #-1008	; 0xfffffc10
    9838:	ldrbtmi	r4, [ip], #-3124	; 0xfffff3cc
    983c:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    9840:	ldmdbmi	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    9844:	ldmdami	r4!, {r0, r1, r4, r5, r9, fp, lr}
    9848:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    984c:			; <UNDEFINED> instruction: 0xf7ff4478
    9850:	rscvs	pc, r0, pc, ror #30
    9854:	ldmdbmi	r1!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9858:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    985c:	ldcmi	7, cr14, [r0], #-920	; 0xfffffc68
    9860:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9864:	bicsle	r2, ip, r0, lsl #16
    9868:	stmdami	pc!, {r1, r2, r3, r5, r9, fp, lr}	; <UNPREDICTABLE>
    986c:	ldrbtmi	r5, [r8], #-2201	; 0xfffff767
    9870:			; <UNDEFINED> instruction: 0xff32f7ff
    9874:	ldrb	r6, [r4, r0, lsr #32]
    9878:	ldrbtmi	r4, [ip], #-3116	; 0xfffff3d4
    987c:	stmdacs	r0, {r5, r6, fp, sp, lr}
    9880:	bmi	afdfc4 <ftello64@plt+0xaf7078>
    9884:	ldmpl	r9, {r0, r1, r3, r5, fp, lr}
    9888:			; <UNDEFINED> instruction: 0xf7ff4478
    988c:	rsbvs	pc, r0, r5, lsr #30
    9890:	stmdami	r9!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    9894:			; <UNDEFINED> instruction: 0xe7c44478
    9898:	andcs	r4, r5, #40, 18	; 0xa0000
    989c:			; <UNDEFINED> instruction: 0xe7c54479
    98a0:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    98a4:	stmdacs	r0, {r5, r7, fp, sp, lr}
    98a8:	stmdbmi	r6!, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
    98ac:	stmdami	r7!, {r1, r2, r5, r9, fp, lr}
    98b0:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    98b4:			; <UNDEFINED> instruction: 0xf7ff4478
    98b8:	adcvs	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
    98bc:	stmdami	r4!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    98c0:			; <UNDEFINED> instruction: 0xe7ae4478
    98c4:	ldrbtmi	r4, [ip], #-3107	; 0xfffff3dd
    98c8:	stmdacs	r0, {r5, r8, fp, sp, lr}
    98cc:	stmdbmi	r2!, {r0, r3, r5, r7, r8, ip, lr, pc}
    98d0:	stmdami	r3!, {r1, r5, r9, fp, lr}
    98d4:	ldrbtmi	r5, [sl], #-2139	; 0xfffff7a5
    98d8:			; <UNDEFINED> instruction: 0x46194478
    98dc:			; <UNDEFINED> instruction: 0xf7ff9301
    98e0:	msrvs	LR_irq, r7
    98e4:	ldmdbmi	pc, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    98e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    98ec:	mullt	r2, lr, r7
    98f0:			; <UNDEFINED> instruction: 0x4010e8bd
    98f4:	svclt	0x001af026
    98f8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    98fc:	ldmdami	fp, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    9900:			; <UNDEFINED> instruction: 0xe78e4478
    9904:	andeq	r5, r5, lr, lsr r1
    9908:	strdeq	r5, [r3], -r2
    990c:	andeq	r6, r5, sl, ror r2
    9910:	andeq	r0, r0, ip, lsr #13
    9914:	andeq	r0, r0, r7, asr r1
    9918:	andeq	r5, r3, r4, asr #5
    991c:	muleq	r3, lr, r1
    9920:	andeq	r6, r5, r4, asr r2
    9924:	andeq	r0, r0, ip, ror r6
    9928:	andeq	r5, r3, sl, ror #4
    992c:	andeq	r6, r5, sl, lsr r2
    9930:	andeq	r0, r0, ip, asr r6
    9934:	andeq	r5, r3, ip, asr r2
    9938:	andeq	r5, r3, r4, asr r1
    993c:	andeq	r5, r3, r0, asr r2
    9940:	andeq	r6, r5, r2, lsl r2
    9944:	andeq	r0, r0, r8, ror #12
    9948:	andeq	r0, r0, fp, lsl #2
    994c:	andeq	r5, r3, r0, asr r2
    9950:	andeq	r5, r3, ip, lsl r1
    9954:	andeq	r6, r5, lr, ror #3
    9958:	muleq	r0, r8, r6
    995c:	andeq	r0, r0, r7, lsl r1
    9960:	andeq	r5, r3, r4, asr #4
    9964:	andeq	r5, r3, r2, ror #2
    9968:	andeq	r5, r3, lr, asr #1
    996c:	strdeq	r5, [r3], -r0
    9970:	strmi	r4, [sl], -r9, lsl #22
    9974:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    9978:	strmi	r4, [r1], -r8, lsl #24
    997c:	bvs	fe61fdf0 <ftello64@plt+0xfe618ea4>
    9980:	mrc2	0, 5, pc, cr2, cr0, {1}
    9984:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    9988:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    998c:	stmdami	r4, {r0, r9, sl, lr}
    9990:			; <UNDEFINED> instruction: 0xf0244478
    9994:	svclt	0x0000f81f
    9998:			; <UNDEFINED> instruction: 0x00054fb2
    999c:	andeq	r0, r0, ip, asr #13
    99a0:	muleq	r3, r4, r1
    99a4:	andle	r2, r5, r1, lsl #16
    99a8:	msrne	CPSR_fsc, #64, 4
    99ac:	mulle	r1, r8, r2
    99b0:	ldrbmi	r2, [r0, -r1]!
    99b4:	mrscs	r2, (UNDEF: 56)
    99b8:			; <UNDEFINED> instruction: 0xf7fc461a
    99bc:	svclt	0x0000b99f
    99c0:	svcvc	0x0099f5b0
    99c4:			; <UNDEFINED> instruction: 0xf5b0dc09
    99c8:	ble	2e9830 <ftello64@plt+0x2e28e4>
    99cc:	andle	r2, r9, r2, lsl #16
    99d0:	blcs	918e4 <ftello64@plt+0x8a998>
    99d4:	andcs	sp, r1, r6, lsl #18
    99d8:	vld1.16	{d20}, [pc :256], r0
    99dc:	stmiane	r3, {r1, r3, r4, r7, r8, r9, ip, sp, lr}^
    99e0:	ldmle	r8!, {r0, r1, r8, r9, fp, sp}^
    99e4:	mrscs	r2, (UNDEF: 56)
    99e8:			; <UNDEFINED> instruction: 0xf7fd461a
    99ec:	svclt	0x0000b9af
    99f0:	stcle	8, cr2, [r6], {11}
    99f4:	stcle	8, cr2, [r8], {7}
    99f8:	blcs	9130c <ftello64@plt+0x8a3c0>
    99fc:	andcs	sp, r1, r5, lsl #18
    9a00:	vaba.s8	q10, q0, q8
    9a04:	addsmi	r1, r8, #-1006632960	; 0xc4000000
    9a08:	movwcs	sp, #505	; 0x1f9
    9a0c:	ldrmi	r2, [sl], -r8, lsl #2
    9a10:	mcrlt	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    9a14:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    9a18:	ldrtmi	r4, [r4], -r6, lsl #12
    9a1c:	stmdavs	r0!, {r1, r2, r4, r5, fp, sp, lr}^
    9a20:	b	fffc7a18 <ftello64@plt+0xfffc0acc>
    9a24:			; <UNDEFINED> instruction: 0xf7fc68e0
    9a28:	stmdbvs	r5!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    9a2c:	teqlt	sp, r8, lsr #12
    9a30:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    9a34:	strmi	r2, [r2], -r0, lsl #2
    9a38:			; <UNDEFINED> instruction: 0xf7fc4628
    9a3c:	stmdbvs	r5!, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    9a40:			; <UNDEFINED> instruction: 0xf7fc4628
    9a44:	stmdbvs	r0!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    9a48:	b	ffac7a40 <ftello64@plt+0xffac0af4>
    9a4c:			; <UNDEFINED> instruction: 0xf7fc4620
    9a50:	vmlscs.f32	s28, s1, s17
    9a54:	ldfltp	f5, [r0, #-900]!	; 0xfffffc7c
    9a58:	svclt	0x00004770
    9a5c:	svcmi	0x00f0e92d
    9a60:	addlt	r4, r3, r3, lsl #13
    9a64:	andcs	r4, r1, pc, lsl #12
    9a68:			; <UNDEFINED> instruction: 0x46902118
    9a6c:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a70:			; <UNDEFINED> instruction: 0xf1bb4606
    9a74:			; <UNDEFINED> instruction: 0xf0000f00
    9a78:			; <UNDEFINED> instruction: 0xf8df8098
    9a7c:			; <UNDEFINED> instruction: 0xf04fa260
    9a80:	blmi	fe5cbe88 <ftello64@plt+0xfe5c4f3c>
    9a84:	ldrbtmi	r2, [sl], #1281	; 0x501
    9a88:	movwls	r4, #1147	; 0x47b
    9a8c:			; <UNDEFINED> instruction: 0x4658213a
    9a90:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    9a94:			; <UNDEFINED> instruction: 0x4604b318
    9a98:	ldrbmi	r2, [r8], -r0, lsl #4
    9a9c:	blcs	87ab4 <ftello64@plt+0x80b68>
    9aa0:			; <UNDEFINED> instruction: 0xf80af020
    9aa4:	stclne	14, cr1, [r9], #-424	; 0xfffffe58
    9aa8:	vpmax.s8	d2, d0, d4
    9aac:	ldm	pc, {r2, r4, r8, pc}^	; <UNPREDICTABLE>
    9ab0:	stmdbcs	r3, {r1, ip, sp, lr, pc}
    9ab4:	subseq	r3, r5, r1, lsr #14
    9ab8:	muleq	r0, fp, r8
    9abc:			; <UNDEFINED> instruction: 0xf0002800
    9ac0:			; <UNDEFINED> instruction: 0x4658809c
    9ac4:	svc	0x006cf7fc
    9ac8:	stccs	0, cr6, [r0], {112}	; 0x70
    9acc:	sxtabmi	sp, r3, r8
    9ad0:			; <UNDEFINED> instruction: 0x4658213a
    9ad4:			; <UNDEFINED> instruction: 0xf7fc2502
    9ad8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    9adc:			; <UNDEFINED> instruction: 0x4658d1db
    9ae0:			; <UNDEFINED> instruction: 0xf01f3d01
    9ae4:	stccs	15, cr15, [r4, #-932]	; 0xfffffc5c
    9ae8:	ldm	pc, {r1, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9aec:	cdpls	0, 4, cr15, cr3, cr5, {0}
    9af0:	mlseq	r2, r2, ip, sl
    9af4:	mulcs	r0, fp, r8
    9af8:	bcs	12f10 <ftello64@plt+0xbfc4>
    9afc:	sbcshi	pc, r4, r0, asr #32
    9b00:	strb	r4, [r3, r3, lsr #13]
    9b04:	mulcs	r0, fp, r8
    9b08:	bcs	12f1c <ftello64@plt+0xbfd0>
    9b0c:			; <UNDEFINED> instruction: 0x4658d0f8
    9b10:	tstcs	r0, sl, lsl #4
    9b14:			; <UNDEFINED> instruction: 0xf7fc2503
    9b18:	ssatmi	lr, #4, r6, asr #18
    9b1c:			; <UNDEFINED> instruction: 0xe7b560b0
    9b20:	mulcs	r0, fp, r8
    9b24:	subsle	r2, r2, r0, lsl #20
    9b28:	stccs	8, cr6, [r0, #-980]	; 0xfffffc2c
    9b2c:	adchi	pc, r3, r0
    9b30:			; <UNDEFINED> instruction: 0xf7fc4658
    9b34:	teqvs	r0, r6, lsr pc
    9b38:	suble	r2, r1, r0, lsl #24
    9b3c:			; <UNDEFINED> instruction: 0x4620213a
    9b40:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    9b44:			; <UNDEFINED> instruction: 0xf0002800
    9b48:	strmi	r8, [r5], -r6, lsl #1
    9b4c:	strtmi	r2, [r0], -r0, lsl #6
    9b50:	blcc	87b6c <ftello64@plt+0x80c20>
    9b54:			; <UNDEFINED> instruction: 0xffb0f01f
    9b58:	strtmi	r4, [ip], -r3, lsr #13
    9b5c:	mulcs	r0, fp, r8
    9b60:	bcs	12f80 <ftello64@plt+0xc034>
    9b64:	ldrbmi	sp, [r8], -ip, asr #1
    9b68:			; <UNDEFINED> instruction: 0xf7fc2506
    9b6c:	ssatmi	lr, #4, sl, lsl #30
    9b70:			; <UNDEFINED> instruction: 0xe78b6170
    9b74:	muleq	r0, fp, r8
    9b78:	cmnle	sl, r0, lsl #16
    9b7c:	andcs	r4, r5, #1458176	; 0x164000
    9b80:			; <UNDEFINED> instruction: 0xf7fc4479
    9b84:	strbmi	lr, [r2], -lr, lsl #21
    9b88:			; <UNDEFINED> instruction: 0xf0234639
    9b8c:	ldmdbmi	r6, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9b90:	andcs	r2, r0, r5, lsl #4
    9b94:			; <UNDEFINED> instruction: 0xf7fc4479
    9b98:	strbmi	lr, [r2], -r4, lsl #21
    9b9c:			; <UNDEFINED> instruction: 0xf0234639
    9ba0:	ldrtmi	pc, [r0], -fp, lsr #29	; <UNPREDICTABLE>
    9ba4:			; <UNDEFINED> instruction: 0xff36f7ff
    9ba8:	ldrtmi	r2, [r0], -r0, lsl #12
    9bac:	pop	{r0, r1, ip, sp, pc}
    9bb0:			; <UNDEFINED> instruction: 0xf89b8ff0
    9bb4:	tstlt	sl, r0
    9bb8:			; <UNDEFINED> instruction: 0xf7fc4658
    9bbc:	ldrshvs	lr, [r0, #-226]!	; 0xffffff1e
    9bc0:	svceq	0x0000f1b9
    9bc4:	ldrtmi	sp, [r0], -r3, ror #3
    9bc8:	pop	{r0, r1, ip, sp, pc}
    9bcc:	teqcs	sl, r0	; <illegal shifter operand>
    9bd0:	andls	r4, r1, #32, 12	; 0x2000000
    9bd4:	ldcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    9bd8:	eorsle	r2, ip, r0, lsl #16
    9bdc:	strmi	r9, [r5], -r1, lsl #20
    9be0:	strtmi	r4, [r0], -r3, lsr #13
    9be4:	blcs	87c00 <ftello64@plt+0x80cb4>
    9be8:			; <UNDEFINED> instruction: 0xf01f462c
    9bec:			; <UNDEFINED> instruction: 0xf89bff65
    9bf0:	strcs	r2, [r6, #-0]
    9bf4:	addle	r2, r3, r0, lsl #20
    9bf8:	andcs	lr, r5, #47448064	; 0x2d40000
    9bfc:			; <UNDEFINED> instruction: 0xf7fc4651
    9c00:			; <UNDEFINED> instruction: 0x4642ea50
    9c04:			; <UNDEFINED> instruction: 0x46a94639
    9c08:	cdp2	0, 10, cr15, cr8, cr3, {1}
    9c0c:	strtmi	r2, [r3], r2, lsl #10
    9c10:			; <UNDEFINED> instruction: 0xf89be73c
    9c14:	bcs	11c1c <ftello64@plt+0xacd0>
    9c18:			; <UNDEFINED> instruction: 0x4658d0d2
    9c1c:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    9c20:			; <UNDEFINED> instruction: 0xf1b960f0
    9c24:	sbcle	r0, lr, r0, lsl #30
    9c28:			; <UNDEFINED> instruction: 0xf89be7b1
    9c2c:	bcs	11c34 <ftello64@plt+0xace8>
    9c30:	ldrbmi	sp, [r8], -r6, asr #1
    9c34:	tstcs	r0, sl, lsl #4
    9c38:	stmia	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c3c:			; <UNDEFINED> instruction: 0xf1b960b0
    9c40:	sbcle	r0, r0, r0, lsl #30
    9c44:			; <UNDEFINED> instruction: 0xf89be7a3
    9c48:	bcs	11c50 <ftello64@plt+0xad04>
    9c4c:	ldmvs	r0!, {r3, r4, r5, r7, ip, lr, pc}^
    9c50:	strcs	fp, [r0], #-904	; 0xfffffc78
    9c54:	strtmi	lr, [r0], -ip, ror #14
    9c58:			; <UNDEFINED> instruction: 0xff2ef01f
    9c5c:	blcs	27cf0 <ftello64@plt+0x20da4>
    9c60:	strtmi	sp, [r0], -lr, lsr #1
    9c64:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    9c68:			; <UNDEFINED> instruction: 0xf1b96170
    9c6c:	adcle	r0, sl, r0, lsl #30
    9c70:	strcs	lr, [r0], #-1933	; 0xfffff873
    9c74:	stmdbls	r0, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    9c78:	strtmi	r2, [r8], -r5, lsl #4
    9c7c:	b	447c74 <ftello64@plt+0x440d28>
    9c80:			; <UNDEFINED> instruction: 0x46424639
    9c84:	cdp2	0, 6, cr15, cr10, cr3, {1}
    9c88:			; <UNDEFINED> instruction: 0x4620213a
    9c8c:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    9c90:	pkhtbmi	fp, r1, r8, asr #3
    9c94:			; <UNDEFINED> instruction: 0xf8094620
    9c98:	strtmi	r5, [r3], r1, lsl #22
    9c9c:			; <UNDEFINED> instruction: 0xff0cf01f
    9ca0:			; <UNDEFINED> instruction: 0xf04f464c
    9ca4:	ldrb	r0, [r9, -r1, lsl #18]
    9ca8:	strcs	r4, [r4, #-1624]	; 0xfffff9a8
    9cac:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    9cb0:	rscsvs	r4, r0, r3, lsr #13
    9cb4:	stmdbmi	sp, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    9cb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9cbc:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9cc0:	ldrtmi	r4, [r9], -r2, asr #12
    9cc4:	cdp2	0, 4, cr15, cr10, cr3, {1}
    9cc8:	strtmi	lr, [r0], -r1, ror #14
    9ccc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9cd0:	mrc2	0, 7, pc, cr2, cr15, {0}
    9cd4:	strmi	lr, [sp], -r2, asr #15
    9cd8:	ldrb	r4, [r7], r3, lsr #13
    9cdc:	andeq	r5, r3, r6, asr #1
    9ce0:	andeq	r5, r3, r0, ror #1
    9ce4:	andeq	r4, r3, ip, asr #31
    9ce8:	strdeq	r4, [r3], -r8
    9cec:	andeq	r4, r3, lr, lsr #29
    9cf0:	strmi	fp, [r4], -r8, lsl #10
    9cf4:	eorcs	r4, lr, r6, lsl sp
    9cf8:	svc	0x00c2f7fc
    9cfc:	ldrbtmi	r4, [sp], #-2581	; 0xfffff5eb
    9d00:	stmiapl	sp!, {r0, r1, r3, r5, r9, sl, lr}
    9d04:	ldreq	r6, [sl], -fp, lsr #16
    9d08:	ldmdblt	fp!, {r0, r1, r2, sl, ip, lr, pc}^
    9d0c:			; <UNDEFINED> instruction: 0xf7fc2019
    9d10:	ldrhlt	lr, [ip, #-248]!	; 0xffffff08
    9d14:			; <UNDEFINED> instruction: 0xf7fc4620
    9d18:	andscs	lr, r7, r2, asr ip
    9d1c:	svc	0x00b0f7fc
    9d20:			; <UNDEFINED> instruction: 0xf7fc200d
    9d24:	stmdavs	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9d28:	rscle	r2, pc, r0, lsl #22
    9d2c:			; <UNDEFINED> instruction: 0xf7fc200e
    9d30:	strb	lr, [fp, r8, lsr #31]!
    9d34:			; <UNDEFINED> instruction: 0xf0234620
    9d38:	ldmdblt	r0!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    9d3c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    9d40:			; <UNDEFINED> instruction: 0x3c00695c
    9d44:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    9d48:	strcs	lr, [r2], #-2020	; 0xfffff81c
    9d4c:	svclt	0x0000e7e2
    9d50:	andeq	r4, r5, sl, lsr #24
    9d54:	andeq	r0, r0, ip, asr #13
    9d58:	andeq	r5, r5, r6, ror sp
    9d5c:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    9d60:	svclt	0x0018428b
    9d64:	andle	r2, fp, r0, lsl #22
    9d68:	rsbseq	pc, r3, #-1073741784	; 0xc0000028
    9d6c:	svclt	0x00082965
    9d70:	blx	fec94b44 <ftello64@plt+0xfec8dbf8>
    9d74:	b	1406784 <ftello64@plt+0x13ff838>
    9d78:	tstle	r3, r2, asr r2
    9d7c:	mvnsne	pc, r0, asr #4
    9d80:	ldclt	0, cr6, [r8, #-4]!
    9d84:	ldrbteq	pc, [r3], #-417	; 0xfffffe5f	; <UNPREDICTABLE>
    9d88:	svclt	0x00082b65
    9d8c:	blx	fed14360 <ftello64@plt+0xfed0d414>
    9d90:	b	1406fa8 <ftello64@plt+0x140005c>
    9d94:	rscsle	r1, r1, r4, asr r4
    9d98:	ldrbne	pc, [r5, #576]!	; 0x240	; <UNPREDICTABLE>
    9d9c:	svclt	0x001442a9
    9da0:			; <UNDEFINED> instruction: 0xf0022100
    9da4:	stmdblt	r9!, {r0, r8}
    9da8:	svclt	0x001442ab
    9dac:			; <UNDEFINED> instruction: 0xf0042300
    9db0:	tstlt	r3, r1, lsl #6
    9db4:	andvs	r4, r1, r9, lsr #12
    9db8:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9dbc:	andcs	r4, r5, #24, 12	; 0x1800000
    9dc0:			; <UNDEFINED> instruction: 0xf7fc4479
    9dc4:			; <UNDEFINED> instruction: 0xf023e96e
    9dc8:	andcs	pc, r2, r9, asr #27
    9dcc:			; <UNDEFINED> instruction: 0xff90f7ff
    9dd0:	andeq	r4, r3, r8, ror #27
    9dd4:			; <UNDEFINED> instruction: 0x4604b538
    9dd8:	blcs	b67dec <ftello64@plt+0xb60ea0>
    9ddc:	stmdavc	r0, {r0, r8, ip, lr, pc}^
    9de0:	andcs	fp, r0, #48, 2
    9de4:	ldrmi	r4, [r1], -r0, lsr #12
    9de8:			; <UNDEFINED> instruction: 0xf802f026
    9dec:	andle	r1, r0, r2, asr #24
    9df0:	tstcs	r0, r8, lsr sp
    9df4:			; <UNDEFINED> instruction: 0xf7fc4620
    9df8:	mcrrne	11, 0, lr, r3, cr0
    9dfc:	stmdbmi	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9e00:	andcs	r2, r0, r5, lsl #4
    9e04:			; <UNDEFINED> instruction: 0xf7fc4479
    9e08:	strmi	lr, [r5], -ip, asr #18
    9e0c:	stcl	7, cr15, [r6], #1008	; 0x3f0
    9e10:			; <UNDEFINED> instruction: 0xf7fc6800
    9e14:			; <UNDEFINED> instruction: 0x4621eb36
    9e18:	strtmi	r4, [r8], -r2, lsl #12
    9e1c:	ldc2	0, cr15, [lr, #140]	; 0x8c
    9e20:			; <UNDEFINED> instruction: 0xf7ff2002
    9e24:	svclt	0x0000ff65
    9e28:			; <UNDEFINED> instruction: 0x00034dbc
    9e2c:			; <UNDEFINED> instruction: 0x4604b538
    9e30:	blmi	9a7e40 <ftello64@plt+0x9a0ef4>
    9e34:	ldrbtmi	r2, [fp], #-2605	; 0xfffff5d3
    9e38:	stmdavc	r2, {r0, r8, ip, lr, pc}^
    9e3c:	andcs	fp, r0, #1207959553	; 0x48000001
    9e40:	strtmi	r2, [r0], -r1, lsl #2
    9e44:			; <UNDEFINED> instruction: 0xffd4f025
    9e48:	strmi	r1, [r5], -r3, asr #24
    9e4c:	stmdbmi	r0!, {r0, r1, r2, ip, lr, pc}
    9e50:			; <UNDEFINED> instruction: 0xf7fc4479
    9e54:			; <UNDEFINED> instruction: 0x4603ea92
    9e58:			; <UNDEFINED> instruction: 0x4618b350
    9e5c:	ldmdbmi	sp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9e60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9e64:	ldcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    9e68:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9e6c:	ldmdbmi	sl, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9e70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9e74:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e78:			; <UNDEFINED> instruction: 0xf7fc4605
    9e7c:	stmdavs	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
    9e80:	b	fffc7e78 <ftello64@plt+0xfffc0f2c>
    9e84:	strmi	r4, [r2], -r1, lsr #12
    9e88:			; <UNDEFINED> instruction: 0xf0234628
    9e8c:	andcs	pc, r2, r7, ror #26
    9e90:			; <UNDEFINED> instruction: 0xff2ef7ff
    9e94:	ldmpl	ip, {r0, r4, r9, fp, lr}
    9e98:			; <UNDEFINED> instruction: 0xf7fb6820
    9e9c:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9ea0:	ldcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    9ea4:	pop	{r1, r2, r3, r8, fp, lr}
    9ea8:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    9eac:	blt	18c7ea4 <ftello64@plt+0x18c0f58>
    9eb0:	ldc	7, cr15, [r4], {252}	; 0xfc
    9eb4:			; <UNDEFINED> instruction: 0xf7fc6800
    9eb8:	strtmi	lr, [r9], -r4, ror #21
    9ebc:	stmdami	r9, {r1, r9, sl, lr}
    9ec0:			; <UNDEFINED> instruction: 0xf0234478
    9ec4:	andcs	pc, r2, fp, asr #26
    9ec8:			; <UNDEFINED> instruction: 0xff12f7ff
    9ecc:	strdeq	r4, [r5], -r2
    9ed0:	andeq	r4, r3, r8, lsl #27
    9ed4:	andeq	r4, r3, r6, ror sp
    9ed8:	andeq	r4, r3, lr, asr #26
    9edc:	andeq	r0, r0, r0, lsr #13
    9ee0:	andeq	r4, r3, lr, lsr #26
    9ee4:	andeq	r4, r3, ip, lsl sp
    9ee8:	andcs	r4, r5, #12, 22	; 0x3000
    9eec:	strmi	r4, [r4], -ip, lsl #26
    9ef0:	stmdbmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9ef4:	addlt	fp, r3, r0, lsl #10
    9ef8:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
    9efc:	ldmdavs	sp, {sp}
    9f00:	stmia	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f04:	tstcs	r1, r8, lsl #22
    9f08:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    9f0c:	strtmi	r4, [r8], -r2, lsl #12
    9f10:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    9f14:			; <UNDEFINED> instruction: 0xf7ff2002
    9f18:	svclt	0x0000feeb
    9f1c:	andeq	r4, r5, r8, lsr sl
    9f20:	andeq	r0, r0, r4, ror r6
    9f24:	strdeq	r4, [r3], -lr
    9f28:	ldrdeq	r0, [r4], -sl
    9f2c:			; <UNDEFINED> instruction: 0x4604b538
    9f30:	blmi	8e7f40 <ftello64@plt+0x8e0ff4>
    9f34:	ldrbtmi	r2, [fp], #-2605	; 0xfffff5d3
    9f38:	stmdavc	r2, {r0, r8, ip, lr, pc}^
    9f3c:	andcs	fp, r0, #1744830465	; 0x68000001
    9f40:	ldrmi	r4, [r1], -r0, lsr #12
    9f44:			; <UNDEFINED> instruction: 0xff54f025
    9f48:	stclne	6, cr4, [fp], #-20	; 0xffffffec
    9f4c:	ldmdbmi	sp, {r3, ip, lr, pc}
    9f50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9f54:	b	447f4c <ftello64@plt+0x441000>
    9f58:	tstlt	r8, #3145728	; 0x300000
    9f5c:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    9f60:			; <UNDEFINED> instruction: 0x46204919
    9f64:			; <UNDEFINED> instruction: 0xf7fc4479
    9f68:			; <UNDEFINED> instruction: 0x4603ecd6
    9f6c:	mvnsle	r2, r0, lsl #16
    9f70:	andcs	r4, r5, #360448	; 0x58000
    9f74:			; <UNDEFINED> instruction: 0xf7fc4479
    9f78:			; <UNDEFINED> instruction: 0x4605e894
    9f7c:	stc	7, cr15, [lr], #-1008	; 0xfffffc10
    9f80:			; <UNDEFINED> instruction: 0xf7fc6800
    9f84:			; <UNDEFINED> instruction: 0x4621ea7e
    9f88:	strtmi	r4, [r8], -r2, lsl #12
    9f8c:	stc2l	0, cr15, [r6], #140	; 0x8c
    9f90:			; <UNDEFINED> instruction: 0xf7ff2002
    9f94:	bmi	3c9a50 <ftello64@plt+0x3c2b04>
    9f98:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    9f9c:	ldcl	7, cr15, [lr], {252}	; 0xfc
    9fa0:	ldrb	r4, [r2, r5, lsl #12]
    9fa4:	ldc	7, cr15, [sl], {252}	; 0xfc
    9fa8:			; <UNDEFINED> instruction: 0xf7fc6800
    9fac:	strtmi	lr, [r9], -sl, ror #20
    9fb0:	stmdami	r8, {r1, r9, sl, lr}
    9fb4:			; <UNDEFINED> instruction: 0xf0234478
    9fb8:	ldrdcs	pc, [r2], -r1
    9fbc:	mrc2	7, 4, pc, cr8, cr15, {7}
    9fc0:	strdeq	r4, [r5], -r2
    9fc4:	andeq	fp, r3, r2, ror r8
    9fc8:	andeq	fp, r3, r0, ror #16
    9fcc:	andeq	r4, r3, ip, asr #24
    9fd0:	muleq	r0, r0, r6
    9fd4:	andeq	r4, r3, r8, lsr #24
    9fd8:	blmi	2dc808 <ftello64@plt+0x2d58bc>
    9fdc:	stmdbmi	fp, {r1, r3, r4, r5, r6, sl, lr}
    9fe0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    9fe4:	bmi	2a413c <ftello64@plt+0x29d1f0>
    9fe8:	ldrbtmi	r6, [sl], #-1028	; 0xfffffbfc
    9fec:	ldmibvs	r4, {r0, r3, r4, r6, fp, ip, lr}
    9ff0:			; <UNDEFINED> instruction: 0xf8d16bcb
    9ff4:	strbvs	r2, [r3], #168	; 0xa8
    9ff8:	ldrcs	lr, [r1], #-2496	; 0xfffff640
    9ffc:	blmi	148178 <ftello64@plt+0x14122c>
    a000:	svclt	0x00004770
    a004:	andeq	r5, r5, r8, lsr #32
    a008:	andeq	r4, r5, r6, asr #18
    a00c:	andeq	r0, r0, ip, asr #13
    a010:	andeq	r5, r5, sl, asr #21
    a014:	ldrlt	r4, [r0, #-2317]	; 0xfffff6f3
    a018:			; <UNDEFINED> instruction: 0x46044479
    a01c:			; <UNDEFINED> instruction: 0xff82f01f
    a020:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    a024:	strtmi	r4, [r0], -sl, lsl #18
    a028:			; <UNDEFINED> instruction: 0xf01f4479
    a02c:	cmplt	r0, fp, ror pc	; <UNPREDICTABLE>
    a030:	strtmi	r4, [r0], -r8, lsl #18
    a034:			; <UNDEFINED> instruction: 0xf01f4479
    a038:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a03c:	andcs	fp, r2, ip, lsl #30
    a040:	rscscc	pc, pc, pc, asr #32
    a044:	andcs	fp, r1, r0, lsl sp
    a048:	svclt	0x0000bd10
    a04c:	strdeq	r4, [r3], -r8
    a050:	strdeq	r4, [r3], -r0
    a054:	andeq	r4, r3, ip, ror #23
    a058:	bmi	12dc588 <ftello64@plt+0x12d563c>
    a05c:	blmi	12db248 <ftello64@plt+0x12d42fc>
    a060:	strdlt	fp, [r3], r0
    a064:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    a068:	ldmdavs	r2, {r0, r3, r6, sl, fp, lr}
    a06c:			; <UNDEFINED> instruction: 0xf04f9201
    a070:	bmi	120a878 <ftello64@plt+0x120392c>
    a074:	ldmpl	pc, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a078:	bvs	fee1b904 <ftello64@plt+0xfee149b8>
    a07c:	blx	1646146 <ftello64@plt+0x163f1fa>
    a080:	suble	r2, r0, r0, lsl #16
    a084:	andcs	r4, r1, #1048576	; 0x100000
    a088:			; <UNDEFINED> instruction: 0xf0264620
    a08c:	bvs	ffe88488 <ftello64@plt+0xffe8153c>
    a090:	subsle	r2, r4, r0, lsl #18
    a094:	andcs	r4, r1, #64, 16	; 0x400000
    a098:			; <UNDEFINED> instruction: 0xf0264478
    a09c:	blvs	e88478 <ftello64@plt+0xe8152c>
    a0a0:	subsle	r2, ip, r0, lsl #18
    a0a4:	andcs	r4, r1, #3997696	; 0x3d0000
    a0a8:			; <UNDEFINED> instruction: 0xf0264478
    a0ac:	cdpmi	8, 3, cr15, cr12, cr13, {7}
    a0b0:	movwcs	r4, #1645	; 0x66d
    a0b4:	ldrbtmi	r9, [lr], #-768	; 0xfffffd00
    a0b8:	strtmi	r2, [r8], -r0, lsl #2
    a0bc:	blx	fe4c6184 <ftello64@plt+0xfe4bf238>
    a0c0:	lslslt	r4, r4, #12
    a0c4:			; <UNDEFINED> instruction: 0xf7fb4631
    a0c8:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    a0cc:			; <UNDEFINED> instruction: 0x4621d0f4
    a0d0:			; <UNDEFINED> instruction: 0xf0306ab8
    a0d4:	strmi	pc, [r1], -sp, lsr #22
    a0d8:	rscle	r2, sp, r0, lsl #16
    a0dc:	andcs	r4, r1, #32, 12	; 0x2000000
    a0e0:			; <UNDEFINED> instruction: 0xf8d2f026
    a0e4:	strtmi	r2, [r8], -r0, lsl #2
    a0e8:	blx	1f461b0 <ftello64@plt+0x1f3f264>
    a0ec:	stmdacs	r0, {r2, r9, sl, lr}
    a0f0:	bmi	b3e898 <ftello64@plt+0xb3794c>
    a0f4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    a0f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a0fc:	subsmi	r9, sl, r1, lsl #22
    a100:	andlt	sp, r3, lr, lsr r1
    a104:			; <UNDEFINED> instruction: 0x4620bdf0
    a108:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a10c:	stmdavc	r3, {r4, r8, ip, sp, pc}
    a110:			; <UNDEFINED> instruction: 0xd1bc2b00
    a114:	andcs	r4, r5, #36, 18	; 0x90000
    a118:	ldrbtmi	r2, [r9], #-0
    a11c:	svc	0x00c0f7fb
    a120:	ldc2	0, cr15, [ip], {35}	; 0x23
    a124:			; <UNDEFINED> instruction: 0xf7fc2000
    a128:			; <UNDEFINED> instruction: 0x4601ea94
    a12c:	ldmdami	pc, {r3, r5, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    a130:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    a134:			; <UNDEFINED> instruction: 0xf8a8f026
    a138:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r9, fp, sp, lr}
    a13c:	strmi	sp, [r8], -sl, lsr #3
    a140:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    a144:	stc	7, cr15, [lr], #1008	; 0x3f0
    a148:	stmdacs	r0, {r0, r9, sl, lr}
    a14c:	ldmdami	r9, {r0, r1, r2, r5, r7, ip, lr, pc}
    a150:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    a154:			; <UNDEFINED> instruction: 0xf898f026
    a158:	stmdbcs	r0, {r0, r3, r4, r5, r8, r9, fp, sp, lr}
    a15c:	ldmdbmi	r6, {r1, r5, r7, r8, ip, lr, pc}
    a160:	ldrbtmi	r2, [r9], #-5
    a164:	ldc	7, cr15, [lr], {252}	; 0xfc
    a168:	stmdacs	r0, {r0, r9, sl, lr}
    a16c:	ldmdami	r3, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
    a170:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    a174:			; <UNDEFINED> instruction: 0xf888f026
    a178:	ldmdbmi	r1, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    a17c:			; <UNDEFINED> instruction: 0xe7d64479
    a180:	svc	0x00a6f7fb
    a184:	andeq	r4, r5, ip, asr #17
    a188:	andeq	r0, r0, r4, ror #12
    a18c:	andeq	r4, r5, r2, asr #17
    a190:	ldrdeq	r4, [r3], -r0
    a194:	andeq	r0, r0, ip, asr #13
    a198:	andeq	r6, r3, r8, asr r3
    a19c:	andeq	r6, r3, r4, asr r3
    a1a0:	andeq	r4, r3, lr, lsl #25
    a1a4:	andeq	r4, r5, r2, lsr r8
    a1a8:	muleq	r3, lr, r2
    a1ac:	andeq	r4, r3, r2, lsl ip
    a1b0:	andeq	pc, r3, r2, ror r5	; <UNPREDICTABLE>
    a1b4:	muleq	r3, lr, r2
    a1b8:	andeq	pc, r3, r2, asr r5	; <UNPREDICTABLE>
    a1bc:	andeq	r6, r3, sl, lsl #5
    a1c0:	andeq	r6, r3, r0, lsr r2
    a1c4:	svcmi	0x00f0e92d
    a1c8:			; <UNDEFINED> instruction: 0x4698b091
    a1cc:	andls	r4, r3, #158720	; 0x26c00
    a1d0:	bmi	fe6dbbf0 <ftello64@plt+0xfe6d4ca4>
    a1d4:			; <UNDEFINED> instruction: 0xf8dd468c
    a1d8:	ldrbtmi	sl, [sl], #-104	; 0xffffff98
    a1dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a1e0:			; <UNDEFINED> instruction: 0xf04f930f
    a1e4:	movwcs	r0, #768	; 0x300
    a1e8:	andcc	pc, r0, r8, asr #17
    a1ec:	svceq	0x0000f1ba
    a1f0:			; <UNDEFINED> instruction: 0xf8cad001
    a1f4:			; <UNDEFINED> instruction: 0xf10d3000
    a1f8:	svcge	0x000d0928
    a1fc:	stcge	13, cr10, [r9], {11}
    a200:	mcrge	6, 0, r4, cr12, cr10, {1}
    a204:	strtmi	r4, [r9], -fp, asr #12
    a208:	strls	r4, [r0], -r0, lsr #12
    a20c:	eor	pc, r4, sp, asr #17
    a210:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    a214:	eorgt	pc, ip, sp, asr #17
    a218:	eors	pc, r4, sp, asr #17
    a21c:	stc2l	0, cr15, [r0], {36}	; 0x24
    a220:	cmnlt	r0, r2, lsl #12
    a224:	blmi	fe15c848 <ftello64@plt+0xfe1558fc>
    a228:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    a22c:	blls	3e4298 <ftello64@plt+0x3dd34c>
    a230:			; <UNDEFINED> instruction: 0xf0404059
    a234:	ldrmi	r8, [r0], -r1, lsl #2
    a238:	pop	{r0, r4, ip, sp, pc}
    a23c:	shsub8mi	r8, sl, r0
    a240:	strtmi	r4, [r9], -fp, asr #12
    a244:	strls	r4, [r0], -r0, lsr #12
    a248:	stc2	0, cr15, [sl], #144	; 0x90
    a24c:	stmdacs	r0, {r1, r9, sl, lr}
    a250:	stmdbls	sl, {r3, r5, r6, r7, r8, ip, lr, pc}
    a254:	rsbsle	r2, r9, r0, lsl #18
    a258:	bcs	1f0a90 <ftello64@plt+0x1e9b44>
    a25c:	bcs	2be420 <ftello64@plt+0x2b74d4>
    a260:	ldmdami	r9!, {r2, r4, r5, r6, r8, ip, lr, pc}^
    a264:			; <UNDEFINED> instruction: 0xf7fb4478
    a268:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    a26c:	movwcs	sp, #4462	; 0x116e
    a270:	ldrtmi	r9, [sl], -r4, lsl #6
    a274:	strtmi	r4, [r9], -fp, asr #12
    a278:	strls	r4, [r0], -r0, lsr #12
    a27c:	ldc2	0, cr15, [r0], {36}	; 0x24
    a280:	stmdacs	r0, {r1, r9, sl, lr}
    a284:	ldrtmi	sp, [sl], -lr, asr #3
    a288:	strtmi	r4, [r9], -fp, asr #12
    a28c:	strls	r4, [r0], -r0, lsr #12
    a290:	stc2	0, cr15, [r6], {36}	; 0x24
    a294:	stmdacs	r0, {r1, r9, sl, lr}
    a298:	stmdbls	sl, {r2, r6, r7, r8, ip, lr, pc}
    a29c:	subsle	r2, r9, r0, lsl #18
    a2a0:	stmdacs	r3, {r2, r3, fp, ip, pc}
    a2a4:	stmdavc	r8, {r1, r2, r4, r6, r8, ip, lr, pc}
    a2a8:	cmple	r3, r2, ror r8
    a2ac:	tstcc	r1, r8, asr #16
    a2b0:	hvcle	62083	; 0xf283
    a2b4:	stmdbcs	r1!, {r0, r3, r6, fp, ip, sp, lr}^
    a2b8:	blls	37e7f0 <ftello64@plt+0x3778a4>
    a2bc:			; <UNDEFINED> instruction: 0xf8cd4693
    a2c0:			; <UNDEFINED> instruction: 0xf8cd8018
    a2c4:	ssatmi	sl, #27, ip
    a2c8:	andls	r4, r5, #152, 12	; 0x9800000
    a2cc:	ldrbmi	r4, [r2], -fp, asr #12
    a2d0:	strtmi	r4, [r0], -r9, lsr #12
    a2d4:			; <UNDEFINED> instruction: 0xf0249600
    a2d8:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    a2dc:	stmdbls	sp, {r0, r2, r3, r5, r8, ip, lr, pc}
    a2e0:	svclt	0x00b44541
    a2e4:	movwcs	r2, #4864	; 0x1300
    a2e8:	svclt	0x00082900
    a2ec:	blcs	12ef4 <ftello64@plt+0xbfa8>
    a2f0:	blls	2be450 <ftello64@plt+0x2b7504>
    a2f4:			; <UNDEFINED> instruction: 0x464bbb53
    a2f8:			; <UNDEFINED> instruction: 0x46294652
    a2fc:	strls	r4, [r0], -r0, lsr #12
    a300:	mcrr2	0, 2, pc, lr, cr4	; <UNPREDICTABLE>
    a304:	stmdbls	sl, {r3, r6, r7, r8, fp, ip, sp, pc}
    a308:	blls	336754 <ftello64@plt+0x32f808>
    a30c:	eorle	r2, r5, r1, lsl #22
    a310:	and	r9, r9, sp, lsl #30
    a314:	adcsmi	r9, sl, #53248	; 0xd000
    a318:	movwcs	fp, #4020	; 0xfb4
    a31c:	bcs	12f28 <ftello64@plt+0xbfdc>
    a320:	movwcs	fp, #3848	; 0xf08
    a324:	sbcsle	r2, r1, r0, lsl #22
    a328:	ldrbmi	r4, [r2], -fp, asr #12
    a32c:	strtmi	r4, [r0], -r9, lsr #12
    a330:			; <UNDEFINED> instruction: 0xf0249600
    a334:	stmdacs	r0, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    a338:	strmi	sp, [r2], -ip, ror #1
    a33c:	stmdami	r3, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    a340:			; <UNDEFINED> instruction: 0xf7fb4478
    a344:	andls	lr, r4, sl, ror lr
    a348:	addsle	r2, r2, r0, lsl #16
    a34c:	vmlal.s<illegal width 8>	q9, d0, d0[6]
    a350:	strb	r3, [r7, -r0, lsl #4]!
    a354:	vsubl.s8	q9, d0, d25
    a358:	strb	r3, [r3, -r0, lsl #4]!
    a35c:	blcs	1ce8390 <ftello64@plt+0x1ce1444>
    a360:			; <UNDEFINED> instruction: 0xf1bbd113
    a364:	cmnle	r3, r0, lsl #30
    a368:	ldrbmi	r4, [r2], -fp, asr #12
    a36c:	strtmi	r4, [r0], -r9, lsr #12
    a370:			; <UNDEFINED> instruction: 0xf0249600
    a374:	stmdacs	r0, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    a378:			; <UNDEFINED> instruction: 0xf8ddd1df
    a37c:			; <UNDEFINED> instruction: 0xf1bbb028
    a380:	sbcle	r0, r5, r0, lsl #30
    a384:	movwls	r9, #23308	; 0x5b0c
    a388:	strbmi	lr, [fp], -r2, asr #15
    a38c:			; <UNDEFINED> instruction: 0x46294652
    a390:	strls	r4, [r0], -r0, lsr #12
    a394:	stc2	0, cr15, [r4], {36}	; 0x24
    a398:	adcsle	r2, r9, r0, lsl #16
    a39c:	strb	r4, [r1, -r2, lsl #12]
    a3a0:	ldrbmi	r9, [r8], -r3, lsl #22
    a3a4:	bhi	1c4b20 <ftello64@plt+0x1bdbd4>
    a3a8:	stmdbeq	r2, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    a3ac:	svceq	0x0008f1b9
    a3b0:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a3b4:	streq	pc, [r9, #-9]!
    a3b8:	streq	r0, [r5, #-1285]	; 0xfffffafb
    a3bc:	eoreq	r2, pc, r9, lsl #24
    a3c0:	vsubl.s8	q9, d0, d5
    a3c4:	str	r3, [sp, -r0, lsl #4]!
    a3c8:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    a3cc:			; <UNDEFINED> instruction: 0xf0829a04
    a3d0:	stmdacs	r0, {r0, r8}
    a3d4:	tstcs	r0, ip, lsl #30
    a3d8:	tsteq	r1, r1	; <UNPREDICTABLE>
    a3dc:	bmi	778b88 <ftello64@plt+0x771c3c>
    a3e0:	ldrbtmi	sl, [sl], #-2062	; 0xfffff7f2
    a3e4:	bl	5483dc <ftello64@plt+0x541490>
    a3e8:	bcs	1bbf8 <ftello64@plt+0x14cac>
    a3ec:	svcge	0x001af47f
    a3f0:			; <UNDEFINED> instruction: 0x46414652
    a3f4:			; <UNDEFINED> instruction: 0xf024980e
    a3f8:	strmi	pc, [r2], -r9, ror #27
    a3fc:	andls	r9, r3, #917504	; 0xe0000
    a400:	stc	7, cr15, [r0, #1004]!	; 0x3ec
    a404:	str	r9, [sp, -r3, lsl #20]
    a408:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    a40c:	blmi	50438c <ftello64@plt+0x4fd440>
    a410:			; <UNDEFINED> instruction: 0xe7db447b
    a414:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    a418:	bls	184380 <ftello64@plt+0x17d434>
    a41c:	andls	r2, r1, r0, lsl #2
    a420:	andls	sl, r0, #917504	; 0xe0000
    a424:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    a428:	b	ffcc8420 <ftello64@plt+0xffcc14d4>
    a42c:	ldrb	r4, [ip, r2, lsl #12]
    a430:	vrshr.s64	d18, d13, #64
    a434:	ldrbt	r3, [r5], r0, lsl #4
    a438:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    a43c:	andeq	r0, r0, r4, ror #12
    a440:	andeq	r4, r5, lr, asr #14
    a444:	andeq	r4, r5, r0, lsl #14
    a448:	andeq	r6, r3, ip, lsl #4
    a44c:	andeq	r6, r3, r8, lsr #2
    a450:	andeq	r6, r3, lr, rrx
    a454:	strheq	r6, [r3], -r2
    a458:	andeq	r6, r3, r6, lsl r0
    a45c:	strdeq	r5, [r3], -r8
    a460:	andeq	r6, r3, sl, lsr r0
    a464:	andeq	r6, r3, sl, asr r0
    a468:	ldrblt	r6, [r0, #-2370]!	; 0xfffff6be
    a46c:	strmi	r2, [r6], -r0, lsl #20
    a470:			; <UNDEFINED> instruction: 0x4604dd31
    a474:	and	r2, r3, r0, lsl #10
    a478:	ldrcc	r3, [r0], #-1281	; 0xfffffaff
    a47c:	sfmle	f4, 4, [sl, #-680]!	; 0xfffffd58
    a480:	blcs	64b14 <ftello64@plt+0x5dbc8>
    a484:	bvs	183ec6c <ftello64@plt+0x1837d20>
    a488:	mvnscc	pc, pc, asr #32
    a48c:	rscsle	r2, r3, r0, lsl #16
    a490:			; <UNDEFINED> instruction: 0xff4cf023
    a494:	mcrne	1, 3, fp, cr12, cr0, {6}
    a498:	bl	1b6b14 <ftello64@plt+0x1afbc8>
    a49c:	and	r1, r3, r5, lsl #10
    a4a0:			; <UNDEFINED> instruction: 0xf1a51c63
    a4a4:	andle	r0, ip, r0, lsl r5
    a4a8:	stccc	8, cr6, [r1], {171}	; 0xab
    a4ac:	mvnsle	r2, r1, lsl #22
    a4b0:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr}
    a4b4:			; <UNDEFINED> instruction: 0xf024d0f4
    a4b8:	stclne	8, cr15, [r3], #-892	; 0xfffffc84
    a4bc:	ldreq	pc, [r0, #-421]	; 0xfffffe5b
    a4c0:	vand	<illegal reg q14.5>, q12, q9
    a4c4:	vaddl.s8	q8, d0, d1
    a4c8:	ldcllt	0, cr3, [r0, #-0]
    a4cc:	strcc	r6, [r1, #-2418]	; 0xfffff68e
    a4d0:	adcmi	r3, sl, #16, 8	; 0x10000000
    a4d4:	movwcs	sp, #7380	; 0x1cd4
    a4d8:	eorsvs	r2, r3, r0
    a4dc:	svclt	0x0000bd70
    a4e0:			; <UNDEFINED> instruction: 0x4606b570
    a4e4:	vnmulne.f16	s13, s10, s8	; <UNPREDICTABLE>
    a4e8:	bl	3f53c <ftello64@plt+0x385f0>
    a4ec:	and	r1, r3, r4, lsl #8
    a4f0:			; <UNDEFINED> instruction: 0xf1a41c6b
    a4f4:	andle	r0, ip, r0, lsl r4
    a4f8:	stccc	8, cr6, [r1, #-652]	; 0xfffffd74
    a4fc:	mvnsle	r2, r1, lsl #22
    a500:	stmdacs	r0, {r5, r6, r8, fp, sp, lr}
    a504:			; <UNDEFINED> instruction: 0xf024d0f4
    a508:	stclne	8, cr15, [fp], #-732	; 0xfffffd24
    a50c:	ldreq	pc, [r0], #-420	; 0xfffffe5c
    a510:	movwcs	sp, #498	; 0x1f2
    a514:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
    a518:	blmi	9dcdb8 <ftello64@plt+0x9d5e6c>
    a51c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    a520:	addlt	r6, r8, r5, asr #16
    a524:			; <UNDEFINED> instruction: 0x460458d3
    a528:	strmi	r2, [lr], -r0, lsl #26
    a52c:	movwls	r6, #30747	; 0x781b
    a530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a534:	stmdbvs	r3, {r1, r8, r9, fp, ip, lr, pc}^
    a538:	blle	15afb4 <ftello64@plt+0x154068>
    a53c:	stccs	8, cr6, [r0, #-916]	; 0xfffffc6c
    a540:	stmdbvs	r3!, {r1, r2, r3, r5, r8, r9, fp, ip, lr, pc}^
    a544:	ble	adafc0 <ftello64@plt+0xad4074>
    a548:	bicslt	r6, fp, r3, lsr #16
    a54c:	strne	lr, [r5, #-2820]	; 0xfffff4fc
    a550:	movwcs	sl, #2562	; 0xa02
    a554:	ldrtmi	r2, [r0], -r2, lsl #2
    a558:			; <UNDEFINED> instruction: 0xf0059201
    a55c:	stmibvs	fp!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a560:	blcs	771b4 <ftello64@plt+0x70268>
    a564:			; <UNDEFINED> instruction: 0xf04fbf18
    a568:	strdle	r3, [r5, -pc]
    a56c:	ldrtmi	r6, [r1], -r8, ror #19
    a570:			; <UNDEFINED> instruction: 0xf01d9a01
    a574:			; <UNDEFINED> instruction: 0x4605fd77
    a578:	teqlt	r3, r3, lsr #16
    a57c:			; <UNDEFINED> instruction: 0xf7ff4620
    a580:	and	pc, r2, pc, lsr #31
    a584:	vabal.s8	q9, d16, d23
    a588:	bmi	317990 <ftello64@plt+0x310a44>
    a58c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a590:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a594:	subsmi	r9, sl, r7, lsl #22
    a598:	strtmi	sp, [r8], -sl, lsl #2
    a59c:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    a5a0:	vabal.s8	q9, d0, d1
    a5a4:	ldrb	r3, [r0, r0, lsl #10]!
    a5a8:	vabal.s8	q9, d0, d1
    a5ac:	strb	r3, [r3, r0, lsl #10]!
    a5b0:	stc	7, cr15, [lr, #1004]	; 0x3ec
    a5b4:	andeq	r4, r5, sl, lsl #8
    a5b8:	andeq	r0, r0, r4, ror #12
    a5bc:	muleq	r5, sl, r3
    a5c0:	strcs	fp, [r0], #-1392	; 0xfffffa90
    a5c4:	ldmdbvs	r5!, {r1, r2, r9, sl, lr}^
    a5c8:	sfmle	f4, 4, [r9, #-660]	; 0xfffffd6c
    a5cc:	movwne	lr, #19206	; 0x4b06
    a5d0:			; <UNDEFINED> instruction: 0x4621699a
    a5d4:	strcc	r3, [r1], #-784	; 0xfffffcf0
    a5d8:	andle	r2, r3, r1, lsl #20
    a5dc:	mvnsle	r4, ip, lsr #5
    a5e0:	ldcllt	0, cr2, [r0, #-0]
    a5e4:	tstne	r1, r6, lsl #22
    a5e8:			; <UNDEFINED> instruction: 0xf01c69c8
    a5ec:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    a5f0:	ldcllt	0, cr13, [r0, #-932]!	; 0xfffffc5c
    a5f4:	svcmi	0x00f0e92d
    a5f8:			; <UNDEFINED> instruction: 0xf8df460e
    a5fc:			; <UNDEFINED> instruction: 0x461514d4
    a600:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a604:	ldrbtmi	fp, [r9], #-133	; 0xffffff7b
    a608:	strbge	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a60c:	ldrmi	r4, [pc], -r0, lsl #13
    a610:	ldrbtmi	r5, [sl], #2186	; 0x88a
    a614:	andls	r6, r3, #1179648	; 0x120000
    a618:	andeq	pc, r0, #79	; 0x4f
    a61c:	movwcs	fp, #267	; 0x10b
    a620:			; <UNDEFINED> instruction: 0x4630603b
    a624:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a628:	vadd.i8	d18, d0, d10
    a62c:			; <UNDEFINED> instruction: 0xf8df80b5
    a630:	andcs	r1, sl, #172, 8	; 0xac000000
    a634:			; <UNDEFINED> instruction: 0xf1064630
    a638:	ldrbtmi	r0, [r9], #-1034	; 0xfffffbf6
    a63c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a640:	bl	fff48638 <ftello64@plt+0xfff416ec>
    a644:			; <UNDEFINED> instruction: 0xf0402800
    a648:	stmdavc	r3!, {r4, r6, r7, pc}
    a64c:			; <UNDEFINED> instruction: 0xf0002b2f
    a650:			; <UNDEFINED> instruction: 0x212f80aa
    a654:			; <UNDEFINED> instruction: 0xf7fc4620
    a658:			; <UNDEFINED> instruction: 0x4683e83e
    a65c:			; <UNDEFINED> instruction: 0xf0002800
    a660:			; <UNDEFINED> instruction: 0x462080d7
    a664:			; <UNDEFINED> instruction: 0xf01f2100
    a668:			; <UNDEFINED> instruction: 0x4604faf3
    a66c:			; <UNDEFINED> instruction: 0xf8dfb935
    a670:	ldrbtmi	r3, [fp], #-1136	; 0xfffffb90
    a674:	blx	fed646f0 <ftello64@plt+0xfed5d7a4>
    a678:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    a67c:	svceq	0x0000f1b9
    a680:	addshi	pc, r9, r0
    a684:	movwcs	fp, #271	; 0x10f
    a688:	tstcs	r0, fp, lsr r0
    a68c:			; <UNDEFINED> instruction: 0xf7fc4620
    a690:	stmdacs	r0, {r2, r4, r7, r8, fp, sp, lr, pc}
    a694:	msrhi	CPSR_sx, r0
    a698:			; <UNDEFINED> instruction: 0xf0002d00
    a69c:	smlawtcs	pc, r4, r0, r8	; <UNPREDICTABLE>
    a6a0:			; <UNDEFINED> instruction: 0xf7fc4620
    a6a4:			; <UNDEFINED> instruction: 0x4606ea3e
    a6a8:			; <UNDEFINED> instruction: 0xf0002800
    a6ac:			; <UNDEFINED> instruction: 0xf89080bc
    a6b0:	mrscs	r9, (UNDEF: 0)
    a6b4:	strtmi	r7, [r0], -r1
    a6b8:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6bc:			; <UNDEFINED> instruction: 0xf8dfb168
    a6c0:	ldrbtmi	r3, [fp], #-1060	; 0xfffffbdc
    a6c4:	bcs	24834 <ftello64@plt+0x1d8e8>
    a6c8:	rschi	pc, r0, r0
    a6cc:	strtmi	r2, [r0], -r0, lsl #2
    a6d0:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6d4:			; <UNDEFINED> instruction: 0xf0402800
    a6d8:			; <UNDEFINED> instruction: 0xf8868146
    a6dc:	mrscs	r9, (UNDEF: 0)
    a6e0:			; <UNDEFINED> instruction: 0xf0234620
    a6e4:			; <UNDEFINED> instruction: 0x4606fd9b
    a6e8:			; <UNDEFINED> instruction: 0xf0002800
    a6ec:			; <UNDEFINED> instruction: 0xf04f8110
    a6f0:			; <UNDEFINED> instruction: 0xf02331ff
    a6f4:	pkhbtmi	pc, r1, fp, lsl #28	; <UNPREDICTABLE>
    a6f8:			; <UNDEFINED> instruction: 0xf0402800
    a6fc:			; <UNDEFINED> instruction: 0x460180b8
    a700:			; <UNDEFINED> instruction: 0xf7fc4620
    a704:	teqlt	r0, #1474560	; 0x168000
    a708:			; <UNDEFINED> instruction: 0xf7fc203f
    a70c:	ldmibmi	r6!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}^
    a710:			; <UNDEFINED> instruction: 0x46024479
    a714:	andls	r4, r1, #32, 12	; 0x2000000
    a718:	b	fe948710 <ftello64@plt+0xfe9417c4>
    a71c:	strmi	r9, [r3], r1, lsl #20
    a720:			; <UNDEFINED> instruction: 0xf0002800
    a724:	ldrmi	r8, [r0], -fp, ror #2
    a728:	bl	dc8720 <ftello64@plt+0xdc17d4>
    a72c:	ldrbmi	r4, [r8], -r9, asr #12
    a730:	stc2	0, cr15, [ip, #108]!	; 0x6c
    a734:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a738:	msrhi	CPSR_sc, r0, asr #32
    a73c:			; <UNDEFINED> instruction: 0xf85a4beb
    a740:	ldmvs	fp, {r0, r1, ip, sp}
    a744:			; <UNDEFINED> instruction: 0xf0002b00
    a748:	tstlt	pc, r5, lsl r1	; <UNPREDICTABLE>
    a74c:	eorsvs	r2, fp, r1, lsl #6
    a750:			; <UNDEFINED> instruction: 0xf7fc4658
    a754:	ldrtmi	lr, [r0], -r4, asr #18
    a758:			; <UNDEFINED> instruction: 0xff8ef023
    a75c:			; <UNDEFINED> instruction: 0xf0234630
    a760:			; <UNDEFINED> instruction: 0x2100fd97
    a764:	strtmi	sl, [r0], -r2, lsl #20
    a768:	stc2l	0, cr15, [r4], #-104	; 0xffffff98
    a76c:	msreq	R11_usr, r8
    a770:	addlt	r1, r3, #6, 28	; 0x60
    a774:	svclt	0x00184605
    a778:	addmi	r2, fp, #1048576	; 0x100000
    a77c:			; <UNDEFINED> instruction: 0xf046bf08
    a780:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    a784:	adcshi	pc, sl, r0
    a788:	cmple	r0, r0, lsl #16
    a78c:	andcs	r4, r1, #216, 22	; 0x36000
    a790:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    a794:	subs	r6, sl, sl, lsl r0
    a798:			; <UNDEFINED> instruction: 0xf04f4634
    a79c:	stmdavc	r3!, {r8, fp}
    a7a0:			; <UNDEFINED> instruction: 0xf47f2b2f
    a7a4:	qsaxmi	sl, r0, r6
    a7a8:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7ac:	stccs	6, cr4, [r0, #-16]
    a7b0:	svcge	0x0064f47f
    a7b4:	stmibmi	pc, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    a7b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a7bc:	b	14c87b4 <ftello64@plt+0x14c1868>
    a7c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a7c4:	svcge	0x005ef43f
    a7c8:	andcs	r4, r1, #3145728	; 0x300000
    a7cc:	tstcs	r4, r2, lsl #16
    a7d0:	stc	7, cr15, [r6, #1004]!	; 0x3ec
    a7d4:	svclt	0x00182801
    a7d8:			; <UNDEFINED> instruction: 0xf0004648
    a7dc:			; <UNDEFINED> instruction: 0xf7fc80aa
    a7e0:	svccs	0x0000e8fe
    a7e4:	svcge	0x004ff47f
    a7e8:	teqcs	sl, pc, asr #14
    a7ec:			; <UNDEFINED> instruction: 0xf7fb4630
    a7f0:	shsub16mi	lr, r4, r2
    a7f4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a7f8:	svcge	0x0027f43f
    a7fc:			; <UNDEFINED> instruction: 0x463148be
    a800:	strcs	r2, [r0], #-1281	; 0xfffffaff
    a804:	vmvn.i32	q10, #524288	; 0x00080000
    a808:			; <UNDEFINED> instruction: 0xf0233500
    a80c:	and	pc, lr, r7, lsr #17
    a810:			; <UNDEFINED> instruction: 0xff8cf025
    a814:	ldrbmi	r4, [sl], -r1, lsr #12
    a818:	blx	6c689c <ftello64@plt+0x6bf950>
    a81c:	stccs	6, cr4, [r0, #-16]
    a820:	svcge	0x002cf47f
    a824:	vabd.s8	d30, d8, d19
    a828:	vorr.i32	q8, #65536	; 0x00010000
    a82c:	strtmi	r3, [r8], -r0, lsl #10
    a830:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a834:	strmi	r4, [r2], -r1, lsr #12
    a838:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
    a83c:			; <UNDEFINED> instruction: 0xf88ef023
    a840:	strtmi	r4, [fp], -pc, lsr #21
    a844:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    a848:			; <UNDEFINED> instruction: 0xf0022160
    a84c:	strtmi	pc, [r0], -pc, lsl #25
    a850:	bl	ff9c8844 <ftello64@plt+0xff9c18f8>
    a854:	blmi	fe7dd308 <ftello64@plt+0xfe7d63bc>
    a858:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a85c:	blls	e48cc <ftello64@plt+0xdd980>
    a860:			; <UNDEFINED> instruction: 0xf040405a
    a864:	strtmi	r8, [r8], -fp, lsr #2
    a868:	pop	{r0, r2, ip, sp, pc}
    a86c:	stmiami	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a870:	strcs	r4, [r1, #-1569]	; 0xfffff9df
    a874:	strcc	pc, [r0, #-704]	; 0xfffffd40
    a878:			; <UNDEFINED> instruction: 0xf0234478
    a87c:			; <UNDEFINED> instruction: 0x4630f83d
    a880:	cdp2	0, 15, cr15, cr10, cr3, {1}
    a884:			; <UNDEFINED> instruction: 0xf0234630
    a888:	ldrb	pc, [r0, r3, lsl #26]	; <UNPREDICTABLE>
    a88c:	subsvs	r2, sl, r1, lsl #4
    a890:	cdp2	0, 15, cr15, cr0, cr5, {1}
    a894:			; <UNDEFINED> instruction: 0xf85a4b95
    a898:	ldmib	r5, {r0, r1, ip, lr}^
    a89c:	tstmi	r3, #402653184	; 0x18000000
    a8a0:	svcge	0x0014f47f
    a8a4:	blcs	1fa88b8 <ftello64@plt+0x1fa196c>
    a8a8:	sbcshi	pc, pc, r0
    a8ac:	strtmi	r4, [r0], -r1, lsl #12
    a8b0:	blx	1dc6934 <ftello64@plt+0x1dbf9e8>
    a8b4:			; <UNDEFINED> instruction: 0xf47f2800
    a8b8:	ldmibmi	r4, {r0, r3, r8, r9, sl, fp, sp, pc}
    a8bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a8c0:	blx	ffd4695e <ftello64@plt+0xffd3fa12>
    a8c4:			; <UNDEFINED> instruction: 0xf0402800
    a8c8:	stmiavs	fp!, {r0, r1, r2, r5, r6, r7, pc}
    a8cc:			; <UNDEFINED> instruction: 0xf47f2b00
    a8d0:	stmibmi	pc, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    a8d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a8d8:	bl	ff8c88cc <ftello64@plt+0xff8c1980>
    a8dc:			; <UNDEFINED> instruction: 0xf0234621
    a8e0:	ldrbt	pc, [r3], fp, lsl #16	; <UNPREDICTABLE>
    a8e4:	strtmi	r2, [r0], -r4, lsl #2
    a8e8:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8ec:			; <UNDEFINED> instruction: 0xf43f2800
    a8f0:	vrecps.f32	d26, d8, d24
    a8f4:	vabal.s8	q8, d0, d1
    a8f8:	ldr	r3, [r8, r0, lsl #10]
    a8fc:	ldrbtmi	r4, [pc], #-3973	; a904 <ftello64@plt+0x39b8>
    a900:	ldccs	8, cr6, [r3, #-756]	; 0xfffffd0c
    a904:	strcs	sp, [r1, #-3416]!	; 0xfffff2a8
    a908:	strcc	pc, [r0, #-704]	; 0xfffffd40
    a90c:	blmi	1e04750 <ftello64@plt+0x1dfd804>
    a910:	vabal.s8	q9, d0, d1
    a914:			; <UNDEFINED> instruction: 0xf85a3500
    a918:	ldmdavs	fp, {r0, r1, ip, sp}^
    a91c:	addle	r2, r6, r0, lsl #22
    a920:			; <UNDEFINED> instruction: 0x4621487d
    a924:	vabal.s8	q9, d0, d1
    a928:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
    a92c:			; <UNDEFINED> instruction: 0xffe4f022
    a930:	bls	c472c <ftello64@plt+0xbd7e0>
    a934:	biccs	pc, lr, r9, asr #12
    a938:	tstvc	r3, #1342177284	; 0x50000004	; <UNPREDICTABLE>
    a93c:	cmpcc	r7, r1, asr #5	; <UNPREDICTABLE>
    a940:	orrsvs	pc, sl, #204, 12	; 0xcc00000
    a944:	addsmi	r4, sl, #72, 12	; 0x4800000
    a948:	addmi	fp, sl, #24, 30	; 0x60
    a94c:	svcge	0x0047f47f
    a950:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a954:			; <UNDEFINED> instruction: 0x46314871
    a958:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    a95c:	strcc	pc, [r0, #-704]	; 0xfffffd40
    a960:			; <UNDEFINED> instruction: 0xfffcf022
    a964:			; <UNDEFINED> instruction: 0xf7fbe763
    a968:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    a96c:			; <UNDEFINED> instruction: 0xf886d140
    a970:	ldrbt	r9, [r6], r0
    a974:	andcs	r4, r5, #1736704	; 0x1a8000
    a978:			; <UNDEFINED> instruction: 0xf7fb4479
    a97c:			; <UNDEFINED> instruction: 0x4621eb92
    a980:			; <UNDEFINED> instruction: 0xffbaf022
    a984:	ldrbmi	lr, [r8], -r1, ror #13
    a988:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a98c:	andcs	r4, r5, #1654784	; 0x194000
    a990:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a994:	bl	fe148988 <ftello64@plt+0xfe141a3c>
    a998:	strtmi	r4, [r8], -r7, lsl #12
    a99c:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9a0:	strmi	r4, [r2], -r1, lsr #12
    a9a4:			; <UNDEFINED> instruction: 0xf0224638
    a9a8:			; <UNDEFINED> instruction: 0x4630ffd9
    a9ac:	cdp2	0, 6, cr15, cr4, cr3, {1}
    a9b0:			; <UNDEFINED> instruction: 0xf0234630
    a9b4:	ldr	pc, [sl, -sp, ror #24]!
    a9b8:	bl	1f11c8 <ftello64@plt+0x1ea27c>
    a9bc:	movwcs	r1, #5381	; 0x1505
    a9c0:	stmib	r5, {r0, r4, r5, r9, sl, lr}^
    a9c4:	strtmi	r3, [r0], -r3, lsl #12
    a9c8:			; <UNDEFINED> instruction: 0xf023616a
    a9cc:	ldmvs	fp!, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    a9d0:	strne	lr, [r3, -r7, lsl #22]
    a9d4:	ldmibvs	r8!, {r3, r5, r7, r8, sp, lr}
    a9d8:	rsbsle	r2, r1, r0, lsl #16
    a9dc:			; <UNDEFINED> instruction: 0xf0234631
    a9e0:	cmnlt	r0, #42240	; 0xa500	; <UNPREDICTABLE>
    a9e4:	ldrbtmi	r4, [sl], #-2640	; 0xfffff5b0
    a9e8:	movwcc	r6, #6291	; 0x1893
    a9ec:			; <UNDEFINED> instruction: 0xe6cd6093
    a9f0:			; <UNDEFINED> instruction: 0xf886b280
    a9f4:			; <UNDEFINED> instruction: 0xf0409000
    a9f8:	ldr	r7, [r8, -r0, asr #10]
    a9fc:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    aa00:	strmi	r9, [r5], -r1, lsl #20
    aa04:	vaddw.s8	<illegal reg q13.5>, q0, d8
    aa08:	ldrmi	r3, [r0], -r0, lsl #10
    aa0c:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa10:	andcs	r4, r5, #1146880	; 0x118000
    aa14:	ldrbtmi	r2, [r9], #-0
    aa18:	bl	10c8a0c <ftello64@plt+0x10c1ac0>
    aa1c:	strtmi	r4, [r8], -r7, lsl #12
    aa20:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa24:	strmi	r4, [r2], -r1, lsr #12
    aa28:			; <UNDEFINED> instruction: 0xf0224638
    aa2c:	shadd8mi	pc, r0, r7	; <UNPREDICTABLE>
    aa30:	cdp2	0, 2, cr15, cr2, cr3, {1}
    aa34:			; <UNDEFINED> instruction: 0xf0234630
    aa38:	stccs	12, cr15, [r0, #-172]	; 0xffffff54
    aa3c:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {1}
    aa40:			; <UNDEFINED> instruction: 0x4601e6f5
    aa44:			; <UNDEFINED> instruction: 0xf01a9802
    aa48:	strmi	pc, [r5], -r7, asr #22
    aa4c:			; <UNDEFINED> instruction: 0xf01db120
    aa50:			; <UNDEFINED> instruction: 0x4628fc5d
    aa54:	blx	10c6ac6 <ftello64@plt+0x10bfb7a>
    aa58:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    aa5c:	bl	e4ccc <ftello64@plt+0xddd80>
    aa60:	ldmibvs	r8, {r1, r8, r9, ip}
    aa64:	cdp2	0, 0, cr15, cr8, cr3, {1}
    aa68:			; <UNDEFINED> instruction: 0xf100e7bc
    aa6c:	strtmi	r0, [r0], -r1, lsl #22
    aa70:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    aa74:	ldrbmi	r4, [r8], -r3, lsl #12
    aa78:			; <UNDEFINED> instruction: 0xf7fb9301
    aa7c:	blls	86244 <ftello64@plt+0x7f2f8>
    aa80:			; <UNDEFINED> instruction: 0xf4ff4283
    aa84:	bne	636318 <ftello64@plt+0x62f3cc>
    aa88:	strtmi	r4, [r0], #-1625	; 0xfffff9a7
    aa8c:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa90:			; <UNDEFINED> instruction: 0xf47f2800
    aa94:			; <UNDEFINED> instruction: 0xe710ae1b
    aa98:	andcs	r4, r5, #622592	; 0x98000
    aa9c:	ldrbtmi	r2, [r9], #-0
    aaa0:	b	fffc8a94 <ftello64@plt+0xfffc1b48>
    aaa4:			; <UNDEFINED> instruction: 0xf7fb4605
    aaa8:	stmdavs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    aaac:	stcl	7, cr15, [r8], #1004	; 0x3ec
    aab0:	strmi	r4, [r2], -r1, lsr #12
    aab4:			; <UNDEFINED> instruction: 0xf0224628
    aab8:			; <UNDEFINED> instruction: 0xe607ff1f
    aabc:	bl	248ab0 <ftello64@plt+0x241b64>
    aac0:	andcs	r4, r5, #475136	; 0x74000
    aac4:			; <UNDEFINED> instruction: 0xf7fb4479
    aac8:	strtmi	lr, [r1], -ip, ror #21
    aacc:			; <UNDEFINED> instruction: 0xff82f022
    aad0:	andeq	r4, r5, r2, lsr #6
    aad4:	andeq	r0, r0, r4, ror #12
    aad8:	andeq	r4, r5, r6, lsl r3
    aadc:	andeq	r5, r3, sl, ror #28
    aae0:	andeq	r5, r5, r6, ror #8
    aae4:	andeq	r5, r5, r6, lsl r4
    aae8:	andeq	r4, r3, r8, asr #9
    aaec:	andeq	r0, r0, ip, asr #13
    aaf0:	andeq	r5, r5, r6, asr #6
    aaf4:	andeq	r5, r3, r6, lsl sp
    aaf8:	andeq	r5, r3, ip, lsr #25
    aafc:	andeq	r5, r3, sl, lsl #27
    ab00:	muleq	r3, sl, sp
    ab04:	ldrdeq	r4, [r5], -r0
    ab08:	andeq	r5, r3, r4, ror #25
    ab0c:	andeq	r5, r3, sl, lsr ip
    ab10:	andeq	r5, r3, lr, asr #24
    ab14:	ldrdeq	r5, [r5], -sl
    ab18:	andeq	r5, r3, r2, lsl ip
    ab1c:	andeq	r5, r3, sl, ror fp
    ab20:	andeq	r5, r3, r8, lsl ip
    ab24:	ldrdeq	r5, [r3], -lr
    ab28:	strdeq	r5, [r5], -r2
    ab2c:	andeq	r5, r3, sl, asr fp
    ab30:	andeq	r5, r5, lr, ror r0
    ab34:	andeq	r5, r3, r2, ror #20
    ab38:	andeq	r5, r3, r4, ror #21
    ab3c:	mvnsmi	lr, #737280	; 0xb4000
    ab40:			; <UNDEFINED> instruction: 0x71acf44f
    ab44:	stcmi	0, cr2, [r8], #-4
    ab48:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab4c:	mvnscc	pc, #79	; 0x4f
    ab50:	stmib	r0, {r2, r3, r4, r5, r6, sl, lr}^
    ab54:	stmiavs	r3!, {r0, r8, r9, ip, sp}
    ab58:			; <UNDEFINED> instruction: 0xdc3b2b14
    ab5c:	strmi	r2, [r1], r0, lsl #22
    ab60:			; <UNDEFINED> instruction: 0xf04fbfd8
    ab64:	stcle	8, cr0, [r2, #-0]
    ab68:			; <UNDEFINED> instruction: 0xf04f4f20
    ab6c:	strcc	r0, [ip], #-2048	; 0xfffff800
    ab70:	ldrbtmi	r4, [pc], #-1605	; ab78 <ftello64@plt+0x3c2c>
    ab74:	ldmvs	fp!, {r2, sp, lr, pc}
    ab78:	ldrcc	r3, [r0], #-1281	; 0xfffffaff
    ab7c:	lfmle	f4, 4, [r6, #-684]	; 0xfffffd54
    ab80:	blcs	64c14 <ftello64@plt+0x5dcc8>
    ab84:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ab88:	strne	lr, [r8], -r9, lsl #22
    ab8c:	smlattcs	r0, r2, r8, r6
    ab90:	stmib	r6, {r0, r1, r4, r5, r7, r8, sp, lr}^
    ab94:			; <UNDEFINED> instruction: 0xf01a0208
    ab98:			; <UNDEFINED> instruction: 0x4603fa9f
    ab9c:			; <UNDEFINED> instruction: 0xb19061f0
    aba0:	strcc	r6, [r1, #-2235]	; 0xfffff745
    aba4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    aba8:	adcmi	r3, fp, #16, 8	; 0x10000000
    abac:	bmi	441f54 <ftello64@plt+0x43b008>
    abb0:			; <UNDEFINED> instruction: 0xf8c94648
    abb4:	ldrbtmi	r8, [sl], #-20	; 0xffffffec
    abb8:	ldrdcc	pc, [ip, #-130]	; 0xffffff7e
    abbc:			; <UNDEFINED> instruction: 0xf8c23301
    abc0:	pop	{r2, r3, r6, r8, ip, sp}
    abc4:			; <UNDEFINED> instruction: 0x464883f8
    abc8:			; <UNDEFINED> instruction: 0xf7fb4699
    abcc:	strbmi	lr, [r8], -sl, lsr #20
    abd0:	mvnshi	lr, #12386304	; 0xbd0000
    abd4:			; <UNDEFINED> instruction: 0xf44f4b07
    abd8:	stmdbmi	r7, {r2, r3, r6, r7, r9, ip, sp, lr}
    abdc:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    abe0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    abe4:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abe8:	andeq	r4, r5, r8, lsl #31
    abec:	andeq	r4, r5, r6, ror #30
    abf0:	andeq	r4, r5, r2, lsr #30
    abf4:	andeq	r5, r3, lr, lsl ip
    abf8:	andeq	r5, r3, r8, lsl sl
    abfc:	andeq	r5, r3, sl, lsr #20
    ac00:	bmi	6b7908 <ftello64@plt+0x6b09bc>
    ac04:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    ac08:	ldrdcc	pc, [ip, #-130]	; 0xffffff7e
    ac0c:	vstmdble	r2!, {d2-d1}
    ac10:	blcc	64c1c <ftello64@plt+0x5dcd0>
    ac14:			; <UNDEFINED> instruction: 0xf8c24606
    ac18:	tstlt	r9, ip, asr #2
    ac1c:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    ac20:	bcs	251f0 <ftello64@plt+0x1e2a4>
    ac24:			; <UNDEFINED> instruction: 0x4634dd11
    ac28:	and	r2, r3, r0, lsl #10
    ac2c:	ldrcc	r3, [r0], #-1281	; 0xfffffaff
    ac30:	sfmle	f4, 4, [sl, #-680]	; 0xfffffd58
    ac34:	blcs	652c8 <ftello64@plt+0x5e37c>
    ac38:	stmibvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ac3c:			; <UNDEFINED> instruction: 0xf01a3501
    ac40:	ldmdbvs	r2!, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
    ac44:	adcmi	r3, sl, #16, 8	; 0x10000000
    ac48:			; <UNDEFINED> instruction: 0x4630dcf4
    ac4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ac50:	stmiblt	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac54:	blmi	19ca1c <ftello64@plt+0x195ad0>
    ac58:	sbcsvc	pc, sp, #1325400064	; 0x4f000000
    ac5c:	stmdami	r6, {r0, r2, r8, fp, lr}
    ac60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ac64:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    ac68:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac6c:	ldrdeq	r4, [r5], -r2
    ac70:	muleq	r3, ip, fp
    ac74:	muleq	r3, r6, r9
    ac78:	andeq	r5, r3, lr, asr #19
    ac7c:	strlt	fp, [r8, #-784]	; 0xfffffcf0
    ac80:	blcs	24d94 <ftello64@plt+0x1de48>
    ac84:	stmdbvs	r2, {r1, r3, r8, r9, fp, ip, lr, pc}^
    ac88:	ble	1db6dc <ftello64@plt+0x1d4790>
    ac8c:	andne	lr, r3, r0, lsl #22
    ac90:	blcs	652a4 <ftello64@plt+0x5e358>
    ac94:	stmdami	ip, {r4, ip, lr, pc}
    ac98:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    ac9c:	blcs	24fb0 <ftello64@plt+0x1e064>
    aca0:	movwcs	fp, #4024	; 0xfb8
    aca4:	stmdbvs	r2, {r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
    aca8:	svclt	0x00a84293
    acac:	bl	138b4 <ftello64@plt+0xc968>
    acb0:	stmibvs	r3, {r0, r1, ip}
    acb4:	mvnle	r2, r1, lsl #22
    acb8:			; <UNDEFINED> instruction: 0xf01a69c0
    acbc:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    acc0:	stclt	0, cr13, [r8, #-932]	; 0xfffffc5c
    acc4:	svclt	0x00004770
    acc8:	andeq	lr, r3, ip, lsl sl
    accc:			; <UNDEFINED> instruction: 0x4606b5f8
    acd0:	mvfne<illegal precision>z	f3, #0.0
    acd4:	svclt	0x00186900
    acd8:	adcsmi	r2, r8, #262144	; 0x40000
    acdc:	ldmdbvs	r2!, {r1, r2, r4, ip, lr, pc}^
    ace0:	vldrle	s4, [r3, #-0]
    ace4:	strcs	r4, [r0, #-1588]	; 0xfffff9cc
    ace8:	adcmi	lr, sl, #3
    acec:	ldreq	pc, [r0], #-260	; 0xfffffefc
    acf0:	stmibvs	r3!, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    acf4:	blcs	58100 <ftello64@plt+0x511b4>
    acf8:	stmibvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    acfc:			; <UNDEFINED> instruction: 0xf01a4639
    ad00:	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    ad04:	adcmi	r3, sl, #16, 8	; 0x10000000
    ad08:	ldmdbvs	r0!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    ad0c:	ldflte	f6, [r8, #220]!	; 0xdc
    ad10:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}
    ad14:	andcs	fp, r0, fp, lsl #2
    ad18:			; <UNDEFINED> instruction: 0xf7ff4770
    ad1c:	subcs	fp, r9, r5, lsr #23
    ad20:	andcc	pc, r0, r0, asr #5
    ad24:	svclt	0x00004770
    ad28:	stmdavs	r3, {r3, r5, r7, r8, ip, sp, pc}^
    ad2c:	blcs	38174 <ftello64@plt+0x31228>
    ad30:	blle	31c548 <ftello64@plt+0x3155fc>
    ad34:	addsmi	r6, r3, #1081344	; 0x108000
    ad38:	bl	41564 <ftello64@plt+0x3a618>
    ad3c:	ldmibvs	r1, {r0, r1, r9, ip}
    ad40:	andle	r2, r9, r1, lsl #18
    ad44:			; <UNDEFINED> instruction: 0xf04f60a3
    ad48:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    ad4c:			; <UNDEFINED> instruction: 0xf04fbd10
    ad50:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    ad54:			; <UNDEFINED> instruction: 0x4770bd10
    ad58:			; <UNDEFINED> instruction: 0xf01a69d0
    ad5c:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    ad60:	svclt	0x0000e7f0
    ad64:	stmvs	r3, {r4, r5, r6, r8, ip, sp, pc}
    ad68:	rscscc	pc, pc, #79	; 0x4f
    ad6c:	stmib	r0, {r8, r9, fp, sp}^
    ad70:	blle	1d757c <ftello64@plt+0x1d0630>
    ad74:	addsmi	r6, r3, #1081344	; 0x108000
    ad78:	bl	41590 <ftello64@plt+0x3a644>
    ad7c:	stmibvs	r3, {r0, r1, ip}
    ad80:	andle	r2, r0, r1, lsl #22
    ad84:	stmibvs	r0, {r4, r5, r6, r8, r9, sl, lr}^
    ad88:	stmiblt	r4!, {r1, r3, r4, ip, sp, lr, pc}^
    ad8c:	stmdavs	r3, {r5, r7, r8, ip, sp, pc}^
    ad90:	blle	555998 <ftello64@plt+0x54ea4c>
    ad94:	addsmi	r6, r3, #1081344	; 0x108000
    ad98:	bl	415e8 <ftello64@plt+0x3a69c>
    ad9c:	stmibvs	r3, {r0, r1, ip}
    ada0:	blcs	77274 <ftello64@plt+0x70328>
    ada4:	andcs	sp, r0, r1
    ada8:	stmibvs	r0, {r4, r5, r6, r8, r9, sl, lr}^
    adac:	ldclt	0, cr15, [sl, #-112]	; 0xffffff90
    adb0:	vaddl.s8	q9, d0, d1
    adb4:	ldrbmi	r3, [r0, -r0]!
    adb8:	vmvn.i32	d18, #7	; 0x00000007
    adbc:	ldrbmi	r3, [r0, -r0]!
    adc0:	rscscc	pc, pc, pc, asr #32
    adc4:	svclt	0x00004770
    adc8:	ldrtlt	fp, [r0], #-488	; 0xfffffe18
    adcc:	stccs	8, cr6, [r0], {68}	; 0x44
    add0:	stmdbvs	r5, {r0, r1, r3, r8, r9, fp, ip, lr, pc}^
    add4:	ble	21b88c <ftello64@plt+0x214940>
    add8:	andne	lr, r4, r0, lsl #22
    addc:	cmnlt	ip, r4, lsl #19
    ade0:	andle	r2, r7, r1, lsl #24
    ade4:	ldclt	0, cr2, [r0], #-0
    ade8:	rsbscs	r4, lr, r0, ror r7
    adec:	andcc	pc, r0, r0, asr #5
    adf0:			; <UNDEFINED> instruction: 0x4770bc30
    adf4:	stmibvs	r0, {r4, r5, sl, fp, ip, sp, pc}^
    adf8:	stclt	0, cr15, [r0, #112]	; 0x70
    adfc:	vaddl.s8	q9, d0, d1
    ae00:	ldclt	0, cr3, [r0], #-0
    ae04:	eorscs	r4, r7, r0, ror r7
    ae08:	andcc	pc, r0, r0, asr #5
    ae0c:	svclt	0x00004770
    ae10:	ldrtlt	fp, [r0], #-800	; 0xfffffce0
    ae14:	stccs	8, cr6, [r0], {68}	; 0x44
    ae18:	stmdbvs	r5, {r1, r2, r3, r8, r9, fp, ip, lr, pc}^
    ae1c:	ble	2db8d4 <ftello64@plt+0x2d4988>
    ae20:	orrlt	r6, sp, r5, lsl #16
    ae24:	andne	lr, r4, r0, lsl #22
    ae28:	orrslt	r6, r4, r4, lsl #19
    ae2c:	tstle	r8, r1, lsl #24
    ae30:	stmibvs	r0, {r4, r5, sl, fp, ip, sp, pc}^
    ae34:	ldmdblt	ip, {r0, r2, r3, r4, ip, sp, lr, pc}^
    ae38:	vmvn.i32	q9, #14	; 0x0000000e
    ae3c:	ldclt	0, cr3, [r0], #-0
    ae40:	andcs	r4, r0, r0, ror r7
    ae44:			; <UNDEFINED> instruction: 0x4770bc30
    ae48:	vaddl.s8	q9, d16, d23
    ae4c:	ldclt	0, cr3, [r0], #-0
    ae50:	andcs	r4, r1, r0, ror r7
    ae54:	andcc	pc, r0, r0, asr #5
    ae58:			; <UNDEFINED> instruction: 0x4770bc30
    ae5c:	vmvn.i32	d18, #7	; 0x00000007
    ae60:	ldrbmi	r3, [r0, -r0]!
    ae64:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    ae68:	bmi	1f7350 <ftello64@plt+0x1f0404>
    ae6c:	ldmibvs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    ae70:			; <UNDEFINED> instruction: 0xf7ffb90b
    ae74:	andcs	fp, r0, r1, asr fp
    ae78:	eorscs	r4, r7, r0, ror r7
    ae7c:	andcc	pc, r0, r0, asr #5
    ae80:	svclt	0x00004770
    ae84:	andeq	r3, r5, r2, asr #21
    ae88:	andeq	r0, r0, ip, asr #13
    ae8c:	blmi	a9d738 <ftello64@plt+0xa967ec>
    ae90:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ae94:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    ae98:	movwls	r6, #30747	; 0x781b
    ae9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aea0:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    aea4:	eorsle	r2, ip, r0, lsl #16
    aea8:	strmi	r6, [r4], -r2, asr #16
    aeac:	blle	f156b4 <ftello64@plt+0xf0e768>
    aeb0:	stmdbvs	r1, {r1, r2, r3, r9, sl, lr}^
    aeb4:	ble	e1b8e4 <ftello64@plt+0xe14998>
    aeb8:	strcs	r4, [r0, #-2593]	; 0xfffff5df
    aebc:	ldmibvs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    aec0:	bmi	837414 <ftello64@plt+0x8304c8>
    aec4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    aec8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aecc:	subsmi	r9, sl, r7, lsl #22
    aed0:	strtmi	sp, [r8], -lr, lsr #2
    aed4:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    aed8:	blx	ff1c8edc <ftello64@plt+0xff1c1f90>
    aedc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    aee0:	strmi	sp, [r3], -pc, ror #3
    aee4:	tstcs	r2, r2, lsl #20
    aee8:	andls	r4, r1, #48, 12	; 0x3000000
    aeec:	blx	6c6f08 <ftello64@plt+0x6bffbc>
    aef0:	bl	125084 <ftello64@plt+0x11e138>
    aef4:	ldmibvs	r9, {r0, r1, r8, r9, ip}
    aef8:	stmdbcs	r1, {r0, r3, r4, r5, r6, r8, ip, sp, pc}
    aefc:	stmdavs	r3!, {r1, r2, ip, lr, pc}
    af00:	sbcsle	r2, lr, r0, lsl #22
    af04:			; <UNDEFINED> instruction: 0xf7ff4620
    af08:	ldrb	pc, [sl, fp, ror #21]	; <UNPREDICTABLE>
    af0c:	ldrtmi	r9, [r1], -r1, lsl #20
    af10:			; <UNDEFINED> instruction: 0xf01d69d8
    af14:	strmi	pc, [r5], -r9, ror #17
    af18:	strcs	lr, [r1, #-2033]	; 0xfffff80f
    af1c:	strcc	pc, [r0, #-704]	; 0xfffffd40
    af20:	ldrcs	lr, [r7, #-2029]!	; 0xfffff813
    af24:	strcc	pc, [r0, #-704]	; 0xfffffd40
    af28:			; <UNDEFINED> instruction: 0xf04fe7cb
    af2c:			; <UNDEFINED> instruction: 0xe7c835ff
    af30:	stmia	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af34:	muleq	r5, r8, sl
    af38:	andeq	r0, r0, r4, ror #12
    af3c:	andeq	r3, r5, r6, lsl #21
    af40:	andeq	r0, r0, ip, asr #13
    af44:	andeq	r3, r5, r2, ror #20
    af48:	ldrblt	r4, [r0, #-2590]!	; 0xfffff5e2
    af4c:	orrlt	r4, r8, #2046820352	; 0x7a000000
    af50:	strmi	r6, [r4], -r3, asr #16
    af54:	blle	c95b5c <ftello64@plt+0xc8ec10>
    af58:	stmdbvs	r1, {r1, r2, r3, r9, sl, lr}^
    af5c:	ble	b9b990 <ftello64@plt+0xb94a44>
    af60:	strcs	r4, [r0, #-2329]	; 0xfffff6e7
    af64:	ldmibvs	r2, {r1, r4, r6, fp, ip, lr}
    af68:	stmdavs	r2, {r1, r4, r5, r6, r8, fp, ip, sp, pc}
    af6c:	bl	3765c <ftello64@plt+0x30710>
    af70:	ldmibvs	sl, {r0, r1, r8, r9, ip}
    af74:	bcs	77684 <ftello64@plt+0x70738>
    af78:	ldmibvs	r8, {r3, r8, ip, lr, pc}^
    af7c:			; <UNDEFINED> instruction: 0xf95cf01d
    af80:	tstlt	lr, r5, lsl #12
    af84:	stmdblt	fp!, {r0, r1, r5, fp, sp, lr}
    af88:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    af8c:	ldrbcc	pc, [pc, #79]!	; afe3 <ftello64@plt+0x4097>	; <UNPREDICTABLE>
    af90:	rscsle	r2, r9, r0, lsl #28
    af94:			; <UNDEFINED> instruction: 0xf7ff4620
    af98:	strtmi	pc, [r8], -r3, lsr #21
    af9c:	strcs	fp, [r7, #3440]!	; 0xd70
    afa0:	strcc	pc, [r0, #-704]	; 0xfffffd40
    afa4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    afa8:	vabal.s8	q9, d0, d1
    afac:	cfsh32cs	mvfx3, mvfx0, #0
    afb0:			; <UNDEFINED> instruction: 0xe7e9d1f0
    afb4:	vbic.i32	d18, #458752	; 0x00070000
    afb8:	strtmi	r3, [r8], -r0, lsl #10
    afbc:			; <UNDEFINED> instruction: 0xf04fbd70
    afc0:			; <UNDEFINED> instruction: 0xe7e135ff
    afc4:	ldrdeq	r3, [r5], -ip
    afc8:	andeq	r0, r0, ip, asr #13
    afcc:			; <UNDEFINED> instruction: 0xb328b538
    afd0:			; <UNDEFINED> instruction: 0xf04f2200
    afd4:	strdvs	r3, [r2], #63	; 0x3f
    afd8:	subvs	r4, r3, r4, lsl #12
    afdc:	blx	ffc48fe0 <ftello64@plt+0xffc42094>
    afe0:	stmiblt	r8, {r0, r2, r9, sl, lr}^
    afe4:	blcs	25378 <ftello64@plt+0x1e42c>
    afe8:	ands	sp, r3, r1, lsl sl
    afec:	andne	lr, r3, #4, 22	; 0x1000
    aff0:			; <UNDEFINED> instruction: 0xb1c26992
    aff4:	tstle	r6, r1, lsl #20
    aff8:	movwne	lr, #15108	; 0x3b04
    affc:			; <UNDEFINED> instruction: 0xf01a6a18
    b000:	stmdblt	r8, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    b004:	movwcc	r6, #6371	; 0x18e3
    b008:	blcs	2339c <ftello64@plt+0x1c450>
    b00c:	stmdbvs	r2!, {r1, r8, r9, fp, ip, lr, pc}^
    b010:	blle	ffadba64 <ftello64@plt+0xffad4b18>
    b014:	ldrbcc	pc, [pc, #79]!	; b06b <ftello64@plt+0x411f>	; <UNPREDICTABLE>
    b018:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    b01c:	vbic.i32	d18, #458752	; 0x00070000
    b020:	strtmi	r3, [r8], -r0, lsl #10
    b024:	bmi	13a50c <ftello64@plt+0x1335c0>
    b028:	msrvc	SPSR_c, pc, asr #8
    b02c:	ldrbtmi	r4, [sl], #-2051	; 0xfffff7fd
    b030:	andscc	r4, ip, #120, 8	; 0x78000000
    b034:	cdp2	0, 1, cr15, cr0, cr2, {1}
    b038:	andeq	r5, r3, lr, asr #15
    b03c:	andeq	r5, r3, r8, asr #11
    b040:	svclt	0x00004770
    b044:	tstcs	r0, r0, lsr r1
    b048:	rscscc	pc, pc, #79	; 0x4f
    b04c:	subvs	r6, r2, r1, asr #1
    b050:	blt	fedc9054 <ftello64@plt+0xfedc2108>
    b054:	vmvn.i32	d18, #7	; 0x00000007
    b058:	ldrbmi	r3, [r0, -r0]!
    b05c:	mvnsmi	lr, sp, lsr #18
    b060:	bmi	c9c8bc <ftello64@plt+0xc95970>
    b064:	blmi	c9cacc <ftello64@plt+0xc95b80>
    b068:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    b06c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b070:			; <UNDEFINED> instruction: 0xf04f9303
    b074:	stmdbcs	r0, {r8, r9}
    b078:	blmi	bbf194 <ftello64@plt+0xbb8248>
    b07c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b080:	eorsle	r2, r4, r0, lsl #22
    b084:	svcge	0x000268c8
    b088:	strcs	r4, [r0], -ip, lsl #12
    b08c:	blle	ad5094 <ftello64@plt+0xace148>
    b090:	addsmi	r6, r8, #1622016	; 0x18c000
    b094:	bl	14193c <ftello64@plt+0x13a9f0>
    b098:	ldmibvs	r3, {r9, ip}
    b09c:	eorsle	r2, sl, r0, lsl #22
    b0a0:	tstle	sp, r1, lsl #22
    b0a4:	movwcs	r6, #14800	; 0x39d0
    b0a8:	strtmi	r4, [r9], -r2, asr #12
    b0ac:	strls	r9, [r0], -r1, lsl #14
    b0b0:	blx	14c7126 <ftello64@plt+0x14c01da>
    b0b4:	andsle	r1, r2, r3, asr #24
    b0b8:			; <UNDEFINED> instruction: 0xf643b282
    b0bc:	addsmi	r7, sl, #-67108861	; 0xfc000003
    b0c0:	stmdblt	r8, {r0, r2, r5, ip, lr, pc}
    b0c4:	rsbvs	r6, r3, r3, ror #17
    b0c8:	blmi	65d93c <ftello64@plt+0x6569f0>
    b0cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0d0:	blls	e5140 <ftello64@plt+0xde1f4>
    b0d4:	qsuble	r4, sl, r7
    b0d8:	pop	{r2, ip, sp, pc}
    b0dc:	stmiavs	r0!, {r4, r5, r6, r7, r8, pc}^
    b0e0:	rscvs	r3, r0, r1
    b0e4:	ble	ff4d50ec <ftello64@plt+0xff4ce1a0>
    b0e8:	rscscc	pc, pc, pc, asr #32
    b0ec:	bmi	5050a4 <ftello64@plt+0x4fe158>
    b0f0:	cmncs	r0, sp, lsl #6
    b0f4:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    b0f8:			; <UNDEFINED> instruction: 0xf002447a
    b0fc:	andscs	pc, fp, r7, lsr r8	; <UNPREDICTABLE>
    b100:	andcc	pc, r0, r0, asr #5
    b104:	eorscs	lr, r7, r0, ror #15
    b108:	andcc	pc, r0, r0, asr #5
    b10c:	stmiavs	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    b110:	rscvs	r3, r3, r1, lsl #6
    b114:	bmi	2c507c <ftello64@plt+0x2be130>
    b118:	mvncc	pc, r0, asr #4
    b11c:	ldrbtmi	r4, [sl], #-2057	; 0xfffff7f7
    b120:	eorscc	r4, r4, #120, 8	; 0x78000000
    b124:	ldc2	0, cr15, [r8, #136]	; 0x88
    b128:	svc	0x00d2f7fa
    b12c:			; <UNDEFINED> instruction: 0x000538be
    b130:	andeq	r0, r0, r4, ror #12
    b134:	andeq	r4, r5, ip, asr sl
    b138:	andeq	r3, r5, ip, asr r8
    b13c:	andeq	r5, r3, r0, asr r5
    b140:	ldrdeq	r5, [r3], -lr
    b144:	ldrdeq	r5, [r3], -r8
    b148:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b14c:	blmi	4d3a04 <ftello64@plt+0x4ccab8>
    b150:	ldrlt	r4, [r0, #-1276]!	; 0xfffffb04
    b154:			; <UNDEFINED> instruction: 0xf85cb08f
    b158:	strmi	r3, [r4], -r3
    b15c:	stmdage	r2, {r0, r2, r3, r9, sl, lr}
    b160:	ldmdavs	fp, {r8, sp}
    b164:			; <UNDEFINED> instruction: 0xf04f930d
    b168:			; <UNDEFINED> instruction: 0xf7fb0300
    b16c:	bge	85f9c <ftello64@plt+0x7f050>
    b170:	movwcs	r4, #5664	; 0x1620
    b174:	ldrcs	r4, [r1], #-1577	; 0xfffff9d7
    b178:			; <UNDEFINED> instruction: 0xf7ff9401
    b17c:	bmi	24af40 <ftello64@plt+0x243ff4>
    b180:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b188:	subsmi	r9, sl, sp, lsl #22
    b18c:	andlt	sp, pc, r1, lsl #2
    b190:			; <UNDEFINED> instruction: 0xf7fabd30
    b194:	svclt	0x0000ef9e
    b198:	ldrdeq	r3, [r5], -r8
    b19c:	andeq	r0, r0, r4, ror #12
    b1a0:	andeq	r3, r5, r6, lsr #15
    b1a4:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b1a8:	blmi	4d3a60 <ftello64@plt+0x4ccb14>
    b1ac:	ldrlt	r4, [r0, #-1276]!	; 0xfffffb04
    b1b0:			; <UNDEFINED> instruction: 0xf85cb08f
    b1b4:	strmi	r3, [r4], -r3
    b1b8:	stmdage	r2, {r0, r2, r3, r9, sl, lr}
    b1bc:	ldmdavs	fp, {r8, sp}
    b1c0:			; <UNDEFINED> instruction: 0xf04f930d
    b1c4:			; <UNDEFINED> instruction: 0xf7fb0300
    b1c8:	bge	85f40 <ftello64@plt+0x7eff4>
    b1cc:	movwcs	r4, #5664	; 0x1620
    b1d0:	ldrcs	r4, [r2], #-1577	; 0xfffff9d7
    b1d4:			; <UNDEFINED> instruction: 0xf7ff9401
    b1d8:	bmi	24aee4 <ftello64@plt+0x243f98>
    b1dc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b1e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b1e4:	subsmi	r9, sl, sp, lsl #22
    b1e8:	andlt	sp, pc, r1, lsl #2
    b1ec:			; <UNDEFINED> instruction: 0xf7fabd30
    b1f0:	svclt	0x0000ef70
    b1f4:	andeq	r3, r5, ip, ror r7
    b1f8:	andeq	r0, r0, r4, ror #12
    b1fc:	andeq	r3, r5, sl, asr #14
    b200:	strdlt	fp, [pc], r0
    b204:	sadd16mi	r4, r4, r3
    b208:			; <UNDEFINED> instruction: 0x460e4b13
    b20c:			; <UNDEFINED> instruction: 0x4605447f
    b210:	tstcs	r0, ip, lsr #4
    b214:	stmdage	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    b218:	movwls	r6, #55323	; 0xd81b
    b21c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b220:	bl	bc9214 <ftello64@plt+0xbc22c8>
    b224:	ldrtmi	r6, [r1], -r7, lsr #16
    b228:	bge	653c8 <ftello64@plt+0x5e47c>
    b22c:	strtmi	r2, [r8], -r1, lsl #6
    b230:	strls	r2, [r6, -r8, lsl #8]
    b234:	strls	r9, [r1], #-1543	; 0xfffff9f9
    b238:			; <UNDEFINED> instruction: 0xff10f7ff
    b23c:	blmi	19da60 <ftello64@plt+0x196b14>
    b240:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b244:	blls	3652b4 <ftello64@plt+0x35e368>
    b248:	qaddle	r4, sl, r1
    b24c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    b250:	svc	0x003ef7fa
    b254:	andeq	r3, r5, ip, lsl r7
    b258:	andeq	r0, r0, r4, ror #12
    b25c:	andeq	r3, r5, r8, ror #13
    b260:	strdlt	fp, [pc], r0
    b264:			; <UNDEFINED> instruction: 0x46154c16
    b268:			; <UNDEFINED> instruction: 0x46064b16
    b26c:			; <UNDEFINED> instruction: 0x460f447c
    b270:	tstcs	r0, ip, lsr #4
    b274:	stmdage	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    b278:	ldmdavs	fp, {r1, r2, sl, fp, sp, pc}
    b27c:			; <UNDEFINED> instruction: 0xf04f930d
    b280:			; <UNDEFINED> instruction: 0xf7fb0300
    b284:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    b288:	stceq	0, cr15, [fp], {79}	; 0x4f
    b28c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    b290:			; <UNDEFINED> instruction: 0xf8cd68eb
    b294:	strgt	ip, [pc], #-4	; b29c <ftello64@plt+0x4350>
    b298:	stmdbvs	r8!, {r0, r9, fp, sp, pc}
    b29c:	ldrtmi	r2, [r9], -r1, lsl #6
    b2a0:	ldrtmi	r6, [r0], -r0, lsr #32
    b2a4:	mrc2	7, 6, pc, cr10, cr15, {7}
    b2a8:	blmi	19dacc <ftello64@plt+0x196b80>
    b2ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b2b0:	blls	365320 <ftello64@plt+0x35e3d4>
    b2b4:	qaddle	r4, sl, r1
    b2b8:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    b2bc:	svc	0x0008f7fa
    b2c0:			; <UNDEFINED> instruction: 0x000536bc
    b2c4:	andeq	r0, r0, r4, ror #12
    b2c8:	andeq	r3, r5, ip, ror r6
    b2cc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b2d0:	ldrbtmi	r4, [ip], #2836	; 0xb14
    b2d4:	addlt	fp, lr, r0, ror r5
    b2d8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    b2dc:			; <UNDEFINED> instruction: 0x46054614
    b2e0:	eorcs	r4, ip, #14680064	; 0xe00000
    b2e4:	stmdage	r2, {r8, sp}
    b2e8:	movwls	r6, #55323	; 0xd81b
    b2ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b2f0:	b	ff1c92e4 <ftello64@plt+0xff1c2398>
    b2f4:	movwcs	sl, #6657	; 0x1a01
    b2f8:			; <UNDEFINED> instruction: 0x46284631
    b2fc:	strcs	r9, [ip], #-1030	; 0xfffffbfa
    b300:			; <UNDEFINED> instruction: 0xf7ff9401
    b304:	bmi	24adb8 <ftello64@plt+0x243e6c>
    b308:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b30c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b310:	subsmi	r9, sl, sp, lsl #22
    b314:	andlt	sp, lr, r1, lsl #2
    b318:			; <UNDEFINED> instruction: 0xf7fabd70
    b31c:	svclt	0x0000eeda
    b320:	andeq	r3, r5, r6, asr r6
    b324:	andeq	r0, r0, r4, ror #12
    b328:	andeq	r3, r5, lr, lsl r6
    b32c:	mvnsmi	lr, #737280	; 0xb4000
    b330:	stcmi	6, cr4, [r3], #-120	; 0xffffff88
    b334:	blmi	8f7578 <ftello64@plt+0x8f062c>
    b338:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
    b33c:	strmi	sl, [r9], r2, lsl #16
    b340:	stmiapl	r3!, {r0, r1, r2, r4, r9, sl, lr}^
    b344:	tstcs	r0, ip, lsr #4
    b348:	movwls	r6, #55323	; 0xd81b
    b34c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b350:	b	fe5c9344 <ftello64@plt+0xfe5c23f8>
    b354:	andcs	r7, sp, #3342336	; 0x330000
    b358:	blcs	a2fb64 <ftello64@plt+0xa28c18>
    b35c:	ldmdavc	r5!, {r0, r2, r4, r8, ip, lr, pc}^
    b360:	strcc	r2, [r1], -r0, lsl #8
    b364:			; <UNDEFINED> instruction: 0xf1a59405
    b368:	sbcslt	r0, sl, #48, 6	; 0xc0000000
    b36c:	stmdale	sl, {r0, r3, r9, fp, sp}
    b370:			; <UNDEFINED> instruction: 0xf816210a
    b374:	blx	62f82 <ftello64@plt+0x5c036>
    b378:			; <UNDEFINED> instruction: 0xf1a53404
    b37c:	sbcslt	r0, sl, #48, 6	; 0xc0000000
    b380:	ldmible	r6!, {r0, r3, r9, fp, sp}^
    b384:	cfldrscs	mvf9, [sl, #-20]!	; 0xffffffec
    b388:	eorscs	sp, r7, sp
    b38c:	andcc	pc, r0, r0, asr #5
    b390:	blmi	31dbcc <ftello64@plt+0x316c80>
    b394:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b398:	blls	365408 <ftello64@plt+0x35e4bc>
    b39c:	qaddle	r4, sl, ip
    b3a0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b3a4:	movwcs	r8, #5104	; 0x13f0
    b3a8:	strbmi	sl, [r9], -r1, lsl #20
    b3ac:	ldrmi	r4, [lr], #-1600	; 0xfffff9c0
    b3b0:	strls	r9, [r4], -r6, lsl #14
    b3b4:	mrc2	7, 2, pc, cr2, cr15, {7}
    b3b8:			; <UNDEFINED> instruction: 0xf7fae7ea
    b3bc:	svclt	0x0000ee8a
    b3c0:	andeq	r3, r5, lr, ror #11
    b3c4:	andeq	r0, r0, r4, ror #12
    b3c8:	muleq	r5, r4, r5
    b3cc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b3d0:	ldrbtmi	r4, [ip], #2836	; 0xb14
    b3d4:	addlt	fp, lr, r0, ror r5
    b3d8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    b3dc:			; <UNDEFINED> instruction: 0x46054614
    b3e0:	eorcs	r4, ip, #14680064	; 0xe00000
    b3e4:	stmdage	r2, {r8, sp}
    b3e8:	movwls	r6, #55323	; 0xd81b
    b3ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3f0:	b	11c93e4 <ftello64@plt+0x11c2498>
    b3f4:	movwcs	sl, #6657	; 0x1a01
    b3f8:			; <UNDEFINED> instruction: 0x46284631
    b3fc:	strcs	r9, [pc], #-1030	; b404 <ftello64@plt+0x44b8>
    b400:			; <UNDEFINED> instruction: 0xf7ff9401
    b404:	bmi	24acb8 <ftello64@plt+0x243d6c>
    b408:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b40c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b410:	subsmi	r9, sl, sp, lsl #22
    b414:	andlt	sp, lr, r1, lsl #2
    b418:			; <UNDEFINED> instruction: 0xf7fabd70
    b41c:	svclt	0x0000ee5a
    b420:	andeq	r3, r5, r6, asr r5
    b424:	andeq	r0, r0, r4, ror #12
    b428:	andeq	r3, r5, lr, lsl r5
    b42c:	ldrdgt	pc, [r4, #-143]!	; 0xffffff71
    b430:	mvnsmi	lr, #737280	; 0xb4000
    b434:	cfldrdmi	mvd4, [r8, #-1008]	; 0xfffffc10
    b438:	svcge	0x0004b08b
    b43c:	movwcs	r4, #1566	; 0x61e
    b440:			; <UNDEFINED> instruction: 0xf85c4680
    b444:	ldrmi	r5, [r4], -r5
    b448:	ldrtmi	r4, [sl], -r8, lsl #12
    b44c:	stmdavs	sp!, {r0, r3, r4, r9, sl, lr}
    b450:			; <UNDEFINED> instruction: 0xf04f9509
    b454:			; <UNDEFINED> instruction: 0xf0040500
    b458:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b45c:			; <UNDEFINED> instruction: 0xf7ffd077
    b460:	strmi	pc, [r5], -sp, ror #22
    b464:			; <UNDEFINED> instruction: 0xf0002800
    b468:	stccs	0, cr8, [r0], {134}	; 0x86
    b46c:			; <UNDEFINED> instruction: 0xf8d5d15c
    b470:			; <UNDEFINED> instruction: 0xf1b99000
    b474:	andsle	r0, ip, r0, lsl #30
    b478:			; <UNDEFINED> instruction: 0x4640463a
    b47c:			; <UNDEFINED> instruction: 0xf7ff4629
    b480:	strmi	pc, [r4], -pc, ror #29
    b484:	cmnlt	r0, #7340032	; 0x700000
    b488:	svclt	0x00041c43
    b48c:	vmov.i32	d18, #720896	; 0x000b0000
    b490:	cmple	sp, r0, lsl #8
    b494:			; <UNDEFINED> instruction: 0xf7ff4628
    b498:	bmi	104a36c <ftello64@plt+0x1043420>
    b49c:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    b4a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b4a4:	subsmi	r9, sl, r9, lsl #22
    b4a8:			; <UNDEFINED> instruction: 0x4620d171
    b4ac:	pop	{r0, r1, r3, ip, sp, pc}
    b4b0:			; <UNDEFINED> instruction: 0x462883f0
    b4b4:			; <UNDEFINED> instruction: 0xffd8f7fe
    b4b8:	stmdacs	r0, {r2, r9, sl, lr}
    b4bc:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, ip, lr, pc}
    b4c0:	andcs	r4, r5, #72, 12	; 0x4800000
    b4c4:			; <UNDEFINED> instruction: 0xf7fa4479
    b4c8:	strmi	lr, [r6], -ip, ror #27
    b4cc:			; <UNDEFINED> instruction: 0xf7fb4620
    b4d0:	strmi	lr, [r1], -r0, lsl #23
    b4d4:			; <UNDEFINED> instruction: 0xf0224630
    b4d8:	strtmi	pc, [r8], -r1, asr #20
    b4dc:	blx	fe4494e2 <ftello64@plt+0xfe442596>
    b4e0:	bls	4c5454 <ftello64@plt+0x4be508>
    b4e4:	ldrtmi	sl, [r1], -r3, lsl #22
    b4e8:			; <UNDEFINED> instruction: 0xf7ff4628
    b4ec:	strmi	pc, [r4], -sp, ror #24
    b4f0:	teqle	r7, r0, lsl #16
    b4f4:	bls	532108 <ftello64@plt+0x52b1bc>
    b4f8:	subsmi	r9, sl, r3, lsl r9
    b4fc:	sbcle	r4, r9, sl
    b500:			; <UNDEFINED> instruction: 0x46314053
    b504:			; <UNDEFINED> instruction: 0x46289a12
    b508:	stc2	7, cr15, [r2], {255}	; 0xff
    b50c:	andls	r4, r1, r3, lsl #12
    b510:	adcsle	r2, pc, r0, lsl #16
    b514:	strtmi	r4, [r0], -r3, lsr #18
    b518:	ldrmi	r2, [ip], -r5, lsl #4
    b51c:			; <UNDEFINED> instruction: 0xf7fa4479
    b520:	strmi	lr, [r6], -r0, asr #27
    b524:	ldrb	r9, [r2, r1, lsl #16]
    b528:			; <UNDEFINED> instruction: 0xf7ff2101
    b52c:	ldr	pc, [lr, pc, asr #23]
    b530:	andcs	r4, r5, #475136	; 0x74000
    b534:	ldrbtmi	r2, [r9], #-0
    b538:	ldc	7, cr15, [r2, #1000]!	; 0x3e8
    b53c:	strtmi	r4, [r0], -r6, lsl #12
    b540:	bl	11c9534 <ftello64@plt+0x11c25e8>
    b544:	ldrtmi	r4, [r0], -r1, lsl #12
    b548:	blx	2475d8 <ftello64@plt+0x24068c>
    b54c:	ldmdbmi	r7, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    b550:	strcs	r2, [r1], #-517	; 0xfffffdfb
    b554:	strcc	pc, [r0], #-704	; 0xfffffd40
    b558:			; <UNDEFINED> instruction: 0xf7fa4479
    b55c:			; <UNDEFINED> instruction: 0xf022eda2
    b560:			; <UNDEFINED> instruction: 0xe79af9fd
    b564:			; <UNDEFINED> instruction: 0x46384912
    b568:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b56c:	ldc	7, cr15, [r8, #1000]	; 0x3e8
    b570:	strtmi	r4, [r0], -r6, lsl #12
    b574:	stmdbmi	pc, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b578:	vhsub.s8	d18, d8, d5
    b57c:	vmov.i32	q8, #393216	; 0x00060000
    b580:	ldrbtmi	r3, [r9], #-1024	; 0xfffffc00
    b584:	stc	7, cr15, [ip, #1000]	; 0x3e8
    b588:			; <UNDEFINED> instruction: 0xf9e8f022
    b58c:			; <UNDEFINED> instruction: 0xf7fae785
    b590:	svclt	0x0000eda0
    b594:	strdeq	r3, [r5], -r4
    b598:	andeq	r0, r0, r4, ror #12
    b59c:	andeq	r3, r5, sl, lsl #9
    b5a0:	ldrdeq	r5, [r3], -r8
    b5a4:	andeq	r5, r3, r4, ror #3
    b5a8:	andeq	r5, r3, r2, lsl #3
    b5ac:	andeq	r5, r3, r0, lsl #2
    b5b0:	andeq	r5, r3, r6, ror r1
    b5b4:	strdeq	r5, [r3], -r6
    b5b8:	svcmi	0x00f0e92d
    b5bc:	stmdbmi	r6!, {r0, r1, r2, r3, r9, sl, lr}^
    b5c0:	bmi	199d008 <ftello64@plt+0x19960bc>
    b5c4:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
    b5c8:			; <UNDEFINED> instruction: 0x9194f8df
    b5cc:	ldrmi	r4, [sp], -r6, lsl #12
    b5d0:	ldrbtmi	r5, [r9], #2186	; 0x88a
    b5d4:	andls	r6, r9, #1179648	; 0x120000
    b5d8:	andeq	pc, r0, #79	; 0x4f
    b5dc:	movwcs	fp, #267	; 0x10b
    b5e0:			; <UNDEFINED> instruction: 0xf10d602b
    b5e4:	movwcs	r0, #2576	; 0xa10
    b5e8:			; <UNDEFINED> instruction: 0x46384619
    b5ec:			; <UNDEFINED> instruction: 0xf0044652
    b5f0:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    b5f4:			; <UNDEFINED> instruction: 0xf7ffd05d
    b5f8:	strmi	pc, [r3], r1, lsr #21
    b5fc:	rsble	r2, r3, r0, lsl #16
    b600:			; <UNDEFINED> instruction: 0xf7ff2101
    b604:	ldrbmi	pc, [r8], -r3, ror #22	; <UNPREDICTABLE>
    b608:			; <UNDEFINED> instruction: 0xff2ef7fe
    b60c:	cmnlt	r0, r4, lsl #12
    b610:	blmi	149df68 <ftello64@plt+0x149701c>
    b614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b618:	blls	265688 <ftello64@plt+0x25e73c>
    b61c:			; <UNDEFINED> instruction: 0xf040405a
    b620:			; <UNDEFINED> instruction: 0x46208098
    b624:	pop	{r0, r1, r3, ip, sp, pc}
    b628:	usub8mi	r8, r2, r0
    b62c:			; <UNDEFINED> instruction: 0x46304659
    b630:	mrc2	7, 0, pc, cr6, cr15, {7}
    b634:	strmi	r1, [r4], -r3, asr #24
    b638:			; <UNDEFINED> instruction: 0xf1b8d119
    b63c:	suble	r0, pc, r0, lsl #30
    b640:	ldrbmi	r2, [r8], -r0, lsl #2
    b644:	stc2l	7, cr15, [r2], {255}	; 0xff
    b648:	stmdacs	r0, {r2, r9, sl, lr}
    b64c:	blmi	11bfb88 <ftello64@plt+0x11b8c3c>
    b650:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b654:	ldmdblt	r3!, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    b658:			; <UNDEFINED> instruction: 0x46584639
    b65c:			; <UNDEFINED> instruction: 0xff5cf7fe
    b660:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b664:	ldrbmi	sp, [r8], -r2, ror #2
    b668:	blx	ff2c966c <ftello64@plt+0xff2c2720>
    b66c:			; <UNDEFINED> instruction: 0x4658e7d0
    b670:	blx	ff1c9674 <ftello64@plt+0xff1c2728>
    b674:	cmple	sl, r0, lsl #24
    b678:	movwcs	fp, #4365	; 0x110d
    b67c:			; <UNDEFINED> instruction: 0xf1b8602b
    b680:	bicle	r0, r5, r0, lsl #30
    b684:	strbmi	r2, [r3], -r2, lsl #8
    b688:	ldrtmi	r9, [r9], -r1, lsl #8
    b68c:	andcs	r4, r1, #48, 12	; 0x3000000
    b690:	andhi	pc, r8, sp, asr #17
    b694:	andhi	pc, r0, sp, asr #17
    b698:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    b69c:	stmdacs	r0, {r2, r9, sl, lr}
    b6a0:			; <UNDEFINED> instruction: 0xf7fbd0b6
    b6a4:			; <UNDEFINED> instruction: 0x4601ea96
    b6a8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    b6ac:			; <UNDEFINED> instruction: 0xf956f022
    b6b0:	stmdbmi	pc!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b6b4:	strcs	r2, [r1], #-517	; 0xfffffdfb
    b6b8:	strcc	pc, [r0], #-704	; 0xfffffd40
    b6bc:			; <UNDEFINED> instruction: 0xf7fa4479
    b6c0:			; <UNDEFINED> instruction: 0xf022ecf0
    b6c4:	str	pc, [r3, fp, asr #18]!
    b6c8:	andcs	r4, r5, #688128	; 0xa8000
    b6cc:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
    b6d0:	strcc	pc, [r0], #-704	; 0xfffffd40
    b6d4:			; <UNDEFINED> instruction: 0xf7fa4479
    b6d8:			; <UNDEFINED> instruction: 0xf022ece4
    b6dc:			; <UNDEFINED> instruction: 0xe797f93f
    b6e0:	ldrbmi	r4, [r8], -r1, asr #12
    b6e4:	blx	ffcc96e8 <ftello64@plt+0xffcc279c>
    b6e8:	stmdbmi	r3!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    b6ec:	andcs	r2, r0, r5, lsl #4
    b6f0:			; <UNDEFINED> instruction: 0xf7fa4479
    b6f4:			; <UNDEFINED> instruction: 0x4605ecd6
    b6f8:			; <UNDEFINED> instruction: 0xf7fb4620
    b6fc:	strmi	lr, [r1], -sl, ror #20
    b700:			; <UNDEFINED> instruction: 0xf0224628
    b704:	ldrbmi	pc, [r8], -fp, lsr #18	; <UNPREDICTABLE>
    b708:	blx	1ec970c <ftello64@plt+0x1ec27c0>
    b70c:	ldmdbmi	fp, {r7, r8, r9, sl, sp, lr, pc}
    b710:	andcs	r2, r0, r5, lsl #4
    b714:			; <UNDEFINED> instruction: 0xf7fa4479
    b718:	strmi	lr, [r5], -r4, asr #25
    b71c:			; <UNDEFINED> instruction: 0xf7fb4620
    b720:			; <UNDEFINED> instruction: 0x4601ea58
    b724:			; <UNDEFINED> instruction: 0xf0224628
    b728:			; <UNDEFINED> instruction: 0xe771f919
    b72c:	andcs	r4, r5, #20, 18	; 0x50000
    b730:	strtmi	r4, [ip], -r0, lsr #12
    b734:			; <UNDEFINED> instruction: 0xf7fa4479
    b738:			; <UNDEFINED> instruction: 0x4606ecb4
    b73c:			; <UNDEFINED> instruction: 0xf7fb4628
    b740:	strmi	lr, [r1], -r8, asr #20
    b744:			; <UNDEFINED> instruction: 0xf0224630
    b748:	ldrbmi	pc, [r8], -r9, lsl #18	; <UNPREDICTABLE>
    b74c:	blx	1649750 <ftello64@plt+0x1642804>
    b750:			; <UNDEFINED> instruction: 0xf7fae75e
    b754:	svclt	0x0000ecbe
    b758:	andeq	r3, r5, r2, ror #6
    b75c:	andeq	r0, r0, r4, ror #12
    b760:	andeq	r3, r5, r6, asr r3
    b764:	andeq	r3, r5, r4, lsl r3
    b768:	andeq	r0, r0, ip, asr #13
    b76c:	andeq	r5, r3, r2, ror r0
    b770:	muleq	r3, ip, pc	; <UNPREDICTABLE>
    b774:	andeq	r4, r3, r4, lsr #31
    b778:	andeq	r5, r3, r0, lsl #1
    b77c:	andeq	r5, r3, ip, lsr #32
    b780:	andeq	r5, r3, r0, rrx
    b784:	svcmi	0x00f0e92d
    b788:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    b78c:	strmi	r8, [pc], -r2, lsl #22
    b790:	blmi	1ade140 <ftello64@plt+0x1ad71f4>
    b794:	addlt	r4, r5, sl, ror r4
    b798:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b79c:			; <UNDEFINED> instruction: 0xf04f9303
    b7a0:			; <UNDEFINED> instruction: 0xf7ff0300
    b7a4:	strmi	pc, [r5], -fp, asr #19
    b7a8:			; <UNDEFINED> instruction: 0xf0002800
    b7ac:			; <UNDEFINED> instruction: 0x463c80bf
    b7b0:	svccs	0x00002000
    b7b4:	adchi	pc, fp, r0
    b7b8:	andcc	r6, r1, r4, lsr #16
    b7bc:	mvnsle	r2, r0, lsl #24
    b7c0:	teqcs	r0, r0, ror #22
    b7c4:			; <UNDEFINED> instruction: 0xf04f46b9
    b7c8:	ldrbtmi	r0, [fp], #-2864	; 0xfffff4d0
    b7cc:	bcc	446ff4 <ftello64@plt+0x4400a8>
    b7d0:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7d4:	and	r4, r5, r6, lsl #12
    b7d8:	ldrdls	pc, [r0], -r9
    b7dc:			; <UNDEFINED> instruction: 0xf1b93401
    b7e0:	andsle	r0, r6, r0, lsl #30
    b7e4:	beq	247c10 <ftello64@plt+0x240cc4>
    b7e8:	blx	2d3ff2 <ftello64@plt+0x2cd0a6>
    b7ec:	ldrbmi	r6, [r0], -r4, lsl #2
    b7f0:			; <UNDEFINED> instruction: 0xf87cf02f
    b7f4:	rscle	r2, pc, r0, lsl #16
    b7f8:	stmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7fc:			; <UNDEFINED> instruction: 0x46024651
    b800:	beq	447068 <ftello64@plt+0x44011c>
    b804:			; <UNDEFINED> instruction: 0xf8aaf022
    b808:	ldrdls	pc, [r0], -r9
    b80c:	svceq	0x0000f1b9
    b810:			; <UNDEFINED> instruction: 0xf8d5d1e8
    b814:			; <UNDEFINED> instruction: 0xf1b99000
    b818:	andsle	r0, pc, r0, lsl #30
    b81c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    b820:	beq	4c7964 <ftello64@plt+0x4c0a18>
    b824:	strbmi	lr, [fp], -sp
    b828:	mrscs	r2, R9_usr
    b82c:			; <UNDEFINED> instruction: 0xf7ff4628
    b830:	strmi	pc, [r3], fp, asr #21
    b834:	cmple	r3, r0, lsl #16
    b838:			; <UNDEFINED> instruction: 0xf0229a02
    b83c:	ldreq	r0, [r2], r0, lsr #6
    b840:	strtmi	sp, [r3], -sp, asr #8
    b844:			; <UNDEFINED> instruction: 0x46294632
    b848:			; <UNDEFINED> instruction: 0xf7ff4640
    b84c:	strmi	pc, [r3], -r7, lsl #24
    b850:	svccs	0x0000bb58
    b854:			; <UNDEFINED> instruction: 0xf8c6d1e7
    b858:	strb	sl, [r4, r0]!
    b85c:			; <UNDEFINED> instruction: 0xf7fe4628
    b860:	strmi	pc, [r2], r3, lsl #28
    b864:	sbcsle	r2, r9, r0, lsl #16
    b868:	andcs	r4, r5, #901120	; 0xdc000
    b86c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    b870:	ldc	7, cr15, [r6], {250}	; 0xfa
    b874:	ldrbmi	r4, [r0], -r4, lsl #12
    b878:	stmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b87c:	strtmi	r4, [r0], -r1, lsl #12
    b880:			; <UNDEFINED> instruction: 0xf86cf022
    b884:			; <UNDEFINED> instruction: 0xf7fa4630
    b888:	strtmi	lr, [r8], -ip, asr #23
    b88c:			; <UNDEFINED> instruction: 0xf9b8f7ff
    b890:	blmi	ade150 <ftello64@plt+0xad7204>
    b894:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b898:	blls	e5908 <ftello64@plt+0xde9bc>
    b89c:	qdaddle	r4, sl, fp
    b8a0:	ldc	0, cr11, [sp], #20
    b8a4:	pop	{r1, r8, r9, fp, pc}
    b8a8:	movwcc	r8, #8176	; 0x1ff0
    b8ac:	stmible	r9!, {r0, r8, r9, fp, sp}^
    b8b0:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b8b4:	stmdami	r6!, {r0, r9, sl, lr}
    b8b8:			; <UNDEFINED> instruction: 0xf0224478
    b8bc:	strb	pc, [r1, pc, asr #16]!	; <UNPREDICTABLE>
    b8c0:	andcs	r4, r5, #36, 18	; 0x90000
    b8c4:	ldrbtmi	r2, [r9], #-0
    b8c8:	bl	ffac98b8 <ftello64@plt+0xffac296c>
    b8cc:	ldrbmi	r4, [r8], -r4, lsl #12
    b8d0:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8d4:	strtmi	r4, [r0], -r1, lsl #12
    b8d8:			; <UNDEFINED> instruction: 0xf840f022
    b8dc:			; <UNDEFINED> instruction: 0x4602e7d2
    b8e0:	strtmi	r2, [r8], -r1, lsl #2
    b8e4:	blx	fe5498e8 <ftello64@plt+0xfe54299c>
    b8e8:	adcle	r2, sl, r0, lsl #16
    b8ec:	andcs	r4, r5, #425984	; 0x68000
    b8f0:	ldrbmi	r9, [r8], -r1
    b8f4:			; <UNDEFINED> instruction: 0xf7fa4479
    b8f8:	blls	86850 <ftello64@plt+0x7f904>
    b8fc:	ldrmi	r4, [r8], -r4, lsl #12
    b900:	stmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b904:	strtmi	r4, [r0], -r1, lsl #12
    b908:			; <UNDEFINED> instruction: 0xf828f022
    b90c:	teqcs	r0, sl	; <illegal shifter operand>
    b910:			; <UNDEFINED> instruction: 0xf7fa2001
    b914:			; <UNDEFINED> instruction: 0xf8d5efd0
    b918:	tstcs	r1, #0
    b91c:	strmi	r2, [r6], -r1, lsl #8
    b920:			; <UNDEFINED> instruction: 0xf1b96003
    b924:			; <UNDEFINED> instruction: 0xf47f0f00
    b928:			; <UNDEFINED> instruction: 0xe797af79
    b92c:	strtmi	r4, [lr], -fp, lsl #16
    b930:			; <UNDEFINED> instruction: 0xf0224478
    b934:			; <UNDEFINED> instruction: 0xe7a5f813
    b938:	bl	ff2c9928 <ftello64@plt+0xff2c29dc>
    b93c:	muleq	r5, r4, r1
    b940:	andeq	r0, r0, r4, ror #12
    b944:	strdeq	r4, [r3], -lr
    b948:	andeq	r4, r3, lr, lsr #28
    b94c:	muleq	r5, r4, r0
    b950:	andeq	r4, r3, r8, lsr #30
    b954:	andeq	r4, r3, sl, lsl lr
    b958:	andeq	r4, r3, ip, lsl #28
    b95c:	andeq	r4, r3, r4, lsl #29
    b960:	blcs	29994 <ftello64@plt+0x22a48>
    b964:	ldrtlt	sp, [r0], #-56	; 0xffffffc8
    b968:	and	r2, sl, r0, lsr #10
    b96c:			; <UNDEFINED> instruction: 0xf1012b2b
    b970:	svclt	0x00080101
    b974:	stcpl	8, cr15, [r1], {-0}
    b978:			; <UNDEFINED> instruction: 0xf800d001
    b97c:	stmdavc	fp, {r0, sl, fp, ip, sp}
    b980:	blcs	978614 <ftello64@plt+0x9716c8>
    b984:	andeq	pc, r1, r0, lsl #2
    b988:	stmdavc	sl, {r4, r5, r6, r7, r8, ip, lr, pc}^
    b98c:	stmvc	ip, {r1, r4, r8, r9, ip, sp, pc}
    b990:	bcs	e785a8 <ftello64@plt+0xe7165c>
    b994:			; <UNDEFINED> instruction: 0x0112bf9c
    b998:	rscseq	pc, r0, #2
    b99c:	bcs	11c1db8 <ftello64@plt+0x11bae6c>
    b9a0:	bcc	dfb7f8 <ftello64@plt+0xdf48ac>
    b9a4:	tsteq	r2, r7, asr sl
    b9a8:	lfmcs	f3, 1, [r9], #-840	; 0xfffffcb8
    b9ac:	ldccc	15, cr11, [r0], #-624	; 0xfffffd90
    b9b0:	stmdble	r4, {r2, r5, r6, r7, r9, ip, sp, pc}
    b9b4:	svclt	0x00942c46
    b9b8:	mrrccc	12, 3, r3, r7, cr7
    b9bc:	smlattcc	r3, r4, r2, fp
    b9c0:			; <UNDEFINED> instruction: 0xf8004422
    b9c4:	stmdavc	fp, {r0, sl, fp, sp}
    b9c8:	bicsle	r2, sl, r0, lsl #22
    b9cc:	andvc	r2, r3, r0, lsl #6
    b9d0:			; <UNDEFINED> instruction: 0x4770bc30
    b9d4:	ldrb	r3, [r0, r1, lsl #2]
    b9d8:	andvc	r2, r3, r0, lsl #6
    b9dc:	svclt	0x00004770
    b9e0:	mvnsmi	lr, sp, lsr #18
    b9e4:	ldrmi	r4, [r5], -ip, lsl #12
    b9e8:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b9ec:	svcmi	0x00cd49cc
    b9f0:	ldrbtmi	r4, [pc], #-1145	; b9f8 <ftello64@plt+0x4aac>
    b9f4:	strtmi	r4, [r0], -r6, lsl #12
    b9f8:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b9fc:	subsle	r2, r1, r0, lsl #16
    ba00:	strtmi	r4, [r0], -r9, asr #19
    ba04:			; <UNDEFINED> instruction: 0xf7fa4479
    ba08:	stmdacs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    ba0c:	stmibmi	r7, {r6, ip, lr, pc}^
    ba10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba14:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba18:	subsle	r2, r8, r0, lsl #16
    ba1c:	strtmi	r4, [r0], -r4, asr #19
    ba20:			; <UNDEFINED> instruction: 0xf7fa4479
    ba24:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    ba28:	stmibmi	r2, {r0, r1, r3, r4, r6, ip, lr, pc}^
    ba2c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba30:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba34:	eorsle	r2, sp, r0, lsl #16
    ba38:			; <UNDEFINED> instruction: 0x462049bf
    ba3c:			; <UNDEFINED> instruction: 0xf7fa4479
    ba40:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    ba44:	ldmibmi	sp!, {r0, r5, r6, ip, lr, pc}
    ba48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba4c:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba50:	rsble	r2, sp, r0, lsl #16
    ba54:			; <UNDEFINED> instruction: 0x462049ba
    ba58:			; <UNDEFINED> instruction: 0xf7fa4479
    ba5c:	stmdacs	r0, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
    ba60:	ldmibmi	r8!, {r0, r3, r6, ip, lr, pc}
    ba64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba68:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba6c:	cmnle	r9, r0, lsl #16
    ba70:			; <UNDEFINED> instruction: 0xf04f782b
    ba74:	blcs	17e78 <ftello64@plt+0x10f2c>
    ba78:	addhi	pc, r1, r0, asr #32
    ba7c:	movwcc	r6, #11315	; 0x2c33
    ba80:	ldrtvs	fp, [r0], #-4008	; 0xfffff058
    ba84:	vst1.8	{d29-d30}, [pc :128], r0
    ba88:	vaddl.s8	<illegal reg q11.5>, d16, d12
    ba8c:	ands	r3, ip, r0
    ba90:	strtmi	r4, [sl], -sp, lsr #23
    ba94:	ldmpl	fp!, {r0, r2, r3, r5, r7, r8, fp, lr}^
    ba98:	pop	{r0, r3, r4, r5, r6, sl, lr}
    ba9c:	bvs	fe61c264 <ftello64@plt+0xfe615318>
    baa0:	cdplt	0, 2, cr15, cr2, cr14, {1}
    baa4:	strtmi	r4, [r9], -r8, lsr #23
    baa8:	pop	{r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    baac:	bvs	fe61c274 <ftello64@plt+0xfe615328>
    bab0:	ldcllt	0, cr15, [r6, #184]!	; 0xb8
    bab4:	ldmpl	ip!, {r2, r5, r7, r8, r9, fp, lr}^
    bab8:			; <UNDEFINED> instruction: 0xf7fa6ae0
    babc:			; <UNDEFINED> instruction: 0x4628eab2
    bac0:	ldmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bac4:	cmplt	r8, #224, 4
    bac8:	ldmfd	sp!, {sp}
    bacc:	blmi	fe7ac294 <ftello64@plt+0xfe7a5348>
    bad0:	ldmibmi	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    bad4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    bad8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    badc:			; <UNDEFINED> instruction: 0xf02e6a98
    bae0:	blmi	fe67b2f4 <ftello64@plt+0xfe6743a8>
    bae4:	ldmibmi	fp, {r1, r3, r5, r9, sl, lr}
    bae8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    baec:	ldrhmi	lr, [r0, #141]!	; 0x8d
    baf0:			; <UNDEFINED> instruction: 0xf02e6a98
    baf4:	blmi	fe53b2e0 <ftello64@plt+0xfe534394>
    baf8:	ldmibmi	r7, {r1, r3, r5, r9, sl, lr}
    bafc:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    bb00:	ldrhmi	lr, [r0, #141]!	; 0x8d
    bb04:			; <UNDEFINED> instruction: 0xf02e6a98
    bb08:	blmi	fe3fb2cc <ftello64@plt+0xfe3f4380>
    bb0c:	blvs	821f04 <ftello64@plt+0x81afb8>
    bb10:	b	fe1c9b00 <ftello64@plt+0xfe1c2bb4>
    bb14:			; <UNDEFINED> instruction: 0xf7fb4628
    bb18:			; <UNDEFINED> instruction: 0x6320e9c6
    bb1c:	bicsle	r2, r3, r0, lsl #16
    bb20:	stcl	7, cr15, [ip, #1000]!	; 0x3e8
    bb24:	sbcle	r2, pc, r0, lsl #16
    bb28:			; <UNDEFINED> instruction: 0xf040b280
    bb2c:	strb	r7, [ip, r0, asr #32]
    bb30:	strtmi	r4, [sl], -r5, lsl #23
    bb34:	ldmpl	fp!, {r0, r3, r7, r8, fp, lr}^
    bb38:	pop	{r0, r3, r4, r5, r6, sl, lr}
    bb3c:	bvs	fe61c304 <ftello64@plt+0xfe6153b8>
    bb40:	ldcllt	0, cr15, [r2, #184]	; 0xb8
    bb44:	strtmi	r4, [r0], -r6, lsl #19
    bb48:			; <UNDEFINED> instruction: 0xf7fa4479
    bb4c:	stmdblt	r0, {r1, r5, r8, fp, sp, lr, pc}^
    bb50:	bllt	ce9c04 <ftello64@plt+0xce2cb8>
    bb54:	andcs	r6, r0, #11730944	; 0xb30000
    bb58:	ldrmi	r2, [r0], -r1, lsl #2
    bb5c:	andne	lr, r2, #3194880	; 0x30c000
    bb60:	stmibmi	r0, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    bb64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bb68:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb6c:	stmdblt	r0!, {r0, r9, sl, lr}^
    bb70:	blcs	29c24 <ftello64@plt+0x22cd8>
    bb74:	ldmvs	r3!, {r0, r3, r4, r5, r8, ip, lr, pc}
    bb78:	tstvs	r9, r0
    bb7c:	strtmi	lr, [r8], -r5, lsr #15
    bb80:	tstcs	r0, sl, lsl #4
    bb84:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb88:	ldmdbmi	r7!, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    bb8c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bb90:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb94:	stmdavc	fp!, {r3, r5, r7, r8, fp, ip, sp, pc}
    bb98:	teqle	lr, r0, lsl #22
    bb9c:	andcs	r6, r0, r0, lsr r2
    bba0:			; <UNDEFINED> instruction: 0x4628e793
    bba4:	tstcs	r0, sl, lsl #4
    bba8:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bbac:	ldmible	r1, {r0, fp, sp}^
    bbb0:	tstle	r1, r2, lsl #16
    bbb4:	andcs	r6, r0, #11730944	; 0xb30000
    bbb8:	ldrmi	r2, [r0], -r1, lsl #2
    bbbc:	smlabtcs	r2, r3, r9, lr
    bbc0:	stmdbmi	sl!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}^
    bbc4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bbc8:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbcc:	stmdavc	fp!, {r3, r4, r7, r8, fp, ip, sp, pc}
    bbd0:	asrsvs	fp, fp, #22
    bbd4:	ldrb	r2, [r8, -r0]!
    bbd8:			; <UNDEFINED> instruction: 0xf47f2803
    bbdc:	ldmvs	r3!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
    bbe0:	andcs	r2, r0, r1, lsl #4
    bbe4:	andcs	lr, r2, #3194880	; 0x30c000
    bbe8:	strtmi	lr, [r8], -pc, ror #14
    bbec:			; <UNDEFINED> instruction: 0xf7fa220a
    bbf0:	strmi	lr, [r1], -sl, ror #17
    bbf4:	ldmdbmi	lr, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    bbf8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bbfc:	stmia	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc00:	tstlt	r8, #128, 12	; 0x8000000
    bc04:			; <UNDEFINED> instruction: 0x4620495b
    bc08:			; <UNDEFINED> instruction: 0xf7fa4479
    bc0c:	stmiblt	r0, {r1, r6, r7, fp, sp, lr, pc}
    bc10:	andcs	r4, r1, #78848	; 0x13400
    bc14:	ldrvs	r5, [sl], #2299	; 0x8fb
    bc18:			; <UNDEFINED> instruction: 0x4601e757
    bc1c:	strtmi	r2, [r8], -sl, lsl #4
    bc20:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc24:			; <UNDEFINED> instruction: 0x4601e7ba
    bc28:	strtmi	r2, [r8], -sl, lsl #4
    bc2c:	stmia	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc30:	ldmdbmi	r1, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    bc34:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bc38:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc3c:	ldmdblt	r0!, {r0, r9, sl, lr}^
    bc40:	ldmiblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}
    bc44:			; <UNDEFINED> instruction: 0x200068b3
    bc48:			; <UNDEFINED> instruction: 0xe73e6159
    bc4c:			; <UNDEFINED> instruction: 0xf7fe4628
    bc50:	stmdacs	r2, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    bc54:	svcge	0x0017f63f
    bc58:			; <UNDEFINED> instruction: 0x464064b0
    bc5c:	stmdbmi	r7, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    bc60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bc64:	ldm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc68:	ldmvs	r3!, {r3, r6, r8, fp, ip, sp, pc}
    bc6c:	subsvs	r2, sl, #268435456	; 0x10000000
    bc70:	strtmi	lr, [r8], -fp, lsr #14
    bc74:			; <UNDEFINED> instruction: 0xf7fa220a
    bc78:	strmi	lr, [r1], -r6, lsr #17
    bc7c:	stmdbmi	r0, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    bc80:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bc84:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc88:	stmdavc	fp!, {r5, r8, fp, ip, sp, pc}
    bc8c:	rsbsvs	fp, r0, #1622016	; 0x18c000
    bc90:	ldr	r2, [sl, -r0]
    bc94:			; <UNDEFINED> instruction: 0x4620493b
    bc98:			; <UNDEFINED> instruction: 0xf7fa4479
    bc9c:	stmdblt	r8, {r1, r3, r4, r5, r6, fp, sp, lr, pc}^
    bca0:	andcs	r6, r1, #11730944	; 0xb30000
    bca4:			; <UNDEFINED> instruction: 0xe710629a
    bca8:	andcs	r4, sl, #1048576	; 0x100000
    bcac:			; <UNDEFINED> instruction: 0xf7fa4628
    bcb0:	strb	lr, [ip, sl, lsl #17]!
    bcb4:			; <UNDEFINED> instruction: 0x46204934
    bcb8:			; <UNDEFINED> instruction: 0xf7fa4479
    bcbc:	ldmdblt	r8, {r1, r3, r5, r6, fp, sp, lr, pc}^
    bcc0:	ldmpl	fp!, {r0, r5, r8, r9, fp, lr}^
    bcc4:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, sp, lr}
    bcc8:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {3}
    bccc:	ldmiblt	fp!, {r0, r1, r3, r5, fp, ip, sp, lr}
    bcd0:	ldrbtvs	r2, [r0], #1
    bcd4:	ldrbt	r2, [r8], r0
    bcd8:	strtmi	r4, [r0], -ip, lsr #18
    bcdc:			; <UNDEFINED> instruction: 0xf7fa4479
    bce0:	stmiblt	r8, {r3, r4, r6, fp, sp, lr, pc}^
    bce4:	ldmpl	lr!, {r3, r4, r8, r9, fp, lr}^
    bce8:	stccs	13, cr6, [r0], {244}	; 0xf4
    bcec:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    bcf0:			; <UNDEFINED> instruction: 0xf02f4628
    bcf4:	mcrrne	12, 10, pc, r3, cr11	; <UNPREDICTABLE>
    bcf8:	ldrbvs	sp, [r0, #10]!
    bcfc:	strbt	r4, [r4], r0, lsr #12
    bd00:	andcs	r4, sl, #40, 12	; 0x2800000
    bd04:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd08:	svclt	0x00183800
    bd0c:	strb	r2, [r0, r1]!
    bd10:	vmvn.i32	d18, #7	; 0x00000007
    bd14:	ldrb	r3, [r8], r0
    bd18:	vaddl.s8	q9, d16, d30
    bd1c:	ldrb	r3, [r4], r0
    bd20:	andeq	r4, r3, r0, asr lr
    bd24:	andeq	r2, r5, r6, lsr pc
    bd28:	muleq	r3, r0, r7
    bd2c:	andeq	r4, r3, sl, lsl #15
    bd30:	andeq	r4, r3, r4, lsl #15
    bd34:	andeq	r4, r3, lr, ror r7
    bd38:	andeq	r4, r3, ip, ror r7
    bd3c:	andeq	r4, r3, sl, ror r7
    bd40:	strdeq	r4, [r3], -r0
    bd44:	andeq	r4, r3, lr, ror #2
    bd48:	andeq	r0, r0, ip, asr #13
    bd4c:	andeq	r3, r3, r4, lsr #5
    bd50:	andeq	r3, r3, lr, ror #4
    bd54:	andeq	r3, r3, r2, ror #4
    bd58:	andeq	r4, r3, lr, asr sp
    bd5c:	andeq	r3, r3, ip, lsl r2
    bd60:	andeq	r4, r3, r8, lsr #26
    bd64:	andeq	r4, r3, r6, lsl sp
    bd68:			; <UNDEFINED> instruction: 0x000346b6
    bd6c:	andeq	r4, r3, sl, ror #13
    bd70:	andeq	r3, r3, r6, asr #31
    bd74:	andeq	r4, r3, ip, lsr #12
    bd78:	andeq	r4, r3, r6, asr ip
    bd7c:	andeq	r4, r3, lr, lsr ip
    bd80:	andeq	r4, r3, sl, ror #11
    bd84:	andeq	r4, r3, r8, asr #32
    bd88:	andeq	r4, r3, r0, lsl #24
    bd8c:	andeq	r3, r3, r0, lsr sp
    bd90:			; <UNDEFINED> instruction: 0x460db538
    bd94:	svc	0x0098f7fa
    bd98:	movwcs	r4, #2316	; 0x90c
    bd9c:			; <UNDEFINED> instruction: 0x46044479
    bda0:	stmib	r4, {r3, r5, r9, sl, lr}^
    bda4:			; <UNDEFINED> instruction: 0xf7f9330d
    bda8:	tstlt	r8, ip, asr pc
    bdac:			; <UNDEFINED> instruction: 0x63a32301
    bdb0:	ldclt	0, cr2, [r8, #-0]
    bdb4:	strtmi	r4, [r8], -r6, lsl #18
    bdb8:			; <UNDEFINED> instruction: 0xf7f94479
    bdbc:	stmdacs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    bdc0:	movwcs	sp, #4342	; 0x10f6
    bdc4:	cmnvs	r3, #0
    bdc8:	svclt	0x0000bd38
    bdcc:	andeq	r4, r3, r4, lsr #22
    bdd0:	andeq	r4, r3, r0, lsl fp
    bdd4:			; <UNDEFINED> instruction: 0x460db538
    bdd8:	svc	0x0076f7fa
    bddc:	movwcs	r4, #2321	; 0x911
    bde0:			; <UNDEFINED> instruction: 0x46044479
    bde4:	stmib	r4, {r3, r5, r9, sl, lr}^
    bde8:			; <UNDEFINED> instruction: 0x6323330a
    bdec:	svc	0x0038f7f9
    bdf0:	movwcs	fp, #4376	; 0x1118
    bdf4:	andcs	r6, r0, r3, ror #5
    bdf8:	stmdbmi	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    bdfc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    be00:	svc	0x002ef7f9
    be04:	movwcs	fp, #4376	; 0x1118
    be08:			; <UNDEFINED> instruction: 0x63232000
    be0c:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    be10:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    be14:	svc	0x0024f7f9
    be18:	mvnle	r2, r0, lsl #16
    be1c:	adcvs	r2, r3, #67108864	; 0x4000000
    be20:	svclt	0x0000e7e9
    be24:	andeq	r4, r3, r0, ror #21
    be28:	andeq	r4, r3, sl, asr #21
    be2c:	andeq	r4, r3, r2, asr #21
    be30:			; <UNDEFINED> instruction: 0x4605b538
    be34:	svc	0x0048f7fa
    be38:	strmi	r6, [r4], -r3, lsl #17
    be3c:			; <UNDEFINED> instruction: 0xf0056998
    be40:	stmiavs	r3!, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
    be44:			; <UNDEFINED> instruction: 0xf00569d8
    be48:	stmiavs	r3!, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
    be4c:	ldmdavs	r8, {r9, sp}^
    be50:	andcs	lr, r6, #3194880	; 0x30c000
    be54:	andle	r1, r5, r3, asr #24
    be58:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be5c:			; <UNDEFINED> instruction: 0xf04f68a3
    be60:	ldrshvs	r3, [sl], #-47	; 0xffffffd1
    be64:			; <UNDEFINED> instruction: 0xf7fa4628
    be68:			; <UNDEFINED> instruction: 0x4628ebbc
    be6c:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be70:	ldclt	0, cr2, [r8, #-0]
    be74:	blmi	8de704 <ftello64@plt+0x8d77b8>
    be78:	ldrblt	r4, [r0, #1146]!	; 0x47a
    be7c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    be80:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    be84:			; <UNDEFINED> instruction: 0xf04f9303
    be88:			; <UNDEFINED> instruction: 0xf7fa0300
    be8c:			; <UNDEFINED> instruction: 0x4606ef1e
    be90:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    be94:			; <UNDEFINED> instruction: 0xf02f9402
    be98:	blge	cb884 <ftello64@plt+0xc4938>
    be9c:	strls	r4, [r0], #-1570	; 0xfffff9de
    bea0:	ldrtmi	r4, [r0], -r1, lsl #12
    bea4:			; <UNDEFINED> instruction: 0xf9aef005
    bea8:	orrlt	r4, r0, r5, lsl #12
    beac:			; <UNDEFINED> instruction: 0xf7fa4620
    beb0:	stmdals	r2, {r3, r4, r5, r7, fp, sp, lr, pc}
    beb4:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    beb8:	blmi	49e70c <ftello64@plt+0x4977c0>
    bebc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bec0:	blls	e5f30 <ftello64@plt+0xdefe4>
    bec4:	tstle	r9, sl, asr r0
    bec8:	andlt	r4, r5, r8, lsr #12
    becc:	stmdals	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    bed0:	stc2	0, cr15, [r4], #-16
    bed4:	cmnlt	r8, r4, lsl #12
    bed8:			; <UNDEFINED> instruction: 0xf0069802
    bedc:			; <UNDEFINED> instruction: 0x4621f9dd
    bee0:	ldrtmi	r4, [r0], -r7, lsl #12
    bee4:			; <UNDEFINED> instruction: 0xf002463a
    bee8:	strmi	pc, [r5], -sp, asr #26
    beec:			; <UNDEFINED> instruction: 0xf7fa4638
    bef0:	bfi	lr, r8, #17, #11
    bef4:	vbic.i32	d18, #983040	; 0x000f0000
    bef8:	ldrb	r3, [r7, r0, lsl #10]
    befc:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf00:			; <UNDEFINED> instruction: 0x00052ab0
    bf04:	andeq	r0, r0, r4, ror #12
    bf08:	andeq	r2, r5, ip, ror #20
    bf0c:	blmi	179e888 <ftello64@plt+0x179793c>
    bf10:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    bf14:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
    bf18:	strmi	r4, [r6], -ip, lsl #12
    bf1c:	movwls	r6, #55323	; 0xd81b
    bf20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bf24:	mrc	7, 6, APSR_nzcv, cr0, cr10, {7}
    bf28:	ldrbtmi	r4, [r9], #-2392	; 0xfffff6a8
    bf2c:	strtmi	r4, [r0], -r5, lsl #12
    bf30:	svc	0x002ef7f9
    bf34:	rsbsle	r2, pc, r0, lsl #16
    bf38:			; <UNDEFINED> instruction: 0x46204955
    bf3c:			; <UNDEFINED> instruction: 0xf7f94479
    bf40:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    bf44:	ldmdbmi	r3, {r2, r3, r4, r6, ip, lr, pc}^
    bf48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bf4c:	svc	0x0020f7f9
    bf50:			; <UNDEFINED> instruction: 0xf0002800
    bf54:	ldmdbmi	r0, {r0, r1, r7, pc}^
    bf58:	strtmi	r2, [r0], -lr, lsl #4
    bf5c:			; <UNDEFINED> instruction: 0xf7fa4479
    bf60:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    bf64:	blvc	fe900528 <ftello64@plt+0xfe8f95dc>
    bf68:	andeq	pc, r9, #-1073741784	; 0xc0000028
    bf6c:	svceq	0x00dff013
    bf70:			; <UNDEFINED> instruction: 0xf282fab2
    bf74:	tstcs	r1, r8, lsl #30
    bf78:	subsne	lr, r2, #323584	; 0x4f000
    bf7c:	sadd16mi	fp, r1, r8
    bf80:	rsble	r2, r0, r0, lsl #18
    bf84:	svclt	0x00082b20
    bf88:	andeq	pc, r1, #66	; 0x42
    bf8c:	andeq	pc, lr, r4, lsl #2
    bf90:			; <UNDEFINED> instruction: 0xf810b12a
    bf94:	blcs	25bba0 <ftello64@plt+0x254c54>
    bf98:	blcs	83bc00 <ftello64@plt+0x834cb4>
    bf9c:	blcs	40388 <ftello64@plt+0x3943c>
    bfa0:	stmdavc	r3, {r5, r6, ip, lr, pc}
    bfa4:	ldmdblt	r3, {r2, r9, sl, lr}
    bfa8:	blcs	44120 <ftello64@plt+0x3d1d4>
    bfac:	blcs	84011c <ftello64@plt+0x8391d0>
    bfb0:	blcs	27bc18 <ftello64@plt+0x274ccc>
    bfb4:	stmdavc	r3!, {r0, r5, r9, sl, lr}^
    bfb8:	streq	pc, [r1], #-260	; 0xfffffefc
    bfbc:	andcs	fp, r1, #20, 30	; 0x50
    bfc0:	bcs	147c8 <ftello64@plt+0xd87c>
    bfc4:	blcs	280790 <ftello64@plt+0x279844>
    bfc8:	blcs	83bc30 <ftello64@plt+0x834ce4>
    bfcc:	tstle	r5, sl
    bfd0:	svccc	0x0001f814
    bfd4:	svclt	0x00182b09
    bfd8:	rscsle	r2, r9, r0, lsr #22
    bfdc:	suble	r2, r1, r0, lsl #22
    bfe0:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    bfe4:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    bfe8:	pushmi	{r3, r5, r8, fp, ip, sp, pc}
    bfec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bff0:	mcr	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    bff4:	vst2.32	{d27-d30}, [pc], r0
    bff8:	vaddl.s8	<illegal reg q11.5>, d16, d0
    bffc:	ands	r3, r1, r0
    c000:	b	ff5c9ff0 <ftello64@plt+0xff5c30a4>
    c004:	strbtmi	r4, [ip], -r7, lsr #20
    c008:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    c00c:	strtmi	r4, [r0], -r3, lsl #12
    c010:	ldc	7, cr15, [r8, #-1000]	; 0xfffffc18
    c014:			; <UNDEFINED> instruction: 0xf7fa4620
    c018:	strtmi	lr, [r1], -r2, lsr #22
    c01c:	ldrtmi	r4, [r0], -r2, lsl #12
    c020:	bl	ff2ca010 <ftello64@plt+0xff2c30c4>
    c024:	blmi	61e8ac <ftello64@plt+0x617960>
    c028:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c02c:	blls	36609c <ftello64@plt+0x35f150>
    c030:	qsuble	r4, sl, r5
    c034:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
    c038:			; <UNDEFINED> instruction: 0x4630491c
    c03c:	ldrbtmi	r2, [r9], #-518	; 0xfffffdfa
    c040:	bl	feeca030 <ftello64@plt+0xfeec30e4>
    c044:	ldmdbmi	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c048:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c04c:	mcr	7, 5, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    c050:			; <UNDEFINED> instruction: 0x6cebb960
    c054:	sbcle	r2, lr, r0, lsl #22
    c058:	strb	r2, [r3, r0]!
    c05c:			; <UNDEFINED> instruction: 0xf0024628
    c060:			; <UNDEFINED> instruction: 0xe7dffd59
    c064:	vaddl.s8	q9, d16, d0
    c068:	ldrb	r3, [fp, r0]
    c06c:			; <UNDEFINED> instruction: 0x46304a11
    c070:	orrvc	pc, ip, pc, asr #8
    c074:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c078:			; <UNDEFINED> instruction: 0xf7fa447a
    c07c:			; <UNDEFINED> instruction: 0xe7d1ecde
    c080:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c084:	andeq	r2, r5, r8, lsl sl
    c088:	andeq	r0, r0, r4, ror #12
    c08c:	andeq	r0, r4, r6, asr #14
    c090:	andeq	r4, r3, r4, lsr #19
    c094:	muleq	r3, sl, r9
    c098:	muleq	r3, r4, r9
    c09c:	andeq	r4, r3, lr, lsl r9
    c0a0:	andeq	r4, r3, sl, lsl r9
    c0a4:	andeq	fp, r3, lr, lsl #7
    c0a8:	andeq	r2, r5, r0, lsl #18
    c0ac:			; <UNDEFINED> instruction: 0x000329b2
    c0b0:	andeq	r4, r3, lr, ror #16
    c0b4:	muleq	r3, ip, r8
    c0b8:	mvnsmi	lr, sp, lsr #18
    c0bc:	strmi	fp, [sp], -r2, lsl #1
    c0c0:			; <UNDEFINED> instruction: 0xf7fa4607
    c0c4:	ldmdbmi	r2!, {r1, r9, sl, fp, sp, lr, pc}
    c0c8:			; <UNDEFINED> instruction: 0x46064479
    c0cc:			; <UNDEFINED> instruction: 0xf02f4628
    c0d0:	ldmdbmi	r0!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    c0d4:			; <UNDEFINED> instruction: 0x46044479
    c0d8:			; <UNDEFINED> instruction: 0xf02f4628
    c0dc:	ldmvs	r3!, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
    c0e0:	suble	r2, r9, r0, lsl #22
    c0e4:	bllt	31d900 <ftello64@plt+0x3169b4>
    c0e8:			; <UNDEFINED> instruction: 0xf7fa4638
    c0ec:	tstcs	r1, ip, ror #18
    c0f0:	cdp2	0, 7, cr15, cr10, cr3, {1}
    c0f4:	svclt	0x00021c43
    c0f8:	ldrtmi	r4, [r8], -r2, lsr #12
    c0fc:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    c100:	stmdbmi	r5!, {r0, r1, r4, r5, ip, lr, pc}
    c104:			; <UNDEFINED> instruction: 0xf7fa4479
    c108:			; <UNDEFINED> instruction: 0x4680e938
    c10c:	strtmi	fp, [sl], -r0, asr #6
    c110:	ldmvs	r0!, {r0, r6, r9, sl, lr}^
    c114:	blx	fe2481cc <ftello64@plt+0xfe241280>
    c118:			; <UNDEFINED> instruction: 0xf7fa4640
    c11c:	ldrtmi	lr, [r8], -r2, asr #18
    c120:	stm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c124:	andlt	r4, r2, r0, lsr #12
    c128:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c12c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    c130:	ldrdeq	lr, [r2, -r3]
    c134:	stm	sp, {r2, r3, r8, r9, fp, lr, pc}
    c138:	ldrtmi	r0, [r8], -r3
    c13c:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    c140:	ldcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    c144:	mvnlt	r4, r4, lsl #12
    c148:			; <UNDEFINED> instruction: 0x462a68f0
    c14c:			; <UNDEFINED> instruction: 0xf02c4621
    c150:	strtmi	pc, [r0], -fp, ror #20
    c154:	stmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c158:	andlt	r2, r2, r0
    c15c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c160:			; <UNDEFINED> instruction: 0x46384a10
    c164:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    c168:	vmvn.i32	q10, #655360	; 0x000a0000
    c16c:	andlt	r3, r2, r0, lsl #2
    c170:	ldrhmi	lr, [r0, #141]!	; 0x8d
    c174:	mrrclt	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    c178:	vmvn.i32	d18, #10	; 0x0000000a
    c17c:	andlt	r3, r2, r0
    c180:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c184:	ldrtmi	r4, [r8], -r8, lsl #20
    c188:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    c18c:			; <UNDEFINED> instruction: 0xe7ec447a
    c190:	andeq	r4, r3, r4, ror #16
    c194:	andeq	r4, r3, r0, ror #16
    c198:	andeq	r4, r3, r0, lsr #17
    c19c:			; <UNDEFINED> instruction: 0x00051eb2
    c1a0:	andeq	r4, r3, r6, ror #16
    c1a4:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    c1a8:			; <UNDEFINED> instruction: 0x000347b0
    c1ac:	strlt	r2, [r8, #-512]	; 0xfffffe00
    c1b0:			; <UNDEFINED> instruction: 0xf7fa4611
    c1b4:	stmdblt	r0, {r1, r8, r9, fp, sp, lr, pc}
    c1b8:	andcs	fp, r5, r8, lsl #26
    c1bc:	stcl	7, cr15, [sl], #1000	; 0x3e8
    c1c0:	rscscc	pc, pc, pc, asr #32
    c1c4:	svclt	0x0000bd08
    c1c8:			; <UNDEFINED> instruction: 0x4614b510
    c1cc:	b	ffd4a1bc <ftello64@plt+0xffd43270>
    c1d0:	strtmi	fp, [r0], -r8, lsl #18
    c1d4:	andcs	fp, r5, r0, lsl sp
    c1d8:	ldcl	7, cr15, [ip], {250}	; 0xfa
    c1dc:	rscscc	pc, pc, pc, asr #32
    c1e0:	svclt	0x0000bd10
    c1e4:	ldrbmi	lr, [r0, sp, lsr #18]!
    c1e8:	strmi	r4, [r1], sp, lsl #12
    c1ec:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    c1f0:	ldrmi	r7, [pc], -fp, lsr #16
    c1f4:	orrslt	r4, fp, r0, lsl #13
    c1f8:	ldrtmi	r2, [lr], -r0, lsl #14
    c1fc:	svceq	0x00dff013
    c200:	andle	r4, r5, ip, lsr #12
    c204:	svccc	0x0001f814
    c208:	svceq	0x00dff013
    c20c:			; <UNDEFINED> instruction: 0xb323d1fa
    c210:	blvs	8a228 <ftello64@plt+0x832dc>
    c214:	bllt	ea2c8 <ftello64@plt+0xe337c>
    c218:	stmdavc	fp!, {r0, r2, r5, r9, sl, lr}
    c21c:	mvnle	r2, r0, lsl #22
    c220:			; <UNDEFINED> instruction: 0x46404639
    c224:	blx	ff9c8270 <ftello64@plt+0xff9c1324>
    c228:	ldrtmi	r4, [r8], -r4, lsl #12
    c22c:			; <UNDEFINED> instruction: 0xf9e4f01e
    c230:	ldrdcc	pc, [r8], -r8
    c234:	mcrrne	8, 5, r6, r3, cr8
    c238:			; <UNDEFINED> instruction: 0xf7fad006
    c23c:			; <UNDEFINED> instruction: 0xf8d8ee20
    c240:			; <UNDEFINED> instruction: 0xf04f3008
    c244:	ldrshvs	r3, [sl], #-47	; 0xffffffd1
    c248:			; <UNDEFINED> instruction: 0xf7fa4648
    c24c:	strbmi	lr, [r8], -sl, asr #19
    c250:	svc	0x00f4f7f9
    c254:	pop	{r5, r9, sl, lr}
    c258:			; <UNDEFINED> instruction: 0x462887f0
    c25c:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c260:			; <UNDEFINED> instruction: 0xf7f9300c
    c264:	strmi	lr, [r2], ip, lsr #26
    c268:	strtmi	fp, [r9], -r8, asr #2
    c26c:	andcc	r6, r8, r6, asr #32
    c270:			; <UNDEFINED> instruction: 0xf7ff4625
    c274:			; <UNDEFINED> instruction: 0xf8cafb75
    c278:	ldrbmi	r7, [r7], -r0
    c27c:	ldrtmi	lr, [r8], -sp, asr #15
    c280:			; <UNDEFINED> instruction: 0xf9baf01e
    c284:	b	eca274 <ftello64@plt+0xec3328>
    c288:	rscle	r2, r4, r0, lsl #16
    c28c:	andcc	pc, r0, r0, asr #5
    c290:	svclt	0x0000e7e1
    c294:			; <UNDEFINED> instruction: 0x4604b5f8
    c298:	ldc	7, cr15, [r6, #-1000]	; 0xfffffc18
    c29c:	strtmi	r4, [r0], -r7, lsl #12
    c2a0:	ldc	7, cr15, [ip], {250}	; 0xfa
    c2a4:			; <UNDEFINED> instruction: 0xf0232100
    c2a8:	mcrrne	13, 9, pc, r2, cr15	; <UNPREDICTABLE>
    c2ac:	strmi	sp, [r5], -sp, lsr #32
    c2b0:			; <UNDEFINED> instruction: 0xf7fa4620
    c2b4:	smlabbcs	r1, r8, r8, lr
    c2b8:	ldc2	0, cr15, [r6, #140]	; 0x8c
    c2bc:	strmi	r1, [r6], -r3, asr #24
    c2c0:	stmdbmi	r9!, {r0, r2, r3, r4, r5, ip, lr, pc}
    c2c4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c2c8:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c2d0:	stmdbmi	r6!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    c2d4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    c2d8:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2dc:	mvnslt	r4, r6, lsl #12
    c2e0:			; <UNDEFINED> instruction: 0x46294632
    c2e4:			; <UNDEFINED> instruction: 0xf0134638
    c2e8:	strmi	pc, [r3], -r9, lsl #22
    c2ec:			; <UNDEFINED> instruction: 0x461e4630
    c2f0:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c2f4:			; <UNDEFINED> instruction: 0xf7fa4628
    c2f8:			; <UNDEFINED> instruction: 0x4620e854
    c2fc:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c300:			; <UNDEFINED> instruction: 0xf7f94620
    c304:	shadd8mi	lr, r0, ip
    c308:			; <UNDEFINED> instruction: 0x4620bdf8
    c30c:	orrvc	pc, fp, pc, asr #8
    c310:	ldrhtmi	lr, [r8], #141	; 0x8d
    c314:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c318:			; <UNDEFINED> instruction: 0xf7fa2200
    c31c:	strtmi	fp, [r8], -fp, lsl #23
    c320:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c324:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c328:	tstlt	r8, r1, lsl #12
    c32c:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c330:	strtmi	r4, [r0], -pc, lsl #20
    c334:	ldrhtmi	lr, [r8], #141	; 0x8d
    c338:			; <UNDEFINED> instruction: 0xf7fa447a
    c33c:			; <UNDEFINED> instruction: 0x4620bb7b
    c340:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    c344:	ldrhtmi	lr, [r8], #141	; 0x8d
    c348:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c34c:			; <UNDEFINED> instruction: 0xf7fa2200
    c350:	bmi	23b11c <ftello64@plt+0x2341d0>
    c354:	vmax.s8	d20, d0, d16
    c358:	vaddw.s8	<illegal reg q8.5>, q0, d1
    c35c:	pop	{r8, ip, sp}
    c360:	ldrbtmi	r4, [sl], #-248	; 0xffffff08
    c364:	bllt	19ca354 <ftello64@plt+0x19c3408>
    c368:	strdeq	r9, [r3], -lr
    c36c:	andeq	r4, r3, lr, asr #13
    c370:	andeq	r4, r3, ip, asr #12
    c374:	andeq	r4, r3, lr, lsl #12
    c378:	svcmi	0x00f0e92d
    c37c:	strmi	fp, [lr], -r3, lsl #1
    c380:	pkhbtmi	r4, r3, r1, lsl #13
    c384:	stc	7, cr15, [r0], #1000	; 0x3e8
    c388:			; <UNDEFINED> instruction: 0x46987833
    c38c:			; <UNDEFINED> instruction: 0xb1b34682
    c390:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c394:			; <UNDEFINED> instruction: 0xf0134647
    c398:			; <UNDEFINED> instruction: 0x46340fdf
    c39c:			; <UNDEFINED> instruction: 0xf814d006
    c3a0:			; <UNDEFINED> instruction: 0xf0155f01
    c3a4:	ldrsble	r0, [sl, #255]!	; 0xff
    c3a8:	suble	r2, r1, r0, lsl #26
    c3ac:	blvc	8a3c4 <ftello64@plt+0x83478>
    c3b0:	blcs	2a484 <ftello64@plt+0x23538>
    c3b4:			; <UNDEFINED> instruction: 0x4626d13c
    c3b8:	blcs	2a48c <ftello64@plt+0x23540>
    c3bc:			; <UNDEFINED> instruction: 0xf8dad1eb
    c3c0:	ldmdbvs	fp, {r3, ip, sp}
    c3c4:	cmple	r6, r0, lsl #22
    c3c8:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    c3cc:	ldrdeq	lr, [r2, -r3]
    c3d0:	stm	sp, {r2, r3, r8, r9, fp, lr, pc}
    c3d4:	ldrbmi	r0, [r8], -r3
    c3d8:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    c3dc:	stc	7, cr15, [sl], {250}	; 0xfa
    c3e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c3e4:			; <UNDEFINED> instruction: 0xf8dad059
    c3e8:	andcs	r3, r1, #8
    c3ec:	andscs	pc, r4, sl, asr #17
    c3f0:			; <UNDEFINED> instruction: 0xb10a689a
    c3f4:	stmdbeq	r0, {r0, r3, r6, ip, sp, lr, pc}^
    c3f8:	ldrdlt	r6, [fp, -fp]
    c3fc:	stmibeq	r0, {r0, r3, r6, ip, sp, lr, pc}
    c400:			; <UNDEFINED> instruction: 0xf7fa4658
    c404:	strbmi	lr, [fp], -r2, ror #24
    c408:	strbmi	r4, [r1], -sl, lsr #12
    c40c:	ldc2	0, cr15, [r6], #44	; 0x2c
    c410:	strbmi	r4, [r0], -r4, lsl #12
    c414:			; <UNDEFINED> instruction: 0xf8f0f01e
    c418:			; <UNDEFINED> instruction: 0xf7f94628
    c41c:			; <UNDEFINED> instruction: 0xf8daefc2
    c420:	ldmdbvs	fp, {r3, ip, sp}
    c424:	teqle	r4, r0, lsl #22
    c428:	andlt	r4, r3, r0, lsr #12
    c42c:	svchi	0x00f0e8bd
    c430:			; <UNDEFINED> instruction: 0xf7fa4630
    c434:	andcc	lr, ip, r4, lsl r9
    c438:	mcrr	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    c43c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c440:			; <UNDEFINED> instruction: 0x4631d037
    c444:	andcc	r6, r8, r7, asr #32
    c448:			; <UNDEFINED> instruction: 0xf7ff4626
    c44c:			; <UNDEFINED> instruction: 0xf8c5fa89
    c450:	strtmi	r8, [r8], r0
    c454:			; <UNDEFINED> instruction: 0x4658e7b0
    c458:	svc	0x00b4f7f9
    c45c:			; <UNDEFINED> instruction: 0xf0232101
    c460:	mcrrne	12, 12, pc, r3, cr3	; <UNPREDICTABLE>
    c464:	ldrbmi	fp, [r8], -r2, lsl #30
    c468:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    c46c:	andsle	r2, r9, r0, lsl #4
    c470:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    c474:	svc	0x0080f7f9
    c478:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c47c:			; <UNDEFINED> instruction: 0xf7fad1b3
    c480:			; <UNDEFINED> instruction: 0x4601e93e
    c484:	vaddw.s8	<illegal reg q13.5>, q0, d8
    c488:	bmi	498890 <ftello64@plt+0x491944>
    c48c:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
    c490:	ldrbmi	lr, [r8], -sl
    c494:	mrc	7, 6, APSR_nzcv, cr2, cr9, {7}
    c498:	bmi	4063b8 <ftello64@plt+0x3ff46c>
    c49c:	vmin.s8	q10, q0, q4
    c4a0:	ldrbtmi	r1, [sl], #-257	; 0xfffffeff
    c4a4:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c4a8:	pop	{r0, r1, ip, sp, pc}
    c4ac:			; <UNDEFINED> instruction: 0xf7fa4ff0
    c4b0:	strbmi	fp, [r0], -r1, asr #21
    c4b4:			; <UNDEFINED> instruction: 0xf8a0f01e
    c4b8:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c4bc:	adcsle	r2, r4, r0, lsl #16
    c4c0:			; <UNDEFINED> instruction: 0xf040b280
    c4c4:	ldr	r7, [r0, r0, asr #32]!
    c4c8:	andeq	r1, r5, r6, lsl ip
    c4cc:	andeq	r4, r3, sl, asr #11
    c4d0:	andeq	r4, r3, r2, lsr r5
    c4d4:	andeq	r4, r3, lr, asr #9
    c4d8:	muleq	r3, sl, r4
    c4dc:	addvc	pc, r1, #1325400064	; 0x4f000000
    c4e0:	svclt	0x0000e74a
    c4e4:	strb	r2, [r7, -r2, lsl #4]
    c4e8:	andne	pc, r3, #64, 4
    c4ec:	svclt	0x0000e744
    c4f0:	strb	r2, [r1, -r3, lsl #4]
    c4f4:	svcmi	0x00f0e92d
    c4f8:	strmi	fp, [ip], -r7, lsl #1
    c4fc:			; <UNDEFINED> instruction: 0xf7fa4680
    c500:	stmibmi	fp, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c504:	sxtab16mi	r4, r1, r9, ror #8
    c508:			; <UNDEFINED> instruction: 0xf02f4620
    c50c:	andls	pc, r3, r9, ror #22
    c510:			; <UNDEFINED> instruction: 0xf0402800
    c514:	stmibmi	r7, {r2, r6, r7, pc}
    c518:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c51c:	blx	18485e2 <ftello64@plt+0x1841696>
    c520:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c524:	addshi	pc, r9, r0, asr #32
    c528:	ldrtmi	r4, [lr], -r0, lsr #12
    c52c:	blx	bc85f2 <ftello64@plt+0xbc16a6>
    c530:	strvc	lr, [r4, -sp, asr #19]
    c534:	strmi	r7, [r3], r2, lsl #16
    c538:			; <UNDEFINED> instruction: 0x2600b31a
    c53c:			; <UNDEFINED> instruction: 0xf0124635
    c540:			; <UNDEFINED> instruction: 0x465c0fdf
    c544:			; <UNDEFINED> instruction: 0xf814d006
    c548:			; <UNDEFINED> instruction: 0xf0122f01
    c54c:	ldrsble	r0, [sl, #255]!	; 0xff
    c550:	subsle	r2, r4, r0, lsl #20
    c554:	blpl	8a56c <ftello64@plt+0x83620>
    c558:	mulcs	r0, fp, r8
    c55c:	cmple	lr, r0, lsl #20
    c560:			; <UNDEFINED> instruction: 0xf89b46a3
    c564:	bcs	1456c <ftello64@plt+0xd620>
    c568:	cmplt	r7, r9, ror #3
    c56c:			; <UNDEFINED> instruction: 0xf0002e00
    c570:	bvc	cec7a4 <ftello64@plt+0xce5858>
    c574:			; <UNDEFINED> instruction: 0xf0002b00
    c578:	ldmdavs	r3!, {r0, r1, r2, r7, pc}
    c57c:			; <UNDEFINED> instruction: 0xf0402b00
    c580:	blls	ec814 <ftello64@plt+0xe58c8>
    c584:	cmple	lr, r0, lsl #22
    c588:			; <UNDEFINED> instruction: 0xf7f94640
    c58c:	tstcs	r1, ip, lsl pc
    c590:	stc2	0, cr15, [sl], #-140	; 0xffffff74
    c594:			; <UNDEFINED> instruction: 0xf0001c42
    c598:	stmdbmi	r7!, {r3, r5, r7, pc}^
    c59c:			; <UNDEFINED> instruction: 0xf7f94479
    c5a0:	strmi	lr, [r4], -ip, ror #29
    c5a4:			; <UNDEFINED> instruction: 0xf0002800
    c5a8:	svccs	0x000080aa
    c5ac:	addshi	pc, r7, r0
    c5b0:			; <UNDEFINED> instruction: 0xf1069b04
    c5b4:	blcs	c9dc <ftello64@plt+0x5a90>
    c5b8:	addhi	pc, r1, r0
    c5bc:	strtmi	r2, [r2], -r2, lsl #6
    c5c0:			; <UNDEFINED> instruction: 0xf0104648
    c5c4:			; <UNDEFINED> instruction: 0x4620fdb1
    c5c8:	mcr	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    c5cc:			; <UNDEFINED> instruction: 0xf01e4630
    c5d0:			; <UNDEFINED> instruction: 0xf8d9f813
    c5d4:	ldmdavs	r8, {r3, ip, sp}^
    c5d8:	andle	r1, r6, r3, asr #24
    c5dc:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    c5e0:	ldrdcc	pc, [r8], -r9
    c5e4:	rscscc	pc, pc, #79	; 0x4f
    c5e8:			; <UNDEFINED> instruction: 0x4640605a
    c5ec:	svc	0x00f8f7f9
    c5f0:			; <UNDEFINED> instruction: 0xf7f94640
    c5f4:	andcs	lr, r0, r4, lsr #28
    c5f8:	pop	{r0, r1, r2, ip, sp, pc}
    c5fc:	usub8mi	r8, r8, r0
    c600:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c604:			; <UNDEFINED> instruction: 0xf7f9300c
    c608:	pkhtbmi	lr, r2, sl, asr #22
    c60c:			; <UNDEFINED> instruction: 0xf0002800
    c610:	ldrbmi	r8, [r9], -r3, lsl #1
    c614:	andcc	r6, r8, r5, asr #32
    c618:			; <UNDEFINED> instruction: 0xf7ff46a3
    c61c:			; <UNDEFINED> instruction: 0xf8caf9a1
    c620:	ldrbmi	r6, [r6], -r0
    c624:	blmi	11864a0 <ftello64@plt+0x117f554>
    c628:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c62c:	blgt	30ca3c <ftello64@plt+0x305af0>
    c630:	andeq	lr, r3, sp, lsl #17
    c634:	stmdbmi	r2, {r6, r9, sl, lr}^
    c638:			; <UNDEFINED> instruction: 0xf7fa4479
    c63c:			; <UNDEFINED> instruction: 0x4604eadc
    c640:			; <UNDEFINED> instruction: 0xd1b22800
    c644:			; <UNDEFINED> instruction: 0xf01d4630
    c648:	bmi	fcc5ac <ftello64@plt+0xfc5660>
    c64c:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    c650:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    c654:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c658:	ldmdbmi	fp!, {r2, r3, r4, sp, lr, pc}
    c65c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c660:	blx	fefc8724 <ftello64@plt+0xfefc17d8>
    c664:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
    c668:	strtmi	r4, [r0], -r3, lsl #12
    c66c:			; <UNDEFINED> instruction: 0xf02f9304
    c670:			; <UNDEFINED> instruction: 0x4683fab7
    c674:			; <UNDEFINED> instruction: 0xf8cd4620
    c678:			; <UNDEFINED> instruction: 0xf02fb014
    c67c:	stmdavc	r2, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
    c680:	bcs	1e094 <ftello64@plt+0x17148>
    c684:	svcge	0x0059f47f
    c688:	teqcs	sl, r1, lsr sl
    c68c:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c690:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    c694:	pop	{r0, r1, r2, ip, sp, pc}
    c698:			; <UNDEFINED> instruction: 0xf7fa4ff0
    c69c:	pushmi	{r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    c6a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c6a4:	blx	fe748768 <ftello64@plt+0xfe74181c>
    c6a8:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    c6ac:	strtmi	r4, [r0], -r3, lsl #12
    c6b0:	eorscc	pc, r8, r9, asr #17
    c6b4:	blx	fe548778 <ftello64@plt+0xfe54182c>
    c6b8:	eorseq	pc, r4, r9, asr #17
    c6bc:	blls	186370 <ftello64@plt+0x17f424>
    c6c0:			; <UNDEFINED> instruction: 0xf383fab3
    c6c4:			; <UNDEFINED> instruction: 0xe77a095b
    c6c8:	strbmi	r4, [r0], -r4, lsr #20
    c6cc:	vsra.s64	d18, d22, #64
    c6d0:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
    c6d4:	pop	{r0, r1, r2, ip, sp, pc}
    c6d8:			; <UNDEFINED> instruction: 0xf7fa4ff0
    c6dc:	strtmi	fp, [r2], -fp, lsr #19
    c6e0:			; <UNDEFINED> instruction: 0x46484631
    c6e4:	blx	6c872e <ftello64@plt+0x6c17e2>
    c6e8:	ldrtmi	lr, [r0], -sp, ror #14
    c6ec:			; <UNDEFINED> instruction: 0xff84f01d
    c6f0:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    c6f4:	vmlsl.s8	<illegal reg q12.5>, d0, d3
    c6f8:	strbmi	r3, [r0], -r0, lsl #2
    c6fc:	ldrtmi	lr, [r0], -sl, asr #15
    c700:			; <UNDEFINED> instruction: 0xff7af01d
    c704:	svc	0x00faf7f9
    c708:	tstlt	r8, r1, lsl #12
    c70c:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c710:			; <UNDEFINED> instruction: 0x46404a13
    c714:			; <UNDEFINED> instruction: 0xe7bd447a
    c718:			; <UNDEFINED> instruction: 0xf01d4630
    c71c:			; <UNDEFINED> instruction: 0xf7f9ff6d
    c720:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    c724:	svcge	0x0068f43f
    c728:	andcc	pc, r0, r0, asr #5
    c72c:	svclt	0x0000e764
    c730:	andeq	r4, r3, r8, lsr #8
    c734:	andeq	r4, r3, sl, ror r4
    c738:	andeq	r4, r3, r8, lsl #8
    c73c:			; <UNDEFINED> instruction: 0x000519b8
    c740:	andeq	r4, r3, ip, ror #6
    c744:	andeq	r4, r3, sl, ror #5
    c748:	andeq	r4, r3, r2, asr #6
    c74c:	andeq	r4, r3, r2, asr #6
    c750:	andeq	r4, r3, r2, lsr #6
    c754:	andeq	r4, r3, lr, lsl r2
    c758:	andeq	r4, r3, lr, lsl r2
    c75c:	strdeq	r4, [r3], -r2
    c760:	andeq	r4, r3, r0, ror r2
    c764:			; <UNDEFINED> instruction: 0x460fb5f8
    c768:			; <UNDEFINED> instruction: 0xf7fa4604
    c76c:	strmi	lr, [r6], -lr, lsr #21
    c770:			; <UNDEFINED> instruction: 0xf7fa4620
    c774:	tstcs	r0, r4, lsr sl
    c778:	blx	dc880e <ftello64@plt+0xdc18c2>
    c77c:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
    c780:	ldrtmi	r4, [r8], -r5, lsl #12
    c784:	blx	b48848 <ftello64@plt+0xb418fc>
    c788:	eorle	r1, r2, sl, ror #24
    c78c:	strtmi	r4, [r0], -r7, lsl #12
    c790:	b	fe6ca780 <ftello64@plt+0xfe6c3834>
    c794:	ldrtmi	r4, [sl], -r9, lsr #12
    c798:			; <UNDEFINED> instruction: 0xf84cf010
    c79c:			; <UNDEFINED> instruction: 0x460568b3
    c7a0:	mcrrne	8, 5, r6, r3, cr8
    c7a4:	strtmi	sp, [r0], -r7, lsl #2
    c7a8:	svc	0x001af7f9
    c7ac:			; <UNDEFINED> instruction: 0xf7f94620
    c7b0:	strtmi	lr, [r8], -r6, asr #26
    c7b4:			; <UNDEFINED> instruction: 0xf7fabdf8
    c7b8:	ldmvs	r3!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    c7bc:	rscscc	pc, pc, #79	; 0x4f
    c7c0:	subsvs	r4, sl, r0, lsr #12
    c7c4:	svc	0x000cf7f9
    c7c8:			; <UNDEFINED> instruction: 0xf7f94620
    c7cc:			; <UNDEFINED> instruction: 0x4628ed38
    c7d0:			; <UNDEFINED> instruction: 0x4620bdf8
    c7d4:	orrvc	pc, fp, pc, asr #8
    c7d8:	ldrhtmi	lr, [r8], #141	; 0x8d
    c7dc:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c7e0:			; <UNDEFINED> instruction: 0xf7fa2200
    c7e4:	svclt	0x0000b927
    c7e8:	andeq	r4, r3, lr, asr r2
    c7ec:	blmi	6df05c <ftello64@plt+0x6d8110>
    c7f0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    c7f4:	strmi	fp, [r5], -r4, lsl #1
    c7f8:	ldmpl	r3, {r0, r8, ip, pc}^
    c7fc:	movwls	r6, #14363	; 0x381b
    c800:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c804:	b	184a7f4 <ftello64@plt+0x18438a8>
    c808:	bge	b2c14 <ftello64@plt+0xabcc8>
    c80c:	strtmi	r4, [r8], -r6, lsl #12
    c810:	ldmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c814:	cmplt	r0, r4, lsl #12
    c818:	blmi	41f064 <ftello64@plt+0x418118>
    c81c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c820:	blls	e6890 <ftello64@plt+0xdf944>
    c824:	tstle	r5, sl, asr r0
    c828:	andlt	r4, r4, r0, lsr #12
    c82c:			; <UNDEFINED> instruction: 0x4601bd70
    c830:			; <UNDEFINED> instruction: 0xf0239802
    c834:	mcrrne	10, 13, pc, r3, cr9	; <UNPREDICTABLE>
    c838:	ldmvs	r3!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c83c:	mvnle	r6, r8, asr r0
    c840:	strtmi	r4, [r8], -r2, lsr #12
    c844:	orrvc	pc, fp, pc, asr #8
    c848:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c84c:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c850:	strb	r4, [r1, r4, lsl #12]!
    c854:	ldc	7, cr15, [ip], #-996	; 0xfffffc1c
    c858:	andeq	r2, r5, r6, lsr r1
    c85c:	andeq	r0, r0, r4, ror #12
    c860:	andeq	r2, r5, ip, lsl #2
    c864:			; <UNDEFINED> instruction: 0x4605b538
    c868:	strmi	r6, [ip], -r8, lsl #16
    c86c:	cdp2	0, 0, cr15, cr6, cr11, {1}
    c870:	andcs	r6, r0, #2818048	; 0x2b0000
    c874:	ldmdbvs	fp, {r1, r5, sp, lr}^
    c878:	andcs	fp, r0, fp, lsl #18
    c87c:			; <UNDEFINED> instruction: 0xf02bbd38
    c880:	strdvs	pc, [r0], -r9	; <UNPREDICTABLE>
    c884:	mvnsle	r2, r0, lsl #16
    c888:	svc	0x0038f7f9
    c88c:	rscsle	r2, r4, r0, lsl #16
    c890:			; <UNDEFINED> instruction: 0xf040b280
    c894:	ldclt	0, cr7, [r8, #-256]!	; 0xffffff00
    c898:	mvnsmi	lr, #737280	; 0xb4000
    c89c:	strmi	fp, [r4], -r3, lsl #1
    c8a0:			; <UNDEFINED> instruction: 0xf7fa4688
    c8a4:			; <UNDEFINED> instruction: 0x4605ea12
    c8a8:			; <UNDEFINED> instruction: 0xf7fa4620
    c8ac:			; <UNDEFINED> instruction: 0x2100e998
    c8b0:	blx	fe6c8944 <ftello64@plt+0xfe6c19f8>
    c8b4:	svclt	0x00021c41
    c8b8:	vst1.8	{d20-d22}, [pc :128], r0
    c8bc:	andcs	r7, r0, #-1073741790	; 0xc0000022
    c8c0:	strmi	sp, [r6], -r0, asr #32
    c8c4:			; <UNDEFINED> instruction: 0xf7f94620
    c8c8:	tstcs	r1, lr, ror sp
    c8cc:	blx	fe348960 <ftello64@plt+0xfe341a14>
    c8d0:	strmi	r1, [r7], -r2, asr #24
    c8d4:	vmax.f32	d27, d0, d2
    c8d8:			; <UNDEFINED> instruction: 0x46201117
    c8dc:	eorsle	r2, r1, r0, lsl #4
    c8e0:	strbmi	r4, [r0], -r2, lsr #18
    c8e4:			; <UNDEFINED> instruction: 0xf02f4479
    c8e8:	stmdbmi	r1!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    c8ec:	sxtab16mi	r4, r1, r9, ror #8
    c8f0:			; <UNDEFINED> instruction: 0xf7f94638
    c8f4:	strmi	lr, [r7], -r2, asr #26
    c8f8:			; <UNDEFINED> instruction: 0xf105b1f8
    c8fc:			; <UNDEFINED> instruction: 0xf105010c
    c900:			; <UNDEFINED> instruction: 0xf7ff0008
    c904:	strmi	pc, [r0], pc, lsr #31
    c908:			; <UNDEFINED> instruction: 0x4638b318
    c90c:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    c910:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    c914:	tstle	r9, r3, asr #24
    c918:			; <UNDEFINED> instruction: 0xf7f94620
    c91c:	strtmi	lr, [r0], -r2, ror #28
    c920:	stc	7, cr15, [ip], {249}	; 0xf9
    c924:	andlt	r4, r3, r0, asr #12
    c928:	mvnshi	lr, #12386304	; 0xbd0000
    c92c:	b	fe9ca91c <ftello64@plt+0xfe9c39d0>
    c930:			; <UNDEFINED> instruction: 0xf04f68ab
    c934:	ldrshvs	r3, [sl], #-47	; 0xffffffd1
    c938:	bmi	3c68f8 <ftello64@plt+0x3bf9ac>
    c93c:	vmax.s8	d20, d0, d16
    c940:	ldrbtmi	r1, [sl], #-257	; 0xfffffeff
    c944:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    c948:	pop	{r0, r1, ip, sp, pc}
    c94c:			; <UNDEFINED> instruction: 0xf7fa43f0
    c950:			; <UNDEFINED> instruction: 0x4620b871
    c954:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c958:	strbmi	r6, [fp], -r9, lsr #17
    c95c:	stmibvs	r9, {r1, r4, r5, r9, sl, lr}^
    c960:			; <UNDEFINED> instruction: 0xf00c9700
    c964:	strmi	pc, [r0], r5, lsl #28
    c968:	svclt	0x0000e7cf
    c96c:	andeq	r4, r3, r4, lsl #2
    c970:	strheq	r4, [r3], -r8
    c974:	andeq	r4, r3, r2, asr #32
    c978:	mvnsmi	lr, sp, lsr #18
    c97c:			; <UNDEFINED> instruction: 0xf7fa4604
    c980:	strmi	lr, [r5], -r4, lsr #19
    c984:			; <UNDEFINED> instruction: 0xf7fa4620
    c988:	tstcs	r0, sl, lsr #18
    c98c:	blx	b48a20 <ftello64@plt+0xb41ad4>
    c990:	strtmi	r4, [r0], -r7, lsl #12
    c994:	ldc	7, cr15, [r6, #-996]	; 0xfffffc1c
    c998:			; <UNDEFINED> instruction: 0xf0232101
    c99c:			; <UNDEFINED> instruction: 0x1c7afa25
    c9a0:			; <UNDEFINED> instruction: 0x4603d03e
    c9a4:	eorle	r3, r5, r1, lsl #6
    c9a8:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    c9ac:	stcl	7, cr15, [r4], #996	; 0x3e4
    c9b0:	stmdacs	r0, {r7, r9, sl, lr}
    c9b4:			; <UNDEFINED> instruction: 0xf105d03e
    c9b8:			; <UNDEFINED> instruction: 0xf105010c
    c9bc:			; <UNDEFINED> instruction: 0xf7ff0008
    c9c0:			; <UNDEFINED> instruction: 0x4606ff51
    c9c4:	strbmi	fp, [r0], -r8, lsl #6
    c9c8:	stcl	7, cr15, [sl], #996	; 0x3e4
    c9cc:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    c9d0:	tstle	r8, r3, asr #24
    c9d4:			; <UNDEFINED> instruction: 0xf7f94620
    c9d8:	strtmi	lr, [r0], -r4, lsl #28
    c9dc:	stc	7, cr15, [lr], #-996	; 0xfffffc1c
    c9e0:	pop	{r4, r5, r9, sl, lr}
    c9e4:			; <UNDEFINED> instruction: 0xf7fa81f0
    c9e8:	stmiavs	fp!, {r1, r3, r6, r9, fp, sp, lr, pc}
    c9ec:	rscscc	pc, pc, #79	; 0x4f
    c9f0:	ubfx	r6, sl, #0, #16
    c9f4:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    c9f8:	andeq	pc, r8, r5, lsl #2
    c9fc:			; <UNDEFINED> instruction: 0xff32f7ff
    ca00:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ca04:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ca08:			; <UNDEFINED> instruction: 0x4620d1dd
    ca0c:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca10:	ldrtmi	r6, [r9], -sl, lsr #17
    ca14:	ldmdavs	r2, {r0, r1, r6, r9, sl, lr}^
    ca18:	stc2	0, cr15, [r2], #-44	; 0xffffffd4
    ca1c:	ldrb	r4, [r2, r6, lsl #12]
    ca20:	vst1.8	{d20-d22}, [pc :128], r0
    ca24:	pop	{r0, r1, r3, r7, r8, ip, sp, lr}
    ca28:	vsra.s64	q10, q8, #64
    ca2c:	andcs	r3, r0, #0, 2
    ca30:	stmdalt	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca34:	mcr	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    ca38:	tstlt	r8, r1, lsl #12
    ca3c:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    ca40:	strtmi	r4, [r0], -r4, lsl #20
    ca44:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ca48:			; <UNDEFINED> instruction: 0xf7f9447a
    ca4c:	svclt	0x0000bff3
    ca50:	strdeq	r3, [r3], -sl
    ca54:	andeq	r3, r3, ip, lsr pc
    ca58:	mvnsmi	lr, sp, lsr #18
    ca5c:			; <UNDEFINED> instruction: 0xf7fa4604
    ca60:			; <UNDEFINED> instruction: 0x4605e934
    ca64:			; <UNDEFINED> instruction: 0xf7fa4620
    ca68:			; <UNDEFINED> instruction: 0x2100e8ba
    ca6c:			; <UNDEFINED> instruction: 0xf9bcf023
    ca70:	eorle	r1, sp, r1, asr #24
    ca74:	strtmi	r4, [r0], -r6, lsl #12
    ca78:	stc	7, cr15, [r4], #996	; 0x3e4
    ca7c:			; <UNDEFINED> instruction: 0xf0232101
    ca80:	mcrrne	9, 11, pc, r2, cr3	; <UNPREDICTABLE>
    ca84:	stmdbmi	r6!, {r0, r2, r4, r5, ip, lr, pc}
    ca88:			; <UNDEFINED> instruction: 0xf7f94479
    ca8c:			; <UNDEFINED> instruction: 0x4607ec76
    ca90:			; <UNDEFINED> instruction: 0xf105b3c8
    ca94:			; <UNDEFINED> instruction: 0xf105010c
    ca98:			; <UNDEFINED> instruction: 0xf7ff0008
    ca9c:	strmi	pc, [r0], r3, ror #29
    caa0:	ldrtmi	fp, [r8], -r0, lsl #6
    caa4:	ldcl	7, cr15, [ip], #-996	; 0xfffffc1c
    caa8:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    caac:	tstle	r8, r3, asr #24
    cab0:			; <UNDEFINED> instruction: 0xf7f94620
    cab4:			; <UNDEFINED> instruction: 0x4620ed96
    cab8:	bl	ff04aaa4 <ftello64@plt+0xff043b58>
    cabc:	pop	{r6, r9, sl, lr}
    cac0:			; <UNDEFINED> instruction: 0xf7fa81f0
    cac4:	stmiavs	fp!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    cac8:	rscscc	pc, pc, #79	; 0x4f
    cacc:	ubfx	r6, sl, #0, #16
    cad0:	vst1.8	{d20-d22}, [pc :128], r0
    cad4:	pop	{r0, r1, r3, r7, r8, ip, sp, lr}
    cad8:	vsra.s64	q10, q8, #64
    cadc:	andcs	r3, r0, #0, 2
    cae0:	svclt	0x00a8f7f9
    cae4:			; <UNDEFINED> instruction: 0x463a4631
    cae8:			; <UNDEFINED> instruction: 0xf00e4628
    caec:	pkhbtmi	pc, r0, r5, lsl #20	; <UNPREDICTABLE>
    caf0:			; <UNDEFINED> instruction: 0x4620e7d7
    caf4:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    caf8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cafc:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    cb00:			; <UNDEFINED> instruction: 0xf7f92200
    cb04:			; <UNDEFINED> instruction: 0xf7f9bf97
    cb08:			; <UNDEFINED> instruction: 0x4601edfa
    cb0c:	vaddw.s8	<illegal reg q13.5>, q0, d8
    cb10:	bmi	118f18 <ftello64@plt+0x111fcc>
    cb14:	pop	{r5, r9, sl, lr}
    cb18:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    cb1c:	svclt	0x008af7f9
    cb20:	andeq	r3, r3, ip, lsl pc
    cb24:	andeq	r3, r3, sl, ror #28
    cb28:	mvnsmi	lr, sp, lsr #18
    cb2c:			; <UNDEFINED> instruction: 0xf7fa4604
    cb30:	cdpmi	8, 4, cr14, cr11, cr12, {6}
    cb34:			; <UNDEFINED> instruction: 0x4605447e
    cb38:			; <UNDEFINED> instruction: 0xf7fa4620
    cb3c:	tstcs	r0, r0, asr r8
    cb40:			; <UNDEFINED> instruction: 0xf952f023
    cb44:	subsle	r1, pc, r1, asr #24
    cb48:	strtmi	r4, [r0], -r7, lsl #12
    cb4c:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    cb50:			; <UNDEFINED> instruction: 0xf0232101
    cb54:	mcrrne	9, 4, pc, r2, cr9	; <UNPREDICTABLE>
    cb58:	stmdbmi	r2, {r5, r6, ip, lr, pc}^
    cb5c:			; <UNDEFINED> instruction: 0xf7f94479
    cb60:	strmi	lr, [r0], ip, lsl #24
    cb64:	rsble	r2, sp, r0, lsl #16
    cb68:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    cb6c:	ldrdcc	pc, [r0], r3
    cb70:	stmiavs	fp!, {r0, r1, r6, r8, r9, ip, sp, pc}^
    cb74:	subsle	r2, fp, r0, lsl #22
    cb78:			; <UNDEFINED> instruction: 0xf7fa4620
    cb7c:	stmiavs	r9!, {r1, r2, r5, r7, fp, sp, lr, pc}
    cb80:			; <UNDEFINED> instruction: 0x4643463a
    cb84:			; <UNDEFINED> instruction: 0xf00d6989
    cb88:	strmi	pc, [r6], -r3, lsl #25
    cb8c:			; <UNDEFINED> instruction: 0xf7f94640
    cb90:	stmiavs	fp!, {r3, sl, fp, sp, lr, pc}
    cb94:			; <UNDEFINED> instruction: 0xf0046998
    cb98:	stmiavs	fp!, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
    cb9c:	ldmdavs	r8, {r9, sp}^
    cba0:	stfnee	f6, [r3], {154}	; 0x9a
    cba4:			; <UNDEFINED> instruction: 0xf7fad005
    cba8:	stmiavs	fp!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    cbac:	rscscc	pc, pc, #79	; 0x4f
    cbb0:			; <UNDEFINED> instruction: 0x4620605a
    cbb4:	ldc	7, cr15, [r4, #-996]	; 0xfffffc1c
    cbb8:			; <UNDEFINED> instruction: 0xf7f94620
    cbbc:	ldrtmi	lr, [r0], -r0, asr #22
    cbc0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cbc4:	bvs	fe6a6e78 <ftello64@plt+0xfe69ff2c>
    cbc8:	bicsle	r2, r2, r0, lsl #20
    cbcc:	stmdblt	lr!, {r1, r2, r3, r4, r9, fp, sp, lr}
    cbd0:	ldmdavs	r6!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    cbd4:	svclt	0x00082e00
    cbd8:	orrslt	r2, r3, r0, lsl #6
    cbdc:	movwcs	r6, #6320	; 0x18b0
    cbe0:	rscsle	r2, r6, r0, lsl #16
    cbe4:	strtmi	r6, [r8], -sl, lsr #17
    cbe8:	andscc	r6, r8, #7405568	; 0x710000
    cbec:			; <UNDEFINED> instruction: 0xf94ef004
    cbf0:	blx	fec26cd0 <ftello64@plt+0xfec1fd84>
    cbf4:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    cbf8:	svclt	0x00082e00
    cbfc:	blcs	15804 <ftello64@plt+0xe8b8>
    cc00:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    cc04:	ldr	sp, [r4, r1, asr #3]!
    cc08:	vst1.8	{d20-d22}, [pc :128], r0
    cc0c:	pop	{r0, r1, r3, r7, r8, ip, sp, lr}
    cc10:	vsra.s64	q10, q8, #64
    cc14:	andcs	r3, r0, #0, 2
    cc18:	svclt	0x000cf7f9
    cc1c:	vmax.s8	d20, d0, d16
    cc20:	pop	{r0, r1, r2, r4, r8, ip}
    cc24:	vsra.s64	q10, q8, #64
    cc28:	andcs	r3, r0, #0, 2
    cc2c:	svclt	0x0002f7f9
    cc30:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    cc34:	andeq	pc, r8, r5, lsl #2
    cc38:	mrc2	7, 0, pc, cr4, cr15, {7}
    cc3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    cc40:			; <UNDEFINED> instruction: 0xe7a3d09a
    cc44:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    cc48:	tstlt	r8, r1, lsl #12
    cc4c:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
    cc50:	strtmi	r4, [r0], -r6, lsl #20
    cc54:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cc58:			; <UNDEFINED> instruction: 0xf7f9447a
    cc5c:	svclt	0x0000beeb
    cc60:	strdeq	r1, [r5], -r4
    cc64:	andeq	r3, r3, r8, asr #28
    cc68:	andeq	r0, r0, ip, asr #13
    cc6c:	andeq	r3, r3, ip, lsr #26
    cc70:	mvnsmi	lr, sp, lsr #18
    cc74:	ldclmi	0, cr11, [sl], #-648	; 0xfffffd78
    cc78:	blmi	1eb88a4 <ftello64@plt+0x1eb1958>
    cc7c:	ldrbtmi	r2, [ip], #-608	; 0xfffffda0
    cc80:	strmi	r2, [r6], -r0, lsl #2
    cc84:	stmiapl	r3!, {r3, r4, r5, r9, sl, lr}^
    cc88:	ldrsbhi	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    cc8c:			; <UNDEFINED> instruction: 0x9321681b
    cc90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cc94:	ldcl	7, cr15, [r4, #996]!	; 0x3e4
    cc98:	ldrbtmi	r4, [r8], #1592	; 0x638
    cc9c:			; <UNDEFINED> instruction: 0xf99cf7fd
    cca0:			; <UNDEFINED> instruction: 0xf7f92000
    cca4:	strmi	lr, [r3], -r4, lsr #24
    cca8:	movwls	r2, #28673	; 0x7001
    ccac:	ldc	7, cr15, [lr], {249}	; 0xf9
    ccb0:	stmdage	r5, {r0, r1, r9, sl, lr}
    ccb4:			; <UNDEFINED> instruction: 0xf7f99308
    ccb8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    ccbc:	adcshi	pc, fp, r0, asr #32
    ccc0:	stmdbge	r7, {r0, r2, fp, ip, pc}
    ccc4:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    ccc8:			; <UNDEFINED> instruction: 0xf0402800
    cccc:	stclmi	0, cr8, [r7], #-676	; 0xfffffd5c
    ccd0:	bmi	1a1fa74 <ftello64@plt+0x1a18b28>
    ccd4:	stmdbmi	r8!, {r2, r3, r4, r5, r6, sl, lr}^
    ccd8:	cfstrsls	mvf4, [r5, #-492]	; 0xfffffe14
    ccdc:	ldrbtmi	r3, [sl], #-1040	; 0xfffffbf0
    cce0:	and	r4, r4, r9, ror r4
    cce4:	svcne	0x000cf854
    cce8:	ldmib	r4, {r0, r7, r8, ip, sp, pc}^
    ccec:	strtmi	r2, [r8], -r1, lsl #6
    ccf0:	stcl	7, cr15, [sl], #-996	; 0xfffffc1c
    ccf4:	rscsle	r2, r5, r0, lsl #16
    ccf8:	svc	0x006af7f9
    ccfc:	ldmdami	pc, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    cd00:			; <UNDEFINED> instruction: 0xf0204478
    cd04:	andcs	pc, r2, fp, lsr #28
    cd08:			; <UNDEFINED> instruction: 0xfff2f7fc
    cd0c:			; <UNDEFINED> instruction: 0xf8584b5c
    cd10:	ldmib	r4, {r0, r1, lr}^
    cd14:	tstmi	r3, #0, 6
    cd18:	addshi	pc, r8, r0
    cd1c:	stc2	0, cr15, [r6, #-140]	; 0xffffff74
    cd20:	movwls	r6, #14883	; 0x3a23
    cd24:			; <UNDEFINED> instruction: 0xf0239002
    cd28:	ldmdbmi	r6, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    cd2c:	movwcs	lr, #10717	; 0x29dd
    cd30:	andls	r4, r0, r9, ror r4
    cd34:	andsvc	pc, r7, r1, lsl #10
    cd38:	andls	r4, r1, r3, asr r9
    cd3c:	ldrbtmi	sl, [r9], #-2054	; 0xfffff7fa
    cd40:	svc	0x000ef7f9
    cd44:	stclle	8, cr2, [r3], #-0
    cd48:	stmdals	r5, {r4, r6, r8, fp, lr}
    cd4c:	cfldrdmi	mvd4, [r0], {121}	; 0x79
    cd50:	ldmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd54:	stmdals	r5, {r0, r1, r2, r3, r6, r8, fp, lr}
    cd58:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    cd5c:	svc	0x0086f7f8
    cd60:	stmdals	r5, {r0, r2, r3, r6, r8, fp, lr}
    cd64:			; <UNDEFINED> instruction: 0xf7fa4479
    cd68:	stmdbmi	ip, {r2, r5, r7, fp, sp, lr, pc}^
    cd6c:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    cd70:	ldcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    cd74:	ldrtmi	r9, [r9], -r5, lsl #16
    cd78:	b	fe5cad64 <ftello64@plt+0xfe5c3e18>
    cd7c:	andcs	r2, r1, ip, lsr #2
    cd80:	svc	0x00d8f7f9
    cd84:	rscscc	pc, pc, #79	; 0x4f
    cd88:	strmi	r2, [r3], -r1, lsl #2
    cd8c:	subsvs	r9, sl, r5, lsl #16
    cd90:	andsvs	r2, lr, #0, 4
    cd94:	stmib	r3, {r0, r1, r3, r8, r9, ip, pc}^
    cd98:	andsvs	r1, r8, r2, lsl #4
    cd9c:	stmdals	r5, {sp, lr, pc}
    cda0:	stcl	7, cr15, [sl, #996]	; 0x3e4
    cda4:	andsle	r1, r3, r2, asr #24
    cda8:	stmdals	r5, {r3, r4, r6, r8, fp, ip, sp, pc}
    cdac:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cdb0:	rscsle	r2, r4, r0, lsl #16
    cdb4:	svc	0x000cf7f9
    cdb8:	strtmi	r4, [r0], -r1, lsl #12
    cdbc:	ldc2	0, cr15, [ip, #128]	; 0x80
    cdc0:			; <UNDEFINED> instruction: 0xf7f9e7ed
    cdc4:	strmi	lr, [r1], -r6, lsl #30
    cdc8:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    cdcc:	ldc2	0, cr15, [r4, #128]	; 0x80
    cdd0:	strcs	r9, [r0], #-2827	; 0xfffff4f5
    cdd4:			; <UNDEFINED> instruction: 0xf0046998
    cdd8:	blls	30afec <ftello64@plt+0x3040a0>
    cddc:			; <UNDEFINED> instruction: 0x619c69d8
    cde0:			; <UNDEFINED> instruction: 0xf87ef004
    cde4:	bicvs	r9, r4, fp, lsl #16
    cde8:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cdec:			; <UNDEFINED> instruction: 0xf02b980c
    cdf0:	stmdals	r5, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
    cdf4:			; <UNDEFINED> instruction: 0xf7f9940c
    cdf8:	bmi	ac87d0 <ftello64@plt+0xac1884>
    cdfc:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    ce00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce04:	subsmi	r9, sl, r1, lsr #22
    ce08:	eorlt	sp, r2, r8, lsr #2
    ce0c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ce10:	ldrdeq	lr, [r5, -sp]
    ce14:	svc	0x0082f7f9
    ce18:			; <UNDEFINED> instruction: 0xf7f99806
    ce1c:	ldr	lr, [r3, sl, asr #16]
    ce20:	mrc	7, 6, APSR_nzcv, cr6, cr9, {7}
    ce24:	stmdami	r0!, {r0, r9, sl, lr}
    ce28:			; <UNDEFINED> instruction: 0xf0204478
    ce2c:	mulcs	r2, r7, sp
    ce30:			; <UNDEFINED> instruction: 0xff5ef7fc
    ce34:			; <UNDEFINED> instruction: 0xf7f9e74b
    ce38:	strmi	lr, [r1], -ip, asr #29
    ce3c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    ce40:	stc2	0, cr15, [ip, #128]	; 0x80
    ce44:			; <UNDEFINED> instruction: 0xf7fc2002
    ce48:			; <UNDEFINED> instruction: 0xe739ff53
    ce4c:	stmdals	r5, {r3, r4, r8, fp, lr}
    ce50:			; <UNDEFINED> instruction: 0xf5014479
    ce54:			; <UNDEFINED> instruction: 0xf7f97117
    ce58:	ldrb	lr, [r5, -r2, ror #30]!
    ce5c:	ldmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce60:	andeq	r1, r5, sl, lsr #25
    ce64:	andeq	r0, r0, r4, ror #12
    ce68:	andeq	r1, r5, lr, lsl #25
    ce6c:	andeq	r1, r5, ip, lsl #6
    ce70:	strdeq	r3, [r3], -r0
    ce74:	andeq	r0, r0, fp, lsr #7
    ce78:	andeq	r3, r3, r4, lsl sp
    ce7c:			; <UNDEFINED> instruction: 0x00033db4
    ce80:	andeq	r0, r0, ip, asr #13
    ce84:	muleq	r3, r8, lr
    ce88:	andeq	r3, r3, r2, lsl sp
    ce8c:			; <UNDEFINED> instruction: 0xfffff0e1
    ce90:	andeq	r3, r3, ip, lsr sp
    ce94:			; <UNDEFINED> instruction: 0xfffff077
    ce98:			; <UNDEFINED> instruction: 0xfffff029
    ce9c:			; <UNDEFINED> instruction: 0xffffec6f
    cea0:	andeq	r3, r3, lr, lsr #25
    cea4:	andeq	r1, r5, sl, lsr #22
    cea8:	andeq	r3, r3, r0, lsl #24
    ceac:	andeq	r3, r3, r2, asr #23
    ceb0:	andeq	r3, r3, r8, ror sp
    ceb4:	stmdavs	r1, {r1, r2, r3, sl, ip, sp, pc}
    ceb8:	mvnsmi	lr, #737280	; 0xb4000
    cebc:	ldmdami	r0, {r2, r9, sl, lr}^
    cec0:	bmi	14390d8 <ftello64@plt+0x143218c>
    cec4:	ldrbtmi	sl, [r8], #-2827	; 0xfffff4f5
    cec8:	blpl	14b01c <ftello64@plt+0x1440d0>
    cecc:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    ced0:			; <UNDEFINED> instruction: 0xf04f9203
    ced4:	bmi	130d6dc <ftello64@plt+0x1306790>
    ced8:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    cedc:	stmiavs	r3!, {r0, r4, r5, r7, r8, fp, ip, sp, pc}
    cee0:	ldmdavs	ip, {r3, r5, r9, sl, lr}
    cee4:	stc2	0, cr15, [r4], {33}	; 0x21
    cee8:	strmi	r9, [r1], -r2, lsl #20
    ceec:			; <UNDEFINED> instruction: 0xf02a4620
    cef0:	bmi	11cbf2c <ftello64@plt+0x11c4fe0>
    cef4:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
    cef8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cefc:	subsmi	r9, sl, r3, lsl #22
    cf00:	andlt	sp, r4, fp, ror r1
    cf04:	mvnsmi	lr, #12386304	; 0xbd0000
    cf08:	ldrbmi	fp, [r0, -r3]!
    cf0c:	mcrrne	8, 6, r6, r3, cr0
    cf10:	cdpmi	0, 3, cr13, cr15, cr1, {3}
    cf14:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    cf18:	suble	r2, r5, r0, lsl #22
    cf1c:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    cf20:	ldmdami	sp!, {r0, r3, r9, sp}
    cf24:	ldrbtmi	r2, [r8], #257	; 0x101
    cf28:	ldrbtmi	r4, [r8], #-3900	; 0xfffff0c4
    cf2c:	ldrsbtls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    cf30:	stmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf34:			; <UNDEFINED> instruction: 0xf0214628
    cf38:	ldcmi	12, cr15, [sl, #-364]!	; 0xfffffe94
    cf3c:	ldrdne	pc, [r0], -r8
    cf40:			; <UNDEFINED> instruction: 0xf7f9447f
    cf44:	mcrls	15, 0, lr, cr2, cr6, {3}
    cf48:	ldrbtmi	r4, [r9], #1149	; 0x47d
    cf4c:			; <UNDEFINED> instruction: 0x36046834
    cf50:	ldrdne	pc, [r0], -r8
    cf54:	mvnslt	r9, r2, lsl #12
    cf58:			; <UNDEFINED> instruction: 0xf7f92020
    cf5c:	stmdavc	r0!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    cf60:			; <UNDEFINED> instruction: 0xe7f3b930
    cf64:	mcr	7, 2, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    cf68:	svceq	0x0001f814
    cf6c:	rscle	r2, sp, r0, lsl #16
    cf70:	stmdavs	r9!, {r1, r3, fp, sp}
    cf74:	stmdacs	sp, {r3, ip, lr, pc}
    cf78:			; <UNDEFINED> instruction: 0x460bd1f4
    cf7c:	tstcs	r1, r2, lsl #4
    cf80:			; <UNDEFINED> instruction: 0xf7f94638
    cf84:			; <UNDEFINED> instruction: 0xe7efe97a
    cf88:	andcs	r4, r2, #11534336	; 0xb00000
    cf8c:	strbmi	r2, [r8], -r1, lsl #2
    cf90:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf94:	andcs	lr, sl, r8, ror #15
    cf98:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    cf9c:	ldrdeq	pc, [r0], -r8
    cfa0:	svc	0x005af7f8
    cfa4:	str	r4, [r4, r0, lsr #12]!
    cfa8:	andsle	r2, r6, r1, lsl #16
    cfac:	tstle	fp, r2, lsl #16
    cfb0:	ldmpl	r3, {r0, r2, r3, r4, r8, r9, fp, lr}^
    cfb4:	eorsvs	r6, r3, fp, lsl r8
    cfb8:			; <UNDEFINED> instruction: 0xd1af2b00
    cfbc:	stc	7, cr15, [lr], {249}	; 0xf9
    cfc0:	tstls	r1, r1, ror #16
    cfc4:			; <UNDEFINED> instruction: 0xf7f96800
    cfc8:	stmdbls	r1, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    cfcc:	ldmdami	r7, {r1, r9, sl, lr}
    cfd0:			; <UNDEFINED> instruction: 0xf0204478
    cfd4:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
    cfd8:	blmi	586e0c <ftello64@plt+0x57fec0>
    cfdc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfe0:	blcs	250b4 <ftello64@plt+0x1e168>
    cfe4:			; <UNDEFINED> instruction: 0xe7e9d19a
    cfe8:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    cfec:	mcr	7, 1, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    cff0:	eorsvs	r4, r0, r3, lsl #12
    cff4:	orrsle	r2, r1, r0, lsl #22
    cff8:			; <UNDEFINED> instruction: 0xf7f9e7e0
    cffc:	svclt	0x0000e86a
    d000:	andeq	r1, r5, r2, ror #20
    d004:	andeq	r0, r0, r4, ror #12
    d008:	andeq	r1, r5, lr, asr #20
    d00c:	andeq	r1, r5, r2, lsr sl
    d010:	andeq	r2, r5, r4, lsl sp
    d014:	andeq	r2, r5, r2, lsl #26
    d018:	andeq	r3, r3, r6, ror #23
    d01c:	andeq	r3, r3, r0, ror #23
    d020:	ldrdeq	r3, [r3], -r2
    d024:	andeq	r2, r5, r0, ror #25
    d028:	andeq	r0, r0, r4, ror r6
    d02c:	andeq	r3, r3, r8, lsl fp
    d030:	andeq	r0, r0, r0, lsr #13
    d034:			; <UNDEFINED> instruction: 0x000339ba
    d038:	strdlt	fp, [r3], r0
    d03c:			; <UNDEFINED> instruction: 0xf7f9460e
    d040:	strcs	lr, [r0, -r4, asr #28]
    d044:	andcs	r4, r1, #51380224	; 0x3100000
    d048:	strmi	r6, [r5], -r3, lsl #17
    d04c:	tstcc	ip, #0, 14
    d050:			; <UNDEFINED> instruction: 0xff56f003
    d054:	ldmdblt	r0, {r2, r9, sl, lr}
    d058:	andlt	r4, r3, r0, lsr #12
    d05c:			; <UNDEFINED> instruction: 0xf021bdf0
    d060:			; <UNDEFINED> instruction: 0x4633fbd9
    d064:	smladxls	r0, sp, r1, r2
    d068:	strtmi	r4, [r8], -r2, lsl #12
    d06c:			; <UNDEFINED> instruction: 0xff22f7ff
    d070:			; <UNDEFINED> instruction: 0xf0214620
    d074:	ldrtmi	pc, [r3], -pc, asr #23	; <UNPREDICTABLE>
    d078:	smladxls	r0, ip, r1, r2
    d07c:	strtmi	r4, [r8], -r2, lsl #12
    d080:			; <UNDEFINED> instruction: 0xff18f7ff
    d084:	andlt	r4, r3, r0, lsr #12
    d088:	svclt	0x0000bdf0
    d08c:	addlt	fp, r2, r0, ror r5
    d090:			; <UNDEFINED> instruction: 0xf7f9460e
    d094:	stmiavs	r3, {r1, r3, r4, r9, sl, fp, sp, lr, pc}^
    d098:	cmnlt	r3, r5, lsl #12
    d09c:	andcs	r6, r0, #11206656	; 0xab0000
    d0a0:			; <UNDEFINED> instruction: 0x46284631
    d0a4:	andls	r3, r0, #24, 6	; 0x60000000
    d0a8:			; <UNDEFINED> instruction: 0xff2af003
    d0ac:	ldmdblt	r0, {r2, r9, sl, lr}^
    d0b0:	andlt	r4, r2, r0, lsr #12
    d0b4:			; <UNDEFINED> instruction: 0xf100bd70
    d0b8:	andcc	r0, r8, ip, lsl #2
    d0bc:	blx	ff4cb0c2 <ftello64@plt+0xff4c4176>
    d0c0:	stmdacs	r0, {r2, r9, sl, lr}
    d0c4:	strtmi	sp, [r0], -sl, ror #1
    d0c8:	blx	fe949156 <ftello64@plt+0xfe94220a>
    d0cc:	tstcs	r0, r3, lsr r6
    d0d0:	teqcs	ip, r0, lsl #2
    d0d4:	strtmi	r4, [r8], -r2, lsl #12
    d0d8:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    d0dc:	andlt	r4, r2, r0, lsr #12
    d0e0:	svclt	0x0000bd70
    d0e4:			; <UNDEFINED> instruction: 0xf7ff2300
    d0e8:	svclt	0x0000bee5
    d0ec:	strdlt	fp, [sp], r0
    d0f0:	ldrd	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d0f4:			; <UNDEFINED> instruction: 0xf8dfaf03
    d0f8:	ldrmi	ip, [r4], -r8, rrx
    d0fc:	movwls	r4, #1278	; 0x4fe
    d100:			; <UNDEFINED> instruction: 0x46054b18
    d104:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    d108:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
    d10c:	andscs	r4, lr, #56, 12	; 0x3800000
    d110:			; <UNDEFINED> instruction: 0xf8dc2101
    d114:			; <UNDEFINED> instruction: 0xf8cdc000
    d118:			; <UNDEFINED> instruction: 0xf04fc02c
    d11c:			; <UNDEFINED> instruction: 0xf7f90c00
    d120:	orrlt	lr, ip, r6, ror fp
    d124:	ldrtmi	r4, [fp], -r2, lsr #12
    d128:	ldrtmi	r2, [r1], -r0, lsl #8
    d12c:	strls	r4, [r0], #-1576	; 0xfffff9d8
    d130:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    d134:	blmi	29f96c <ftello64@plt+0x298a20>
    d138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d13c:	blls	2e71ac <ftello64@plt+0x2e0260>
    d140:	qaddle	r4, sl, r8
    d144:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    d148:	ldrtmi	r4, [sl], -r3, lsr #12
    d14c:			; <UNDEFINED> instruction: 0x46284631
    d150:	mrc2	7, 5, pc, cr0, cr15, {7}
    d154:			; <UNDEFINED> instruction: 0xf7f8e7ee
    d158:	svclt	0x0000efbc
    d15c:	andeq	r1, r5, ip, lsr #16
    d160:	andeq	r0, r0, r4, ror #12
    d164:	andeq	sp, r3, r6, asr ip
    d168:	strdeq	r1, [r5], -r0
    d16c:	strdlt	fp, [sp], r0
    d170:	ldrd	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d174:			; <UNDEFINED> instruction: 0xf8df4614
    d178:	svcge	0x0003c064
    d17c:	bmi	61e57c <ftello64@plt+0x617630>
    d180:	strmi	r4, [lr], -r5, lsl #12
    d184:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    d188:			; <UNDEFINED> instruction: 0x4638447a
    d18c:			; <UNDEFINED> instruction: 0xf8dc211e
    d190:			; <UNDEFINED> instruction: 0xf8cdc000
    d194:			; <UNDEFINED> instruction: 0xf04fc02c
    d198:			; <UNDEFINED> instruction: 0xf7f90c00
    d19c:	orrlt	lr, ip, r4, asr ip
    d1a0:	ldrtmi	r4, [fp], -r2, lsr #12
    d1a4:	ldrtmi	r2, [r1], -r0, lsl #8
    d1a8:	strls	r4, [r0], #-1576	; 0xfffff9d8
    d1ac:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    d1b0:	blmi	29f9e8 <ftello64@plt+0x298a9c>
    d1b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d1b8:	blls	2e7228 <ftello64@plt+0x2e02dc>
    d1bc:	qaddle	r4, sl, r8
    d1c0:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    d1c4:	ldrtmi	r4, [sl], -r3, lsr #12
    d1c8:			; <UNDEFINED> instruction: 0x46284631
    d1cc:	mrc2	7, 3, pc, cr2, cr15, {7}
    d1d0:			; <UNDEFINED> instruction: 0xf7f8e7ee
    d1d4:	svclt	0x0000ef7e
    d1d8:	andeq	r1, r5, ip, lsr #15
    d1dc:	andeq	r0, r0, r4, ror #12
    d1e0:	ldrdeq	sp, [r3], -r8
    d1e4:	andeq	r1, r5, r4, ror r7
    d1e8:	stmvs	r3, {r3, r4, r8, ip, sp, pc}
    d1ec:	bvs	16397a0 <ftello64@plt+0x1632854>
    d1f0:	ldrbmi	fp, [r0, -r0, lsl #18]!
    d1f4:	addlt	fp, r3, r0, lsl #10
    d1f8:	movwcs	r6, #2072	; 0x818
    d1fc:	movwls	r4, #1562	; 0x61a
    d200:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d204:			; <UNDEFINED> instruction: 0xf85db003
    d208:	ldrmi	pc, [r8], -r4, lsl #22
    d20c:	svclt	0x00004770
    d210:			; <UNDEFINED> instruction: 0x460bb538
    d214:	strmi	r4, [r5], -pc, lsl #18
    d218:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    d21c:	blx	1c49296 <ftello64@plt+0x1c4234a>
    d220:	stmdbmi	sp, {r3, r6, r8, ip, sp, pc}
    d224:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    d228:	blx	1ac92a2 <ftello64@plt+0x1ac2356>
    d22c:	stmdavc	fp!, {r3, r5, r8, ip, sp, pc}
    d230:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    d234:	andcs	r7, r0, fp, lsr #32
    d238:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d23c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d240:	blx	17c92ba <ftello64@plt+0x17c236e>
    d244:	rscsle	r2, r6, r0, lsl #16
    d248:			; <UNDEFINED> instruction: 0xf043782b
    d24c:	eorvc	r0, fp, r4, lsl #6
    d250:	svclt	0x0000e7f1
    d254:	andeq	r5, r3, lr, lsl #8
    d258:	andeq	r5, r3, r2, lsl r4
    d25c:	andeq	r5, r3, r2, lsl #8
    d260:	mvnsmi	lr, sp, lsr #18
    d264:	ldrmi	fp, [r5], -r6, lsl #1
    d268:	movwls	r4, #14912	; 0x3a40
    d26c:	blmi	101ea90 <ftello64@plt+0x1017b44>
    d270:	andcs	r4, sp, sl, ror r4
    d274:			; <UNDEFINED> instruction: 0xf8df460c
    d278:	ldmpl	r3, {r2, r3, r4, r5, r6, r7, pc}^
    d27c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    d280:			; <UNDEFINED> instruction: 0xf04f9305
    d284:			; <UNDEFINED> instruction: 0xf01e0300
    d288:	stmdbls	r3, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    d28c:	strmi	sl, [r6], -r4, lsl #20
    d290:			; <UNDEFINED> instruction: 0xf02a4620
    d294:	strmi	pc, [r4], -r9, ror #18
    d298:	ldmdbmi	r7!, {r3, r5, r6, r7, r8, ip, sp, pc}
    d29c:	andcs	r2, r0, r5, lsl #4
    d2a0:			; <UNDEFINED> instruction: 0xf7f84479
    d2a4:			; <UNDEFINED> instruction: 0x4606eefe
    d2a8:			; <UNDEFINED> instruction: 0xf7f94620
    d2ac:			; <UNDEFINED> instruction: 0x4629ec92
    d2b0:	ldrtmi	r4, [r0], -r2, lsl #12
    d2b4:	blx	14c933e <ftello64@plt+0x14c23f2>
    d2b8:			; <UNDEFINED> instruction: 0xf7f89804
    d2bc:	bmi	c08d8c <ftello64@plt+0xc01e40>
    d2c0:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    d2c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2c8:	subsmi	r9, sl, r5, lsl #22
    d2cc:	strtmi	sp, [r0], -ip, asr #2
    d2d0:	pop	{r1, r2, ip, sp, pc}
    d2d4:	stmdals	r4, {r4, r5, r6, r7, r8, pc}
    d2d8:			; <UNDEFINED> instruction: 0xf01d4631
    d2dc:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
    d2e0:	stmdbmi	r7!, {r1, r3, r5, r6, r7, r9, fp, ip, lr, pc}
    d2e4:	strtmi	r2, [r0], -r5, lsl #4
    d2e8:			; <UNDEFINED> instruction: 0xf7f84479
    d2ec:			; <UNDEFINED> instruction: 0x4629eeda
    d2f0:	ldrtmi	r9, [r3], -r4, lsl #20
    d2f4:	blx	1bc9394 <ftello64@plt+0x1bc2448>
    d2f8:	bicslt	r4, r0, r5, lsl #12
    d2fc:	andcs	r4, r5, #540672	; 0x84000
    d300:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d304:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    d308:			; <UNDEFINED> instruction: 0xf0204629
    d30c:	blmi	7cbee8 <ftello64@plt+0x7c4f9c>
    d310:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d314:			; <UNDEFINED> instruction: 0xb1a3689b
    d318:	andls	r2, r0, #0, 4
    d31c:			; <UNDEFINED> instruction: 0x46384a1b
    d320:	cmncs	r1, fp, lsr #12
    d324:			; <UNDEFINED> instruction: 0xf7ff447a
    d328:	strtmi	pc, [r8], -r5, asr #27
    d32c:	mrc	7, 3, APSR_nzcv, cr8, cr8, {7}
    d330:			; <UNDEFINED> instruction: 0xf7f9e7c2
    d334:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    d338:	addlt	sp, r0, #190	; 0xbe
    d33c:	strbvc	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    d340:	ldmdbmi	r3, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    d344:	strtmi	r2, [r0], -r5, lsl #4
    d348:			; <UNDEFINED> instruction: 0xf7f84479
    d34c:			; <UNDEFINED> instruction: 0xf020eeaa
    d350:	ldmdbmi	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    d354:	strtmi	r2, [r0], -r5, lsl #4
    d358:			; <UNDEFINED> instruction: 0xf7f84479
    d35c:	stmdbmi	lr, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    d360:			; <UNDEFINED> instruction: 0xf0204479
    d364:	ldrb	pc, [r7, r9, asr #21]	; <UNPREDICTABLE>
    d368:	mrc	7, 5, APSR_nzcv, cr2, cr8, {7}
    d36c:			; <UNDEFINED> instruction: 0x000516b8
    d370:	andeq	r0, r0, r4, ror #12
    d374:	andeq	r1, r5, ip, lsr #13
    d378:	andeq	r5, r3, r4, lsr #7
    d37c:	andeq	r1, r5, r6, ror #12
    d380:	andeq	r5, r3, r4, lsl #7
    d384:	muleq	r3, r2, r3
    d388:	andeq	r0, r0, ip, asr #13
    d38c:	andeq	r5, r3, r0, lsl #8
    d390:	andeq	r5, r3, ip, asr r3
    d394:	andeq	r5, r3, r8, lsl #7
    d398:			; <UNDEFINED> instruction: 0x000353b0
    d39c:	mvnsmi	lr, sp, lsr #18
    d3a0:	cdpmi	6, 6, cr4, cr0, cr4, {0}
    d3a4:	blmi	18395d4 <ftello64@plt+0x1832688>
    d3a8:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    d3ac:	ldmdavs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    d3b0:	stmdbvs	r3!, {r1, r7, r8, ip, sp, pc}
    d3b4:			; <UNDEFINED> instruction: 0x4628b11b
    d3b8:	pop	{r1, r3, ip, sp, pc}
    d3bc:	stmiavs	r0!, {r4, r5, r6, r7, r8, pc}^
    d3c0:	strtmi	r2, [sl], -r1, lsl #6
    d3c4:			; <UNDEFINED> instruction: 0x61232102
    d3c8:			; <UNDEFINED> instruction: 0xf8acf02b
    d3cc:	andlt	r4, sl, r8, lsr #12
    d3d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d3d4:	tstcs	r3, r5, asr sp
    d3d8:			; <UNDEFINED> instruction: 0x46304a55
    d3dc:	andhi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    d3e0:	ldmpl	sp, {r1, r2, sl, ip, pc}
    d3e4:	ldrdvc	pc, [r4], -r8
    d3e8:	ldrdcs	pc, [r4], -r8	; <UNPREDICTABLE>
    d3ec:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
    d3f0:			; <UNDEFINED> instruction: 0xf8d89505
    d3f4:	strls	r5, [r3, -r0]
    d3f8:	ldrsbtvc	pc, [r4], -r8	; <UNPREDICTABLE>
    d3fc:	strvs	pc, [r0, #1029]	; 0x405
    d400:			; <UNDEFINED> instruction: 0xf8d89504
    d404:	strls	r5, [r2, -r8, lsr #32]
    d408:	ldrsbtvc	pc, [r0], -r8	; <UNPREDICTABLE>
    d40c:	strvc	lr, [r0, #-2509]	; 0xfffff633
    d410:	ldc2l	0, cr15, [r6, #-164]	; 0xffffff5c
    d414:	ldrsbtcs	pc, [r4], -r8	; <UNPREDICTABLE>
    d418:	ldmdblt	r2, {r0, r2, r9, sl, lr}
    d41c:	blcs	1379e30 <ftello64@plt+0x1372ee4>
    d420:	stccs	0, cr13, [r0, #-296]	; 0xfffffed8
    d424:	sqtmidm	f5, f5
    d428:	bmi	10decdc <ftello64@plt+0x10d7d90>
    d42c:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
    d430:	ldmdavs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    d434:			; <UNDEFINED> instruction: 0xff14f7ff
    d438:	strmi	r4, [r7], -r5, lsl #12
    d43c:			; <UNDEFINED> instruction: 0xd1b82800
    d440:			; <UNDEFINED> instruction: 0x462b493e
    d444:			; <UNDEFINED> instruction: 0x462a6830
    d448:	ldrbtmi	r9, [r9], #-1283	; 0xfffffafd
    d44c:	strpl	lr, [r1, #-2509]	; 0xfffff633
    d450:			; <UNDEFINED> instruction: 0xf7f89500
    d454:			; <UNDEFINED> instruction: 0xf8d8efca
    d458:	stccs	0, cr5, [r0, #-352]	; 0xfffffea0
    d45c:			; <UNDEFINED> instruction: 0xf8d8d13a
    d460:	stmdacs	r0, {r2, r3, r4, r6}
    d464:			; <UNDEFINED> instruction: 0xf02ed0a5
    d468:			; <UNDEFINED> instruction: 0x4601f91b
    d46c:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    d470:			; <UNDEFINED> instruction: 0xf978f026
    d474:	movwcs	r4, #2611	; 0xa33
    d478:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
    d47c:	strmi	r4, [r1], -r6, lsl #12
    d480:			; <UNDEFINED> instruction: 0x461a6810
    d484:	movwcc	lr, #6605	; 0x19cd
    d488:			; <UNDEFINED> instruction: 0xf7f89300
    d48c:	strmi	lr, [r5], -lr, lsr #31
    d490:			; <UNDEFINED> instruction: 0xf7f84630
    d494:	stccs	13, cr14, [r0, #-792]	; 0xfffffce8
    d498:			; <UNDEFINED> instruction: 0xf8d8d08b
    d49c:			; <UNDEFINED> instruction: 0xf02e005c
    d4a0:	strdls	pc, [r9], -pc	; <UNPREDICTABLE>
    d4a4:			; <UNDEFINED> instruction: 0xf7f94628
    d4a8:	stmdbls	r9, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    d4ac:	stmdami	r6!, {r1, r9, sl, lr}
    d4b0:			; <UNDEFINED> instruction: 0xf0204478
    d4b4:			; <UNDEFINED> instruction: 0xe77cfa53
    d4b8:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    d4bc:	svcge	0x0079f47f
    d4c0:	andcs	r4, r5, #557056	; 0x88000
    d4c4:	rsbsvs	r2, r3, r1, lsl #6
    d4c8:			; <UNDEFINED> instruction: 0xf7f84479
    d4cc:			; <UNDEFINED> instruction: 0xf020edea
    d4d0:			; <UNDEFINED> instruction: 0xe76efa13
    d4d4:			; <UNDEFINED> instruction: 0xf02e4628
    d4d8:			; <UNDEFINED> instruction: 0x4601f899
    d4dc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    d4e0:			; <UNDEFINED> instruction: 0xf940f026
    d4e4:			; <UNDEFINED> instruction: 0x463a463b
    d4e8:	ldmdavs	r0!, {r0, r9, sl, lr}
    d4ec:	strvc	lr, [r2, -sp, asr #19]
    d4f0:	stmib	sp, {r1, r2, r3, r9, sl, lr}^
    d4f4:			; <UNDEFINED> instruction: 0xf7f87700
    d4f8:			; <UNDEFINED> instruction: 0x4605ef78
    d4fc:			; <UNDEFINED> instruction: 0xf7f84630
    d500:	stccs	13, cr14, [r0, #-576]	; 0xfffffdc0
    d504:			; <UNDEFINED> instruction: 0xf8d8d0ab
    d508:			; <UNDEFINED> instruction: 0xf02e0058
    d50c:	andls	pc, r9, pc, ror r8	; <UNPREDICTABLE>
    d510:			; <UNDEFINED> instruction: 0xf7f94628
    d514:	stmdbls	r9, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    d518:	stmdami	lr, {r1, r9, sl, lr}
    d51c:			; <UNDEFINED> instruction: 0xf0204478
    d520:			; <UNDEFINED> instruction: 0xe79cfa1d
    d524:	andeq	r2, r5, r2, lsl #17
    d528:	andeq	r1, r5, ip, ror r5
    d52c:	andeq	r0, r0, ip, asr #13
    d530:	andeq	r0, r0, r8, asr #13
    d534:	strdeq	r2, [r5], -lr
    d538:	andeq	r5, r3, r8, lsr r3
    d53c:	andeq	r5, r3, sl, lsr #6
    d540:	andeq	r5, r3, r6, ror #6
    d544:			; <UNDEFINED> instruction: 0x000527b2
    d548:	andeq	r5, r3, r8, asr #6
    d54c:	andeq	r5, r3, r8, ror r2
    d550:			; <UNDEFINED> instruction: 0x000352b6
    d554:	muleq	r3, r0, r2
    d558:	blcs	2b58c <ftello64@plt+0x24640>
    d55c:	push	{r0, r1, r2, r6, ip, lr, pc}
    d560:	andcs	r4, r0, #240, 2	; 0x3c
    d564:	strmi	r4, [ip], -r6, lsl #12
    d568:			; <UNDEFINED> instruction: 0xf814e003
    d56c:	andcc	r3, r1, #1, 30
    d570:	blcs	839b44 <ftello64@plt+0x832bf8>
    d574:	blcs	27d1dc <ftello64@plt+0x276290>
    d578:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d57c:	svclt	0x00182b09
    d580:	tstle	r5, r0, lsr #22
    d584:	svccc	0x0001f814
    d588:	svclt	0x00182b09
    d58c:	rscsle	r2, r9, r0, lsr #22
    d590:	andle	r2, r2, r8, lsl #20
    d594:	ldmfd	sp!, {sp}
    d598:			; <UNDEFINED> instruction: 0x460881f0
    d59c:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    d5a0:	stcl	7, cr15, [sl, #-992]	; 0xfffffc20
    d5a4:	mvnsle	r2, r0, lsl #16
    d5a8:			; <UNDEFINED> instruction: 0xf7f86830
    d5ac:			; <UNDEFINED> instruction: 0x4620ed3a
    d5b0:	strmi	r7, [r0], r5, lsl #16
    d5b4:			; <UNDEFINED> instruction: 0xf0253001
    d5b8:	ldccc	3, cr0, [r0, #-128]!	; 0xffffff80
    d5bc:	vstrcs	d3, [r9, #-260]	; 0xfffffefc
    d5c0:	blcs	17d3e8 <ftello64@plt+0x17649c>
    d5c4:	strcs	fp, [r1, #-3988]	; 0xfffff06c
    d5c8:	ldmible	r1!, {r8, sl, sp}^
    d5cc:			; <UNDEFINED> instruction: 0xf7f81b00
    d5d0:			; <UNDEFINED> instruction: 0x4607eb76
    d5d4:	bl	fea39abc <ftello64@plt+0xfea32b70>
    d5d8:	strtmi	r0, [r1], -r4, lsl #16
    d5dc:			; <UNDEFINED> instruction: 0xf7f84642
    d5e0:			; <UNDEFINED> instruction: 0xf807ecd6
    d5e4:	andcs	r5, r0, r8
    d5e8:	pop	{r0, r1, r2, r4, r5, sp, lr}
    d5ec:	strdcs	r8, [r0], -r0
    d5f0:	svclt	0x00004770
    d5f4:	strdeq	r5, [r3], -sl
    d5f8:	andcs	fp, r0, #56, 10	; 0xe000000
    d5fc:	strmi	r7, [r5], -fp, lsl #16
    d600:	stmdblt	r3!, {r2, r3, r9, sl, lr}
    d604:			; <UNDEFINED> instruction: 0xf814e014
    d608:	andcc	r3, r1, #1, 30
    d60c:	blcs	839be0 <ftello64@plt+0x832c94>
    d610:	blcs	27d278 <ftello64@plt+0x27632c>
    d614:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d618:	svclt	0x00182b20
    d61c:	tstle	r5, r9, lsl #22
    d620:	svccc	0x0001f814
    d624:	svclt	0x00182b09
    d628:	rscsle	r2, r9, r0, lsr #22
    d62c:	andle	r2, r1, fp, lsl #20
    d630:	ldclt	0, cr2, [r8, #-0]
    d634:	ldmdbmi	r5!, {r3, r9, sl, lr}
    d638:			; <UNDEFINED> instruction: 0xf7f84479
    d63c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    d640:			; <UNDEFINED> instruction: 0x4621d1f6
    d644:			; <UNDEFINED> instruction: 0xf01d4628
    d648:	bvc	cb7cc <ftello64@plt+0xc4880>
    d64c:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    d650:	strb	fp, [sp, r2, lsr #18]!
    d654:	svccs	0x0001f813
    d658:	rscle	r2, r9, r0, lsl #20
    d65c:	svclt	0x00182a20
    d660:	mvnsle	r2, r9, lsl #20
    d664:	stmdbcs	r0!, {r0, r3, r4, fp, ip, sp, lr}
    d668:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d66c:			; <UNDEFINED> instruction: 0xf813d105
    d670:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
    d674:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d678:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    d67c:	stmdbcs	r0!, {r3, r4, r6, r7, ip, lr, pc}
    d680:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d684:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}^
    d688:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    d68c:	andcs	fp, r1, #20, 30	; 0x50
    d690:	bcs	15e98 <ftello64@plt+0xef4c>
    d694:	stmdbcs	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    d698:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d69c:	tstle	r5, r2, lsr #32
    d6a0:	svcne	0x0001f813
    d6a4:	svclt	0x00182909
    d6a8:	rscsle	r2, r9, r0, lsr #18
    d6ac:	adcsle	r2, pc, r0, lsl #18
    d6b0:	stmdbcs	r0!, {r1, r3, r4, r9, sl, lr}
    d6b4:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d6b8:	msreq	SPSR_c, #1073741864	; 0x40000028
    d6bc:	blcs	4c19a4 <ftello64@plt+0x4baa58>
    d6c0:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d6c4:	cdpeq	0, 0, cr15, cr10, cr3, {0}
    d6c8:	mrceq	14, 0, r0, cr8, cr13, {0}
    d6cc:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    d6d0:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    d6d4:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    d6d8:	stmdavs	r3, {r0, r1, r4}^
    d6dc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    d6e0:			; <UNDEFINED> instruction: 0xf8126043
    d6e4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    d6e8:	str	sp, [r1, r3, ror #3]!
    d6ec:			; <UNDEFINED> instruction: 0xf0436843
    d6f0:	subvs	r0, r3, r1, lsl #6
    d6f4:	stmdavs	r3, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    d6f8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    d6fc:	ldrb	r6, [r0, r3, asr #32]!
    d700:			; <UNDEFINED> instruction: 0xf0436843
    d704:	subvs	r0, r3, r4, lsl #6
    d708:	svclt	0x0000e7eb
    d70c:	andeq	r5, r3, r8, ror #3
    d710:	stmdbmi	fp, {r1, r3, r9, sl, lr}
    d714:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    d718:	ldrmi	r4, [r0], -r4, lsl #12
    d71c:			; <UNDEFINED> instruction: 0xf8f0f01c
    d720:			; <UNDEFINED> instruction: 0x4602b130
    d724:	tstlt	r8, r0, ror #16
    d728:			; <UNDEFINED> instruction: 0xf7ff2132
    d72c:	stmdblt	r8, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    d730:	ldclt	0, cr2, [r0, #-0]
    d734:	andsne	pc, r5, r0, asr #4
    d738:	andcc	pc, r0, r0, asr #5
    d73c:	svclt	0x0000bd10
    d740:	andeq	r5, r3, r6, lsl r1
    d744:	ldmdbmi	r8, {r1, r3, r9, sl, lr}
    d748:	mvnsmi	lr, sp, lsr #18
    d74c:			; <UNDEFINED> instruction: 0x46044479
    d750:			; <UNDEFINED> instruction: 0xf01c4610
    d754:	ldrdlt	pc, [r8, -r5]
    d758:	tstlt	r5, r5, lsr #16
    d75c:	ldmfd	sp!, {sp}
    d760:	strdcs	r8, [r0, -r0]!
    d764:	svc	0x00b6f7f8
    d768:	rscsle	r2, r7, r0, lsl #16
    d76c:	blcs	152b880 <ftello64@plt+0x1524934>
    d770:	stmvc	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d774:	mvnsle	r2, r0, lsr #18
    d778:	blcs	2ba8c <ftello64@plt+0x24b40>
    d77c:	stclne	0, cr13, [r6], {238}	; 0xee
    d780:			; <UNDEFINED> instruction: 0xf7f84630
    d784:	addmi	lr, r6, #168, 30	; 0x2a0
    d788:	blne	fe202330 <ftello64@plt+0xfe1fb3e4>
    d78c:			; <UNDEFINED> instruction: 0xf7f81c78
    d790:	pkhbtmi	lr, r0, r6, lsl #21
    d794:	stmdacs	r0, {r5, sp, lr}
    d798:	ldrtmi	sp, [r1], -r0, ror #1
    d79c:			; <UNDEFINED> instruction: 0xf7f8463a
    d7a0:			; <UNDEFINED> instruction: 0xf808ebf6
    d7a4:	ldrb	r5, [r9, r7]
    d7a8:	andeq	r5, r3, ip, ror #1
    d7ac:	mvnsmi	lr, sp, lsr #18
    d7b0:	cfmadda32mi	mvax0, mvax4, mvfx9, mvfx7
    d7b4:	strmi	fp, [r8], -r2, lsl #1
    d7b8:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    d7bc:	ldrdhi	pc, [r0], -r7
    d7c0:	ldrtmi	r4, [r1], -r6, lsr #26
    d7c4:			; <UNDEFINED> instruction: 0xf89cf01c
    d7c8:	rorslt	r4, sp, r4
    d7cc:	strbmi	r4, [r0], -r1, lsr #12
    d7d0:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    d7d4:	ldmdblt	r8, {r2, r9, sl, lr}
    d7d8:	andlt	r4, r2, r0, lsr #12
    d7dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d7e0:	andcs	r4, r5, #507904	; 0x7c000
    d7e4:	ldrbtmi	r2, [r9], #-0
    d7e8:	mrrc	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    d7ec:			; <UNDEFINED> instruction: 0xf0204631
    d7f0:			; <UNDEFINED> instruction: 0x4620f8b5
    d7f4:	pop	{r1, ip, sp, pc}
    d7f8:	ldmdbmi	sl, {r4, r5, r6, r7, r8, pc}
    d7fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d800:			; <UNDEFINED> instruction: 0xf87ef01c
    d804:	blmi	639fec <ftello64@plt+0x6330a0>
    d808:	ldcvs	8, cr5, [fp, #940]	; 0x3ac
    d80c:	andle	r2, r9, r3, lsl #22
    d810:			; <UNDEFINED> instruction: 0x46214816
    d814:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    d818:			; <UNDEFINED> instruction: 0xf8a0f020
    d81c:	andlt	r4, r2, r0, lsr #12
    d820:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d824:	blx	ff849888 <ftello64@plt+0xff84293c>
    d828:	rscsle	r2, r1, r0, lsl #16
    d82c:	blx	ffdc9890 <ftello64@plt+0xffdc2944>
    d830:			; <UNDEFINED> instruction: 0xf7f89001
    d834:	stmdbls	r1, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    d838:	ldmdavs	r8!, {r1, r9, sl, lr}^
    d83c:	pop	{r1, ip, sp, pc}
    d840:			; <UNDEFINED> instruction: 0xf7f841f0
    d844:	stmdbmi	sl, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    d848:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d84c:			; <UNDEFINED> instruction: 0xf858f01c
    d850:	bicsle	r2, r8, r0, lsl #16
    d854:	svclt	0x0000e7dc
    d858:	andeq	r5, r3, r6, lsl #1
    d85c:	andeq	r1, r5, r0, ror #2
    d860:	andeq	r5, r3, lr, rrx
    d864:	andeq	r5, r3, r2, lsl #1
    d868:	andeq	r0, r0, ip, asr #13
    d86c:	andeq	r5, r3, r6, ror r0
    d870:	andeq	r5, r3, r2, lsr r0
    d874:	blmi	5a00d0 <ftello64@plt+0x599184>
    d878:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d87c:	ldmdbmi	r5, {r0, r2, r3, r9, sl, lr}
    d880:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    d884:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    d888:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    d88c:			; <UNDEFINED> instruction: 0xf04f9303
    d890:			; <UNDEFINED> instruction: 0xf01c0300
    d894:	cmnlt	r0, r5, lsr r8	; <UNPREDICTABLE>
    d898:	andne	lr, r2, #212, 18	; 0x350000
    d89c:			; <UNDEFINED> instruction: 0xf7f86860
    d8a0:	bmi	3896d8 <ftello64@plt+0x38278c>
    d8a4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    d8a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d8ac:	subsmi	r9, sl, r3, lsl #22
    d8b0:	andlt	sp, r5, sl, lsl #2
    d8b4:	stmdavs	r2!, {r4, r5, r8, sl, fp, ip, sp, pc}
    d8b8:	stmdavs	r3!, {r0, fp, sp, pc}^
    d8bc:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    d8c0:			; <UNDEFINED> instruction: 0xf7ff2301
    d8c4:			; <UNDEFINED> instruction: 0xe7ecff73
    d8c8:	stc	7, cr15, [r2], {248}	; 0xf8
    d8cc:	strheq	r1, [r5], -r0
    d8d0:	andeq	r0, r0, r4, ror #12
    d8d4:	andeq	r5, r3, sl, lsr #32
    d8d8:	andeq	r1, r5, r2, lsl #1
    d8dc:	blmi	6e014c <ftello64@plt+0x6d9200>
    d8e0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d8e4:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}
    d8e8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    d8ec:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    d8f0:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    d8f4:			; <UNDEFINED> instruction: 0xf04f9303
    d8f8:			; <UNDEFINED> instruction: 0xf01c0300
    d8fc:			; <UNDEFINED> instruction: 0xb1b8f801
    d900:			; <UNDEFINED> instruction: 0xf7f86860
    d904:	ldmib	r4, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    d908:	stmdavs	r0!, {r1, r9, ip}^
    d90c:	svc	0x0054f7f8
    d910:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    d914:			; <UNDEFINED> instruction: 0xf7f8461c
    d918:	bmi	3c8b80 <ftello64@plt+0x3c1c34>
    d91c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    d920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d924:	subsmi	r9, sl, r3, lsl #22
    d928:	strtmi	sp, [r0], -ip, lsl #2
    d92c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    d930:	stmdage	r1, {r1, r5, fp, sp, lr}
    d934:	strtmi	r6, [r9], -r3, ror #16
    d938:	movwcs	lr, #6605	; 0x19cd
    d93c:			; <UNDEFINED> instruction: 0xff36f7ff
    d940:	strb	r4, [sl, r4, lsl #12]!
    d944:	bl	ff14b92c <ftello64@plt+0xff1449e0>
    d948:	andeq	r1, r5, r8, asr #32
    d94c:	andeq	r0, r0, r4, ror #12
    d950:	andeq	r4, r3, lr, asr #31
    d954:	andeq	r1, r5, sl
    d958:	blmi	6e01c8 <ftello64@plt+0x6d927c>
    d95c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d960:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}
    d964:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    d968:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    d96c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    d970:			; <UNDEFINED> instruction: 0xf04f9303
    d974:			; <UNDEFINED> instruction: 0xf01b0300
    d978:			; <UNDEFINED> instruction: 0xb1b8ffc3
    d97c:			; <UNDEFINED> instruction: 0xf7f86860
    d980:	ldmib	r4, {r1, r2, r3, r5, sl, fp, sp, lr, pc}^
    d984:	stmdavs	r0!, {r1, r9, ip}^
    d988:	svc	0x0016f7f8
    d98c:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    d990:			; <UNDEFINED> instruction: 0xf7f8461c
    d994:	bmi	3c8b04 <ftello64@plt+0x3c1bb8>
    d998:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    d99c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d9a0:	subsmi	r9, sl, r3, lsl #22
    d9a4:	strtmi	sp, [r0], -ip, lsl #2
    d9a8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    d9ac:	stmdage	r1, {r1, r5, fp, sp, lr}
    d9b0:	strtmi	r6, [r9], -r3, ror #16
    d9b4:	movwcs	lr, #6605	; 0x19cd
    d9b8:	mrc2	7, 7, pc, cr8, cr15, {7}
    d9bc:	strb	r4, [sl, r4, lsl #12]!
    d9c0:	bl	fe1cb9a8 <ftello64@plt+0xfe1c4a5c>
    d9c4:	andeq	r0, r5, ip, asr #31
    d9c8:	andeq	r0, r0, r4, ror #12
    d9cc:	andeq	r4, r3, lr, asr pc
    d9d0:	andeq	r0, r5, lr, lsl #31
    d9d4:			; <UNDEFINED> instruction: 0x4604b5f0
    d9d8:	addlt	r4, r5, r5, asr #16
    d9dc:	ldrbtmi	r4, [r8], #-2885	; 0xfffff4bb
    d9e0:	cdpmi	8, 4, cr6, cr5, cr5, {1}
    d9e4:	ldrbtmi	r5, [lr], #-2243	; 0xfffff73d
    d9e8:	movwls	r6, #14363	; 0x381b
    d9ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d9f0:	stmiavs	r0!, {r0, r2, r3, r8, r9, fp, ip, sp, pc}^
    d9f4:			; <UNDEFINED> instruction: 0xf025b161
    d9f8:	bmi	104d784 <ftello64@plt+0x1046838>
    d9fc:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    da00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    da04:	subsmi	r9, sl, r3, lsl #22
    da08:	strtmi	sp, [r8], -pc, ror #2
    da0c:	ldcllt	0, cr11, [r0, #20]!
    da10:			; <UNDEFINED> instruction: 0xf0254669
    da14:			; <UNDEFINED> instruction: 0x4607ffdf
    da18:	bmi	e7a0a0 <ftello64@plt+0xe73154>
    da1c:	stmdavs	r0!, {r1, r4, r5, r8, sp}^
    da20:			; <UNDEFINED> instruction: 0xf7ff447a
    da24:			; <UNDEFINED> instruction: 0x4605fb5f
    da28:	stmdage	r1, {r3, r4, r5, r8, fp, ip, sp, pc}
    da2c:	mcr	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    da30:	eorvs	fp, r0, r8, ror r1
    da34:	strcs	lr, [r0, #-2017]	; 0xfffff81f
    da38:	vaba.s8	q15, q8, <illegal reg q7.5>
    da3c:	vorr.i32	d17, #327680	; 0x00050000
    da40:	ldrb	r3, [sl, r0, lsl #10]
    da44:	cmpeq	r6, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    da48:	vsubhn.i16	d20, q0, <illegal reg q2.5>
    da4c:	eorvs	r3, r3, r0, lsl #6
    da50:			; <UNDEFINED> instruction: 0x4639e7d3
    da54:	ldrdcs	lr, [r0], -sp
    da58:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da5c:	bllt	a1f280 <ftello64@plt+0xa18334>
    da60:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    da64:			; <UNDEFINED> instruction: 0xfff4f007
    da68:			; <UNDEFINED> instruction: 0xb1204603
    da6c:	rsbsvc	pc, pc, #82837504	; 0x4f00000
    da70:	blcs	e5dac4 <ftello64@plt+0xe56b78>
    da74:	stmdbls	r1, {r1, r2, r5, r8, ip, lr, pc}
    da78:	stmdavs	r0!, {r1, r8, r9, fp, sp, pc}^
    da7c:			; <UNDEFINED> instruction: 0xf7fd2200
    da80:	ldmdblt	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    da84:	ldmpl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    da88:	blcs	67bfc <ftello64@plt+0x60cb0>
    da8c:	blls	c4f1c <ftello64@plt+0xbdfd0>
    da90:	ldmdami	sp, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    da94:			; <UNDEFINED> instruction: 0xf01f4478
    da98:	stmdals	r1, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    da9c:	stmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    daa0:	vst2.<illegal width 64>	{d22-d23}, [pc :128], r0
    daa4:			; <UNDEFINED> instruction: 0xf0255180
    daa8:	sbfx	pc, r5, #29, #7
    daac:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dab0:	ldmdami	r6, {r0, r9, sl, lr}
    dab4:			; <UNDEFINED> instruction: 0xf01f4478
    dab8:	stmdals	r1, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    dabc:	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dac0:	ldr	r6, [sl, r7, lsr #32]
    dac4:	stm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dac8:	ldmdami	r1, {r0, r9, sl, lr}
    dacc:			; <UNDEFINED> instruction: 0xf01f4478
    dad0:	strb	pc, [r2, r5, asr #30]!	; <UNPREDICTABLE>
    dad4:	rscle	r2, r0, r0, lsl #22
    dad8:	blcs	346e8 <ftello64@plt+0x2d79c>
    dadc:			; <UNDEFINED> instruction: 0xe7d8d1dd
    dae0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    dae4:			; <UNDEFINED> instruction: 0xff08f01f
    dae8:			; <UNDEFINED> instruction: 0xf7f8e7d7
    daec:	svclt	0x0000eaf2
    daf0:	andeq	r0, r5, sl, asr #30
    daf4:	andeq	r0, r0, r4, ror #12
    daf8:	andeq	r0, r5, r2, asr #30
    dafc:	andeq	r0, r5, sl, lsr #30
    db00:			; <UNDEFINED> instruction: 0x00034eb0
    db04:	andeq	r0, r0, ip, asr #13
    db08:	andeq	r4, r3, r8, lsr #29
    db0c:	andeq	r4, r3, ip, lsr #28
    db10:	andeq	r4, r3, r8, lsr lr
    db14:	andeq	r4, r3, lr, lsr lr
    db18:	svcmi	0x00f0e92d
    db1c:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    db20:			; <UNDEFINED> instruction: 0x460f4d7b
    db24:			; <UNDEFINED> instruction: 0x46164c7b
    db28:			; <UNDEFINED> instruction: 0xf8dd447d
    db2c:	stmdbpl	ip!, {r5, r6, sl, pc}
    db30:	stmdavs	r4!, {r0, r2, r9, sl, lr}
    db34:	strtmi	pc, [ip], #-2253	; 0xfffff733
    db38:	streq	pc, [r0], #-79	; 0xffffffb1
    db3c:			; <UNDEFINED> instruction: 0xf8dd9304
    db40:	strcs	r3, [r0], #-1124	; 0xfffffb9c
    db44:	andmi	pc, r0, r8, asr #17
    db48:			; <UNDEFINED> instruction: 0xf7ff9306
    db4c:	blmi	1cccbf0 <ftello64@plt+0x1cc5ca4>
    db50:	movwls	r4, #21627	; 0x547b
    db54:	stmdacs	r0, {r2, r9, sl, lr}
    db58:	adcshi	pc, r5, r0, asr #32
    db5c:			; <UNDEFINED> instruction: 0xa1bcf8df
    db60:	blcc	ffaca468 <ftello64@plt+0xffac351c>
    db64:	ldrbcc	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    db68:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    db6c:			; <UNDEFINED> instruction: 0xf8c944fa
    db70:	tstcc	r9, #0
    db74:	ldrdeq	pc, [r0], -sl
    db78:	svceq	0x0043ebbb
    db7c:	subeq	lr, r3, #323584	; 0x4f000
    db80:			; <UNDEFINED> instruction: 0xf8c99207
    db84:			; <UNDEFINED> instruction: 0xf0c00004
    db88:	stmdbmi	r5!, {r2, r3, r5, r7, pc}^
    db8c:	strtmi	r4, [r2], -r3, lsr #12
    db90:	strmi	lr, [r2], #-2509	; 0xfffff633
    db94:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    db98:			; <UNDEFINED> instruction: 0xf7f89400
    db9c:	strmi	lr, [r4], -r6, lsr #24
    dba0:			; <UNDEFINED> instruction: 0xf0402800
    dba4:	ldcge	0, cr8, [r0, #-576]	; 0xfffffdc0
    dba8:			; <UNDEFINED> instruction: 0x463b4a5e
    dbac:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    dbb0:			; <UNDEFINED> instruction: 0xf7f84628
    dbb4:			; <UNDEFINED> instruction: 0xf8daef48
    dbb8:	strtmi	r0, [r3], -r0
    dbbc:	strls	r4, [r3], #-1570	; 0xfffff9de
    dbc0:	strls	r4, [r2], #-1577	; 0xfffff9d7
    dbc4:	strmi	lr, [r0], #-2509	; 0xfffff633
    dbc8:	stc	7, cr15, [lr], {248}	; 0xf8
    dbcc:	stmdacs	r0, {r2, r9, sl, lr}
    dbd0:			; <UNDEFINED> instruction: 0xb1a6d179
    dbd4:			; <UNDEFINED> instruction: 0x46334a54
    dbd8:			; <UNDEFINED> instruction: 0x46284659
    dbdc:			; <UNDEFINED> instruction: 0xf7f8447a
    dbe0:			; <UNDEFINED> instruction: 0xf8daef32
    dbe4:	strtmi	r0, [r3], -r0
    dbe8:	strls	r4, [r3], #-1570	; 0xfffff9de
    dbec:	strls	r4, [r2], #-1577	; 0xfffff9d7
    dbf0:	strmi	lr, [r0], #-2509	; 0xfffff633
    dbf4:	bl	ffe4bbdc <ftello64@plt+0xffe44c90>
    dbf8:	stmdacs	r0, {r2, r9, sl, lr}
    dbfc:			; <UNDEFINED> instruction: 0xf8ddd163
    dc00:	vqshl.s8	<illegal reg q9.5>, q6, q0
    dc04:	smlattcs	r1, sl, r2, r3
    dc08:	movwls	r4, #1576	; 0x628
    dc0c:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    dc10:	ldcl	7, cr15, [ip, #992]!	; 0x3e0
    dc14:			; <UNDEFINED> instruction: 0xf7f84628
    dc18:			; <UNDEFINED> instruction: 0xf8dded22
    dc1c:	stmdane	ip!, {r3, r4, r6, sl, ip, sp}
    dc20:	blls	1fa2f4 <ftello64@plt+0x1f33a8>
    dc24:	ldrdge	pc, [r8, -pc]
    dc28:	ldrteq	pc, [r2], -r3, lsr #3	; <UNPREDICTABLE>
    dc2c:	strtmi	r9, [r6], #-2820	; 0xfffff4fc
    dc30:	mrcne	4, 2, r4, cr15, cr10, {7}
    dc34:			; <UNDEFINED> instruction: 0xf81746b3
    dc38:	strtmi	r6, [r0], -r1, lsl #30
    dc3c:	strcc	r4, [r2], #-1619	; 0xfffff9ad
    dc40:	rscscc	pc, pc, #79	; 0x4f
    dc44:	strls	r2, [r0], -r1, lsl #2
    dc48:	stcl	7, cr15, [r0, #992]!	; 0x3e0
    dc4c:	mvnsle	r4, r3, lsr #11
    dc50:	movwcs	r4, #3640	; 0xe38
    dc54:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    dc58:	ldrbtmi	r3, [lr], #-770	; 0xfffffcfe
    dc5c:	ldmdavs	r0!, {r1, r3, r4, r9, sl, lr}
    dc60:	movwcc	lr, #2509	; 0x9cd
    dc64:	bl	ff04bc4c <ftello64@plt+0xff044d00>
    dc68:	bllt	181f480 <ftello64@plt+0x1818534>
    dc6c:			; <UNDEFINED> instruction: 0xf44fad0c
    dc70:	strtmi	r6, [r8], -r0, lsl #3
    dc74:	stc2l	0, cr15, [lr, #148]!	; 0x94
    dc78:	bmi	be7d40 <ftello64@plt+0xbe0df4>
    dc7c:	cfmadd32ls	mvax1, mvfx4, mvfx5, mvfx11
    dc80:	ldmpl	r2!, {r1, r2, r3, r5, r8, fp, lr}
    dc84:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    dc88:	pushmi	{r8, fp, ip}
    dc8c:	strmi	lr, [r2], #-2509	; 0xfffff633
    dc90:			; <UNDEFINED> instruction: 0xf7f84479
    dc94:	strmi	lr, [r4], -sl, lsr #23
    dc98:	bllt	d1f540 <ftello64@plt+0xd185f4>
    dc9c:	strtmi	r9, [r9], -r6, lsl #26
    dca0:	cdp2	0, 9, cr15, cr8, cr5, {1}
    dca4:	strtmi	r6, [r3], -r9, lsr #16
    dca8:			; <UNDEFINED> instruction: 0xf8c84622
    dcac:			; <UNDEFINED> instruction: 0xf7f90000
    dcb0:	movwlt	lr, #2290	; 0x8f2
    dcb4:	ldrdcc	pc, [r0], -r8
    dcb8:			; <UNDEFINED> instruction: 0xf7f8b92b
    dcbc:	tstlt	r0, r0, lsr #26
    dcc0:			; <UNDEFINED> instruction: 0xf040b280
    dcc4:	bmi	7eadcc <ftello64@plt+0x7e3e80>
    dcc8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    dccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dcd0:	strtcc	pc, [ip], #-2269	; 0xfffff723
    dcd4:	tstle	r8, sl, asr r0
    dcd8:	vmax.s8	d4, d13, d16
    dcdc:	pop	{r2, r4, r5, r8, sl, fp, lr}
    dce0:	strcs	r8, [r1], #-4080	; 0xfffff010
    dce4:	strcc	pc, [r0], #-704	; 0xfffffd40
    dce8:	stmdbge	r9, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dcec:	cdp2	0, 7, cr15, cr2, cr5, {1}
    dcf0:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dcf4:			; <UNDEFINED> instruction: 0xf8d8e7e7
    dcf8:			; <UNDEFINED> instruction: 0xf7f80000
    dcfc:			; <UNDEFINED> instruction: 0xf8c8e992
    dd00:	ldrtcs	r4, [r7], #-0
    dd04:	strcc	pc, [r0], #-704	; 0xfffffd40
    dd08:			; <UNDEFINED> instruction: 0xf7f8e7dd
    dd0c:	svclt	0x0000e9e2
    dd10:	andeq	r0, r5, r0, lsl #28
    dd14:	andeq	r0, r0, r4, ror #12
    dd18:	ldrdeq	r0, [r5], -r8
    dd1c:	andeq	r2, r5, r0, asr #1
    dd20:			; <UNDEFINED> instruction: 0x00034dbe
    dd24:	andeq	r4, r3, lr, lsr #27
    dd28:	muleq	r3, r8, sp
    dd2c:	andeq	r4, r3, sl, asr sp
    dd30:	andeq	r4, r3, r4, asr sp
    dd34:	ldrdeq	r1, [r5], -r2
    dd38:			; <UNDEFINED> instruction: 0x000006b4
    dd3c:			; <UNDEFINED> instruction: 0xfffffb25
    dd40:	strdeq	r4, [r3], -ip
    dd44:	andeq	r0, r5, lr, asr ip
    dd48:	svcmi	0x00f0e92d
    dd4c:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    dd50:	blmi	fe49f7c4 <ftello64@plt+0xfe498878>
    dd54:	strmi	r9, [r5], -r5, lsl #2
    dd58:			; <UNDEFINED> instruction: 0xf8dd4991
    dd5c:	ldrbtmi	r6, [r9], #-1120	; 0xfffffba0
    dd60:	ldrbcs	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    dd64:	stmiapl	fp, {r0, r1, r2, r3, r7, r8, r9, sl, fp, lr}^
    dd68:	ldrbtmi	r3, [pc], #-2561	; dd70 <ftello64@plt+0x6e24>
    dd6c:			; <UNDEFINED> instruction: 0xf8cd681b
    dd70:			; <UNDEFINED> instruction: 0xf04f342c
    dd74:	movwcs	r0, #768	; 0x300
    dd78:			; <UNDEFINED> instruction: 0xf8dd6033
    dd7c:	movwls	r3, #17508	; 0x4464
    dd80:	stmdale	r9, {r0, r1, r2, r9, fp, sp}
    dd84:			; <UNDEFINED> instruction: 0xf012e8df
    dd88:	rscseq	r0, r1, sp, ror #1
    dd8c:	strdeq	r0, [r8], -r5
    dd90:	andeq	r0, r8, r8
    dd94:	andseq	r0, sl, r8
    dd98:	vaddhn.i16	d18, q0, <illegal reg q2.5>
    dd9c:	bmi	fe09ada4 <ftello64@plt+0xfe093e58>
    dda0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    dda4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dda8:	strtcc	pc, [ip], #-2269	; 0xfffff723
    ddac:			; <UNDEFINED> instruction: 0xf040405a
    ddb0:	strtmi	r8, [r0], -pc, ror #1
    ddb4:	lfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    ddb8:	svchi	0x00f0e8bd
    ddbc:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
    ddc0:	strtmi	r9, [r8], -r6, lsl #6
    ddc4:	blx	ffacbdc8 <ftello64@plt+0xffac4e7c>
    ddc8:	stmdacs	r0, {r2, r9, sl, lr}
    ddcc:	blmi	1e42570 <ftello64@plt+0x1e3b624>
    ddd0:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    ddd4:	ldrbcs	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    ddd8:			; <UNDEFINED> instruction: 0xf8c8447b
    dddc:			; <UNDEFINED> instruction: 0xf1025000
    dde0:	vand	d16, d0, d9
    dde4:	ldmdavs	sp, {r1, r3, r5, r6, r7, r9, ip, sp}
    dde8:	svceq	0x0041ebb2
    ddec:	andpl	pc, r4, r8, asr #17
    ddf0:	sbchi	pc, r3, r0, asr #1
    ddf4:			; <UNDEFINED> instruction: 0xf10d4b6f
    ddf8:	ldrbtmi	r0, [fp], #-2368	; 0xfffff6c0
    ddfc:	blgt	3df734 <ftello64@plt+0x3d87e8>
    de00:	eorvc	ip, r3, r7, lsl #8
    de04:	ldrbcc	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    de08:			; <UNDEFINED> instruction: 0xf8dfb30b
    de0c:			; <UNDEFINED> instruction: 0xf10ba1ac
    de10:	bl	11b214 <ftello64@plt+0x1142c8>
    de14:	vldrge	d0, [r3, #-12]
    de18:			; <UNDEFINED> instruction: 0x464b44fa
    de1c:	ldrtmi	r4, [r8], r1, asr #13
    de20:			; <UNDEFINED> instruction: 0x469a4657
    de24:			; <UNDEFINED> instruction: 0xf8149607
    de28:	strtmi	r6, [r8], -r1, lsl #30
    de2c:	vmin.s8	d20, d0, d27
    de30:	ldrdcs	r3, [r1, -lr]
    de34:	strls	r3, [r0], -r2, lsl #10
    de38:	stcl	7, cr15, [r8], #992	; 0x3e0
    de3c:	mvnsle	r4, r3, lsr #11
    de40:			; <UNDEFINED> instruction: 0x46474b5e
    de44:	strbmi	r9, [r8], r7, lsl #28
    de48:			; <UNDEFINED> instruction: 0x46d1447b
    de4c:	movwcs	r6, #2077	; 0x81d
    de50:	ldrmi	r4, [sl], -r8, lsr #12
    de54:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
    de58:	movwls	r3, #4866	; 0x1302
    de5c:			; <UNDEFINED> instruction: 0xf7f89300
    de60:	strmi	lr, [r4], -r4, asr #21
    de64:	orrsle	r2, sl, r0, lsl #16
    de68:			; <UNDEFINED> instruction: 0xf44fad0c
    de6c:	strtmi	r6, [r8], -r0, lsl #3
    de70:	ldc2l	0, cr15, [r0], #148	; 0x94
    de74:	bmi	14b4a90 <ftello64@plt+0x14adb44>
    de78:	mvncc	pc, r0, asr #4
    de7c:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    de80:	blls	1b2a88 <ftello64@plt+0x1abb3c>
    de84:	ldcl	7, cr15, [lr, #992]	; 0x3e0
    de88:	bmi	13dffc8 <ftello64@plt+0x13d907c>
    de8c:			; <UNDEFINED> instruction: 0xf8df4649
    de90:	ldrbtmi	ip, [r8], #-316	; 0xfffffec4
    de94:	ldmpl	sl!, {r0, r1, r3, r5, r9, sl, lr}
    de98:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    de9c:	strmi	lr, [r2], #-2509	; 0xfffff633
    dea0:	andhi	pc, r4, sp, asr #17
    dea4:	andgt	pc, r0, sp, asr #17
    dea8:	b	fe7cbe90 <ftello64@plt+0xfe7c4f44>
    deac:	andls	r4, r5, r4, lsl #12
    deb0:	cmnle	r6, r0, lsl #16
    deb4:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    deb8:	strbmi	r4, [r1], -r8, lsr #12
    debc:	stc2	0, cr15, [sl, #148]	; 0x94
    dec0:	andls	r9, r5, r4, lsl #22
    dec4:	ldrdeq	pc, [r0], -r8
    dec8:			; <UNDEFINED> instruction: 0x9014f8dd
    decc:	andsvs	r3, r8, r4, lsr #32
    ded0:	mrc	7, 7, APSR_nzcv, cr4, cr7, {7}
    ded4:	eorsvs	r4, r0, r7, lsl #12
    ded8:	subsle	r2, fp, r0, lsl #16
    dedc:	ldrsbtgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    dee0:			; <UNDEFINED> instruction: 0xf8d84683
    dee4:	ldrbtmi	r5, [ip], #0
    dee8:			; <UNDEFINED> instruction: 0x000fe8bc
    deec:			; <UNDEFINED> instruction: 0xf89c9500
    def0:	eorsvs	r5, r8, r4
    def4:	ldrdeq	pc, [r0], -ip
    def8:	blmi	da62ec <ftello64@plt+0xd9f3a0>
    defc:	tstcs	r1, r9, ror r0
    df00:	adcsvs	r4, sl, fp, ror r4
    df04:			; <UNDEFINED> instruction: 0xf04f6138
    df08:			; <UNDEFINED> instruction: 0xf80b32ff
    df0c:	uadd16mi	r5, r8, r4
    df10:	ldcl	7, cr15, [ip], #-992	; 0xfffffc20
    df14:			; <UNDEFINED> instruction: 0xf7f84658
    df18:			; <UNDEFINED> instruction: 0xf8d8eba2
    df1c:	strbmi	r5, [r9], -r0
    df20:	strmi	r4, [r3], #1578	; 0x62a
    df24:			; <UNDEFINED> instruction: 0xf7f84658
    df28:	blmi	b07ff8 <ftello64@plt+0xb010ac>
    df2c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    df30:	andeq	pc, r5, fp, asr #16
    df34:			; <UNDEFINED> instruction: 0xf7f84648
    df38:	stmdbls	r4, {r2, r4, r5, r6, fp, sp, lr, pc}
    df3c:			; <UNDEFINED> instruction: 0x46236830
    df40:	stmdavs	r9, {r1, r5, r9, sl, lr}
    df44:	svc	0x00a6f7f8
    df48:			; <UNDEFINED> instruction: 0xf47f2800
    df4c:	blmi	8f9bf4 <ftello64@plt+0x8f2ca8>
    df50:	sbcvc	pc, ip, #1325400064	; 0x4f000000
    df54:	stmdami	r3!, {r1, r5, r8, fp, lr}
    df58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    df5c:			; <UNDEFINED> instruction: 0xf7f84478
    df60:	blmi	889ec8 <ftello64@plt+0x882f7c>
    df64:	movwls	r4, #25723	; 0x647b
    df68:	blmi	847c1c <ftello64@plt+0x840cd0>
    df6c:	movwls	r4, #25723	; 0x647b
    df70:	blmi	807c14 <ftello64@plt+0x800cc8>
    df74:	movwls	r4, #25723	; 0x647b
    df78:	strcs	lr, [r1], #-1827	; 0xfffff8dd
    df7c:	strcc	pc, [r0], #-704	; 0xfffffd40
    df80:	stmdbge	r9, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
    df84:			; <UNDEFINED> instruction: 0xf0254628
    df88:			; <UNDEFINED> instruction: 0xf7f8fd25
    df8c:	str	lr, [r6, -sl, asr #16]
    df90:	ldm	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df94:			; <UNDEFINED> instruction: 0xf7f84648
    df98:	str	lr, [r0, -r4, asr #16]
    df9c:	andeq	r0, r0, r4, ror #12
    dfa0:	andeq	r0, r5, sl, asr #23
    dfa4:			; <UNDEFINED> instruction: 0x00050bbe
    dfa8:	andeq	r0, r5, r6, lsl #23
    dfac:	ldrdeq	r4, [r3], -r6
    dfb0:	andeq	r1, r5, r4, asr lr
    dfb4:	ldrdeq	r4, [r3], -r2
    dfb8:	andeq	r4, r3, ip, ror #22
    dfbc:	andeq	r1, r5, r4, ror #27
    dfc0:	andeq	r4, r3, lr, asr fp
    dfc4:	muleq	r5, sl, sp
    dfc8:			; <UNDEFINED> instruction: 0x000006b4
    dfcc:			; <UNDEFINED> instruction: 0xfffff911
    dfd0:	andeq	r4, r3, sl, lsl #22
    dfd4:	andeq	r4, r3, r8, lsl #22
    dfd8:	andeq	fp, r3, ip, lsr #13
    dfdc:	muleq	r3, r0, ip
    dfe0:			; <UNDEFINED> instruction: 0x00034ab2
    dfe4:	andeq	r4, r3, r8, asr #21
    dfe8:	andeq	r4, r3, ip, asr #20
    dfec:	andeq	r4, r3, r8, lsr sl
    dff0:	andeq	r4, r3, r8, asr #20
    dff4:	svcmi	0x00f0e92d
    dff8:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    dffc:	ldrmi	r8, [lr], -r2, lsl #22
    e000:	blmi	fe5a0a5c <ftello64@plt+0xfe599b10>
    e004:			; <UNDEFINED> instruction: 0xf8df447a
    e008:	vrshr.s32	<illegal reg q4.5>, q4, #19
    e00c:	ldmpl	r3, {r2, r4, r5, r8, sl, fp, lr}^
    e010:			; <UNDEFINED> instruction: 0xf8dd44f9
    e014:			; <UNDEFINED> instruction: 0xf8dda460
    e018:	ldmdavs	fp, {r2, r5, r6, sl, ip, sp, pc}
    e01c:	strtcc	pc, [ip], #-2253	; 0xfffff733
    e020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e024:			; <UNDEFINED> instruction: 0xf0002900
    e028:	strmi	r8, [r7], -r9, asr #1
    e02c:	strmi	r4, [sp], -r8, lsl #12
    e030:	bl	54c018 <ftello64@plt+0x5450cc>
    e034:			; <UNDEFINED> instruction: 0xf0402828
    e038:	blx	feeae344 <ftello64@plt+0xfeea73f8>
    e03c:	ldmdbeq	fp, {r1, r3, r7, r8, r9, ip, sp, lr, pc}^
    e040:	svclt	0x00082e00
    e044:			; <UNDEFINED> instruction: 0xf1bb2301
    e048:	svclt	0x00080f00
    e04c:	blcs	16c58 <ftello64@plt+0xfd0c>
    e050:	adcshi	pc, r4, r0, asr #32
    e054:			; <UNDEFINED> instruction: 0x4619461a
    e058:			; <UNDEFINED> instruction: 0xf8ca4630
    e05c:			; <UNDEFINED> instruction: 0xf7f83000
    e060:	andls	lr, r4, sl, lsl pc
    e064:			; <UNDEFINED> instruction: 0xf0002800
    e068:	ldrtmi	r8, [r8], -r9, lsr #1
    e06c:			; <UNDEFINED> instruction: 0xf996f7ff
    e070:	stmdacs	r0, {r2, r9, sl, lr}
    e074:	adchi	pc, r5, r0, asr #32
    e078:			; <UNDEFINED> instruction: 0x46024b7a
    e07c:	ldrbtmi	r9, [fp], #-3
    e080:	ldrmi	r9, [r9], -r2
    e084:	tstls	r5, r3, lsl #12
    e088:	ldmdbmi	r7!, {r3, fp, sp, lr}^
    e08c:	strmi	lr, [r0], #-2509	; 0xfffff633
    e090:			; <UNDEFINED> instruction: 0xf7f84479
    e094:	strmi	lr, [r4], -sl, lsr #19
    e098:			; <UNDEFINED> instruction: 0xf0402800
    e09c:	bge	42e2ec <ftello64@plt+0x4273a0>
    e0a0:	vmax.s8	d20, d0, d27
    e0a4:	adf<illegal precision>z	f3, f0, #2.0
    e0a8:			; <UNDEFINED> instruction: 0x46102a10
    e0ac:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
    e0b0:	stcl	7, cr15, [r8], {248}	; 0xf8
    e0b4:	strtmi	r9, [r2], -r5, lsl #22
    e0b8:	bne	449920 <ftello64@plt+0x4429d4>
    e0bc:			; <UNDEFINED> instruction: 0x46236818
    e0c0:	strls	r9, [r2], #-1027	; 0xfffffbfd
    e0c4:	strmi	lr, [r0], #-2509	; 0xfffff633
    e0c8:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0cc:	stmdacs	r0, {r2, r9, sl, lr}
    e0d0:			; <UNDEFINED> instruction: 0xf1b8d177
    e0d4:	andsle	r0, r7, r0, lsl #30
    e0d8:	strbmi	r4, [r3], -r5, ror #20
    e0dc:	mvncc	pc, r0, asr #4
    e0e0:	beq	449948 <ftello64@plt+0x4429fc>
    e0e4:			; <UNDEFINED> instruction: 0xf7f8447a
    e0e8:	blls	1893a8 <ftello64@plt+0x18245c>
    e0ec:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    e0f0:	ldmdavs	r8, {r4, r9, fp, ip}
    e0f4:	strls	r4, [r3], #-1571	; 0xfffff9dd
    e0f8:	stmib	sp, {r1, sl, ip, pc}^
    e0fc:			; <UNDEFINED> instruction: 0xf7f84400
    e100:			; <UNDEFINED> instruction: 0x4604e974
    e104:	cmple	ip, r0, lsl #16
    e108:			; <UNDEFINED> instruction: 0xf44fad08
    e10c:	stfges	f6, [ip], {128}	; 0x80
    e110:			; <UNDEFINED> instruction: 0xf0254628
    e114:	blmi	160cf98 <ftello64@plt+0x160604c>
    e118:	ldrbtmi	r9, [fp], #-2308	; 0xfffff6fc
    e11c:			; <UNDEFINED> instruction: 0x960e4a56
    e120:	ldmdavs	r8, {r9, sl, sp}
    e124:	tstls	pc, fp, lsr #12
    e128:	smlsdls	ip, r4, r9, r4
    e12c:	andls	r4, sp, r9, ror r4
    e130:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    e134:	ldmdbmi	r2, {r8, ip, pc}^
    e138:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    e13c:	strls	r9, [r2], -r3, lsl #12
    e140:	ldmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e144:	stmdacs	r0, {r2, r9, sl, lr}
    e148:	stmdbmi	lr, {r0, r1, r2, r3, r6, r8, ip, lr, pc}^
    e14c:	andcs	sl, r1, #6, 28	; 0x60
    e150:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    e154:	blx	fecca1f2 <ftello64@plt+0xfecc32a6>
    e158:	ldrtmi	r4, [r1], -r8, lsr #12
    e15c:	ldc2	0, cr15, [sl], #-148	; 0xffffff6c
    e160:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e164:	ldmdavs	r5!, {r1, r2, r5, r6, ip, lr, pc}
    e168:	rsble	r2, sl, r0, lsl #26
    e16c:	blcs	a2c180 <ftello64@plt+0xa25234>
    e170:			; <UNDEFINED> instruction: 0xf105bf1e
    e174:	ldrshtvs	r3, [r5], -pc
    e178:	eorsle	r4, sp, r0, lsl #13
    e17c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    e180:	strbmi	r2, [r0], -sl, lsl #4
    e184:			; <UNDEFINED> instruction: 0xf7f84649
    e188:			; <UNDEFINED> instruction: 0x4605ea5e
    e18c:			; <UNDEFINED> instruction: 0xf8d9b348
    e190:	stmdavc	sl, {ip}
    e194:			; <UNDEFINED> instruction: 0xd1242a3a
    e198:	ldmdavs	r3!, {r0, r8, ip, sp}
    e19c:	stmdaeq	r8, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    e1a0:	andne	pc, r0, r9, asr #17
    e1a4:	ldrmi	r4, [r8, #1152]	; 0x480
    e1a8:			; <UNDEFINED> instruction: 0x4602d11b
    e1ac:			; <UNDEFINED> instruction: 0xf7f74638
    e1b0:			; <UNDEFINED> instruction: 0xf8cbee6e
    e1b4:			; <UNDEFINED> instruction: 0xf8ca5000
    e1b8:	and	r7, r2, r0
    e1bc:	vmvn.i32	d18, #458752	; 0x00070000
    e1c0:	bmi	c5b1c8 <ftello64@plt+0xc5427c>
    e1c4:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    e1c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e1cc:	strtcc	pc, [ip], #-2269	; 0xfffff723
    e1d0:	teqle	r4, sl, asr r0
    e1d4:	vmax.s8	d4, d13, d16
    e1d8:	ldc	13, cr4, [sp], #208	; 0xd0
    e1dc:	pop	{r1, r8, r9, fp, pc}
    e1e0:	ldrbcs	r8, [r3], #-4080	; 0xfffff010
    e1e4:	strcc	pc, [r0], #-704	; 0xfffffd40
    e1e8:	stmdbge	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e1ec:			; <UNDEFINED> instruction: 0xf0254628
    e1f0:			; <UNDEFINED> instruction: 0xf7f7fbf1
    e1f4:			; <UNDEFINED> instruction: 0xe7e4ef16
    e1f8:	ldmible	r2!, {r2, r3, r8, sl, fp, sp}^
    e1fc:	andcs	r4, r8, #573440	; 0x8c000
    e200:			; <UNDEFINED> instruction: 0xf7f74479
    e204:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    e208:	ldmdbne	fp!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    e20c:	stccs	8, cr15, [r1], {19}
    e210:	vfmsne.f16	s22, s22, s20	; <UNPREDICTABLE>
    e214:	smlabteq	r1, r7, r1, pc	; <UNPREDICTABLE>
    e218:	stmiane	sp, {r0, r1, r3, r4, r5, sl, lr}^
    e21c:			; <UNDEFINED> instruction: 0xf8136035
    e220:	bcs	1862c <ftello64@plt+0x116e0>
    e224:	bcs	a82610 <ftello64@plt+0xa7b6c4>
    e228:	stfccd	f5, [r9, #-876]	; 0xfffffc94
    e22c:	stmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    e230:			; <UNDEFINED> instruction: 0xe7a36035
    e234:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
    e238:	strcc	pc, [r0], #-704	; 0xfffffd40
    e23c:			; <UNDEFINED> instruction: 0xf7f7e7c1
    e240:	blmi	509f68 <ftello64@plt+0x50301c>
    e244:	rscsvc	pc, ip, #1325400064	; 0x4f000000
    e248:	ldmdami	r3, {r1, r4, r8, fp, lr}
    e24c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e250:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    e254:	mrc	7, 2, APSR_nzcv, cr12, cr8, {7}
    e258:	andeq	r0, r5, r4, lsr #18
    e25c:	andeq	r0, r0, r4, ror #12
    e260:	andeq	r0, r5, r8, lsl r9
    e264:	andeq	r1, r5, lr, lsr #23
    e268:	andeq	r4, r3, r4, asr #17
    e26c:	andeq	r4, r3, sl, lsr #19
    e270:	muleq	r3, r0, r8
    e274:	andeq	r1, r5, r2, lsl fp
    e278:			; <UNDEFINED> instruction: 0x000006b4
    e27c:			; <UNDEFINED> instruction: 0xfffff7ad
    e280:	andeq	r4, r3, sl, lsr #18
    e284:	andeq	fp, r3, r2, ror #10
    e288:	andeq	r0, r5, r2, ror #14
    e28c:	andeq	r4, r3, r0, ror r8
    e290:	muleq	r3, ip, r9
    e294:			; <UNDEFINED> instruction: 0x000347be
    e298:	andeq	fp, r3, r6, ror #4
    e29c:			; <UNDEFINED> instruction: 0x4df0e92d
    e2a0:	bmi	f9fafc <ftello64@plt+0xf98bb0>
    e2a4:	blmi	fba4e4 <ftello64@plt+0xfb3598>
    e2a8:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
    e2ac:	cfmsuba32mi	mvax4, mvax4, mvfx13, mvfx0
    e2b0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    e2b4:	movwls	r6, #55323	; 0xd81b
    e2b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e2bc:	eorvs	r2, fp, r0, lsl #6
    e2c0:			; <UNDEFINED> instruction: 0xf86cf7ff
    e2c4:	cmplt	r8, r4, lsl #12
    e2c8:	blmi	d60bac <ftello64@plt+0xd59c60>
    e2cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e2d0:	blls	368340 <ftello64@plt+0x3613f4>
    e2d4:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    e2d8:	andlt	r4, lr, r0, lsr #12
    e2dc:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
    e2e0:	ldrdge	pc, [r8], #143	; 0x8f
    e2e4:	ldmdbmi	r2!, {r0, r1, r9, sl, lr}
    e2e8:	ldrbtmi	r4, [sl], #1538	; 0x602
    e2ec:	andls	r9, r2, r3
    e2f0:			; <UNDEFINED> instruction: 0xf8da4479
    e2f4:	stmib	sp, {}^	; <UNPREDICTABLE>
    e2f8:			; <UNDEFINED> instruction: 0xf7f84400
    e2fc:			; <UNDEFINED> instruction: 0x4604e876
    e300:	mvnle	r2, r0, lsl #16
    e304:	bleq	94a740 <ftello64@plt+0x9437f4>
    e308:	orrvs	pc, r0, pc, asr #8
    e30c:			; <UNDEFINED> instruction: 0xf0254658
    e310:	ldrtmi	pc, [r8], -r1, lsr #21	; <UNPREDICTABLE>
    e314:	strtmi	r9, [r3], -r7, lsl #14
    e318:	ldrdvc	pc, [r0], -sl
    e31c:	strtmi	r4, [r1], -r2, lsr #12
    e320:	andshi	pc, r4, sp, asr #17
    e324:			; <UNDEFINED> instruction: 0xf7f89706
    e328:			; <UNDEFINED> instruction: 0x9008edb6
    e32c:	bmi	87ab14 <ftello64@plt+0x873bc8>
    e330:	stmdbmi	r1!, {r0, r1, r3, r4, r6, r9, sl, lr}
    e334:	ldrdeq	pc, [r0], -sl
    e338:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    e33c:	stmdbge	r5, {r8, ip, pc}
    e340:	ldmdbmi	lr, {r0, r8, ip, pc}
    e344:	strmi	lr, [r2], #-2509	; 0xfffff633
    e348:			; <UNDEFINED> instruction: 0xf7f84479
    e34c:	stmdbge	r4, {r1, r2, r3, r6, fp, sp, lr, pc}
    e350:	ldrbmi	r4, [r8], -r4, lsl #12
    e354:			; <UNDEFINED> instruction: 0xf025b97c
    e358:			; <UNDEFINED> instruction: 0x4606fb3d
    e35c:	stmdbls	r4, {r7, r8, ip, sp, pc}
    e360:	strtmi	r4, [r2], -r3, lsr #12
    e364:	ldc	7, cr15, [r6, #992]	; 0x3e0
    e368:	eorvs	fp, lr, r8, ror r1
    e36c:	ldrtcs	lr, [r7], #-1964	; 0xfffff854
    e370:	strcc	pc, [r0], #-704	; 0xfffffd40
    e374:			; <UNDEFINED> instruction: 0xf025e7a8
    e378:			; <UNDEFINED> instruction: 0xf7f7fb2d
    e37c:	sbfx	lr, r2, #28, #4
    e380:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
    e384:	strcc	pc, [r0], #-704	; 0xfffffd40
    e388:			; <UNDEFINED> instruction: 0x4630e79e
    e38c:			; <UNDEFINED> instruction: 0xf7f72453
    e390:	vqrdmlah.s<illegal width 8>	d30, d0, d0[2]
    e394:	ldr	r3, [r7, r0, lsl #8]
    e398:	mrc	7, 4, APSR_nzcv, cr10, cr7, {7}
    e39c:	andeq	r0, r5, lr, ror r6
    e3a0:	andeq	r0, r0, r4, ror #12
    e3a4:	andeq	r0, r5, r6, ror r6
    e3a8:	andeq	r0, r5, ip, asr r6
    e3ac:	andeq	r1, r5, r2, asr #18
    e3b0:	andeq	r4, r3, r4, ror #12
    e3b4:			; <UNDEFINED> instruction: 0x000006b4
    e3b8:			; <UNDEFINED> instruction: 0xfffff537
    e3bc:	andeq	r2, r3, r4, asr r8
    e3c0:	ldrbmi	lr, [r0, sp, lsr #18]!
    e3c4:	cfstr32vs	mvfx15, [r5, #692]	; 0x2b4
    e3c8:	ldrmi	r4, [sp], -r5, asr #24
    e3cc:	strmi	r9, [r9], r5, lsl #6
    e3d0:	ldrbtmi	r4, [ip], #-2884	; 0xfffff4bc
    e3d4:			; <UNDEFINED> instruction: 0x46074690
    e3d8:	stmiapl	r3!, {r0, r1, r6, r9, sl, fp, lr}^
    e3dc:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    e3e0:	strtcc	pc, [r4], #-2253	; 0xfffff733
    e3e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e3e8:	eorvs	r2, fp, r0, lsl #6
    e3ec:			; <UNDEFINED> instruction: 0xffd6f7fe
    e3f0:	strmi	r9, [r4], -r5
    e3f4:	bmi	f7a99c <ftello64@plt+0xf73a50>
    e3f8:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    e3fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e400:	strtcc	pc, [r4], #-2269	; 0xfffff723
    e404:	qdsuble	r4, sl, r9
    e408:			; <UNDEFINED> instruction: 0xf50d4620
    e40c:	pop	{r0, r2, r7, r8, sl, fp, sp, lr}
    e410:	bmi	df03d8 <ftello64@plt+0xde948c>
    e414:	andls	r4, r3, r3, lsl #12
    e418:	beq	84a854 <ftello64@plt+0x843908>
    e41c:	andls	r4, r2, sl, ror r4
    e420:	ldmdavs	r0, {r2, r4, r5, r8, fp, lr}
    e424:	stmib	sp, {r1, r5, r9, sl, lr}^
    e428:	ldrbtmi	r4, [r9], #-1024	; 0xfffffc00
    e42c:	andvc	pc, r0, sl, asr #17
    e430:	andeq	pc, r4, sl, asr #17
    e434:	svc	0x00d8f7f7
    e438:	andls	r4, r5, r4, lsl #12
    e43c:	bicsle	r2, sl, r0, lsl #16
    e440:	svceq	0x0000f1b9
    e444:	blmi	b4291c <ftello64@plt+0xb3b9d0>
    e448:	cfstrsge	mvf4, [lr], {123}	; 0x7b
    e44c:	svcge	0x000a4a2b
    e450:	mvncc	pc, r0, asr #4
    e454:			; <UNDEFINED> instruction: 0x4620447a
    e458:	andhi	pc, r0, sp, asr #17
    e45c:	b	ffccc444 <ftello64@plt+0xffcc54f8>
    e460:	vst1.8	{d20-d22}, [pc :256], r8
    e464:			; <UNDEFINED> instruction: 0xf0256180
    e468:	stmdami	r5!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    e46c:	strtmi	r4, [r1], -r5, lsr #20
    e470:	cfstrsmi	mvf4, [r5], #-480	; 0xfffffe20
    e474:	ldmpl	r2!, {r0, r1, r3, r4, r5, r9, sl, lr}
    e478:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    e47c:	stmib	sp, {r9, sl, sp}^
    e480:	stmib	sp, {r9, fp, lr}^
    e484:			; <UNDEFINED> instruction: 0xf7f76602
    e488:			; <UNDEFINED> instruction: 0x4604efb0
    e48c:			; <UNDEFINED> instruction: 0xf10db998
    e490:			; <UNDEFINED> instruction: 0x4638081c
    e494:			; <UNDEFINED> instruction: 0xf0254641
    e498:			; <UNDEFINED> instruction: 0x4606fa9d
    e49c:			; <UNDEFINED> instruction: 0xf8d8b190
    e4a0:	strtmi	r1, [r3], -r0
    e4a4:			; <UNDEFINED> instruction: 0xf7f84622
    e4a8:	strdlt	lr, [r0, r6]
    e4ac:	str	r6, [r2, lr, lsr #32]!
    e4b0:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    e4b4:	stmdbge	r7, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    e4b8:			; <UNDEFINED> instruction: 0xf0254638
    e4bc:			; <UNDEFINED> instruction: 0xf7f7fa8b
    e4c0:			; <UNDEFINED> instruction: 0xe798edb0
    e4c4:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
    e4c8:	strcc	pc, [r0], #-704	; 0xfffffd40
    e4cc:			; <UNDEFINED> instruction: 0x4630e793
    e4d0:			; <UNDEFINED> instruction: 0xf7f72453
    e4d4:	vqdmull.s<illegal width 8>	q15, d16, d22
    e4d8:	str	r3, [ip, r0, lsl #8]
    e4dc:	ldcl	7, cr15, [r8, #988]!	; 0x3dc
    e4e0:	andeq	r0, r5, r6, asr r5
    e4e4:	andeq	r0, r0, r4, ror #12
    e4e8:	andeq	r0, r5, ip, asr #10
    e4ec:	andeq	r0, r5, lr, lsr #10
    e4f0:	andeq	r1, r5, r0, lsl r8
    e4f4:	andeq	r4, r3, sl, lsr #10
    e4f8:	andeq	fp, r3, ip, ror #4
    e4fc:	andeq	r4, r3, r0, lsr r6
    e500:			; <UNDEFINED> instruction: 0x000517bc
    e504:			; <UNDEFINED> instruction: 0x000006b4
    e508:			; <UNDEFINED> instruction: 0xfffff331
    e50c:	andeq	r4, r3, sl, asr #11
    e510:	blmi	860d98 <ftello64@plt+0x859e4c>
    e514:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    e518:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    e51c:	strmi	r4, [r6], -sp, lsl #12
    e520:	movwls	r6, #30747	; 0x781b
    e524:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e528:	andvs	r2, fp, r0, lsl #6
    e52c:			; <UNDEFINED> instruction: 0xf7fe9304
    e530:			; <UNDEFINED> instruction: 0x4604ff35
    e534:	bmi	67aa7c <ftello64@plt+0x673b30>
    e538:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    e53c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e540:	subsmi	r9, sl, r7, lsl #22
    e544:	strtmi	sp, [r0], -r4, lsr #2
    e548:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    e54c:	stmdbge	r4, {r2, r4, r8, r9, fp, lr}
    e550:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    e554:	ldmdbmi	r4, {r0, r1, r8, ip, pc}
    e558:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    e55c:	ldrbtmi	r4, [r9], #-2835	; 0xfffff4ed
    e560:	bge	172d70 <ftello64@plt+0x16be24>
    e564:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e568:	strtmi	r3, [r3], -r0, lsl #4
    e56c:	strls	r4, [r5], -r2, lsr #12
    e570:			; <UNDEFINED> instruction: 0xf7f79006
    e574:			; <UNDEFINED> instruction: 0x4604ef3a
    e578:	tstlt	r4, r4, lsl #16
    e57c:	ldcl	7, cr15, [r0, #-988]	; 0xfffffc24
    e580:	ldrdlt	lr, [r8, -r9]
    e584:	ldrb	r6, [r6, r8, lsr #32]
    e588:	vmvn.i32	d18, #983040	; 0x000f0000
    e58c:	ldrb	r3, [r5, r0, lsl #8]!
    e590:	ldc	7, cr15, [lr, #988]	; 0x3dc
    e594:	andeq	r0, r5, r4, lsl r4
    e598:	andeq	r0, r0, r4, ror #12
    e59c:	andeq	r0, r5, lr, ror #7
    e5a0:	ldrdeq	r1, [r5], -sl
    e5a4:			; <UNDEFINED> instruction: 0xffffeffd
    e5a8:	andeq	r4, r3, r6, lsr r5
    e5ac:			; <UNDEFINED> instruction: 0xfffff245
    e5b0:	blmi	860e38 <ftello64@plt+0x859eec>
    e5b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    e5b8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    e5bc:	strmi	r4, [r6], -sp, lsl #12
    e5c0:	movwls	r6, #30747	; 0x781b
    e5c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e5c8:	andvs	r2, fp, r0, lsl #6
    e5cc:			; <UNDEFINED> instruction: 0xf7fe9304
    e5d0:	strmi	pc, [r4], -r5, ror #29
    e5d4:	bmi	67ab1c <ftello64@plt+0x673bd0>
    e5d8:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    e5dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5e0:	subsmi	r9, sl, r7, lsl #22
    e5e4:	strtmi	sp, [r0], -r4, lsr #2
    e5e8:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    e5ec:	stmdbge	r4, {r2, r4, r8, r9, fp, lr}
    e5f0:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    e5f4:	ldmdbmi	r4, {r0, r1, r8, ip, pc}
    e5f8:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    e5fc:	ldrbtmi	r4, [r9], #-2835	; 0xfffff4ed
    e600:	bge	172e10 <ftello64@plt+0x16bec4>
    e604:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e608:	strtmi	r3, [r3], -r0, lsl #4
    e60c:	strls	r4, [r5], -r2, lsr #12
    e610:			; <UNDEFINED> instruction: 0xf7f79006
    e614:	strmi	lr, [r4], -sl, ror #29
    e618:	tstlt	r4, r4, lsl #16
    e61c:			; <UNDEFINED> instruction: 0xffecf01b
    e620:	ldrdlt	lr, [r8, -r9]
    e624:	ldrb	r6, [r6, r8, lsr #32]
    e628:	vmvn.i32	d18, #655360	; 0x000a0000
    e62c:	ldrb	r3, [r5, r0, lsl #8]!
    e630:	stcl	7, cr15, [lr, #-988]	; 0xfffffc24
    e634:	andeq	r0, r5, r4, ror r3
    e638:	andeq	r0, r0, r4, ror #12
    e63c:	andeq	r0, r5, lr, asr #6
    e640:	andeq	r1, r5, sl, lsr r6
    e644:			; <UNDEFINED> instruction: 0xffffeffd
    e648:	andeq	r4, r3, r6, lsr #9
    e64c:			; <UNDEFINED> instruction: 0xfffff1a5
    e650:			; <UNDEFINED> instruction: 0x461cb570
    e654:			; <UNDEFINED> instruction: 0xf5ad4d2e
    e658:	blmi	ba9c60 <ftello64@plt+0xba2d14>
    e65c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e660:	mvnsls	r6, #1769472	; 0x1b0000
    e664:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e668:	addsmi	r2, r9, #0, 6
    e66c:	addsmi	fp, sl, #24, 30	; 0x60
    e670:			; <UNDEFINED> instruction: 0xd12c6023
    e674:	ldrmi	r4, [r5], -lr, lsl #12
    e678:	mrc2	7, 4, pc, cr0, cr14, {7}
    e67c:	cmplt	r5, #224, 18	; 0x380000
    e680:	vmlage.f32	s8, s8, s11
    e684:	vmax.s8	d20, d0, d27
    e688:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
    e68c:			; <UNDEFINED> instruction: 0xf7f84630
    e690:	stmdami	r2!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e694:	bmi	89729c <ftello64@plt+0x890350>
    e698:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    e69c:	ldrbtmi	r9, [sl], #-1027	; 0xfffffbfd
    e6a0:	andls	r6, r2, #0, 16
    e6a4:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    e6a8:			; <UNDEFINED> instruction: 0xf7f73300
    e6ac:	ldmdblt	r8, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    e6b0:			; <UNDEFINED> instruction: 0xf0437823
    e6b4:	eorvc	r0, r3, r1, lsl #6
    e6b8:	blmi	5a0f28 <ftello64@plt+0x599fdc>
    e6bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e6c0:	blls	fffe8730 <ftello64@plt+0xfffe17e4>
    e6c4:	qsuble	r4, sl, r1
    e6c8:	cfstr32vs	mvfx15, [r0, #52]	; 0x34
    e6cc:	eorcs	fp, sp, r0, ror sp
    e6d0:	andcc	pc, r0, r0, asr #5
    e6d4:			; <UNDEFINED> instruction: 0x4630e7f0
    e6d8:			; <UNDEFINED> instruction: 0xf0012102
    e6dc:			; <UNDEFINED> instruction: 0x4605ff33
    e6e0:	mvfgesz	f3, f0
    e6e4:			; <UNDEFINED> instruction: 0x46034a10
    e6e8:	mvncc	pc, r0, asr #4
    e6ec:			; <UNDEFINED> instruction: 0x4630447a
    e6f0:	stmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6f4:			; <UNDEFINED> instruction: 0xf7f74628
    e6f8:	bfi	lr, r4, (invalid: 25:10)
    e6fc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    e700:			; <UNDEFINED> instruction: 0xf92cf01f
    e704:	vaddl.s8	q9, d0, d1
    e708:	ldrb	r3, [r5, r0]
    e70c:	stcl	7, cr15, [r0], #988	; 0x3dc
    e710:	andeq	r0, r5, ip, asr #5
    e714:	andeq	r0, r0, r4, ror #12
    e718:	andeq	r4, r3, r2, lsr r4
    e71c:	muleq	r5, r2, r5
    e720:			; <UNDEFINED> instruction: 0xffffeb6f
    e724:	andeq	r0, r5, ip, ror #4
    e728:	ldrdeq	r4, [r3], -r0
    e72c:	andeq	r4, r3, lr, asr #7
    e730:	blmi	f21024 <ftello64@plt+0xf1a0d8>
    e734:	push	{r1, r3, r4, r5, r6, sl, lr}
    e738:	vrsra.s64	q2, q8, #19
    e73c:	ldmpl	r3, {r2, r3, r8, sl, fp, lr}^
    e740:	strmi	r4, [r5], -lr, lsl #12
    e744:			; <UNDEFINED> instruction: 0xf8cd681b
    e748:			; <UNDEFINED> instruction: 0xf04f3404
    e74c:			; <UNDEFINED> instruction: 0xf7fe0300
    e750:	strmi	pc, [r4], -r5, lsr #28
    e754:	bmi	d3acfc <ftello64@plt+0xd33db0>
    e758:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    e75c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e760:	strcc	pc, [r4], #-2269	; 0xfffff723
    e764:	cmple	r8, sl, asr r0
    e768:	vmax.s8	d4, d13, d16
    e76c:	pop	{r2, r3, r8, sl, fp, lr}
    e770:			; <UNDEFINED> instruction: 0xf8df83f0
    e774:	strhcs	r8, [r2, -r8]
    e778:	strls	r4, [r4, #-1584]	; 0xfffff9d0
    e77c:	svcge	0x000444f8
    e780:	ldrdcc	pc, [r0], -r8
    e784:			; <UNDEFINED> instruction: 0xf001607b
    e788:	pkhtbmi	pc, r1, sp, asr #29	; <UNPREDICTABLE>
    e78c:	eorsle	r2, r5, r0, lsl #16
    e790:			; <UNDEFINED> instruction: 0x46214630
    e794:	bl	fe04c778 <ftello64@plt+0xfe04582c>
    e798:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e79c:			; <UNDEFINED> instruction: 0x4621d036
    e7a0:	stc2	0, cr15, [sl], #12
    e7a4:	ldrtmi	r4, [r0], -r5, lsl #12
    e7a8:	ldc	7, cr15, [sl], #-988	; 0xfffffc24
    e7ac:	mcrge	1, 0, fp, cr6, cr5, {7}
    e7b0:			; <UNDEFINED> instruction: 0x464b4a1f
    e7b4:	mvncc	pc, r0, asr #4
    e7b8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    e7bc:			; <UNDEFINED> instruction: 0xf7f84630
    e7c0:	strtmi	lr, [r8], -r2, asr #18
    e7c4:			; <UNDEFINED> instruction: 0xf7f74d1b
    e7c8:			; <UNDEFINED> instruction: 0x4648efd2
    e7cc:	stc	7, cr15, [r8], #-988	; 0xfffffc24
    e7d0:			; <UNDEFINED> instruction: 0xf8d8447d
    e7d4:	strtmi	r0, [r3], -r0
    e7d8:	strls	r4, [r3], #-1570	; 0xfffff9de
    e7dc:	strvc	lr, [r1], #-2509	; 0xfffff633
    e7e0:	strls	r4, [r0, #-1585]	; 0xfffff9cf
    e7e4:	mcr	7, 0, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    e7e8:	ldr	r4, [r4, r4, lsl #12]!
    e7ec:	svc	0x0086f7f7
    e7f0:	adcsle	r2, r0, r0, lsl #16
    e7f4:			; <UNDEFINED> instruction: 0xf040b280
    e7f8:	str	r7, [ip, r0, asr #8]!
    e7fc:	strcs	r4, [r1], #-2062	; 0xfffff7f2
    e800:	strcc	pc, [r0], #-704	; 0xfffffd40
    e804:			; <UNDEFINED> instruction: 0xf01f4478
    e808:	str	pc, [r4, r9, lsr #17]!
    e80c:	strcs	r4, [r1], #-1608	; 0xfffff9b8
    e810:	stc	7, cr15, [r6], {247}	; 0xf7
    e814:	strcc	pc, [r0], #-704	; 0xfffffd40
    e818:			; <UNDEFINED> instruction: 0xf7f7e79d
    e81c:	svclt	0x0000ec5a
    e820:	strdeq	r0, [r5], -r4
    e824:	andeq	r0, r0, r4, ror #12
    e828:	andeq	r0, r5, lr, asr #3
    e82c:			; <UNDEFINED> instruction: 0x000514b0
    e830:	andeq	r4, r3, r4, lsr r3
    e834:			; <UNDEFINED> instruction: 0xffffefd9
    e838:	andeq	r4, r3, r8, asr #5
    e83c:	blmi	7e10bc <ftello64@plt+0x7da170>
    e840:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    e844:	sfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    e848:			; <UNDEFINED> instruction: 0x460d58d3
    e84c:	mvnsls	r6, #1769472	; 0x1b0000
    e850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e854:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
    e858:	stmdblt	r0, {r2, r9, sl, lr}^
    e85c:	strtmi	fp, [r8], -r5, lsr #2
    e860:	mrc	7, 7, APSR_nzcv, cr12, cr7, {7}
    e864:	andle	r2, lr, r8, lsr #16
    e868:	vmvn.i32	d18, #458752	; 0x00070000
    e86c:	bmi	51b874 <ftello64@plt+0x514928>
    e870:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    e874:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e878:	ldrshmi	r9, [sl], #-191	; 0xffffff41
    e87c:			; <UNDEFINED> instruction: 0x4620d11a
    e880:	sfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    e884:			; <UNDEFINED> instruction: 0x462bbd30
    e888:	vstrge	s8, [r4, #-56]	; 0xffffffc8
    e88c:	mvncc	pc, r0, asr #4
    e890:			; <UNDEFINED> instruction: 0x4628447a
    e894:	ldm	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e898:	stmib	sp, {r0, r1, r3, r9, fp, lr}^
    e89c:	strtmi	r4, [r3], -r2, lsl #8
    e8a0:			; <UNDEFINED> instruction: 0x4629447a
    e8a4:			; <UNDEFINED> instruction: 0x46226810
    e8a8:	strmi	lr, [r0], #-2509	; 0xfffff633
    e8ac:	ldc	7, cr15, [ip, #988]	; 0x3dc
    e8b0:	ldrb	r4, [ip, r4, lsl #12]
    e8b4:	stc	7, cr15, [ip], {247}	; 0xf7
    e8b8:	andeq	r0, r5, r8, ror #1
    e8bc:	andeq	r0, r0, r4, ror #12
    e8c0:	strheq	r0, [r5], -r6
    e8c4:	andeq	r4, r3, r0, ror r2
    e8c8:	andeq	r1, r5, ip, lsl #7
    e8cc:	blmi	9a1168 <ftello64@plt+0x99a21c>
    e8d0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    e8d4:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    e8d8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    e8dc:			; <UNDEFINED> instruction: 0xf04f930d
    e8e0:			; <UNDEFINED> instruction: 0xf7fe0300
    e8e4:			; <UNDEFINED> instruction: 0x4604fd5b
    e8e8:	bmi	83ae30 <ftello64@plt+0x833ee4>
    e8ec:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    e8f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e8f4:	subsmi	r9, sl, sp, lsl #22
    e8f8:			; <UNDEFINED> instruction: 0x4620d131
    e8fc:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    e900:	movwcs	r4, #12059	; 0x2f1b
    e904:			; <UNDEFINED> instruction: 0x46284a1b
    e908:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    e90c:			; <UNDEFINED> instruction: 0xf7fe6839
    e910:	strmi	pc, [r4], -r7, lsr #25
    e914:	mvnle	r2, r0, lsl #16
    e918:			; <UNDEFINED> instruction: 0xf44fae09
    e91c:	ldrtmi	r5, [r0], -r0, lsl #3
    e920:			; <UNDEFINED> instruction: 0xff98f024
    e924:	blmi	528a0c <ftello64@plt+0x521ac0>
    e928:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    e92c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    e930:	strmi	lr, [r0], #-2509	; 0xfffff633
    e934:	movwls	r4, #9337	; 0x2479
    e938:	movwls	sl, #15109	; 0x3b05
    e93c:	strmi	lr, [r5, #-2509]	; 0xfffff633
    e940:	streq	lr, [r7], -sp, asr #19
    e944:	ldcl	7, cr15, [r0, #-988]	; 0xfffffc24
    e948:	strmi	sl, [r4], -r4, lsl #18
    e94c:			; <UNDEFINED> instruction: 0xf0254630
    e950:			; <UNDEFINED> instruction: 0xf7f7f841
    e954:			; <UNDEFINED> instruction: 0x2c00eb66
    e958:	stflsd	f5, [r5], {199}	; 0xc7
    e95c:			; <UNDEFINED> instruction: 0xf7f7e7c5
    e960:	svclt	0x0000ebb8
    e964:	andeq	r0, r5, r8, asr r0
    e968:	andeq	r0, r0, r4, ror #12
    e96c:	andeq	r0, r5, sl, lsr r0
    e970:	andeq	r1, r5, r4, lsr #6
    e974:	andeq	r4, r3, r2, lsl #4
    e978:			; <UNDEFINED> instruction: 0xffffede1
    e97c:			; <UNDEFINED> instruction: 0xfffff0a3
    e980:	andeq	r4, r3, r4, ror #3
    e984:	mvnsmi	lr, #737280	; 0xb4000
    e988:	bmi	ce03d0 <ftello64@plt+0xcd9484>
    e98c:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    e990:			; <UNDEFINED> instruction: 0x460e4b32
    e994:			; <UNDEFINED> instruction: 0x4605447a
    e998:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e99c:	strcc	pc, [ip], #-2253	; 0xfffff733
    e9a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e9a4:	ldc2l	7, cr15, [sl], #1016	; 0x3f8
    e9a8:	stmdacs	r0, {r2, r9, sl, lr}
    e9ac:			; <UNDEFINED> instruction: 0xf8dfd140
    e9b0:	svcge	0x000690b0
    e9b4:	ldrbtmi	r6, [r9], #61	; 0x3d
    e9b8:	ldrdcc	pc, [r0], -r9
    e9bc:	mcrcs	0, 0, r6, cr0, cr11, {3}
    e9c0:	ldrtmi	sp, [r0], -r4, asr #32
    e9c4:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    e9c8:	teqle	pc, r8, lsr #16
    e9cc:			; <UNDEFINED> instruction: 0xf1b8ad08
    e9d0:	andsle	r0, r6, r0, lsl #30
    e9d4:	strbmi	r4, [r3], -r3, lsr #20
    e9d8:	mvncc	pc, r0, asr #4
    e9dc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    e9e0:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e9e4:	ldrdcc	pc, [r0], -r9
    e9e8:	strls	r4, [r3], #-1570	; 0xfffff9de
    e9ec:	strtmi	r9, [r9], -r2, lsl #8
    e9f0:	strtmi	r9, [r3], -r5, lsl #6
    e9f4:	strls	r9, [r0], #-1025	; 0xfffffbff
    e9f8:			; <UNDEFINED> instruction: 0xf7f79805
    e9fc:			; <UNDEFINED> instruction: 0x4604ecf6
    ea00:	bmi	67d0c8 <ftello64@plt+0x67617c>
    ea04:	vmin.s8	d20, d0, d19
    ea08:	strtmi	r3, [r8], -sl, ror #3
    ea0c:			; <UNDEFINED> instruction: 0xf7f8447a
    ea10:	ldmdami	r6, {r1, r3, r4, fp, sp, lr, pc}
    ea14:	movwcs	r4, #2582	; 0xa16
    ea18:	smlsdxls	r1, r8, r4, r4
    ea1c:			; <UNDEFINED> instruction: 0x4629447a
    ea20:	andls	r6, r0, #0, 16
    ea24:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    ea28:			; <UNDEFINED> instruction: 0xf7f73302
    ea2c:			; <UNDEFINED> instruction: 0x4604ecde
    ea30:	blmi	2a1278 <ftello64@plt+0x29a32c>
    ea34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ea38:			; <UNDEFINED> instruction: 0xf8dd681a
    ea3c:	subsmi	r3, sl, ip, lsl #8
    ea40:	strtmi	sp, [r0], -r8, lsl #2
    ea44:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    ea48:	mvnshi	lr, #12386304	; 0xbd0000
    ea4c:	vmvn.i32	d18, #458752	; 0x00070000
    ea50:	strb	r3, [sp, r0, lsl #8]!
    ea54:	bl	f4ca38 <ftello64@plt+0xf45aec>
    ea58:	muleq	r4, r4, pc	; <UNPREDICTABLE>
    ea5c:	andeq	r0, r0, r4, ror #12
    ea60:	andeq	r1, r5, r6, ror r2
    ea64:	muleq	r3, r6, pc	; <UNPREDICTABLE>
    ea68:	andeq	r4, r3, ip, lsl r1
    ea6c:	andeq	r1, r5, r4, lsl r2
    ea70:			; <UNDEFINED> instruction: 0xffffed8d
    ea74:	strdeq	pc, [r4], -r4
    ea78:	blmi	861300 <ftello64@plt+0x85a3b4>
    ea7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ea80:	vrsra.s64	q2, q8, #19
    ea84:	ldmpl	r3, {r2, r3, r8, sl, fp, lr}^
    ea88:	strmi	r4, [r5], -lr, lsl #12
    ea8c:			; <UNDEFINED> instruction: 0xf8cd681b
    ea90:			; <UNDEFINED> instruction: 0xf04f3404
    ea94:			; <UNDEFINED> instruction: 0xf7fe0300
    ea98:	strmi	pc, [r4], -r1, lsl #25
    ea9c:			; <UNDEFINED> instruction: 0xf8dfb9f0
    eaa0:	ldrtmi	r9, [r3], -r4, rrx
    eaa4:			; <UNDEFINED> instruction: 0xf10dae04
    eaa8:	ldrbtmi	r0, [r9], #2072	; 0x818
    eaac:	vpmin.s8	d20, d0, d6
    eab0:	strbmi	r3, [r0], -sl, ror #3
    eab4:	ldrdvc	pc, [r0], -r9
    eab8:	stmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
    eabc:			; <UNDEFINED> instruction: 0xf7f75700
    eac0:	ldcmi	15, cr14, [r2, #-776]	; 0xfffffcf8
    eac4:			; <UNDEFINED> instruction: 0xf8d94641
    eac8:	strtmi	r0, [r3], -r0
    eacc:			; <UNDEFINED> instruction: 0x4622447d
    ead0:	stmib	sp, {r0, r9, sl, ip, pc}^
    ead4:	strls	r4, [r0, #-1026]	; 0xfffffbfe
    ead8:	stc	7, cr15, [r6], {247}	; 0xf7
    eadc:	blmi	221314 <ftello64@plt+0x21a3c8>
    eae0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eae4:			; <UNDEFINED> instruction: 0xf8dd681a
    eae8:	subsmi	r3, sl, r4, lsl #8
    eaec:	vrhadd.s8	d13, d13, d3
    eaf0:	pop	{r2, r3, r8, sl, fp, lr}
    eaf4:			; <UNDEFINED> instruction: 0xf7f783f0
    eaf8:	svclt	0x0000eaec
    eafc:	andeq	pc, r4, ip, lsr #29
    eb00:	andeq	r0, r0, r4, ror #12
    eb04:	andeq	r1, r5, r2, lsl #3
    eb08:	andeq	r4, r3, ip, ror r0
    eb0c:			; <UNDEFINED> instruction: 0xffffecdd
    eb10:	andeq	pc, r4, r8, asr #28
    eb14:	addlt	fp, r5, r0, lsl #10
    eb18:	mcrr2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    eb1c:	tstlt	r0, r3, lsl #12
    eb20:			; <UNDEFINED> instruction: 0xf85db005
    eb24:	stmdbmi	r7, {r2, r8, r9, fp, ip, sp, lr, pc}
    eb28:	andls	r4, r3, r2, lsl #12
    eb2c:	andls	r4, r2, r9, ror r4
    eb30:	stmdbmi	r5, {r3, fp, sp, lr}
    eb34:	movwcc	lr, #2509	; 0x9cd
    eb38:			; <UNDEFINED> instruction: 0xf7f74479
    eb3c:	andlt	lr, r5, r6, asr ip
    eb40:	blx	14ccbe <ftello64@plt+0x145d72>
    eb44:	andeq	r1, r5, r0, lsl #2
    eb48:	andeq	r4, r3, r0, lsl r0
    eb4c:			; <UNDEFINED> instruction: 0x4616b5f0
    eb50:	vmlsl.s32	q2, d13, d25
    eb54:	blmi	a61fac <ftello64@plt+0xa5b060>
    eb58:	ldrbtmi	sl, [sl], #-3847	; 0xfffff0f9
    eb5c:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    eb60:			; <UNDEFINED> instruction: 0xf8cd681b
    eb64:			; <UNDEFINED> instruction: 0xf04f340c
    eb68:	movwcs	r0, #768	; 0x300
    eb6c:	eorsvs	r6, fp, r3, lsr r0
    eb70:	ldc2	7, cr15, [r4], {254}	; 0xfe
    eb74:	stmdblt	r0, {r2, r9, sl, lr}^
    eb78:	strtmi	fp, [r8], -r5, lsr #2
    eb7c:	stcl	7, cr15, [lr, #-988]!	; 0xfffffc24
    eb80:	andle	r2, pc, r8, lsr #16
    eb84:	vmvn.i32	d18, #458752	; 0x00070000
    eb88:	bmi	75bb90 <ftello64@plt+0x754c44>
    eb8c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    eb90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb94:	strcc	pc, [ip], #-2269	; 0xfffff723
    eb98:	qsuble	r4, sl, fp
    eb9c:	vmax.s8	d4, d13, d16
    eba0:	ldcllt	13, cr4, [r0, #80]!	; 0x50
    eba4:			; <UNDEFINED> instruction: 0x462b4a17
    eba8:	vadd.i8	d26, d0, d8
    ebac:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
    ebb0:			; <UNDEFINED> instruction: 0xf7f79005
    ebb4:	bmi	54a8dc <ftello64@plt+0x543990>
    ebb8:			; <UNDEFINED> instruction: 0x46234d14
    ebbc:	smlsdxls	r3, sl, r4, r4
    ebc0:	stmdbls	r5, {r0, r2, r3, r4, r5, r6, sl, lr}
    ebc4:			; <UNDEFINED> instruction: 0x46226810
    ebc8:	strmi	lr, [r0], #-2509	; 0xfffff633
    ebcc:			; <UNDEFINED> instruction: 0xf7f79502
    ebd0:	ldmdavs	sp!, {r2, r3, sl, fp, sp, lr, pc}
    ebd4:	ldmdblt	r8!, {r2, r9, sl, lr}
    ebd8:	stmdbmi	sp, {r0, r2, r4, r6, r8, ip, sp, pc}
    ebdc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ebe0:	ldmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ebe4:	ldrtcs	fp, [r7], #-288	; 0xfffffee0
    ebe8:			; <UNDEFINED> instruction: 0xf7f74628
    ebec:	bfi	lr, sl, (invalid: 20:12)
    ebf0:			; <UNDEFINED> instruction: 0xe7ca6035
    ebf4:	b	1b4cbd8 <ftello64@plt+0x1b45c8c>
    ebf8:	andeq	pc, r4, lr, asr #27
    ebfc:	andeq	r0, r0, r4, ror #12
    ec00:	muleq	r4, sl, sp
    ec04:	muleq	r3, lr, pc	; <UNPREDICTABLE>
    ec08:	andeq	r1, r5, r0, ror r0
    ec0c:			; <UNDEFINED> instruction: 0xffffeb81
    ec10:	andeq	r3, r3, sl, ror pc
    ec14:	svcmi	0x00f0e92d
    ec18:	mcrrmi	6, 1, r4, r6, cr14
    ec1c:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    ec20:	ldrmi	r4, [r0], r5, asr #22
    ec24:			; <UNDEFINED> instruction: 0x4607447c
    ec28:			; <UNDEFINED> instruction: 0x9110f8df
    ec2c:	strmi	r5, [ip], -r3, ror #17
    ec30:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    ec34:	ldrcc	pc, [ip], #-2253	; 0xfffff733
    ec38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ec3c:	eorsvs	r2, r3, r0, lsl #6
    ec40:	blx	feb4cc42 <ftello64@plt+0xfeb45cf6>
    ec44:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ec48:	blmi	f83154 <ftello64@plt+0xf7c208>
    ec4c:	beq	64b088 <ftello64@plt+0x64413c>
    ec50:	andvc	pc, r0, sl, asr #17
    ec54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ec58:	andcc	pc, r4, sl, asr #17
    ec5c:	stmdavc	r3!, {r2, r3, r4, r8, ip, sp, pc}
    ec60:	cmple	sl, r0, lsl #22
    ec64:			; <UNDEFINED> instruction: 0xf1b84604
    ec68:	teqle	lr, r0, lsl #30
    ec6c:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    ec70:	bmi	d7a8a8 <ftello64@plt+0xd7395c>
    ec74:	mvncc	pc, r0, asr #4
    ec78:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    ec7c:			; <UNDEFINED> instruction: 0xf7f74638
    ec80:	strtmi	lr, [r0], -r2, ror #29
    ec84:			; <UNDEFINED> instruction: 0xf10d4c31
    ec88:			; <UNDEFINED> instruction: 0xf7f70820
    ec8c:	smlalbtcs	lr, r0, sl, r9
    ec90:			; <UNDEFINED> instruction: 0x4640447c
    ec94:	ldc2l	0, cr15, [r0, #144]!	; 0x90
    ec98:	stmdavs	r4!, {r0, r2, r3, r5, r9, fp, lr}
    ec9c:	bleq	4ade0 <ftello64@plt+0x43e94>
    eca0:	ldrtmi	r4, [r9], -ip, lsr #16
    eca4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    eca8:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
    ecac:	bllt	c93e8 <ftello64@plt+0xc249c>
    ecb0:	beq	493ec <ftello64@plt+0x424a0>
    ecb4:	strls	r4, [r5], #-1568	; 0xfffff9e0
    ecb8:	bl	fe5ccc9c <ftello64@plt+0xfe5c5d50>
    ecbc:			; <UNDEFINED> instruction: 0xb1b84604
    ecc0:			; <UNDEFINED> instruction: 0x46404659
    ecc4:	cdp2	0, 8, cr15, cr6, cr4, {1}
    ecc8:			; <UNDEFINED> instruction: 0xf7f74625
    eccc:	bmi	8c937c <ftello64@plt+0x8c2430>
    ecd0:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    ecd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ecd8:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    ecdc:	qsuble	r4, sl, r6
    ece0:	vmax.s8	d4, d13, d24
    ece4:	pop	{r2, r5, r8, sl, fp, lr}
    ece8:	blmi	732cb0 <ftello64@plt+0x72bd64>
    ecec:			; <UNDEFINED> instruction: 0xe7bf447b
    ecf0:	andcs	r4, r1, #442368	; 0x6c000
    ecf4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    ecf8:	stc2l	0, cr15, [r0, #144]!	; 0x90
    ecfc:	strbmi	r4, [r0], -r1, lsr #12
    ed00:	cdp2	0, 6, cr15, cr8, cr4, {1}
    ed04:	stmdacs	r0, {r4, r5, sp, lr}
    ed08:			; <UNDEFINED> instruction: 0xf7f7d1e1
    ed0c:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    ed10:	addlt	sp, r0, #221	; 0xdd
    ed14:	strbvc	pc, [r0, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    ed18:			; <UNDEFINED> instruction: 0x4620e7d9
    ed1c:	cdp2	0, 15, cr15, cr0, cr3, {1}
    ed20:	stmdacs	r0, {r2, r9, sl, lr}
    ed24:			; <UNDEFINED> instruction: 0xf1b8d0f1
    ed28:	bicsle	r0, lr, r0, lsl #30
    ed2c:			; <UNDEFINED> instruction: 0xf7f7e79e
    ed30:	svclt	0x0000e9d0
    ed34:	andeq	pc, r4, r4, lsl #26
    ed38:	andeq	r0, r0, r4, ror #12
    ed3c:	strdeq	pc, [r4], -r8
    ed40:	ldrdeq	r0, [r5], -r8
    ed44:	andeq	sl, r3, r6, asr #20
    ed48:	andeq	r3, r3, r6, lsl #30
    ed4c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
    ed50:			; <UNDEFINED> instruction: 0x000006b4
    ed54:			; <UNDEFINED> instruction: 0xffffeaff
    ed58:	andeq	pc, r4, r6, asr ip	; <UNPREDICTABLE>
    ed5c:	andeq	r3, r3, r0, ror lr
    ed60:			; <UNDEFINED> instruction: 0x0003a9be
    ed64:	ldrbmi	lr, [r0, sp, lsr #18]!
    ed68:	ldcmi	6, cr4, [r8], #-84	; 0xffffffac
    ed6c:	cfstr32vs	mvfx15, [r4, #692]	; 0x2b4
    ed70:			; <UNDEFINED> instruction: 0x460e4a37
    ed74:			; <UNDEFINED> instruction: 0x4698447c
    ed78:			; <UNDEFINED> instruction: 0xf8df4607
    ed7c:	stmiapl	r2!, {r3, r4, r6, r7, ip, pc}
    ed80:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    ed84:	ldrcs	pc, [ip], #-2253	; 0xfffff733
    ed88:	andeq	pc, r0, #79	; 0x4f
    ed8c:	eorvs	r2, sl, r0, lsl #4
    ed90:	blx	14cd92 <ftello64@plt+0x145e46>
    ed94:	stmdacs	r0, {r2, r9, sl, lr}
    ed98:	blmi	c03278 <ftello64@plt+0xbfc32c>
    ed9c:	beq	64b1d8 <ftello64@plt+0x64428c>
    eda0:	andvc	pc, r0, sl, asr #17
    eda4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eda8:	andcc	pc, r4, sl, asr #17
    edac:	teqle	r9, r0, lsl #28
    edb0:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    edb4:	bmi	ab9dec <ftello64@plt+0xab2ea0>
    edb8:	vceq.f32	d26, d0, d8
    edbc:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
    edc0:			; <UNDEFINED> instruction: 0xf7f74620
    edc4:	ldrtmi	lr, [r0], -r0, asr #28
    edc8:	strcs	r2, [r0, -r0, asr #2]
    edcc:	ldc2l	0, cr15, [r4, #-144]	; 0xffffff70
    edd0:	bmi	960e68 <ftello64@plt+0x959f1c>
    edd4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    edd8:	ldrtmi	r4, [r3], -r4, lsr #24
    eddc:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    ede0:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    ede4:	bmi	49520 <ftello64@plt+0x425d4>
    ede8:	strvc	lr, [r2, -sp, asr #19]
    edec:	b	fff4cdd0 <ftello64@plt+0xfff45e84>
    edf0:	ldmiblt	r0, {r2, r9, sl, lr}^
    edf4:	ldrtmi	sl, [r0], -r5, lsl #30
    edf8:			; <UNDEFINED> instruction: 0xf0244639
    edfc:	bicslt	pc, r8, fp, ror #27
    ee00:	eorvs	r6, r8, fp, lsr r8
    ee04:	andcc	pc, r0, r8, asr #17
    ee08:	blmi	461674 <ftello64@plt+0x45a728>
    ee0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ee10:			; <UNDEFINED> instruction: 0xf8dd681a
    ee14:	subsmi	r3, sl, ip, lsl r4
    ee18:			; <UNDEFINED> instruction: 0x4620d116
    ee1c:	cfstr32vs	mvfx15, [r4, #52]	; 0x34
    ee20:			; <UNDEFINED> instruction: 0x87f0e8bd
    ee24:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    ee28:	stmdbge	r5, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    ee2c:			; <UNDEFINED> instruction: 0xf0244630
    ee30:			; <UNDEFINED> instruction: 0xf7f7fdd1
    ee34:			; <UNDEFINED> instruction: 0xe7e7e8f6
    ee38:	stcl	7, cr15, [r0], #-988	; 0xfffffc24
    ee3c:	stmdacs	r0, {r2, r9, sl, lr}
    ee40:	vmla.i<illegal width 8>	d29, d16, d2[4]
    ee44:	ldrb	r3, [pc, r0, lsl #8]
    ee48:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee4c:			; <UNDEFINED> instruction: 0x0004fbb4
    ee50:	andeq	r0, r0, r4, ror #12
    ee54:	andeq	pc, r4, r8, lsr #23
    ee58:	andeq	r0, r5, r8, lsl #29
    ee5c:	strdeq	r3, [r3], -lr
    ee60:	strdeq	r3, [r3], -lr
    ee64:	andeq	r0, r5, r6, asr lr
    ee68:			; <UNDEFINED> instruction: 0x000006b4
    ee6c:			; <UNDEFINED> instruction: 0xffffe9c9
    ee70:	andeq	pc, r4, ip, lsl fp	; <UNPREDICTABLE>
    ee74:	andeq	r3, r3, lr, ror sp
    ee78:			; <UNDEFINED> instruction: 0x4615b570
    ee7c:	addlt	r4, sl, r7, lsl sl
    ee80:			; <UNDEFINED> instruction: 0x460e4b17
    ee84:			; <UNDEFINED> instruction: 0x4604447a
    ee88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee8c:			; <UNDEFINED> instruction: 0xf04f9309
    ee90:			; <UNDEFINED> instruction: 0xf7fe0300
    ee94:	strmi	pc, [r3], -r3, lsl #21
    ee98:	ldmdbmi	r2, {r3, r4, r7, r8, fp, ip, sp, pc}
    ee9c:	ldrbtmi	r9, [r9], #-3
    eea0:	strls	r4, [r5], #-2577	; 0xfffff5ef
    eea4:	ldrbtmi	r6, [sl], #-2056	; 0xfffff7f8
    eea8:	movwls	r4, #10512	; 0x2910
    eeac:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    eeb0:	andls	sl, r1, #20480	; 0x5000
    eeb4:			; <UNDEFINED> instruction: 0x9607461a
    eeb8:	andls	r9, r6, r8, lsl #10
    eebc:	b	fe54cea0 <ftello64@plt+0xfe545f54>
    eec0:	stmdbmi	fp, {r0, r1, r9, sl, lr}
    eec4:	ldrbtmi	r4, [r9], #-2566	; 0xfffff5fa
    eec8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    eecc:	subsmi	r9, r1, r9, lsl #20
    eed0:	ldrmi	sp, [r8], -r2, lsl #2
    eed4:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    eed8:	ldm	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eedc:	andeq	pc, r4, r4, lsr #21
    eee0:	andeq	r0, r0, r4, ror #12
    eee4:	andeq	r0, r5, lr, lsl #27
    eee8:			; <UNDEFINED> instruction: 0xffffeaaf
    eeec:	andeq	r3, r3, lr, lsl sp
    eef0:	andeq	pc, r4, r2, ror #20
    eef4:	svcmi	0x00f0e92d
    eef8:	mcrrmi	6, 1, r4, r5, cr13
    eefc:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    ef00:	strmi	r4, [pc], -r4, asr #22
    ef04:			; <UNDEFINED> instruction: 0x4693447c
    ef08:			; <UNDEFINED> instruction: 0xf8df4606
    ef0c:	stmiapl	r3!, {r2, r3, r8, pc}^
    ef10:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    ef14:	strtcc	pc, [r4], #-2253	; 0xfffff733
    ef18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef1c:	eorvs	r2, fp, r0, lsl #6
    ef20:	ldrbcc	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    ef24:			; <UNDEFINED> instruction: 0xf7fe9305
    ef28:			; <UNDEFINED> instruction: 0x4604fa39
    ef2c:	cmple	pc, r0, lsl #16
    ef30:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    ef34:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    ef38:	andvs	pc, r0, r9, asr #17
    ef3c:	ldrbtmi	sl, [sl], #3598	; 0xe0e
    ef40:	ldrdcc	pc, [r0], -sl
    ef44:	andcc	pc, r4, r9, asr #17
    ef48:	svceq	0x0000f1bb
    ef4c:	bmi	d42fa4 <ftello64@plt+0xd3c058>
    ef50:	vmin.s8	q10, q0, <illegal reg q5.5>
    ef54:	ldrtmi	r3, [r0], -sl, ror #3
    ef58:			; <UNDEFINED> instruction: 0xf7f7447a
    ef5c:			; <UNDEFINED> instruction: 0xf8daed74
    ef60:	strtmi	r0, [r3], -r0
    ef64:	strls	r4, [r3], #-1570	; 0xfffff9de
    ef68:	strls	r4, [r2], #-1585	; 0xfffff9cf
    ef6c:	strmi	lr, [r0], #-2509	; 0xfffff633
    ef70:	b	eccf54 <ftello64@plt+0xec6008>
    ef74:	bllt	162078c <ftello64@plt+0x1619840>
    ef78:			; <UNDEFINED> instruction: 0xf10d4a2a
    ef7c:	ldrtmi	r0, [fp], -r8, lsr #20
    ef80:	mvncc	pc, r0, asr #4
    ef84:			; <UNDEFINED> instruction: 0x4630447a
    ef88:	ldcl	7, cr15, [ip, #-988]	; 0xfffffc24
    ef8c:	vst1.16	{d20-d22}, [pc :64], r0
    ef90:	stfmis	f6, [r5], #-512	; 0xfffffe00
    ef94:	ldc2l	0, cr15, [r0], #-144	; 0xffffff70
    ef98:	bmi	961030 <ftello64@plt+0x95a0e4>
    ef9c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    efa0:			; <UNDEFINED> instruction: 0x46534631
    efa4:			; <UNDEFINED> instruction: 0xf8582600
    efa8:	stmdavs	r0, {r1, sp}
    efac:	stmdbmi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    efb0:	strvs	lr, [r2], -sp, asr #19
    efb4:	b	64cf98 <ftello64@plt+0x64604c>
    efb8:	ldmiblt	r8!, {r2, r9, sl, lr}
    efbc:	ldrbmi	sl, [r0], -r7, lsl #28
    efc0:			; <UNDEFINED> instruction: 0xf0244631
    efc4:	biclt	pc, r0, r7, lsl #26
    efc8:	bls	16909c <ftello64@plt+0x162150>
    efcc:	andsvs	r6, r3, r8, lsr #32
    efd0:	blmi	421838 <ftello64@plt+0x41a8ec>
    efd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    efd8:			; <UNDEFINED> instruction: 0xf8dd681a
    efdc:	subsmi	r3, sl, r4, lsr #8
    efe0:			; <UNDEFINED> instruction: 0x4620d113
    efe4:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
    efe8:	svchi	0x00f0e8bd
    efec:	ldrbmi	sl, [r0], -r7, lsl #18
    eff0:	ldc2l	0, cr15, [r0], #144	; 0x90
    eff4:	ldmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eff8:			; <UNDEFINED> instruction: 0xf7f7e7ea
    effc:	strmi	lr, [r4], -r0, lsl #23
    f000:	rscle	r2, r5, r0, lsl #16
    f004:	strcc	pc, [r0], #-704	; 0xfffffd40
    f008:			; <UNDEFINED> instruction: 0xf7f7e7e2
    f00c:	svclt	0x0000e862
    f010:	andeq	pc, r4, r4, lsr #20
    f014:	andeq	r0, r0, r4, ror #12
    f018:	andeq	pc, r4, r8, lsl sl	; <UNPREDICTABLE>
    f01c:	andeq	r0, r5, lr, ror #25
    f020:	andeq	r3, r3, ip, lsl sl
    f024:	andeq	r3, r3, r4, asr ip
    f028:			; <UNDEFINED> instruction: 0xffffe80d
    f02c:	andeq	r0, r5, lr, lsl #25
    f030:			; <UNDEFINED> instruction: 0x000006b4
    f034:	andeq	pc, r4, r4, asr r9	; <UNPREDICTABLE>
    f038:			; <UNDEFINED> instruction: 0x4604b538
    f03c:			; <UNDEFINED> instruction: 0x460d4b11
    f040:	ldrbtmi	r4, [fp], #-2577	; 0xfffff5ef
    f044:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}^
    f048:	ldmdbmi	r0, {r0, r1, r4, r5, r7, r8, fp, ip, sp, pc}
    f04c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f050:	mrrc2	0, 1, pc, r6, cr10	; <UNPREDICTABLE>
    f054:	svclt	0x00182c00
    f058:	tstle	r1, r0, lsl #16
    f05c:	ldclt	0, cr2, [r8, #-0]
    f060:	teqcs	r2, r2, lsl #12
    f064:			; <UNDEFINED> instruction: 0xf7fe4620
    f068:	stmdacs	r0, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
    f06c:	vqadd.s8	<illegal reg q14.5>, q8, q11
    f070:	vmov.i32	d17, #5	; 0x00000005
    f074:	ldclt	0, cr3, [r8, #-0]
    f078:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    f07c:	ldc2	0, cr15, [ip], #-120	; 0xffffff88
    f080:	svclt	0x0000e7e3
    f084:	andeq	pc, r4, r6, ror #17
    f088:	andeq	r0, r0, ip, asr #13
    f08c:	ldrdeq	r3, [r3], -lr
    f090:	muleq	r3, sl, fp
    f094:	blmi	1ba1a50 <ftello64@plt+0x1b9ab04>
    f098:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f09c:	stmdbmi	sp!, {r0, r2, r3, r9, sl, lr}^
    f0a0:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
    f0a4:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    f0a8:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    f0ac:			; <UNDEFINED> instruction: 0xf04f9313
    f0b0:			; <UNDEFINED> instruction: 0xf01a0300
    f0b4:	stmdacs	r0, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
    f0b8:	stmdavc	r4, {r0, r1, r2, r6, ip, lr, pc}
    f0bc:	ldmiblt	r4!, {r0, r9, sl, lr}^
    f0c0:	movwls	r6, #14515	; 0x38b3
    f0c4:	stmdals	r3, {r1, r2, r8, fp, sp, pc}
    f0c8:	stcl	7, cr15, [r6, #988]!	; 0x3dc
    f0cc:	vabal.s8	q9, d16, d20
    f0d0:	strmi	r3, [r1], -r0, lsl #10
    f0d4:	ldmdavs	r0!, {r5, r8, ip, sp, pc}^
    f0d8:			; <UNDEFINED> instruction: 0xf7f79a06
    f0dc:	strmi	lr, [r5], -lr, ror #22
    f0e0:			; <UNDEFINED> instruction: 0xf7f64620
    f0e4:	bmi	174af64 <ftello64@plt+0x1744018>
    f0e8:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    f0ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f0f0:	subsmi	r9, sl, r3, lsl fp
    f0f4:	adchi	pc, r7, r0, asr #32
    f0f8:	andslt	r4, r5, r8, lsr #12
    f0fc:	strcs	fp, [r0], #-3568	; 0xfffff210
    f100:	blge	1d790c <ftello64@plt+0x1d09c0>
    f104:	strtmi	r9, [r2], -r0, lsl #4
    f108:			; <UNDEFINED> instruction: 0xf0026830
    f10c:	stmiblt	r8, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    f110:	stmdals	r7, {r1, r2, r8, fp, sp, pc}
    f114:	stcl	7, cr15, [r0, #988]	; 0x3dc
    f118:	vabal.s8	q9, d16, d20
    f11c:	strmi	r3, [r1], -r0, lsl #10
    f120:	ldmdavs	r0!, {r5, r8, ip, sp, pc}^
    f124:			; <UNDEFINED> instruction: 0xf7f79a06
    f128:	strmi	lr, [r5], -r8, asr #22
    f12c:			; <UNDEFINED> instruction: 0xf7f69807
    f130:	ldrb	lr, [r5, r0, asr #27]
    f134:	stcl	7, cr15, [ip, #-988]	; 0xfffffc24
    f138:	vorr.i32	d18, #720896	; 0x000b0000
    f13c:	strmi	r3, [r1], -r0, lsl #10
    f140:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    f144:	stc2	0, cr15, [sl], {30}
    f148:	stmdbmi	r5, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    f14c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f150:	blx	ff5cb1c2 <ftello64@plt+0xff5c4276>
    f154:	cmnlt	r8, r4, lsl #12
    f158:			; <UNDEFINED> instruction: 0xf020a905
    f15c:	bls	18d210 <ftello64@plt+0x1862c4>
    f160:	stcpl	8, cr1, [r2], #644	; 0x284
    f164:	tstle	r3, r0, lsr #20
    f168:	svccs	0x0001f811
    f16c:	rscsle	r2, fp, r0, lsr #20
    f170:	bcs	20988 <ftello64@plt+0x19a3c>
    f174:	strb	sp, [r3, r4, lsr #1]
    f178:			; <UNDEFINED> instruction: 0x4628493a
    f17c:			; <UNDEFINED> instruction: 0xf01a4479
    f180:			; <UNDEFINED> instruction: 0x4607fbbf
    f184:	stmdavc	r3, {r5, r8, ip, sp, pc}
    f188:	ldmvs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}^
    f18c:	ldr	r9, [r9, r3, lsl #6]
    f190:			; <UNDEFINED> instruction: 0x46284935
    f194:			; <UNDEFINED> instruction: 0xf01a4479
    f198:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    f19c:	cdpne	0, 4, cr13, cr5, cr9, {2}
    f1a0:	strtmi	r9, [sl], -r5, lsl #14
    f1a4:	svcne	0x0001f812
    f1a8:	nopeq	{33}	; 0x21
    f1ac:	ldrteq	pc, [r0], #-417	; 0xfffffe5f	; <UNPREDICTABLE>
    f1b0:			; <UNDEFINED> instruction: 0x2c093b41
    f1b4:	blcs	17efdc <ftello64@plt+0x178090>
    f1b8:	ldmdblt	r1, {r0, r4, r8, fp, ip, lr, pc}
    f1bc:	blcs	a35dd8 <ftello64@plt+0xa2ee8c>
    f1c0:	vst4.8	{d29-d32}, [pc :64], r1
    f1c4:	vabal.s8	<illegal reg q11.5>, d16, d12
    f1c8:	str	r3, [ip, r0, lsl #10]
    f1cc:	vadd.i8	d20, d0, d23
    f1d0:	vorr.i32	d17, #589824	; 0x00090000
    f1d4:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
    f1d8:	blx	ff04b25a <ftello64@plt+0xff04430e>
    f1dc:	blls	188fe4 <ftello64@plt+0x182098>
    f1e0:	movwls	r3, #21249	; 0x5301
    f1e4:	bge	249164 <ftello64@plt+0x242218>
    f1e8:	tstls	r5, r2, lsl pc
    f1ec:			; <UNDEFINED> instruction: 0x462b4614
    f1f0:	svcne	0x0001f815
    f1f4:	stmdbcs	r0!, {r1, r8, r9, ip, sp}^
    f1f8:	movweq	lr, #2979	; 0xba3
    f1fc:			; <UNDEFINED> instruction: 0xf001bf88
    f200:			; <UNDEFINED> instruction: 0xf80401df
    f204:	adcmi	r1, r7, #1024	; 0x400
    f208:	mvnsle	r9, r5, lsl #6
    f20c:	ldmdavs	r0!, {r8, sl, sp}
    f210:	strtmi	sl, [r9], -r7, lsl #22
    f214:	subpl	pc, r8, sp, lsl #17
    f218:	blx	6cd21c <ftello64@plt+0x6c62d0>
    f21c:			; <UNDEFINED> instruction: 0xf47f2800
    f220:	ldmdbmi	r3, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
    f224:	ldmdavs	r0!, {r0, r9, sp}^
    f228:			; <UNDEFINED> instruction: 0xf7f74479
    f22c:	strmi	lr, [r5], -r6, asr #21
    f230:	ldmdami	r0, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    f234:	vmax.s8	d20, d0, d25
    f238:	vorr.i32	d17, #589824	; 0x00090000
    f23c:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
    f240:	blx	fe34b2c2 <ftello64@plt+0xfe344376>
    f244:			; <UNDEFINED> instruction: 0xf7f6e74f
    f248:	svclt	0x0000ef44
    f24c:	muleq	r4, r0, r8
    f250:	andeq	r0, r0, r4, ror #12
    f254:	andeq	r3, r3, r2, lsl #23
    f258:	andeq	pc, r4, lr, lsr r8	; <UNPREDICTABLE>
    f25c:	andeq	r3, r3, sl, lsl #23
    f260:	andeq	r3, r3, r6, ror #21
    f264:	andeq	r3, r3, r8, asr #21
    f268:	andeq	r3, r3, r0, asr #21
    f26c:			; <UNDEFINED> instruction: 0x00033ab2
    f270:	andeq	r4, r3, r8, lsl #14
    f274:	andeq	r3, r3, r2, lsr #20
    f278:	blmi	13a1bb4 <ftello64@plt+0x139ac68>
    f27c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f280:	stmdbmi	sp, {r0, r2, r3, r9, sl, lr}^
    f284:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    f288:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    f28c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    f290:			; <UNDEFINED> instruction: 0xf04f930f
    f294:			; <UNDEFINED> instruction: 0xf01a0300
    f298:			; <UNDEFINED> instruction: 0x4604fb33
    f29c:	eorsle	r2, r6, r0, lsl #16
    f2a0:	orrslt	r7, fp, r3, lsl #16
    f2a4:	strmi	r2, [r1], -r1, lsl #4
    f2a8:	blge	b3ab0 <ftello64@plt+0xacb64>
    f2ac:	andcs	r6, r0, #48, 16	; 0x300000
    f2b0:			; <UNDEFINED> instruction: 0xffa8f001
    f2b4:			; <UNDEFINED> instruction: 0xf7f7b1c8
    f2b8:	ldrcs	lr, [fp], #-3212	; 0xfffff374
    f2bc:	strcc	pc, [r0], #-704	; 0xfffffd40
    f2c0:	ldmdami	lr!, {r0, r9, sl, lr}
    f2c4:			; <UNDEFINED> instruction: 0xf01e4478
    f2c8:	and	pc, r3, r9, asr #22
    f2cc:	strvc	pc, [ip], #1103	; 0x44f
    f2d0:	strcc	pc, [r0], #-704	; 0xfffffd40
    f2d4:	blmi	de1bc4 <ftello64@plt+0xddac78>
    f2d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f2dc:	blls	3e934c <ftello64@plt+0x3e2400>
    f2e0:	qdsuble	r4, sl, r3
    f2e4:	andslt	r4, r1, r0, lsr #12
    f2e8:	stmdbge	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    f2ec:			; <UNDEFINED> instruction: 0xf7f79802
    f2f0:	strtcs	lr, [r4], #3284	; 0xcd4
    f2f4:	strcc	pc, [r0], #-704	; 0xfffffd40
    f2f8:			; <UNDEFINED> instruction: 0xb1204601
    f2fc:	bls	e94c4 <ftello64@plt+0xe2578>
    f300:	b	16cd2e4 <ftello64@plt+0x16c6398>
    f304:	stmdals	r2, {r2, r9, sl, lr}
    f308:	ldcl	7, cr15, [r2], {246}	; 0xf6
    f30c:	pushmi	{r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f310:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f314:	blx	ffd4b384 <ftello64@plt+0xffd44438>
    f318:			; <UNDEFINED> instruction: 0xb1204601
    f31c:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    f320:	blx	ffacb3a0 <ftello64@plt+0xffac4454>
    f324:	stmdbmi	r9!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f328:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f32c:	blx	ffa4b39c <ftello64@plt+0xffa44450>
    f330:	mcrne	3, 2, fp, cr7, cr0, {4}
    f334:	streq	pc, [r1, #-448]	; 0xfffffe40
    f338:	stmdane	ip!, {r0, r3, r4, r5, r9, sl, lr}^
    f33c:	svccs	0x0001f811
    f340:	nopeq	{34}	; 0x22
    f344:	eorseq	pc, r0, r2, lsr #3
    f348:	stmdacs	r9, {r0, r6, r8, r9, fp, ip, sp}
    f34c:	blcs	17f174 <ftello64@plt+0x178228>
    f350:			; <UNDEFINED> instruction: 0x2c28d9f3
    f354:	bcs	3ef7c <ftello64@plt+0x38030>
    f358:	bge	143a40 <ftello64@plt+0x13caf4>
    f35c:	ldrmi	sl, [r1], -lr, lsl #16
    f360:	svccc	0x0001f817
    f364:	svclt	0x00882b60
    f368:	bicseq	pc, pc, #3
    f36c:	blcc	8d378 <ftello64@plt+0x8642c>
    f370:	mvnsle	r4, r8, lsl #5
    f374:	ldmdavs	r0!, {sl, sp}
    f378:	strtmi	sl, [r1], -r3, lsl #22
    f37c:	eorsmi	pc, r8, sp, lsl #17
    f380:			; <UNDEFINED> instruction: 0xf966f7ff
    f384:			; <UNDEFINED> instruction: 0xd1a52800
    f388:	andcs	r4, r1, #278528	; 0x44000
    f38c:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
    f390:	b	4cd374 <ftello64@plt+0x4c6428>
    f394:	ldr	r4, [sp, r4, lsl #12]
    f398:	strtmi	r4, [r9], -lr, lsl #16
    f39c:	ldrne	pc, [r9], #-576	; 0xfffffdc0
    f3a0:	strcc	pc, [r0], #-704	; 0xfffffd40
    f3a4:			; <UNDEFINED> instruction: 0xf01e4478
    f3a8:			; <UNDEFINED> instruction: 0xe793fad9
    f3ac:	mrc	7, 4, APSR_nzcv, cr0, cr6, {7}
    f3b0:	andeq	pc, r4, ip, lsr #13
    f3b4:	andeq	r0, r0, r4, ror #12
    f3b8:	muleq	r3, lr, r9
    f3bc:	andeq	r3, r3, r8, lsl #20
    f3c0:	andeq	pc, r4, r0, asr r6	; <UNPREDICTABLE>
    f3c4:	ldrdeq	r3, [r3], -r6
    f3c8:	andeq	r3, r3, r2, asr #23
    f3cc:	andeq	r3, r3, sl, lsr #18
    f3d0:	andeq	r4, r3, r2, lsr #11
    f3d4:	andeq	r3, r3, r0, asr r9
    f3d8:			; <UNDEFINED> instruction: 0x460eb5f8
    f3dc:	strmi	r4, [r5], -sp, lsr #18
    f3e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    f3e4:	blx	fe34b454 <ftello64@plt+0xfe344508>
    f3e8:	cmnlt	r8, r4, lsl #12
    f3ec:			; <UNDEFINED> instruction: 0xb1206828
    f3f0:	teqcs	r2, r2, lsr #12
    f3f4:	mrc2	7, 3, pc, cr6, cr13, {7}
    f3f8:	andcs	fp, r0, r8, lsl #18
    f3fc:	vmla.f32	<illegal reg q13.5>, q8, q12
    f400:	vmov.i32	d17, #5	; 0x00000005
    f404:	ldcllt	0, cr3, [r8]
    f408:	ldrtmi	r4, [r0], -r3, lsr #18
    f40c:			; <UNDEFINED> instruction: 0xf01a4479
    f410:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    f414:			; <UNDEFINED> instruction: 0xf8d5d0f1
    f418:	strmi	ip, [r7], -r4
    f41c:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    f420:	stmdavc	r6, {r0, r1, r3, r5, r6, sp, lr}
    f424:	ldmdblt	lr!, {r0, r4, r5, r9, sl, lr}
    f428:	movweq	pc, #8460	; 0x210c	; <UNPREDICTABLE>
    f42c:	rsbvs	r2, fp, r0
    f430:			; <UNDEFINED> instruction: 0xf817bdf8
    f434:	strcc	r1, [r1], #-3841	; 0xfffff0ff
    f438:	nopeq	{33}	; 0x21
    f43c:	eorseq	pc, r0, #1073741864	; 0x40000028
    f440:	bcs	25e14c <ftello64@plt+0x257200>
    f444:	blcs	17f26c <ftello64@plt+0x178320>
    f448:			; <UNDEFINED> instruction: 0x2c28d9f3
    f44c:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    f450:	strcc	sp, [r7, #-490]	; 0xfffffe16
    f454:	svclt	0x009c2e39
    f458:			; <UNDEFINED> instruction: 0xf0060136
    f45c:	stmdble	r5, {r4, r5, r6, r7, r9, sl}
    f460:	svclt	0x00942e46
    f464:	mrccc	14, 2, r3, cr7, cr7, {1}
    f468:	sbcslt	r0, lr, #-1073741812	; 0xc000000c
    f46c:	blcs	e6d580 <ftello64@plt+0xe66634>
    f470:	blcc	c3f2e8 <ftello64@plt+0xc3839c>
    f474:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
    f478:	svclt	0x00942b46
    f47c:	blcc	15de160 <ftello64@plt+0x15d7214>
    f480:	ldrtmi	fp, [r3], #-731	; 0xfffffd25
    f484:	svccc	0x0001f805
    f488:	svcvs	0x0002f810
    f48c:	mvnle	r2, r0, lsl #28
    f490:	svclt	0x0000e7b3
    f494:	andeq	r3, r3, sl, asr #8
    f498:	andeq	r3, r3, ip, lsl #18
    f49c:			; <UNDEFINED> instruction: 0x460db570
    f4a0:			; <UNDEFINED> instruction: 0x46064913
    f4a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f4a8:	blx	acb518 <ftello64@plt+0xac45cc>
    f4ac:	cmnlt	r8, r4, lsl #12
    f4b0:			; <UNDEFINED> instruction: 0xb1206830
    f4b4:	teqcs	r2, r2, lsr #12
    f4b8:	mrc2	7, 0, pc, cr4, cr13, {7}
    f4bc:	andcs	fp, r0, r8, lsl #18
    f4c0:	vmla.f32	<illegal reg q13.5>, q0, q8
    f4c4:	vmov.i32	d17, #5	; 0x00000005
    f4c8:	ldcllt	0, cr3, [r0, #-0]
    f4cc:	strtmi	r4, [r8], -r9, lsl #18
    f4d0:			; <UNDEFINED> instruction: 0xf01a4479
    f4d4:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
    f4d8:	ldmdavs	r3!, {r0, r4, r5, r6, r7, ip, lr, pc}
    f4dc:	rscle	r2, lr, r0, lsl #22
    f4e0:	cmpcs	fp, r2, lsl #12
    f4e4:			; <UNDEFINED> instruction: 0xf7fd4618
    f4e8:			; <UNDEFINED> instruction: 0x4620fdfd
    f4ec:	svclt	0x0000bd70
    f4f0:	andeq	r3, r3, r6, lsl #7
    f4f4:	andeq	r3, r3, r4, ror #16
    f4f8:	ldmiblt	fp, {r0, r1, r6, r7, fp, sp, lr}^
    f4fc:			; <UNDEFINED> instruction: 0x4615b570
    f500:	andcc	lr, r0, #208, 18	; 0x340000
    f504:	strmi	r4, [r4], -lr, lsl #12
    f508:	ldmdbne	r9, {r7, fp, sp, lr}^
    f50c:	movwle	r4, #33425	; 0x8291
    f510:	orrvs	pc, r0, r5, lsl #10
    f514:	rsbvs	r4, r1, r1, lsl r4
    f518:	b	16cd4fc <ftello64@plt+0x16c65b0>
    f51c:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
    f520:	strtmi	r6, [sl], -r0, lsr #1
    f524:			; <UNDEFINED> instruction: 0x46314418
    f528:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    f52c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    f530:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    f534:	movwcs	r4, #6000	; 0x1770
    f538:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
    f53c:	strlt	fp, [r8, #-289]	; 0xfffffedf
    f540:			; <UNDEFINED> instruction: 0xffdaf7ff
    f544:	stclt	0, cr2, [r8, #-0]
    f548:	ldrbmi	r2, [r0, -r0]!
    f54c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    f550:	ldrlt	fp, [r0, #-449]	; 0xfffffe3f
    f554:	stcmi	6, cr4, [sp], {8}
    f558:	andcs	r4, r1, #17825792	; 0x1100000
    f55c:	ldmdavs	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    f560:	mcr	7, 4, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    f564:	tstle	r1, r1, lsl #16
    f568:	ldclt	0, cr2, [r0, #-0]
    f56c:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f570:			; <UNDEFINED> instruction: 0xf7f66800
    f574:	strmi	lr, [r1], -r6, lsl #31
    f578:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    f57c:			; <UNDEFINED> instruction: 0xf9eef01e
    f580:	ldclt	0, cr2, [r0, #-0]
    f584:	ldrbmi	r2, [r0, -r0]!
    f588:	ldrdeq	pc, [r4], -sl
    f58c:	andeq	r0, r0, r0, lsr #13
    f590:	andeq	r3, r3, r6, asr #15
    f594:	ldrbmi	lr, [r0, sp, lsr #18]!
    f598:	ldmdbmi	r9!, {r0, r1, r2, r3, r9, sl, lr}^
    f59c:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
    f5a0:			; <UNDEFINED> instruction: 0x46064b78
    f5a4:			; <UNDEFINED> instruction: 0xf8df4479
    f5a8:	ldrmi	r8, [r4], -r0, ror #3
    f5ac:	ldrbtmi	r5, [r8], #2251	; 0x8cb
    f5b0:			; <UNDEFINED> instruction: 0xf8cd681b
    f5b4:			; <UNDEFINED> instruction: 0xf04f3404
    f5b8:	orrslt	r0, r2, r0, lsl #6
    f5bc:			; <UNDEFINED> instruction: 0x462268f0
    f5c0:			; <UNDEFINED> instruction: 0xf0282103
    f5c4:	bmi	1c8f488 <ftello64@plt+0x1c8853c>
    f5c8:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    f5cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f5d0:	strcc	pc, [r4], #-2269	; 0xfffff723
    f5d4:			; <UNDEFINED> instruction: 0xf040405a
    f5d8:			; <UNDEFINED> instruction: 0xf50d80d0
    f5dc:	pop	{r0, r7, r8, sl, fp, sp, lr}
    f5e0:	strdcs	r8, [sp], -r0
    f5e4:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    f5e8:			; <UNDEFINED> instruction: 0xffe8f01b
    f5ec:	strbmi	r4, [sl], -r1, lsr #12
    f5f0:	ldrtmi	r4, [r8], -r5, lsl #12
    f5f4:			; <UNDEFINED> instruction: 0xffb8f027
    f5f8:	stmdacs	r0, {r2, r9, sl, lr}
    f5fc:			; <UNDEFINED> instruction: 0xf8d9d162
    f600:	strtmi	r0, [r9], -r0
    f604:			; <UNDEFINED> instruction: 0xff0ef01a
    f608:	blle	1c19610 <ftello64@plt+0x1c126c4>
    f60c:	ldrdeq	pc, [r0], -r9
    f610:			; <UNDEFINED> instruction: 0xf7f62500
    f614:	ldmdbmi	lr, {r1, r2, r8, sl, fp, sp, lr, pc}^
    f618:	strtmi	r4, [sl], -fp, lsr #12
    f61c:			; <UNDEFINED> instruction: 0x46384479
    f620:	strls	r9, [r2, #-1283]	; 0xfffffafd
    f624:	strls	r9, [r0, #-1281]	; 0xfffffaff
    f628:	mrc	7, 6, APSR_nzcv, cr14, cr6, {7}
    f62c:	blcs	febbc040 <ftello64@plt+0xfebb50f4>
    f630:	blne	1183644 <ftello64@plt+0x117c6f8>
    f634:	svclt	0x00184604
    f638:	svccs	0x00002501
    f63c:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    f640:			; <UNDEFINED> instruction: 0x462268f0
    f644:			; <UNDEFINED> instruction: 0xf0282103
    f648:	stccs	15, cr15, [r0, #-436]	; 0xfffffe4c
    f64c:	blmi	1483d40 <ftello64@plt+0x147cdf4>
    f650:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f654:	ldrdmi	pc, [r4], #131	; 0x83
    f658:	adcsle	r2, r4, r0, lsl #24
    f65c:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    f660:			; <UNDEFINED> instruction: 0xf8dfad06
    f664:			; <UNDEFINED> instruction: 0xf8df9138
    f668:	ldrbtmi	r8, [sl], #312	; 0x138
    f66c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    f670:	ldrdgt	pc, [ip], -r4
    f674:	mvncc	pc, r0, asr #4
    f678:	strtmi	r6, [r8], -r6, lsr #18
    f67c:	svceq	0x0000f1bc
    f680:	stmdavs	r3!, {r1, r5, r6, r8, fp, sp, lr}^
    f684:	ldrbmi	fp, [r4], r8, lsl #30
    f688:			; <UNDEFINED> instruction: 0xf8cd2e00
    f68c:	svclt	0x0008c004
    f690:	bcs	20fd0 <ftello64@plt+0x1a084>
    f694:	svclt	0x00089602
    f698:	andls	r4, r3, #69206016	; 0x4200000
    f69c:	bmi	106993c <ftello64@plt+0x10629f0>
    f6a0:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    f6a4:	stmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f6a8:	ldrmi	r2, [sl], -r0, lsl #6
    f6ac:	ldrtmi	r4, [r8], -r9, lsr #12
    f6b0:	movwcc	lr, #10701	; 0x29cd
    f6b4:	movwls	r9, #769	; 0x301
    f6b8:	mrc	7, 4, APSR_nzcv, cr6, cr6, {7}
    f6bc:	stccs	8, cr6, [r0], {36}	; 0x24
    f6c0:			; <UNDEFINED> instruction: 0xe780d1d6
    f6c4:	andcs	r4, r5, #56, 18	; 0xe0000
    f6c8:	ldrbtmi	r2, [r9], #-0
    f6cc:	stcl	7, cr15, [r8], #984	; 0x3d8
    f6d0:	strtmi	r4, [r0], -r5, lsl #12
    f6d4:	b	1f4d6b8 <ftello64@plt+0x1f4676c>
    f6d8:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    f6dc:	strtmi	r4, [r8], -r2, lsl #12
    f6e0:			; <UNDEFINED> instruction: 0xf93cf01e
    f6e4:	ldrdeq	pc, [r0], -r9
    f6e8:	ldc	7, cr15, [sl], {246}	; 0xf6
    f6ec:	ldmdbmi	r0!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    f6f0:	strtmi	r2, [r0], -r5, lsl #4
    f6f4:			; <UNDEFINED> instruction: 0xf7f64479
    f6f8:	stmdbmi	lr!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    f6fc:			; <UNDEFINED> instruction: 0xf8d9462b
    f700:	ldrbtmi	r2, [r9], #-0
    f704:			; <UNDEFINED> instruction: 0xf866f024
    f708:	bicslt	r4, r0, r5, lsl #12
    f70c:	andcs	r4, r5, #688128	; 0xa8000
    f710:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f714:	stcl	7, cr15, [r4], {246}	; 0xf6
    f718:			; <UNDEFINED> instruction: 0xf01e4629
    f71c:	blmi	78dad8 <ftello64@plt+0x786b8c>
    f720:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    f724:			; <UNDEFINED> instruction: 0xb1ab689b
    f728:	andls	r2, r0, #0, 4
    f72c:	strtmi	r4, [fp], -r3, lsr #20
    f730:	ldrtmi	r2, [r0], -r1, ror #2
    f734:			; <UNDEFINED> instruction: 0xf7fd447a
    f738:			; <UNDEFINED> instruction: 0x4628fbbd
    f73c:	ldcl	7, cr15, [r0], #-984	; 0xfffffc28
    f740:			; <UNDEFINED> instruction: 0xf7f6e764
    f744:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f748:	svcge	0x0060f43f
    f74c:			; <UNDEFINED> instruction: 0xf040b280
    f750:	strb	r7, [r7, r0, asr #8]
    f754:	andcs	r4, r5, #425984	; 0x68000
    f758:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f75c:	stc	7, cr15, [r0], #984	; 0x3d8
    f760:			; <UNDEFINED> instruction: 0xf8caf01e
    f764:	andcs	r4, r5, #376832	; 0x5c000
    f768:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f76c:	ldc	7, cr15, [r8], {246}	; 0xf6
    f770:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    f774:			; <UNDEFINED> instruction: 0xf8c0f01e
    f778:			; <UNDEFINED> instruction: 0xf7f6e7d6
    f77c:	svclt	0x0000ecaa
    f780:	andeq	pc, r4, r4, lsl #7
    f784:	andeq	r0, r0, r4, ror #12
    f788:	andeq	pc, r4, sl, ror r3	; <UNPREDICTABLE>
    f78c:	andeq	pc, r4, lr, asr r3	; <UNPREDICTABLE>
    f790:	andeq	r3, r3, r4, asr #14
    f794:	andeq	r0, r0, ip, asr #13
    f798:	andeq	sl, r3, sl, asr #32
    f79c:	andeq	sl, r3, r8, asr #32
    f7a0:	andeq	sl, r3, r6, asr #32
    f7a4:	ldrdeq	r3, [r3], -r6
    f7a8:	andeq	r2, r3, sl, ror pc
    f7ac:	andeq	r0, r3, lr, lsl #22
    f7b0:	andeq	r2, r3, r8, ror pc
    f7b4:	andeq	r0, r3, r6, ror #21
    f7b8:	andeq	r2, r3, r2, lsl #31
    f7bc:	strdeq	r2, [r3], -r0
    f7c0:	andeq	r2, r3, sl, asr #30
    f7c4:	andeq	r2, r3, r6, ror pc
    f7c8:	muleq	r3, lr, pc	; <UNPREDICTABLE>
    f7cc:	mvnsmi	lr, sp, lsr #18
    f7d0:	stcmi	0, cr11, [r7], #-536	; 0xfffffde8
    f7d4:	bmi	9e0ff0 <ftello64@plt+0x9da0a4>
    f7d8:	ldrbtmi	sl, [ip], #-2052	; 0xfffff7fc
    f7dc:	strmi	r4, [r8], r6, lsr #22
    f7e0:	stmiapl	r2!, {r0, r1, r8, sp}
    f7e4:	cfstrsmi	mvf4, [r5], #-492	; 0xfffffe14
    f7e8:	andls	r6, r5, #1179648	; 0x120000
    f7ec:	andeq	pc, r0, #79	; 0x4f
    f7f0:	ldmdbpl	ip, {r0, r1, r5, r9, fp, lr}
    f7f4:	ldmpl	lr, {r0, r1, r8, sl, ip, pc}
    f7f8:	ldmib	r4, {r0, r1, r2, r5, r6, fp, sp, lr}^
    f7fc:	strls	r3, [r2], -sp, lsl #4
    f800:	strls	r6, [r0, -r6, lsr #16]
    f804:	strvs	pc, [r0], r6, lsl #8
    f808:			; <UNDEFINED> instruction: 0xf0279601
    f80c:	blvs	190edc8 <ftello64@plt+0x1907e7c>
    f810:	ldmdblt	r3, {r2, r9, sl, lr}
    f814:	blcs	173c228 <ftello64@plt+0x17352dc>
    f818:	stmdbls	r4, {r2, r4, ip, lr, pc}
    f81c:	strtmi	r4, [r2], -r8, lsr #12
    f820:	mrc2	7, 5, pc, cr8, cr15, {7}
    f824:	blls	13dc7c <ftello64@plt+0x136d30>
    f828:	andcc	pc, r0, r8, asr #17
    f82c:	blmi	462088 <ftello64@plt+0x45b13c>
    f830:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f834:	blls	1698a4 <ftello64@plt+0x162958>
    f838:	tstle	r7, sl, asr r0
    f83c:	andlt	r4, r6, r0, lsr #12
    f840:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f844:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    f848:			; <UNDEFINED> instruction: 0xb1286818
    f84c:	strtmi	r9, [r8], -r4, lsl #18
    f850:			; <UNDEFINED> instruction: 0xf7ff4622
    f854:			; <UNDEFINED> instruction: 0xe7e9fe9f
    f858:	andsvs	r2, r9, r1, lsl #2
    f85c:	andcs	r4, r5, #180224	; 0x2c000
    f860:			; <UNDEFINED> instruction: 0xf7f64479
    f864:			; <UNDEFINED> instruction: 0xf01eec1e
    f868:	strb	pc, [pc, r7, asr #16]!	; <UNPREDICTABLE>
    f86c:	ldc	7, cr15, [r0], #-984	; 0xfffffc28
    f870:	andeq	pc, r4, lr, asr #2
    f874:	andeq	r0, r0, r4, ror #12
    f878:	andeq	pc, r4, r4, asr #2
    f87c:	andeq	r0, r0, ip, asr #13
    f880:	andeq	r0, r0, r8, asr #13
    f884:	strdeq	pc, [r4], -r8
    f888:	andeq	r0, r5, lr, ror #7
    f88c:	andeq	r3, r3, r4, lsr r5
    f890:			; <UNDEFINED> instruction: 0x4604b570
    f894:	addlt	r4, r2, sp, lsr #16
    f898:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
    f89c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    f8a0:			; <UNDEFINED> instruction: 0xf04f9301
    f8a4:	bvs	8d04ac <ftello64@plt+0x8c9560>
    f8a8:	strmi	fp, [sp], -r3, lsl #19
    f8ac:	ldmib	r4, {r0, r3, r6, r7, r8, fp, ip, sp, pc}^
    f8b0:	blcs	284d0 <ftello64@plt+0x21584>
    f8b4:			; <UNDEFINED> instruction: 0x61a3d135
    f8b8:	stmdbvs	r5!, {r0, r8, r9, sp}
    f8bc:	adfcsdz	f6, f0, f3
    f8c0:			; <UNDEFINED> instruction: 0x4668d033
    f8c4:	svc	0x0020f7f6
    f8c8:	eorvs	fp, r0, #128, 2
    f8cc:	blmi	822158 <ftello64@plt+0x81b20c>
    f8d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f8d4:	blls	69944 <ftello64@plt+0x629f8>
    f8d8:	teqle	r4, sl, asr r0
    f8dc:	andlt	r2, r2, r0
    f8e0:			; <UNDEFINED> instruction: 0xf104bd70
    f8e4:			; <UNDEFINED> instruction: 0xf7ff0010
    f8e8:	strb	pc, [pc, r7, lsl #28]!	; <UNPREDICTABLE>
    f8ec:	strtmi	r9, [sl], -r0, lsl #16
    f8f0:			; <UNDEFINED> instruction: 0xf7f74631
    f8f4:	ldmiblt	r0!, {r1, r3, r7, r9, fp, sp, lr, pc}^
    f8f8:	stmdbls	r0, {r0, r1, r5, r7, fp, sp, lr}
    f8fc:	ldrmi	r6, [r8, r0, ror #17]
    f900:			; <UNDEFINED> instruction: 0xf7f69800
    f904:	movwcs	lr, #2518	; 0x9d6
    f908:	addpl	pc, r0, pc, asr #8
    f90c:	stmib	r4, {r0, r1, r5, r6, r7, r8, sp, lr}^
    f910:			; <UNDEFINED> instruction: 0xf7f63004
    f914:	ldrdvs	lr, [r0, r4]!
    f918:	bicsle	r2, r7, r0, lsl #16
    f91c:	mvnvs	r2, r1, lsl #6
    f920:			; <UNDEFINED> instruction: 0x4630e7d4
    f924:	bl	1f4d904 <ftello64@plt+0x1f469b8>
    f928:	vrhadd.s8	d22, d24, d21
    f92c:	vorr.i32	q8, #1536	; 0x00000600
    f930:	eorvs	r3, r3, #0, 6
    f934:			; <UNDEFINED> instruction: 0xf7f7e7ca
    f938:	strmi	lr, [r1], -ip, asr #18
    f93c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    f940:			; <UNDEFINED> instruction: 0xf80cf01e
    f944:			; <UNDEFINED> instruction: 0xf7f6e7dc
    f948:	svclt	0x0000ebc4
    f94c:	andeq	pc, r4, lr, lsl #1
    f950:	andeq	r0, r0, r4, ror #12
    f954:	andeq	pc, r4, r8, asr r0	; <UNPREDICTABLE>
    f958:	andeq	r2, r3, r2, lsr #31
    f95c:	cfldr32mi	mvfx11, [r6], {56}	; 0x38
    f960:	ldrbtmi	r4, [ip], #-2326	; 0xfffff6ea
    f964:	stmdavs	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    f968:	blmi	57e0fc <ftello64@plt+0x5771b0>
    f96c:	rsbvs	r2, r5, r1, lsl #10
    f970:	stmiapl	fp, {r0, r2, r5, r7, fp, sp, lr}^
    f974:	stmdblt	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, sp, lr}
    f978:	ldmdblt	r3, {r0, r1, r6, r7, sl, fp, sp, lr}
    f97c:			; <UNDEFINED> instruction: 0x4618b15d
    f980:	cmpcs	ip, #56, 26	; 0xe00
    f984:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    f988:	mvnsle	r2, r0, lsl #26
    f98c:	ldrmi	r4, [r8], -sp, lsl #20
    f990:	subsvs	r4, r5, sl, ror r4
    f994:			; <UNDEFINED> instruction: 0xf104bd38
    f998:			; <UNDEFINED> instruction: 0xf7ff0108
    f99c:	stmiavs	r5!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    f9a0:	ldrb	r4, [r1, r3, lsl #12]!
    f9a4:	vqdmulh.s<illegal width 8>	d20, d0, d8
    f9a8:	stmdbmi	r8, {r0, r2, r3, r4, r9, ip}
    f9ac:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    f9b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f9b4:	b	feb4d998 <ftello64@plt+0xfeb46a4c>
    f9b8:	ldrdeq	r0, [r5], -r2
    f9bc:	andeq	lr, r4, r4, asr #31
    f9c0:	andeq	r0, r0, ip, asr #13
    f9c4:	andeq	r0, r5, r4, lsr #5
    f9c8:	andeq	r3, r3, sl, ror r6
    f9cc:	andeq	r3, r3, r8, lsl #8
    f9d0:	andeq	r3, r3, lr, lsl r4
    f9d4:	svcmi	0x00f0e92d
    f9d8:	stcleq	6, cr15, [ip, #-692]!	; 0xfffffd4c
    f9dc:	blmi	ff761258 <ftello64@plt+0xff75a30c>
    f9e0:	strmi	r9, [ip], -r4, lsl #4
    f9e4:			; <UNDEFINED> instruction: 0x46064adc
    f9e8:	cmnhi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    f9ec:	ldrbtmi	r4, [r8], #1146	; 0x47a
    f9f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f9f4:	stmdacc	r4!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    f9f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f9fc:			; <UNDEFINED> instruction: 0xffaef7ff
    fa00:	cmnlt	r0, r7, lsl #12
    fa04:	blmi	ff4e2564 <ftello64@plt+0xff4db618>
    fa08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fa0c:			; <UNDEFINED> instruction: 0xf8dd681a
    fa10:	subsmi	r3, sl, r4, ror #16
    fa14:	orrshi	pc, sl, r0, asr #32
    fa18:			; <UNDEFINED> instruction: 0xf60d4638
    fa1c:	pop	{r2, r3, r5, r6, r8, sl, fp}
    fa20:	strdcs	r8, [r2, -r0]
    fa24:			; <UNDEFINED> instruction: 0xf0004620
    fa28:	strmi	pc, [r3], -sp, lsl #27
    fa2c:	movwls	r4, #22048	; 0x5620
    fa30:			; <UNDEFINED> instruction: 0xff24f000
    fa34:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    fa38:	tsthi	ip, r0	; <UNPREDICTABLE>
    fa3c:			; <UNDEFINED> instruction: 0xf8584bc9
    fa40:			; <UNDEFINED> instruction: 0xf8dbb003
    fa44:	blcs	5ba5c <ftello64@plt+0x54b10>
    fa48:	addhi	pc, r6, r0, lsl #6
    fa4c:			; <UNDEFINED> instruction: 0xf10d4bc6
    fa50:	stmdbls	r4, {r2, r3, r6, fp}
    fa54:	beq	114be90 <ftello64@plt+0x1144f44>
    fa58:			; <UNDEFINED> instruction: 0xf10d447b
    fa5c:	andcs	r0, r0, #36, 18	; 0x90000
    fa60:	andvs	pc, r0, r9, asr #17
    fa64:	movweq	lr, #10707	; 0x29d3
    fa68:	andvs	lr, r0, #3309568	; 0x328000
    fa6c:	andcs	lr, r0, #200, 18	; 0x320000
    fa70:	andeq	pc, r4, r9, asr #17
    fa74:	andcs	lr, r2, #200, 18	; 0x320000
    fa78:	andscs	pc, r0, r8, asr #17
    fa7c:	andmi	pc, r8, r9, asr #17
    fa80:	andne	pc, ip, r9, asr #17
    fa84:			; <UNDEFINED> instruction: 0xf8dbb93b
    fa88:	bcs	17d20 <ftello64@plt+0x10dd4>
    fa8c:	blmi	fee03ffc <ftello64@plt+0xfedfd0b0>
    fa90:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    fa94:	stccs	0, cr6, [r2, #-872]	; 0xfffffc98
    fa98:			; <UNDEFINED> instruction: 0xf8dbd06f
    fa9c:	blcs	1bd14 <ftello64@plt+0x14dc8>
    faa0:	blmi	fed03bdc <ftello64@plt+0xfecfcc90>
    faa4:	cfstrscs	mvf4, [r0, #-492]	; 0xfffffe14
    faa8:	bmi	fecc409c <ftello64@plt+0xfecbd150>
    faac:			; <UNDEFINED> instruction: 0x4611447a
    fab0:	stmib	sp, {r4, r9, sl, lr}^
    fab4:	stcge	0, cr2, [r3], #-8
    fab8:	strls	r4, [r1, -pc, lsr #21]
    fabc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    fac0:	vrhadd.s8	d25, d0, d0
    fac4:	stfmis	f3, [sp, #936]!	; 0x3a8
    fac8:	svc	0x00bcf7f6
    facc:			; <UNDEFINED> instruction: 0xf7f64638
    fad0:	stmdals	r5, {r3, r5, r7, r9, fp, sp, lr, pc}
    fad4:	b	fe94dab4 <ftello64@plt+0xfe946b68>
    fad8:	svcmi	0x00aa4aa9
    fadc:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    fae0:	ldrbtmi	r4, [pc], #-1149	; fae8 <ftello64@plt+0x8b9c>
    fae4:	ldmvs	r0, {r0, r5, r9, sl, lr}
    fae8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    faec:			; <UNDEFINED> instruction: 0xf8cd9701
    faf0:	strls	sl, [r0, #-12]
    faf4:	ldcl	7, cr15, [r8], #-984	; 0xfffffc28
    faf8:	ldrdcc	pc, [r4], -fp
    fafc:	strmi	r2, [r7], -r1, lsl #22
    fb00:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
    fb04:	stmibmi	r0!, {r0, r3, r6, r8, ip, lr, pc}
    fb08:	stmiami	r0!, {r0, r3, r4, r5, r6, sl, lr}
    fb0c:			; <UNDEFINED> instruction: 0xf01d4478
    fb10:	ldmdblt	pc, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    fb14:	ldrdvc	pc, [r4], -sl
    fb18:	svccs	0x0001b147
    fb1c:	ldmmi	ip, {r0, r1, r2, r6, ip, lr, pc}
    fb20:	vabdl.s8	q9, d16, d5
    fb24:	ldrbtmi	r3, [r8], #-1792	; 0xfffff900
    fb28:			; <UNDEFINED> instruction: 0xff18f01d
    fb2c:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    fb30:	cmplt	r3, #5963776	; 0x5b0000
    fb34:	andcs	r4, r0, #152, 22	; 0x26000
    fb38:	subsvs	r4, sl, fp, ror r4
    fb3c:	blmi	fe6098cc <ftello64@plt+0xfe602980>
    fb40:			; <UNDEFINED> instruction: 0xe7b0447b
    fb44:			; <UNDEFINED> instruction: 0x461a4996
    fb48:	movwcc	lr, #10701	; 0x29cd
    fb4c:	movwls	r4, #5241	; 0x1479
    fb50:			; <UNDEFINED> instruction: 0xf7f69300
    fb54:	ldr	lr, [sl, sl, asr #24]
    fb58:	strtmi	r2, [r0], -r2, lsl #2
    fb5c:	stc2	0, cr15, [r8]
    fb60:	ldmiblt	sp!, {r7, r9, sl, lr}
    fb64:	ldrbtmi	r4, [sl], #-2703	; 0xfffff571
    fb68:	strbmi	r4, [r1], -pc, lsl #17
    fb6c:			; <UNDEFINED> instruction: 0xf01d4478
    fb70:	strbmi	pc, [r0], -r3, asr #29	; <UNPREDICTABLE>
    fb74:	b	154db54 <ftello64@plt+0x1546c08>
    fb78:	bmi	fe349920 <ftello64@plt+0xfe3429d4>
    fb7c:	blmi	fe3621b4 <ftello64@plt+0xfe35b268>
    fb80:	stmdals	r5, {r1, r3, r4, r5, r6, sl, lr}
    fb84:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    fb88:	stmmi	fp, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
    fb8c:			; <UNDEFINED> instruction: 0xf01d4478
    fb90:	strb	pc, [pc, r5, ror #29]	; <UNPREDICTABLE>
    fb94:	ldrbtmi	r4, [sl], #-2697	; 0xfffff577
    fb98:			; <UNDEFINED> instruction: 0xf7f7e7e6
    fb9c:			; <UNDEFINED> instruction: 0x4601e81a
    fba0:	bmi	fe209a74 <ftello64@plt+0xfe202b28>
    fba4:	stmdals	r5, {r0, r1, r2, r7, r8, fp, lr}
    fba8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    fbac:	stcmi	7, cr14, [r6], {129}	; 0x81
    fbb0:			; <UNDEFINED> instruction: 0xf10dab18
    fbb4:	tstcs	r4, ip, lsl r9
    fbb8:			; <UNDEFINED> instruction: 0x461a447c
    fbbc:			; <UNDEFINED> instruction: 0xf04f4640
    fbc0:			; <UNDEFINED> instruction: 0xf8d40b00
    fbc4:			; <UNDEFINED> instruction: 0xf50da008
    fbc8:	movwls	r6, #17807	; 0x458f
    fbcc:			; <UNDEFINED> instruction: 0xf8c9ac0d
    fbd0:			; <UNDEFINED> instruction: 0xf022b000
    fbd4:	bmi	1f8f330 <ftello64@plt+0x1f883e4>
    fbd8:	mvncc	pc, r0, asr #4
    fbdc:	strtmi	r9, [r8], -r4, lsl #22
    fbe0:			; <UNDEFINED> instruction: 0xf7f6447a
    fbe4:			; <UNDEFINED> instruction: 0xf44fef30
    fbe8:			; <UNDEFINED> instruction: 0xf8c45080
    fbec:			; <UNDEFINED> instruction: 0xf8c4b000
    fbf0:	rsbvs	fp, r0, ip
    fbf4:	stmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fbf8:	stmdacs	r0, {r5, r7, sp, lr}
    fbfc:	adchi	pc, r8, r0
    fc00:			; <UNDEFINED> instruction: 0x46294a73
    fc04:	strcs	r4, [r0, #-1571]	; 0xfffff9dd
    fc08:			; <UNDEFINED> instruction: 0x4650447a
    fc0c:	strpl	lr, [r2, #-2509]	; 0xfffff633
    fc10:	strpl	lr, [r0, #-2509]	; 0xfffff633
    fc14:	bl	ffa4dbf4 <ftello64@plt+0xffa46ca8>
    fc18:	strmi	r6, [r7], -r3, ror #17
    fc1c:	teqle	r9, r0, lsl #22
    fc20:	andcs	r6, r1, #10813440	; 0xa50000
    fc24:	ldrdge	pc, [r0], -r4
    fc28:	andcc	lr, r2, #196, 18	; 0x310000
    fc2c:	teqle	r6, r0, lsl #16
    fc30:	eorsle	r2, r7, r0, lsl #26
    fc34:	strtmi	sl, [r0], -r8, lsl #24
    fc38:	stcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    fc3c:	stmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    fc40:			; <UNDEFINED> instruction: 0x46294652
    fc44:	stmia	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc48:	strtmi	r4, [r8], -r7, lsl #12
    fc4c:	stmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc50:	cmnle	pc, r0, lsl #30
    fc54:			; <UNDEFINED> instruction: 0xf8c96820
    fc58:			; <UNDEFINED> instruction: 0xf0010000
    fc5c:	strcs	pc, [r5, r3, lsr #17]
    fc60:	strcc	pc, [r0, -r0, asr #5]
    fc64:	stmdacs	r0, {r0, r1, r9, sl, lr}
    fc68:			; <UNDEFINED> instruction: 0xf8d9d04a
    fc6c:			; <UNDEFINED> instruction: 0xf7f60000
    fc70:	ldrb	lr, [fp, -r0, lsr #16]
    fc74:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
    fc78:	mrc2	0, 3, pc, cr0, cr13, {0}
    fc7c:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    fc80:	teqlt	fp, #5963776	; 0x5b0000
    fc84:	andcs	r4, r0, #87040	; 0x15400
    fc88:	vabdl.s8	q9, d0, d1
    fc8c:	ldrbtmi	r3, [fp], #-1792	; 0xfffff900
    fc90:	ssat	r6, #24, sl, asr #0
    fc94:			; <UNDEFINED> instruction: 0xf7f668a0
    fc98:	adcvs	lr, r5, r4, asr #19
    fc9c:			; <UNDEFINED> instruction: 0x4628b117
    fca0:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fca4:			; <UNDEFINED> instruction: 0xff4af7fa
    fca8:	biclt	r4, r0, r4, lsl #12
    fcac:	strbmi	r4, [r2], -r1, lsl #12
    fcb0:			; <UNDEFINED> instruction: 0xf7fb4630
    fcb4:			; <UNDEFINED> instruction: 0xb1b8fad5
    fcb8:	svc	0x008af7f6
    fcbc:	vabdl.s8	q9, d16, d5
    fcc0:	strmi	r3, [r1], -r0, lsl #14
    fcc4:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    fcc8:	mcr2	0, 2, pc, cr8, cr13, {0}	; <UNPREDICTABLE>
    fccc:			; <UNDEFINED> instruction: 0xf7fa4620
    fcd0:	bfi	pc, r7, (invalid: 31:10)	; <UNPREDICTABLE>
    fcd4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    fcd8:	mcr2	0, 2, pc, cr0, cr13, {0}	; <UNPREDICTABLE>
    fcdc:	vaba.s8	q15, q12, q1
    fce0:	vmov.i32	q8, #6	; 0x00000006
    fce4:	strb	r3, [r7, r0]!
    fce8:	strtmi	r4, [r0], -r9, asr #12
    fcec:			; <UNDEFINED> instruction: 0xf84ef7fb
    fcf0:	mvnle	r2, r0, lsl #16
    fcf4:			; <UNDEFINED> instruction: 0xf7fa4620
    fcf8:			; <UNDEFINED> instruction: 0xf8d9ff83
    fcfc:	str	r0, [ip, r0]!
    fd00:	tstcs	r1, r9, lsr sl
    fd04:	andls	r9, r1, r3
    fd08:	movwls	r4, #1146	; 0x47a
    fd0c:	tstls	r2, r0, lsr r6
    fd10:	ldrdne	pc, [r0], -r9
    fd14:	ldc2	0, cr15, [ip, #20]
    fd18:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    fd1c:			; <UNDEFINED> instruction: 0xf7f6d0a5
    fd20:			; <UNDEFINED> instruction: 0x2785ef58
    fd24:	strcc	pc, [r0, -r0, asr #5]
    fd28:	ldmdami	r0!, {r0, r9, sl, lr}
    fd2c:			; <UNDEFINED> instruction: 0xf01d4478
    fd30:			; <UNDEFINED> instruction: 0xe79afe15
    fd34:			; <UNDEFINED> instruction: 0xf7f64638
    fd38:	strmi	lr, [r1], -ip, asr #30
    fd3c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    fd40:	mcr2	0, 0, pc, cr12, cr13, {0}	; <UNPREDICTABLE>
    fd44:			; <UNDEFINED> instruction: 0xf7f56820
    fd48:			; <UNDEFINED> instruction: 0xe7abefb4
    fd4c:	stmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd50:	ldrb	r6, [r5, -r7, ror #1]
    fd54:	andeq	r0, r0, r4, ror #12
    fd58:	andeq	lr, r4, ip, lsr pc
    fd5c:	andeq	lr, r4, sl, lsr pc
    fd60:	andeq	lr, r4, r0, lsr #30
    fd64:	andeq	r0, r0, ip, asr #13
    fd68:	ldrdeq	r0, [r5], -ip
    fd6c:	andeq	r0, r5, r2, lsr #3
    fd70:	andeq	r3, r3, r0, ror r3
    fd74:	andeq	r9, r3, r8, lsl #24
    fd78:	andeq	r3, r3, r2, lsl #8
    fd7c:			; <UNDEFINED> instruction: 0xfffff5b1
    fd80:	andeq	r0, r5, r6, asr r1
    fd84:			; <UNDEFINED> instruction: 0xfffff8f3
    fd88:	andeq	r3, r3, ip, lsl r3
    fd8c:	andeq	r3, r3, r8, asr #7
    fd90:	andeq	r3, r3, sl, asr #7
    fd94:	andeq	r0, r5, r6, lsl #2
    fd98:	strdeq	r0, [r5], -ip
    fd9c:	andeq	r9, r3, r4, ror fp
    fda0:	andeq	r3, r3, r8, asr r3
    fda4:	andeq	r9, r3, lr, asr #22
    fda8:	andeq	r3, r3, ip, lsl r3
    fdac:	strdeq	r8, [r3], -r4
    fdb0:	andeq	r3, r3, r4, ror r2
    fdb4:	andeq	r3, r3, lr, lsl #5
    fdb8:	andeq	r3, r3, r4, asr #5
    fdbc:	andeq	r3, r3, r2, asr r2
    fdc0:	andeq	r8, r3, ip, asr #19
    fdc4:	andeq	r9, r3, sl, lsl #22
    fdc8:	andeq	r0, r5, ip, ror r0
    fdcc:	andeq	r3, r3, r0, asr #6
    fdd0:			; <UNDEFINED> instruction: 0xfffff931
    fdd4:			; <UNDEFINED> instruction: 0x000331b6
    fdd8:			; <UNDEFINED> instruction: 0x0004ffb6
    fddc:	andeq	pc, r4, r6, lsr #31
    fde0:	andeq	r3, r3, lr, ror r2
    fde4:	andeq	r3, r3, sl, ror r1
    fde8:	andeq	r9, r3, ip, lsr #19
    fdec:	andeq	r3, r3, r0, asr r2
    fdf0:	andeq	r2, r3, r2, lsr #23
    fdf4:	svcmi	0x00f0e92d
    fdf8:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    fdfc:	bmi	fee21844 <ftello64@plt+0xfee1a8f8>
    fe00:	strmi	r9, [ip], -r4, lsl #6
    fe04:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
    fe08:	sbcsls	pc, ip, #14614528	; 0xdf0000
    fe0c:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    fe10:	bmi	feda11fc <ftello64@plt+0xfed9a2b0>
    fe14:			; <UNDEFINED> instruction: 0xf8cd681b
    fe18:			; <UNDEFINED> instruction: 0xf04f342c
    fe1c:			; <UNDEFINED> instruction: 0xf8d90300
    fe20:			; <UNDEFINED> instruction: 0xf8dd1004
    fe24:	ldrbtmi	r3, [sl], #-1112	; 0xfffffba8
    fe28:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
    fe2c:	rscshi	pc, r1, r0
    fe30:			; <UNDEFINED> instruction: 0x3010f8d9
    fe34:			; <UNDEFINED> instruction: 0xf0402b00
    fe38:	blmi	feb7036c <ftello64@plt+0xfeb69420>
    fe3c:			; <UNDEFINED> instruction: 0xf8c92101
    fe40:			; <UNDEFINED> instruction: 0xf8d91010
    fe44:	ldmpl	r3, {r2, r4, ip, sp, lr}^
    fe48:	blcs	2adbc <ftello64@plt+0x23e70>
    fe4c:	adcshi	pc, lr, r0, asr #32
    fe50:	blcs	2b164 <ftello64@plt+0x24218>
    fe54:	adcshi	pc, sl, r0, asr #32
    fe58:			; <UNDEFINED> instruction: 0xf0002f00
    fe5c:	stccs	0, cr8, [r0], {238}	; 0xee
    fe60:	rschi	pc, r2, r0
    fe64:	andcs	r4, r0, #34603008	; 0x2100000
    fe68:	streq	pc, [r1, #-1600]!	; 0xfffff9c0
    fe6c:			; <UNDEFINED> instruction: 0xf1017a0b
    fe70:	cmnlt	fp, r8
    fe74:	sbcslt	r3, fp, #32, 22	; 0x8000
    fe78:	stmdale	r4, {r0, r1, r3, r8, r9, fp, sp}
    fe7c:	vpmax.u8	d15, d3, d21
    fe80:	svclt	0x004807db
    fe84:			; <UNDEFINED> instruction: 0xf8103202
    fe88:	andcc	r3, r1, #1, 30
    fe8c:	mvnsle	r2, r0, lsl #22
    fe90:	ldrmi	r6, [r0], -r9, lsl #16
    fe94:	stmdbcs	r0, {r0, r9, ip, sp}
    fe98:	andcc	sp, r2, r8, ror #3
    fe9c:	svc	0x000ef7f5
    fea0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    fea4:	rschi	pc, r3, r0
    fea8:			; <UNDEFINED> instruction: 0xf04f4603
    feac:	eorscs	r0, r2, r5, lsr fp
    feb0:	cdpeq	0, 2, cr15, cr5, cr15, {2}
    feb4:	beq	10cbff8 <ftello64@plt+0x10c50ac>
    feb8:	ldmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    febc:			; <UNDEFINED> instruction: 0xf1047a21
    fec0:	ldmdblt	r9, {r3, sl, fp}^
    fec4:	stmdbcs	r0!, {r0, r1, r3, r4, r7, sp, lr, pc}
    fec8:	sadd16mi	fp, sl, ip
    fecc:	blne	8dedc <ftello64@plt+0x86f90>
    fed0:	addhi	pc, lr, r0
    fed4:	svcne	0x0001f81c
    fed8:			; <UNDEFINED> instruction: 0x4613b179
    fedc:			; <UNDEFINED> instruction: 0xf0002925
    fee0:	stmdbcs	fp!, {r0, r7, pc}
    fee4:			; <UNDEFINED> instruction: 0xf883d1ef
    fee8:	ldclne	0, cr14, [sl], {0}
    feec:			; <UNDEFINED> instruction: 0xf8837058
    fef0:			; <UNDEFINED> instruction: 0xf81ca002
    fef4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    fef8:	ldrmi	sp, [r3], -pc, ror #3
    fefc:			; <UNDEFINED> instruction: 0xf8032120
    ff00:	stmdavs	r4!, {r0, r8, r9, fp, ip}
    ff04:	bicsle	r2, r9, r0, lsl #24
    ff08:	svclt	0x0018429d
    ff0c:			; <UNDEFINED> instruction: 0xf0007014
    ff10:			; <UNDEFINED> instruction: 0xf1b88090
    ff14:			; <UNDEFINED> instruction: 0xf0000f00
    ff18:	blmi	1db0130 <ftello64@plt+0x1da91e4>
    ff1c:	bmi	1da1110 <ftello64@plt+0x1d9a1c4>
    ff20:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    ff24:	mvncc	pc, r0, asr #4
    ff28:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    ff2c:			; <UNDEFINED> instruction: 0xf7f64648
    ff30:	strtmi	lr, [r8], -sl, lsl #27
    ff34:	ldmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff38:			; <UNDEFINED> instruction: 0xac079a04
    ff3c:	vst2.8	{d18-d21}, [pc], r0
    ff40:	adcvs	r5, r2, r0, lsl #1
    ff44:			; <UNDEFINED> instruction: 0x61239a05
    ff48:	cmnvs	r0, r3, ror #3
    ff4c:	strvs	lr, [r0, -r4, asr #19]
    ff50:	eorvs	r6, r3, #226	; 0xe2
    ff54:	mrc	7, 5, APSR_nzcv, cr2, cr5, {7}
    ff58:	stmdacs	r0, {r5, r7, r8, sp, lr}
    ff5c:	adcshi	pc, ip, r0
    ff60:	strcs	r4, [r0], -r6, ror #20
    ff64:	strbmi	r4, [r9], -r3, lsr #12
    ff68:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ff6c:	bmi	1928778 <ftello64@plt+0x192182c>
    ff70:	strls	r4, [r3], #-1592	; 0xfffff9c8
    ff74:			; <UNDEFINED> instruction: 0x9600447a
    ff78:	b	dcdf58 <ftello64@plt+0xdc700c>
    ff7c:	strmi	r6, [r5], -r3, ror #19
    ff80:	blcs	2a608 <ftello64@plt+0x236bc>
    ff84:	addhi	pc, ip, r0, asr #32
    ff88:	stmib	r4, {r0, r9, sp}^
    ff8c:			; <UNDEFINED> instruction: 0xf7f63206
    ff90:	blmi	174a0b8 <ftello64@plt+0x174316c>
    ff94:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ff98:	ldrhle	r4, [ip], #-42	; 0xffffffd6
    ff9c:	blcs	2a410 <ftello64@plt+0x234c4>
    ffa0:	blmi	1684128 <ftello64@plt+0x167d1dc>
    ffa4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    ffa8:	stmdblt	r5, {r1, r3, r4, r8, sp, lr}
    ffac:	bmi	15ea848 <ftello64@plt+0x15e38fc>
    ffb0:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    ffb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ffb8:	strtcc	pc, [ip], #-2269	; 0xfffff723
    ffbc:			; <UNDEFINED> instruction: 0xf040405a
    ffc0:	strtmi	r8, [r8], -r5, lsl #1
    ffc4:	lfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    ffc8:	svchi	0x00f0e8bd
    ffcc:	vorr.i32	q9, #786432	; 0x000c0000
    ffd0:	svccs	0x00003500
    ffd4:	blmi	13c4788 <ftello64@plt+0x13bd83c>
    ffd8:	vorr.i32	q9, #786432	; 0x000c0000
    ffdc:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    ffe0:			; <UNDEFINED> instruction: 0xe7e4611f
    ffe4:			; <UNDEFINED> instruction: 0x70191cda
    ffe8:			; <UNDEFINED> instruction: 0xf8837058
    ffec:	ldrb	fp, [r1, -r2]!
    fff0:			; <UNDEFINED> instruction: 0xf8831cda
    fff4:	subsvc	lr, r8, r0
    fff8:	andls	pc, r2, r3, lsl #17
    fffc:	ldrmi	lr, [sl], -sl, ror #14
   10000:	ldrmi	r2, [r3], -r0, lsr #2
   10004:	blne	8e018 <ftello64@plt+0x870cc>
   10008:	stccs	8, cr6, [r0], {36}	; 0x24
   1000c:	svcge	0x0056f47f
   10010:			; <UNDEFINED> instruction: 0xf7ffe77a
   10014:	strmi	pc, [r5], -r3, lsr #25
   10018:	bicle	r2, r8, r0, lsl #16
   1001c:	ldrdvc	pc, [r8], -r9
   10020:	blmi	f49c9c <ftello64@plt+0xf42d50>
   10024:			; <UNDEFINED> instruction: 0xe77a447b
   10028:			; <UNDEFINED> instruction: 0xf7f52001
   1002c:	strmi	lr, [r3], -r8, asr #28
   10030:	andcs	fp, r0, #232, 2	; 0x3a
   10034:	andsvc	r4, sl, sp, lsl r6
   10038:			; <UNDEFINED> instruction: 0xf109e76b
   1003c:			; <UNDEFINED> instruction: 0xf7ff0114
   10040:			; <UNDEFINED> instruction: 0xf8d9fbc5
   10044:			; <UNDEFINED> instruction: 0x46057014
   10048:			; <UNDEFINED> instruction: 0xf8c9b90f
   1004c:	stmdacs	r0, {r4, ip, sp, lr}
   10050:	svcge	0x0005f43f
   10054:	ldmdavs	fp, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   10058:	blmi	bfc80c <ftello64@plt+0xbf58c0>
   1005c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   10060:	sbfx	r6, sl, #0, #3
   10064:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   10068:	ldc2l	0, cr15, [r8], #-116	; 0xffffff8c
   1006c:	blmi	b49ed8 <ftello64@plt+0xb42f8c>
   10070:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   10074:			; <UNDEFINED> instruction: 0xd01842ba
   10078:	mvnlt	r6, fp, lsl r9
   1007c:	andcs	r4, r0, #41984	; 0xa400
   10080:	tstvs	sl, fp, ror r4
   10084:	bl	ece064 <ftello64@plt+0xec7118>
   10088:			; <UNDEFINED> instruction: 0xf045b285
   1008c:	stmdacs	r0, {r6, r8, sl, ip, sp, lr}
   10090:	strmi	sp, [r5], -sp, lsl #3
   10094:	stmdami	r4!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   10098:			; <UNDEFINED> instruction: 0xf01d4478
   1009c:			; <UNDEFINED> instruction: 0xe7dcfc5f
   100a0:	svc	0x00bef7f5
   100a4:			; <UNDEFINED> instruction: 0x61a64630
   100a8:	ldmdavs	fp, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   100ac:	blmi	7fc5e0 <ftello64@plt+0x7f5694>
   100b0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   100b4:	ubfx	r6, sl, #0, #6
   100b8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   100bc:	mcrr2	0, 1, pc, lr, cr13	; <UNPREDICTABLE>
   100c0:	ldmdami	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   100c4:			; <UNDEFINED> instruction: 0xf01d4478
   100c8:	ldrb	pc, [r0, r9, asr #24]!	; <UNPREDICTABLE>
   100cc:	stmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   100d0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   100d4:	ldc2l	0, cr15, [lr], #-116	; 0xffffff8c
   100d8:	mvnvs	r2, r1, lsl #6
   100dc:	svclt	0x0000e740
   100e0:	andeq	lr, r4, r2, lsr #22
   100e4:	andeq	r0, r0, r4, ror #12
   100e8:	andeq	pc, r4, r4, lsr #28
   100ec:	andeq	lr, r4, r2, lsl #22
   100f0:	andeq	r0, r0, ip, asr #13
   100f4:	andeq	r3, r3, ip, lsl #1
   100f8:	andeq	r3, r3, sl, ror #1
   100fc:			; <UNDEFINED> instruction: 0xfffff531
   10100:			; <UNDEFINED> instruction: 0xfffff919
   10104:	andeq	pc, r4, r0, lsr #25
   10108:	andeq	pc, r4, lr, lsl #25
   1010c:	andeq	lr, r4, r6, ror r9
   10110:	andeq	pc, r4, r6, asr ip	; <UNPREDICTABLE>
   10114:	muleq	r3, r0, r6
   10118:	ldrdeq	pc, [r4], -r6
   1011c:	andeq	r2, r3, r6, ror pc
   10120:	andeq	pc, r4, r4, asr #23
   10124:			; <UNDEFINED> instruction: 0x0004fbb4
   10128:			; <UNDEFINED> instruction: 0x00032db8
   1012c:	andeq	pc, r4, r2, lsl #23
   10130:	andeq	r2, r3, r2, lsr #30
   10134:	andeq	r2, r3, ip, lsl #27
   10138:	andeq	r2, r3, r6, ror #29
   1013c:	svcmi	0x00f0e92d
   10140:	bmi	19e19a4 <ftello64@plt+0x19daa58>
   10144:	blmi	19e19c4 <ftello64@plt+0x19daa78>
   10148:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   1014c:	strmi	r4, [r2], ip, lsl #12
   10150:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10154:			; <UNDEFINED> instruction: 0xf04f9309
   10158:			; <UNDEFINED> instruction: 0xf7ff0300
   1015c:			; <UNDEFINED> instruction: 0x4605fbff
   10160:			; <UNDEFINED> instruction: 0xf0402800
   10164:	blmi	1830384 <ftello64@plt+0x1829438>
   10168:			; <UNDEFINED> instruction: 0xf8cd4620
   1016c:	ldrbtmi	sl, [fp], #-28	; 0xffffffe4
   10170:	movwls	r6, #34971	; 0x889b
   10174:	b	1cce154 <ftello64@plt+0x1cc7208>
   10178:			; <UNDEFINED> instruction: 0xf1002f00
   1017c:	vsub.i8	d16, d0, d1
   10180:	ldrtmi	r8, [r5], -lr, lsl #1
   10184:	orreq	lr, r7, #6144	; 0x1800
   10188:			; <UNDEFINED> instruction: 0xf8559305
   1018c:			; <UNDEFINED> instruction: 0xf7f60b04
   10190:	blls	18ab30 <ftello64@plt+0x183be4>
   10194:	bl	20c10 <ftello64@plt+0x19cc4>
   10198:	cps	#0
   1019c:	strmi	r0, [r0], #1
   101a0:			; <UNDEFINED> instruction: 0x4640d1f3
   101a4:	stc	7, cr15, [sl, #980]	; 0x3d4
   101a8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   101ac:	addhi	pc, r3, r0
   101b0:			; <UNDEFINED> instruction: 0xf8df4621
   101b4:			; <UNDEFINED> instruction: 0xf7f58138
   101b8:			; <UNDEFINED> instruction: 0xf04fef5a
   101bc:	ldrbtmi	r0, [r8], #2336	; 0x920
   101c0:			; <UNDEFINED> instruction: 0xf8564604
   101c4:			; <UNDEFINED> instruction: 0xf8045b04
   101c8:	stmdavc	pc!, {r0, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   101cc:	eor	fp, r7, r7, lsl #22
   101d0:	svclt	0x00042f20
   101d4:			; <UNDEFINED> instruction: 0xf804232b
   101d8:	andsle	r3, r6, r1, lsl #22
   101dc:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101e0:			; <UNDEFINED> instruction: 0xf8326802
   101e4:	vst1.8			; <UNDEFINED> instruction: 0xf4822017
   101e8:	vsubl.u8	q10, d18, d0
   101ec:	svccs	0x002b3280
   101f0:			; <UNDEFINED> instruction: 0xf042bf08
   101f4:	cmnlt	sl, r1, lsl #4
   101f8:	strbmi	r4, [r3], -r0, lsr #12
   101fc:	rscscc	pc, pc, #79	; 0x4f
   10200:	strls	r2, [r0, -r1, lsl #2]
   10204:			; <UNDEFINED> instruction: 0xf7f63403
   10208:			; <UNDEFINED> instruction: 0xf815eb02
   1020c:	teqlt	pc, r1, lsl #30
   10210:	ldrble	r0, [sp, #1595]	; 0x63b
   10214:	blvc	8e22c <ftello64@plt+0x872e0>
   10218:	svcvc	0x0001f815
   1021c:	mvnsle	r2, r0, lsl #30
   10220:	addsmi	r9, lr, #5120	; 0x1400
   10224:	bmi	cc4960 <ftello64@plt+0xcbda14>
   10228:	ldmdbmi	r2!, {r8, r9, sp}
   1022c:	eorvc	r4, r3, sl, ror r4
   10230:	ldmvs	r0, {r0, r3, r4, r5, r6, sl, lr}
   10234:	stmib	sp, {r4, r5, r9, fp, lr}^
   10238:	ldrbmi	r1, [r9], -r2, lsl #20
   1023c:	andls	r4, r0, #2046820352	; 0x7a000000
   10240:	andls	sl, r1, #28672	; 0x7000
   10244:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
   10248:	stmia	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1024c:	ldrbmi	r4, [r8], -r5, lsl #12
   10250:	mcr	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
   10254:	stmdbmi	sl!, {r0, r2, r3, r6, r7, r8, fp, ip, sp, pc}
   10258:	stmdami	sl!, {r0, r3, r4, r5, r6, sl, lr}
   1025c:			; <UNDEFINED> instruction: 0xf01d4478
   10260:	blmi	a8ef94 <ftello64@plt+0xa88048>
   10264:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10268:	blmi	a3c8fc <ftello64@plt+0xa359b0>
   1026c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   10270:	bmi	9e83e0 <ftello64@plt+0x9e1494>
   10274:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   10278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1027c:	subsmi	r9, sl, r9, lsl #22
   10280:			; <UNDEFINED> instruction: 0x4628d117
   10284:	pop	{r0, r1, r3, ip, sp, pc}
   10288:	qsub8mi	r8, r8, r0
   1028c:	stc	7, cr15, [r0], #984	; 0x3d8
   10290:	strb	r4, [r2, r1, lsl #12]!
   10294:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   10298:	blx	184c316 <ftello64@plt+0x18453ca>
   1029c:	strbmi	lr, [r0], -r5, ror #15
   102a0:	stc	7, cr15, [ip, #-980]	; 0xfffffc2c
   102a4:	teqlt	r0, r3, lsl #13
   102a8:			; <UNDEFINED> instruction: 0xf7f54621
   102ac:	strmi	lr, [r4], -r0, ror #29
   102b0:			; <UNDEFINED> instruction: 0xf7f5e7b9
   102b4:	blmi	64bef4 <ftello64@plt+0x644fa8>
   102b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   102bc:	blmi	5fc810 <ftello64@plt+0x5f58c4>
   102c0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   102c4:			; <UNDEFINED> instruction: 0xf7f6605a
   102c8:	tstlt	r8, sl, lsl sl
   102cc:	andcc	pc, r0, r0, asr #5
   102d0:	strb	r4, [lr, r5, lsl #12]
   102d4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   102d8:	blx	104c356 <ftello64@plt+0x104540a>
   102dc:	svclt	0x0000e7ef
   102e0:	ldrdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   102e4:	andeq	r0, r0, r4, ror #12
   102e8:	andeq	pc, r4, r6, asr #21
   102ec:	andeq	r2, r3, r2, ror #28
   102f0:	andeq	pc, r4, r8, lsl #20
   102f4:			; <UNDEFINED> instruction: 0xffffee05
   102f8:			; <UNDEFINED> instruction: 0xfffff039
   102fc:			; <UNDEFINED> instruction: 0xfffff303
   10300:	andeq	r2, r3, ip, asr #23
   10304:	andeq	r2, r3, r8, ror ip
   10308:	ldrdeq	pc, [r4], -r0
   1030c:	andeq	pc, r4, r6, asr #19
   10310:			; <UNDEFINED> instruction: 0x0004e6b2
   10314:			; <UNDEFINED> instruction: 0x00032bba
   10318:	andeq	pc, r4, ip, ror r9	; <UNPREDICTABLE>
   1031c:	andeq	pc, r4, r2, ror r9	; <UNPREDICTABLE>
   10320:	andeq	r2, r3, sl, ror fp
   10324:	mvnsmi	lr, #737280	; 0xb4000
   10328:	bmi	14a1b84 <ftello64@plt+0x149ac38>
   1032c:	blmi	14a1bb0 <ftello64@plt+0x149ac64>
   10330:	ldrbtmi	r1, [sl], #-3596	; 0xfffff1f4
   10334:	svclt	0x0008b085
   10338:	strmi	r2, [r0], r2, lsl #8
   1033c:			; <UNDEFINED> instruction: 0x462058d3
   10340:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   10344:	movwls	r6, #14363	; 0x381b
   10348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1034c:	ldc	7, cr15, [r2, #-980]	; 0xfffffc2c
   10350:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   10354:			; <UNDEFINED> instruction: 0x4606d07b
   10358:	rsble	r2, sl, r0, lsl #26
   1035c:	eorsvs	fp, lr, r7, lsl #2
   10360:	svclt	0x00182c02
   10364:	tstle	fp, r2, lsl #30
   10368:	ldclle	14, cr2, [r9, #-76]!	; 0xffffffb4
   1036c:	svcge	0x00024944
   10370:			; <UNDEFINED> instruction: 0x462a4633
   10374:			; <UNDEFINED> instruction: 0x46404479
   10378:			; <UNDEFINED> instruction: 0xf7f69700
   1037c:	orrlt	lr, r0, #148, 20	; 0x94000
   10380:	ldrtmi	r4, [r8], -r1, lsr #12
   10384:			; <UNDEFINED> instruction: 0xf7f52200
   10388:			; <UNDEFINED> instruction: 0x4601ee1a
   1038c:	teqle	r3, r0, lsl #16
   10390:			; <UNDEFINED> instruction: 0x46404a3c
   10394:			; <UNDEFINED> instruction: 0xf8599b02
   10398:			; <UNDEFINED> instruction: 0xf7f62002
   1039c:			; <UNDEFINED> instruction: 0x4603ec90
   103a0:	teqle	r6, r0, lsl #16
   103a4:	tstcs	r5, r2, lsl #12
   103a8:			; <UNDEFINED> instruction: 0xf7f69802
   103ac:			; <UNDEFINED> instruction: 0x4621eb94
   103b0:			; <UNDEFINED> instruction: 0xf7f59802
   103b4:			; <UNDEFINED> instruction: 0x4632ed78
   103b8:	strtmi	r4, [r8], -r1, lsl #12
   103bc:	stcl	7, cr15, [r6, #980]!	; 0x3d4
   103c0:			; <UNDEFINED> instruction: 0xf7f59802
   103c4:	stccs	13, cr14, [r2], {30}
   103c8:	bmi	c044ac <ftello64@plt+0xbfd560>
   103cc:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   103d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   103d4:	subsmi	r9, sl, r3, lsl #22
   103d8:			; <UNDEFINED> instruction: 0x4628d137
   103dc:	pop	{r0, r2, ip, sp, pc}
   103e0:	blls	b13a8 <ftello64@plt+0xaa45c>
   103e4:	rscsle	r2, r0, r4, lsl fp
   103e8:	ldrtmi	r4, [r8], -r1, lsr #12
   103ec:			; <UNDEFINED> instruction: 0xf7f52200
   103f0:	strmi	lr, [r1], -r6, ror #27
   103f4:	sbcle	r2, fp, r0, lsl #16
   103f8:	bl	fface3d8 <ftello64@plt+0xffac748c>
   103fc:	stmdami	r3!, {r0, r9, sl, lr}
   10400:			; <UNDEFINED> instruction: 0xf01d4478
   10404:	ldrtmi	pc, [r2], -fp, lsr #21	; <UNPREDICTABLE>
   10408:			; <UNDEFINED> instruction: 0x462821ff
   1040c:	b	e4e3ec <ftello64@plt+0xe474a0>
   10410:			; <UNDEFINED> instruction: 0xf7f6e7db
   10414:			; <UNDEFINED> instruction: 0x4601ebde
   10418:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1041c:	blx	fe7cc498 <ftello64@plt+0xfe7c554c>
   10420:			; <UNDEFINED> instruction: 0xf7f59802
   10424:	ldrtmi	lr, [r2], -lr, ror #25
   10428:			; <UNDEFINED> instruction: 0x462821ff
   1042c:	b	a4e40c <ftello64@plt+0xa474c0>
   10430:			; <UNDEFINED> instruction: 0xf7f5e7cb
   10434:			; <UNDEFINED> instruction: 0x4605ebfe
   10438:	ldmdbmi	r6, {r4, r7, r8, r9, sl, sp, lr, pc}
   1043c:	tstcs	r4, #64, 12	; 0x4000000
   10440:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   10444:	mrc	7, 5, APSR_nzcv, cr8, cr5, {7}
   10448:			; <UNDEFINED> instruction: 0xf7f5e7bf
   1044c:	blmi	4cbd5c <ftello64@plt+0x4c4e10>
   10450:	ldmdbmi	r2, {r1, r3, r4, r5, r9, sp}
   10454:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   10458:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1045c:	ldcl	7, cr15, [r8, #-984]	; 0xfffffc28
   10460:	subcs	r4, r6, #16, 22	; 0x4000
   10464:	ldmdami	r1, {r4, r8, fp, lr}
   10468:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1046c:			; <UNDEFINED> instruction: 0xf7f64478
   10470:	svclt	0x0000ed50
   10474:	strdeq	lr, [r4], -r6
   10478:	andeq	r0, r0, r4, ror #12
   1047c:	ldrdeq	lr, [r4], -r8
   10480:	andeq	r2, r3, r8, ror #25
   10484:	andeq	r0, r0, ip, ror #12
   10488:	andeq	lr, r4, sl, asr r5
   1048c:	andeq	r2, r3, r0, ror ip
   10490:	andeq	r2, r3, sl, ror #24
   10494:	andeq	r2, r3, sl, lsl ip
   10498:	andeq	r2, r3, r6, lsr sp
   1049c:	andeq	r2, r3, r0, ror #23
   104a0:	andeq	r9, r3, lr, asr r0
   104a4:	andeq	r2, r3, r4, lsr #26
   104a8:	andeq	r2, r3, lr, asr #23
   104ac:	andeq	r2, r3, r4, ror #23
   104b0:	blmi	7e2d30 <ftello64@plt+0x7dbde4>
   104b4:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   104b8:	addslt	r1, r2, ip, lsl #28
   104bc:			; <UNDEFINED> instruction: 0x460658d3
   104c0:	strcs	fp, [r2], #-3848	; 0xfffff0f8
   104c4:	ldmdavs	fp, {r5, r9, sl, lr}
   104c8:			; <UNDEFINED> instruction: 0xf04f9311
   104cc:			; <UNDEFINED> instruction: 0xf7f50300
   104d0:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}^
   104d4:			; <UNDEFINED> instruction: 0x4605dc1d
   104d8:	mcrge	6, 0, r4, cr1, cr0, {1}
   104dc:	movwcs	r4, #1569	; 0x621
   104e0:			; <UNDEFINED> instruction: 0xf7ff4632
   104e4:	bl	190168 <ftello64@plt+0x18921c>
   104e8:	andcc	r0, r1, r5, asr #32
   104ec:	bl	fe84e4c8 <ftello64@plt+0xfe84757c>
   104f0:	strmi	r4, [r4], -r9, lsr #12
   104f4:			; <UNDEFINED> instruction: 0x46224630
   104f8:			; <UNDEFINED> instruction: 0xf944f022
   104fc:	blmi	322d38 <ftello64@plt+0x31bdec>
   10500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10504:	blls	46a574 <ftello64@plt+0x463628>
   10508:	qaddle	r4, sl, ip
   1050c:	andslt	r4, r2, r0, lsr #12
   10510:	blmi	27fad8 <ftello64@plt+0x278b8c>
   10514:	stmdbmi	r9, {r1, r2, r4, r5, r6, r9, sp}
   10518:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   1051c:	tstcc	r8, #2030043136	; 0x79000000
   10520:			; <UNDEFINED> instruction: 0xf7f64478
   10524:			; <UNDEFINED> instruction: 0xf7f5ecf6
   10528:	svclt	0x0000edd4
   1052c:	andeq	lr, r4, r2, ror r4
   10530:	andeq	r0, r0, r4, ror #12
   10534:	andeq	lr, r4, r8, lsr #8
   10538:	andeq	r2, r3, r2, ror ip
   1053c:	andeq	r2, r3, ip, lsl fp
   10540:	andeq	r2, r3, r0, lsl #23
   10544:	blmi	7a2dc0 <ftello64@plt+0x79be74>
   10548:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1054c:	addslt	r1, r2, ip, lsl #28
   10550:			; <UNDEFINED> instruction: 0x460658d3
   10554:	strcs	fp, [r2], #-3848	; 0xfffff0f8
   10558:	ldmdavs	fp, {r5, r9, sl, lr}
   1055c:			; <UNDEFINED> instruction: 0xf04f9311
   10560:			; <UNDEFINED> instruction: 0xf7f50300
   10564:	stmdacs	r0, {r3, sl, fp, sp, lr, pc}^
   10568:			; <UNDEFINED> instruction: 0x4605dc1c
   1056c:	mcrge	6, 0, r4, cr1, cr0, {1}
   10570:	movwcs	r4, #1569	; 0x621
   10574:			; <UNDEFINED> instruction: 0xf7ff4632
   10578:	ldrdeq	pc, [r8], #-229	; 0xffffff1b	; <UNPREDICTABLE>
   1057c:			; <UNDEFINED> instruction: 0xf7f53001
   10580:			; <UNDEFINED> instruction: 0x4629eb58
   10584:	ldrtmi	r4, [r0], -r4, lsl #12
   10588:			; <UNDEFINED> instruction: 0xf0224622
   1058c:	bmi	38e978 <ftello64@plt+0x387a2c>
   10590:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   10594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10598:	subsmi	r9, sl, r1, lsl fp
   1059c:	strtmi	sp, [r0], -ip, lsl #2
   105a0:	ldcllt	0, cr11, [r0, #-72]!	; 0xffffffb8
   105a4:	addcs	r4, sl, #8, 22	; 0x2000
   105a8:	stmdami	r9, {r3, r8, fp, lr}
   105ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   105b0:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
   105b4:	stc	7, cr15, [ip], #984	; 0x3d8
   105b8:	stc	7, cr15, [sl, #980]	; 0x3d4
   105bc:	ldrdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   105c0:	andeq	r0, r0, r4, ror #12
   105c4:	muleq	r4, r6, r3
   105c8:	andeq	r2, r3, r0, ror #23
   105cc:	andeq	r2, r3, sl, lsl #21
   105d0:	andeq	r2, r3, lr, ror #21
   105d4:	addlt	fp, r6, r0, lsl r5
   105d8:	ldrd	pc, [r8], #-143	; 0xffffff71
   105dc:			; <UNDEFINED> instruction: 0xf8df460c
   105e0:	movwcs	ip, #72	; 0x48
   105e4:			; <UNDEFINED> instruction: 0x466a44fe
   105e8:			; <UNDEFINED> instruction: 0xf85e2102
   105ec:			; <UNDEFINED> instruction: 0xf8dcc00c
   105f0:			; <UNDEFINED> instruction: 0xf8cdc000
   105f4:			; <UNDEFINED> instruction: 0xf04fc014
   105f8:			; <UNDEFINED> instruction: 0xf7ff0c00
   105fc:			; <UNDEFINED> instruction: 0xb114fe93
   10600:	blt	6f7214 <ftello64@plt+0x6f02c8>
   10604:	bmi	268698 <ftello64@plt+0x26174c>
   10608:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1060c:	ldmpl	r3, {r2, fp, ip, pc}^
   10610:	ldmdavs	sl, {r9, fp, ip, sp, pc}
   10614:	subsmi	r9, sl, r5, lsl #22
   10618:	andlt	sp, r6, r1, lsl #2
   1061c:			; <UNDEFINED> instruction: 0xf7f5bd10
   10620:	svclt	0x0000ed58
   10624:	andeq	lr, r4, r4, asr #6
   10628:	andeq	r0, r0, r4, ror #12
   1062c:	andeq	lr, r4, lr, lsl r3
   10630:	blmi	c62ef8 <ftello64@plt+0xc5bfac>
   10634:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10638:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1063c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   10640:			; <UNDEFINED> instruction: 0xf04f9301
   10644:			; <UNDEFINED> instruction: 0xf7f50300
   10648:	blmi	b4bda8 <ftello64@plt+0xb44e5c>
   1064c:			; <UNDEFINED> instruction: 0x4604447b
   10650:	bmi	afd298 <ftello64@plt+0xaf634c>
   10654:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
   10658:	strtle	r0, [r8], #-2010	; 0xfffff826
   1065c:	strtmi	r2, [r0], -r0, lsl #6
   10660:			; <UNDEFINED> instruction: 0x4619461a
   10664:	ldc	7, cr15, [r6], {246}	; 0xf6
   10668:	cmnlt	r0, #3145728	; 0x300000
   1066c:	tstcs	r0, r2, lsr #12
   10670:			; <UNDEFINED> instruction: 0xf7f54668
   10674:			; <UNDEFINED> instruction: 0x4606ec98
   10678:			; <UNDEFINED> instruction: 0xf7f54620
   1067c:	bllt	11cb9cc <ftello64@plt+0x11c4a80>
   10680:	strtmi	r9, [r9], -r0, lsl #16
   10684:	b	fe34e664 <ftello64@plt+0xfe347718>
   10688:	stmdals	r0, {r2, r9, sl, lr}
   1068c:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
   10690:	ldmdavs	fp!, {r2, r3, r6, r8, r9, ip, sp, pc}
   10694:	strle	r0, [pc], #-2011	; 1069c <ftello64@plt+0x9750>
   10698:	blmi	5e2f08 <ftello64@plt+0x5dbfbc>
   1069c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   106a0:	blls	6a710 <ftello64@plt+0x637c4>
   106a4:	qsuble	r4, sl, r3
   106a8:	andlt	r4, r3, r0, lsr #12
   106ac:	ldmdami	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   106b0:			; <UNDEFINED> instruction: 0xf01d4478
   106b4:	ldrb	pc, [r1, fp, ror #19]	; <UNPREDICTABLE>
   106b8:	andscs	r4, r4, #20, 16	; 0x140000
   106bc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   106c0:	blx	1f4c73c <ftello64@plt+0x1f457f0>
   106c4:	ldmdami	r2, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   106c8:	ldrbtmi	r4, [r8], #-1564	; 0xfffff9e4
   106cc:			; <UNDEFINED> instruction: 0xf946f01d
   106d0:	ldrtmi	lr, [r0], -r2, ror #15
   106d4:			; <UNDEFINED> instruction: 0xf7f62400
   106d8:			; <UNDEFINED> instruction: 0x4601ea7c
   106dc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   106e0:			; <UNDEFINED> instruction: 0xf93cf01d
   106e4:	stmdami	ip, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   106e8:			; <UNDEFINED> instruction: 0xf01d4478
   106ec:			; <UNDEFINED> instruction: 0xe7d3f937
   106f0:	stcl	7, cr15, [lr], #980	; 0x3d4
   106f4:	strdeq	lr, [r4], -r4
   106f8:	andeq	r0, r0, r4, ror #12
   106fc:	ldrdeq	lr, [r4], -ip
   10700:	andeq	r0, r0, ip, asr #13
   10704:	andeq	lr, r4, ip, lsl #5
   10708:	andeq	r2, r3, r8, lsl #20
   1070c:	andeq	r2, r3, r6, ror sl
   10710:	andeq	r2, r3, sl, lsl #20
   10714:	andeq	r2, r3, lr, lsl sl
   10718:	andeq	r2, r3, r0, lsr sl
   1071c:	blmi	522f70 <ftello64@plt+0x51c024>
   10720:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   10724:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   10728:	strtmi	r4, [r9], -sp, ror #12
   1072c:	movwls	r6, #22555	; 0x581b
   10730:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10734:			; <UNDEFINED> instruction: 0xff7cf7ff
   10738:	cmplt	r8, r4, lsl #12
   1073c:			; <UNDEFINED> instruction: 0xf7f52029
   10740:			; <UNDEFINED> instruction: 0x4604eabe
   10744:	strtmi	fp, [r8], -r0, lsr #2
   10748:	tstcs	r4, r2, lsr #12
   1074c:			; <UNDEFINED> instruction: 0xf818f022
   10750:	blmi	1e2f78 <ftello64@plt+0x1dc02c>
   10754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10758:	blls	16a7c8 <ftello64@plt+0x16387c>
   1075c:	qaddle	r4, sl, r2
   10760:	andlt	r4, r7, r0, lsr #12
   10764:			; <UNDEFINED> instruction: 0xf7f5bd30
   10768:	svclt	0x0000ecb4
   1076c:	andeq	lr, r4, r6, lsl #4
   10770:	andeq	r0, r0, r4, ror #12
   10774:	ldrdeq	lr, [r4], -r4
   10778:	blmi	f63070 <ftello64@plt+0xf5c124>
   1077c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   10780:	ldmpl	r3, {r2, r5, r7, ip, sp, pc}^
   10784:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   10788:			; <UNDEFINED> instruction: 0xf04f9323
   1078c:	mrslt	r0, (UNDEF: 57)
   10790:	andvs	r2, fp, r0, lsl #6
   10794:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
   10798:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1079c:	movwcs	sp, #88	; 0x58
   107a0:			; <UNDEFINED> instruction: 0x4619461a
   107a4:	bl	1dce784 <ftello64@plt+0x1dc7838>
   107a8:	andls	r4, r2, r4, lsl #12
   107ac:	suble	r2, r1, r0, lsl #16
   107b0:	ldrtmi	r4, [r2], -r3, lsl #12
   107b4:	tstcs	r0, r1, lsl #16
   107b8:	bl	ffd4e794 <ftello64@plt+0xffd47848>
   107bc:	ldrtmi	r4, [r0], -r4, lsl #12
   107c0:	stc	7, cr15, [lr], #-980	; 0xfffffc2c
   107c4:	cmple	r3, r0, lsl #24
   107c8:	tstlt	sp, r1, lsl #24
   107cc:			; <UNDEFINED> instruction: 0xf7f54620
   107d0:	mlavs	r8, r0, sp, lr
   107d4:	strtmi	r4, [r0], -r7, lsr #18
   107d8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   107dc:	ldc	7, cr15, [r8, #980]!	; 0x3d4
   107e0:	stmdacs	r0, {r2, r9, sl, lr}
   107e4:			; <UNDEFINED> instruction: 0xf7f5d03a
   107e8:	strmi	lr, [r5], -r0, lsl #22
   107ec:			; <UNDEFINED> instruction: 0xf7f54620
   107f0:	smlatbcs	r0, sl, fp, lr
   107f4:	strtmi	sl, [r8], -r2, lsl #20
   107f8:	stcl	7, cr15, [r8], {245}	; 0xf5
   107fc:	movtlt	r4, #34305	; 0x8601
   10800:	cdpge	12, 0, cr9, cr3, cr2, {0}
   10804:	ldclcs	3, cr2, [pc], #-512	; 1060c <ftello64@plt+0x96c0>
   10808:	svclt	0x00844630
   1080c:	strls	r2, [r2], #-1151	; 0xfffffb81
   10810:			; <UNDEFINED> instruction: 0xf7f54622
   10814:	blge	94bcb4 <ftello64@plt+0x944d68>
   10818:	movwcs	r4, #1052	; 0x41c
   1081c:	stccc	8, cr15, [r4], {4}
   10820:			; <UNDEFINED> instruction: 0xf7f54628
   10824:	stmdals	r1, {r4, r7, r8, r9, fp, sp, lr, pc}
   10828:	bl	fe34e804 <ftello64@plt+0xfe3478b8>
   1082c:			; <UNDEFINED> instruction: 0xf7f54630
   10830:	and	lr, r3, r4, lsl lr
   10834:			; <UNDEFINED> instruction: 0xf7f54630
   10838:			; <UNDEFINED> instruction: 0x4620ebf4
   1083c:	blmi	32307c <ftello64@plt+0x31c130>
   10840:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10844:	blls	8ea8b4 <ftello64@plt+0x8e3968>
   10848:	qaddle	r4, sl, ip
   1084c:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
   10850:	ldrb	r2, [r3, r0]!
   10854:			; <UNDEFINED> instruction: 0xf88dae03
   10858:	strb	r0, [r1, ip]!
   1085c:			; <UNDEFINED> instruction: 0xf7f59801
   10860:			; <UNDEFINED> instruction: 0x4620eb72
   10864:			; <UNDEFINED> instruction: 0xf7f5e7ea
   10868:	svclt	0x0000ec34
   1086c:	andeq	lr, r4, ip, lsr #3
   10870:	andeq	r0, r0, r4, ror #12
   10874:	muleq	r2, r6, ip
   10878:	andeq	lr, r4, r8, ror #1
   1087c:	tstcs	r0, fp, asr #20
   10880:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
   10884:	svcmi	0x00f0e92d
   10888:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   1088c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   10890:			; <UNDEFINED> instruction: 0xf04f9309
   10894:			; <UNDEFINED> instruction: 0xf7f50300
   10898:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   1089c:			; <UNDEFINED> instruction: 0x4604d072
   108a0:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
   108a4:	strtmi	sl, [r2], -r4, lsl #18
   108a8:	andcs	r4, r2, r3, lsl #12
   108ac:	stmia	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   108b0:			; <UNDEFINED> instruction: 0xf7f54620
   108b4:			; <UNDEFINED> instruction: 0x4628ebb6
   108b8:	ldcl	7, cr15, [sl, #980]!	; 0x3d4
   108bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   108c0:	stmdavc	r3, {r5, r6, ip, lr, pc}
   108c4:	cmple	r3, r8, lsr #22
   108c8:	andcc	sl, r1, r3, lsl #18
   108cc:			; <UNDEFINED> instruction: 0xf7f5220a
   108d0:			; <UNDEFINED> instruction: 0xf8ddeeba
   108d4:			; <UNDEFINED> instruction: 0xf89bb00c
   108d8:	blcs	e9c8e0 <ftello64@plt+0xe95994>
   108dc:	cmple	r4, r1, lsl #13
   108e0:	subeq	r3, r0, r5, lsl r0
   108e4:	stmib	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   108e8:	stmdacs	r0, {r7, r9, sl, lr}
   108ec:	ldcmi	0, cr13, [r1, #-356]!	; 0xfffffe9c
   108f0:	streq	pc, [pc], #-269	; 108f8 <ftello64@plt+0x99ac>
   108f4:	beq	90cd30 <ftello64@plt+0x905de4>
   108f8:	ldrbtmi	r9, [sp], #-3
   108fc:	svcvs	0x0001f814
   10900:			; <UNDEFINED> instruction: 0xf04f462b
   10904:	strdcs	r3, [r1, -pc]
   10908:			; <UNDEFINED> instruction: 0xf7f59600
   1090c:	blls	10c714 <ftello64@plt+0x1057c8>
   10910:			; <UNDEFINED> instruction: 0xf1034554
   10914:	andls	r0, r3, r2
   10918:	ldfnep	f5, [sl], {240}	; 0xf0
   1091c:	eorcs	r9, lr, #805306368	; 0x30000000
   10920:	bls	ecb90 <ftello64@plt+0xe5c44>
   10924:	svceq	0x0000f1b9
   10928:	ldrbmi	sp, [r9], #17
   1092c:			; <UNDEFINED> instruction: 0xf816465e
   10930:	ldrmi	r4, [r0], -r1, lsl #30
   10934:			; <UNDEFINED> instruction: 0xf04f462b
   10938:	strdcs	r3, [r1, -pc]
   1093c:			; <UNDEFINED> instruction: 0xf7f59400
   10940:	bls	10c6e0 <ftello64@plt+0x105794>
   10944:			; <UNDEFINED> instruction: 0xf102454e
   10948:	andls	r0, r3, #536870912	; 0x20000000
   1094c:	movwcs	sp, #495	; 0x1ef
   10950:	andsvc	r4, r3, r8, lsr r6
   10954:	bl	194e930 <ftello64@plt+0x19479e4>
   10958:	blmi	5631bc <ftello64@plt+0x55c270>
   1095c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10960:	blls	26a9d0 <ftello64@plt+0x263a84>
   10964:	tstle	sl, sl, asr r0
   10968:	andlt	r4, fp, r0, asr #12
   1096c:	svchi	0x00f0e8bd
   10970:			; <UNDEFINED> instruction: 0xf04f4812
   10974:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
   10978:			; <UNDEFINED> instruction: 0xfff0f01c
   1097c:			; <UNDEFINED> instruction: 0xf7f54638
   10980:	ubfx	lr, r0, #22, #10
   10984:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10988:	stmdami	sp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1098c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10990:			; <UNDEFINED> instruction: 0xf01c4478
   10994:	ldrtmi	pc, [r8], -r3, ror #31	; <UNPREDICTABLE>
   10998:	bl	10ce974 <ftello64@plt+0x10c7a28>
   1099c:			; <UNDEFINED> instruction: 0xf7f5e7dc
   109a0:			; <UNDEFINED> instruction: 0x4638eb98
   109a4:	bl	f4e980 <ftello64@plt+0xf47a34>
   109a8:	svclt	0x0000e7d6
   109ac:	andeq	lr, r4, r6, lsr #1
   109b0:	andeq	r0, r0, r4, ror #12
   109b4:	andeq	r2, r3, sl, lsl #1
   109b8:	andeq	sp, r4, ip, asr #31
   109bc:	andeq	r2, r3, sl, asr #15
   109c0:	ldrdeq	r2, [r3], -r0
   109c4:	svcmi	0x00f0e92d
   109c8:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   109cc:	blmi	fe9735dc <ftello64@plt+0xfe96c690>
   109d0:	stmdbge	r8, {r0, r1, r3, r7, ip, sp, pc}
   109d4:	bmi	fe9351e4 <ftello64@plt+0xfe92e298>
   109d8:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
   109dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   109e0:			; <UNDEFINED> instruction: 0xf04f9309
   109e4:	andls	r0, r1, r0, lsl #6
   109e8:	svc	0x0070f7f5
   109ec:	ldrbtmi	r4, [fp], #-2975	; 0xfffff461
   109f0:	ldrmi	r9, [sl], -r3, lsl #6
   109f4:	stmdacs	r0, {r0, r1, r7, r9, ip, sp, pc}
   109f8:	blcs	ec0660 <ftello64@plt+0xeb9714>
   109fc:	sbcshi	pc, r5, r0, asr #32
   10a00:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   10a04:	ldrbcc	pc, [pc, #79]!	; 10a5b <ftello64@plt+0x9b0f>	; <UNPREDICTABLE>
   10a08:			; <UNDEFINED> instruction: 0xf1b9464c
   10a0c:	eorsle	r0, lr, r0, lsl #30
   10a10:	subslt	pc, ip, #14614528	; 0xdf0000
   10a14:	beq	4cb58 <ftello64@plt+0x45c0c>
   10a18:	teqcs	sl, r6	; <illegal shifter operand>
   10a1c:			; <UNDEFINED> instruction: 0x464844fb
   10a20:	tsteq	r4, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
   10a24:			; <UNDEFINED> instruction: 0x3664447e
   10a28:	mcr	6, 0, r4, cr8, cr5, {2}
   10a2c:			; <UNDEFINED> instruction: 0x46543a10
   10a30:	msreq	CPSR_f, #-1073741822	; 0xc0000002
   10a34:	movwls	r4, #18128	; 0x46d0
   10a38:	teqeq	ip, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
   10a3c:			; <UNDEFINED> instruction: 0xf7f59305
   10a40:	biclt	lr, r8, sl, asr #28
   10a44:			; <UNDEFINED> instruction: 0xf8074607
   10a48:	stmdavc	r2, {r0, r8, r9, fp, pc}^
   10a4c:	rsbsle	r2, ip, r3, asr #20
   10a50:			; <UNDEFINED> instruction: 0x46484631
   10a54:	ldmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10a58:	stmdacs	r0, {r1, r3, r8, sp}
   10a5c:	svclt	0x00084638
   10a60:			; <UNDEFINED> instruction: 0xf7f52401
   10a64:	teqlt	r8, r8, lsr lr
   10a68:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   10a6c:			; <UNDEFINED> instruction: 0x4648213a
   10a70:	mrc	7, 1, APSR_nzcv, cr0, cr5, {7}
   10a74:	mvnle	r2, r0, lsl #16
   10a78:			; <UNDEFINED> instruction: 0xf7f59808
   10a7c:			; <UNDEFINED> instruction: 0xf1baead2
   10a80:			; <UNDEFINED> instruction: 0xf04f0f00
   10a84:	movwls	r0, #33536	; 0x8300
   10a88:			; <UNDEFINED> instruction: 0xf04fbf08
   10a8c:	stmdals	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   10a90:			; <UNDEFINED> instruction: 0xf7f5a907
   10a94:	addlt	lr, r3, #132, 18	; 0x210000
   10a98:	blcs	ea22b8 <ftello64@plt+0xe9b36c>
   10a9c:	blls	204b5c <ftello64@plt+0x1fdc10>
   10aa0:	strls	r4, [r7, #-29]	; 0xffffffe3
   10aa4:			; <UNDEFINED> instruction: 0xf0402800
   10aa8:	blls	30cb4 <ftello64@plt+0x29d68>
   10aac:	eorsle	r2, r4, r4, lsl #22
   10ab0:	blcs	1776b8 <ftello64@plt+0x17076c>
   10ab4:	addhi	pc, sp, r0
   10ab8:			; <UNDEFINED> instruction: 0xf0129a00
   10abc:	ldrmi	r0, [r3], -r1, lsl #30
   10ac0:	movwcs	fp, #53012	; 0xcf14
   10ac4:	andsmi	r2, sp, #201326592	; 0xc000000
   10ac8:	blls	c4f74 <ftello64@plt+0xbe028>
   10acc:	bcs	ff860 <ftello64@plt+0xf8914>
   10ad0:	adcshi	pc, r8, r0
   10ad4:	blcs	b76dc <ftello64@plt+0xb0790>
   10ad8:	adcshi	pc, fp, r0
   10adc:	andcs	r9, r5, #0, 22
   10ae0:	blcs	76af0 <ftello64@plt+0x6fba4>
   10ae4:	adchi	pc, r9, r0
   10ae8:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
   10aec:	b	ff64eac8 <ftello64@plt+0xff647b7c>
   10af0:			; <UNDEFINED> instruction: 0xff02f01c
   10af4:	vmvn.i32	q9, #13	; 0x0000000d
   10af8:	ands	r3, r8, r0
   10afc:	bls	e3880 <ftello64@plt+0xdc934>
   10b00:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}^
   10b04:	blls	3cfb8 <ftello64@plt+0x3606c>
   10b08:	blcs	77318 <ftello64@plt+0x703cc>
   10b0c:	bcs	40a74 <ftello64@plt+0x39b28>
   10b10:	blls	44d10 <ftello64@plt+0x3ddc4>
   10b14:	blcs	135f38 <ftello64@plt+0x12efec>
   10b18:	strteq	sp, [sl], sl, asr #3
   10b1c:	andcs	sp, r0, r1, lsl #10
   10b20:	blls	c8b3c <ftello64@plt+0xc1bf0>
   10b24:	rsbsle	r2, ip, r0, lsl #22
   10b28:	vmvn.i32	q9, #13	; 0x0000000d
   10b2c:	bmi	151cb34 <ftello64@plt+0x1515be8>
   10b30:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   10b34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10b38:	subsmi	r9, sl, r9, lsl #22
   10b3c:	addshi	pc, r0, r0, asr #32
   10b40:	ldc	0, cr11, [sp], #44	; 0x2c
   10b44:	pop	{r1, r8, r9, fp, pc}
   10b48:	usub8mi	r8, r9, r0
   10b4c:			; <UNDEFINED> instruction: 0xf7f54648
   10b50:	stmdblt	r0!, {r5, r8, fp, sp, lr, pc}
   10b54:	ldreq	pc, [r5, #-69]	; 0xffffffbb
   10b58:	beq	8cc9c <ftello64@plt+0x85d50>
   10b5c:	mrc	7, 0, lr, cr8, cr8, {3}
   10b60:			; <UNDEFINED> instruction: 0x46481a10
   10b64:	ldmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b68:			; <UNDEFINED> instruction: 0xf045b920
   10b6c:			; <UNDEFINED> instruction: 0xf04f0511
   10b70:	strb	r0, [sp, -r1, lsl #20]!
   10b74:	strbmi	r9, [r8], -r4, lsl #18
   10b78:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b7c:	eorsle	r2, lr, r0, lsl #16
   10b80:	strbmi	r9, [r8], -r5, lsl #18
   10b84:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b88:	eorsle	r2, sp, r0, lsl #16
   10b8c:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   10b90:			; <UNDEFINED> instruction: 0xf7f54648
   10b94:			; <UNDEFINED> instruction: 0xf04fe8fe
   10b98:	stmdacs	r0, {r0, r9, fp}
   10b9c:	svcge	0x0058f47f
   10ba0:	streq	pc, [r3, #-69]	; 0xffffffbb
   10ba4:	beq	8cce8 <ftello64@plt+0x85d9c>
   10ba8:			; <UNDEFINED> instruction: 0x4606e752
   10bac:	andcs	r4, r5, #868352	; 0xd4000
   10bb0:	ldrbtmi	r2, [r9], #-0
   10bb4:	b	1d4eb90 <ftello64@plt+0x1d47c44>
   10bb8:	ldrtmi	r4, [r0], -r4, lsl #12
   10bbc:	stmda	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10bc0:	strtmi	r4, [r0], -r1, lsl #12
   10bc4:	mcr2	0, 6, pc, cr10, cr12, {0}	; <UNPREDICTABLE>
   10bc8:			; <UNDEFINED> instruction: 0xf7f59808
   10bcc:	ldrtmi	lr, [r0], -sl, lsr #20
   10bd0:	stclne	7, cr14, [fp], #-692	; 0xfffffd4c
   10bd4:			; <UNDEFINED> instruction: 0xf005d004
   10bd8:	b	1552160 <ftello64@plt+0x154b214>
   10bdc:	orrsle	r0, lr, r4, lsl #6
   10be0:	blcs	377f0 <ftello64@plt+0x308a4>
   10be4:	stmdbmi	r8!, {r5, r7, r8, ip, lr, pc}
   10be8:	andcs	r4, r5, #24, 12	; 0x1800000
   10bec:			; <UNDEFINED> instruction: 0xf7f54479
   10bf0:			; <UNDEFINED> instruction: 0xf01cea58
   10bf4:	rsbscs	pc, sp, r1, lsl #29
   10bf8:	andcc	pc, r0, r0, asr #5
   10bfc:			; <UNDEFINED> instruction: 0xf045e797
   10c00:			; <UNDEFINED> instruction: 0xf04f0501
   10c04:	str	r0, [r3, -r1, lsl #20]!
   10c08:	beq	8cd4c <ftello64@plt+0x85e00>
   10c0c:			; <UNDEFINED> instruction: 0xe71f2517
   10c10:	andcs	r4, r5, #491520	; 0x78000
   10c14:	ldrbtmi	r2, [r9], #-0
   10c18:	b	10cebf4 <ftello64@plt+0x10c7ca8>
   10c1c:	mcr2	0, 3, pc, cr12, cr12, {0}	; <UNPREDICTABLE>
   10c20:	ldmdbmi	fp, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   10c24:	andcs	r4, r5, #24, 12	; 0x1800000
   10c28:			; <UNDEFINED> instruction: 0xf7f54479
   10c2c:			; <UNDEFINED> instruction: 0xf01cea3a
   10c30:	rsbscs	pc, sp, r3, ror #28
   10c34:	andcc	pc, r0, r0, asr #5
   10c38:	ldmdbmi	r6, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   10c3c:			; <UNDEFINED> instruction: 0xf7f54479
   10c40:	smmlar	r5, r0, sl, lr
   10c44:			; <UNDEFINED> instruction: 0x46184914
   10c48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10c4c:	b	a4ec28 <ftello64@plt+0xa47cdc>
   10c50:	ldmdbmi	r2, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   10c54:	stmdals	r2, {r0, r2, r9, sp}
   10c58:			; <UNDEFINED> instruction: 0xf7f54479
   10c5c:	strb	lr, [r7, -r2, lsr #20]
   10c60:	b	dcec3c <ftello64@plt+0xdc7cf0>
   10c64:	andeq	r0, r0, r4, ror #12
   10c68:	andeq	sp, r4, lr, asr #30
   10c6c:	andeq	sp, r4, sl, lsr pc
   10c70:	andeq	r2, r3, ip, ror r9
   10c74:	andeq	r2, r3, r4, ror r9
   10c78:	andeq	r2, r3, lr, ror #16
   10c7c:	andeq	r0, r0, ip, asr #13
   10c80:	strdeq	sp, [r4], -r6
   10c84:	andeq	r2, r3, r2, ror #12
   10c88:	muleq	r3, r0, r6
   10c8c:	andeq	r2, r3, lr, asr #11
   10c90:	andeq	r2, r3, r8, lsl r6
   10c94:	strdeq	r2, [r3], -r0
   10c98:	andeq	r2, r3, r6, ror r6
   10c9c:	andeq	r2, r3, r0, lsr #13
   10ca0:	blmi	6a350c <ftello64@plt+0x69c5c0>
   10ca4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   10ca8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   10cac:	stmdbge	r1, {r2, r3, r9, sl, lr}
   10cb0:	movwls	r6, #14363	; 0x381b
   10cb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10cb8:	svc	0x00eef7f5
   10cbc:			; <UNDEFINED> instruction: 0xb1b4b1b8
   10cc0:	strmi	sl, [r6], -r2, lsl #26
   10cc4:	stmdavs	r4!, {r0, sp, lr, pc}
   10cc8:	stmdavs	r0!, {r2, r3, r7, r8, ip, sp, pc}^
   10ccc:			; <UNDEFINED> instruction: 0xf7f54629
   10cd0:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   10cd4:	ldmib	sp, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   10cd8:	addsmi	r2, sl, #67108864	; 0x4000000
   10cdc:			; <UNDEFINED> instruction: 0x4601d1f3
   10ce0:			; <UNDEFINED> instruction: 0xf7f54630
   10ce4:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
   10ce8:	andcs	sp, r1, sp, ror #3
   10cec:	andcs	lr, r0, r0
   10cf0:	blmi	1a3514 <ftello64@plt+0x19c5c8>
   10cf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10cf8:	blls	ead68 <ftello64@plt+0xe3e1c>
   10cfc:	qaddle	r4, sl, r1
   10d00:	ldcllt	0, cr11, [r0, #-16]!
   10d04:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10d08:	andeq	sp, r4, r4, lsl #25
   10d0c:	andeq	r0, r0, r4, ror #12
   10d10:	andeq	sp, r4, r4, lsr ip
   10d14:	mvnsmi	lr, sp, lsr #18
   10d18:	strmi	r4, [lr], -r7, lsl #12
   10d1c:	tstcs	r0, r0, lsl r6
   10d20:			; <UNDEFINED> instruction: 0xf7f54614
   10d24:	smlabbcs	r0, lr, fp, lr
   10d28:	strtmi	r4, [r0], -r5, lsl #12
   10d2c:	ldm	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d30:	svclt	0x00181e2c
   10d34:	svccs	0x00002401
   10d38:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   10d3c:	orrlt	r4, ip, r0, lsl #13
   10d40:			; <UNDEFINED> instruction: 0x46294638
   10d44:	stmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d48:	stmiblt	r0!, {r2, r9, sl, lr}
   10d4c:	svclt	0x00182e00
   10d50:	svceq	0x0000f1b8
   10d54:	ldrtmi	sp, [r0], -r6
   10d58:			; <UNDEFINED> instruction: 0xf7f54641
   10d5c:	blx	fec4adcc <ftello64@plt+0xfec43e80>
   10d60:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   10d64:			; <UNDEFINED> instruction: 0xf7f54628
   10d68:			; <UNDEFINED> instruction: 0x4640e95c
   10d6c:	ldmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10d70:	pop	{r5, r9, sl, lr}
   10d74:	strcs	r8, [r0], #-496	; 0xfffffe10
   10d78:	svclt	0x0000e7f4
   10d7c:	tstcs	r0, sl, lsl #12
   10d80:	svclt	0x0000e620
   10d84:	mrscs	r2, R9_usr
   10d88:	svclt	0x0000e61c
   10d8c:	mrscs	r2, R10_usr
   10d90:	svclt	0x0000e618
   10d94:	mrscs	r2, R11_usr
   10d98:	svclt	0x0000e614
   10d9c:	mrscs	r2, R12_usr
   10da0:	svclt	0x0000e610
   10da4:	mrscs	r2, SP_usr
   10da8:	svclt	0x0000e60c
   10dac:	blmi	6a3618 <ftello64@plt+0x69c6cc>
   10db0:	push	{r1, r3, r4, r5, r6, sl, lr}
   10db4:	strcs	r4, [r0], #-496	; 0xfffffe10
   10db8:	ldrdlt	r5, [r4], r3
   10dbc:	ldrsbhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   10dc0:	ldmdavs	fp, {r1, r8, r9, sl, fp, sp, pc}
   10dc4:			; <UNDEFINED> instruction: 0xf04f9303
   10dc8:	strmi	r0, [r6], -r0, lsl #6
   10dcc:			; <UNDEFINED> instruction: 0x462544f8
   10dd0:	stmdals	r2, {r0, r2, sp, lr, pc}
   10dd4:			; <UNDEFINED> instruction: 0xf7f44641
   10dd8:	asrslt	lr, ip	; <illegal shifter operand>
   10ddc:	movwcs	r3, #1025	; 0x401
   10de0:			; <UNDEFINED> instruction: 0x4621463a
   10de4:	strls	r4, [r1, #-1584]	; 0xfffff9d0
   10de8:			; <UNDEFINED> instruction: 0xf7f69500
   10dec:	stmdacs	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
   10df0:	andcs	sp, r0, pc, ror #1
   10df4:	blmi	223624 <ftello64@plt+0x21c6d8>
   10df8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10dfc:	blls	eae6c <ftello64@plt+0xe3f20>
   10e00:	qaddle	r4, sl, r4
   10e04:	pop	{r2, ip, sp, pc}
   10e08:	strdcs	r8, [r1], -r0
   10e0c:			; <UNDEFINED> instruction: 0xf7f5e7f2
   10e10:	svclt	0x0000e960
   10e14:	andeq	sp, r4, r8, ror fp
   10e18:	andeq	r0, r0, r4, ror #12
   10e1c:			; <UNDEFINED> instruction: 0x000325b4
   10e20:	andeq	sp, r4, r0, lsr fp
   10e24:	blmi	5e3684 <ftello64@plt+0x5dc738>
   10e28:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   10e2c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   10e30:	stmdbge	r1, {r0, r2, r3, r9, sl, lr}
   10e34:	movwls	r6, #14363	; 0x381b
   10e38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e3c:	svc	0x002cf7f5
   10e40:	strmi	fp, [r4], -r8, asr #2
   10e44:	strtmi	sl, [r8], -r2, lsl #18
   10e48:	svc	0x0026f7f5
   10e4c:	ldmib	sp, {r3, r4, r8, ip, sp, pc}^
   10e50:	addsmi	r2, sl, #67108864	; 0x4000000
   10e54:	andcs	sp, r0, sl
   10e58:	blmi	2a368c <ftello64@plt+0x29c740>
   10e5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10e60:	blls	eaed0 <ftello64@plt+0xe3f84>
   10e64:	qaddle	r4, sl, r9
   10e68:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10e6c:	strtmi	r4, [r0], -r1, lsl #12
   10e70:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e74:			; <UNDEFINED> instruction: 0xf080fab0
   10e78:	strb	r0, [sp, r0, asr #18]!
   10e7c:	stmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e80:	andeq	sp, r4, r0, lsl #22
   10e84:	andeq	r0, r0, r4, ror #12
   10e88:	andeq	sp, r4, ip, asr #21
   10e8c:	mvnsmi	lr, sp, lsr #18
   10e90:	ldrtmi	r4, [r0], -lr, lsl #12
   10e94:			; <UNDEFINED> instruction: 0x46156811
   10e98:			; <UNDEFINED> instruction: 0xf7ff461f
   10e9c:	strcs	pc, [r0], #-3841	; 0xfffff0ff
   10ea0:			; <UNDEFINED> instruction: 0x4620b110
   10ea4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10ea8:	tstcs	r4, r4, lsl #12
   10eac:			; <UNDEFINED> instruction: 0xf7f52001
   10eb0:	strmi	lr, [r0], r2, lsl #26
   10eb4:	subvs	fp, r6, r8, ror #2
   10eb8:			; <UNDEFINED> instruction: 0xf7f54630
   10ebc:	stmdavs	fp!, {r3, r4, r5, r9, fp, sp, lr, pc}
   10ec0:			; <UNDEFINED> instruction: 0xf8c84620
   10ec4:			; <UNDEFINED> instruction: 0xf8c57008
   10ec8:			; <UNDEFINED> instruction: 0xf8c88000
   10ecc:	pop	{ip, sp}
   10ed0:			; <UNDEFINED> instruction: 0xf7f581f0
   10ed4:	tstlt	r8, r4, lsl ip
   10ed8:	andcc	pc, r0, r0, asr #5
   10edc:	strb	r4, [r0, r4, lsl #12]!
   10ee0:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
   10ee4:	strtmi	r4, [r5], -r4, lsl #12
   10ee8:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
   10eec:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   10ef0:			; <UNDEFINED> instruction: 0xf7f54628
   10ef4:	stccs	8, cr14, [r0], {150}	; 0x96
   10ef8:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   10efc:	svclt	0x00004770
   10f00:	svcmi	0x00f0e92d
   10f04:	cfstr32	mvfx2, [sp, #-0]
   10f08:	strmi	r8, [r1], r2, lsl #22
   10f0c:			; <UNDEFINED> instruction: 0x46084cb9
   10f10:			; <UNDEFINED> instruction: 0x462a4617
   10f14:	addslt	r4, r7, ip, ror r4
   10f18:	beq	94d354 <ftello64@plt+0x946408>
   10f1c:	blmi	fedb5b38 <ftello64@plt+0xfedaebec>
   10f20:	stmiapl	r3!, {r0, r4, r6, r9, sl, lr}^
   10f24:	tstls	r5, #1769472	; 0x1b0000
   10f28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10f2c:			; <UNDEFINED> instruction: 0xf0299506
   10f30:			; <UNDEFINED> instruction: 0x4604fcdd
   10f34:			; <UNDEFINED> instruction: 0x4628b1d8
   10f38:	mcr2	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
   10f3c:			; <UNDEFINED> instruction: 0xf7f49806
   10f40:	movwcs	lr, #40632	; 0x9eb8
   10f44:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   10f48:	svccc	0x00fff1b4
   10f4c:	ldrmi	fp, [ip], -r8, lsl #30
   10f50:	blmi	fea63a00 <ftello64@plt+0xfea5cab4>
   10f54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10f58:	blls	56afc8 <ftello64@plt+0x56407c>
   10f5c:			; <UNDEFINED> instruction: 0xf040405a
   10f60:			; <UNDEFINED> instruction: 0x46208135
   10f64:	ldc	0, cr11, [sp], #92	; 0x5c
   10f68:	pop	{r1, r8, r9, fp, pc}
   10f6c:			; <UNDEFINED> instruction: 0xf7f98ff0
   10f70:	strmi	pc, [r5], -r5, ror #27
   10f74:			; <UNDEFINED> instruction: 0xf0002800
   10f78:	blge	1b1298 <ftello64@plt+0x1aa34c>
   10f7c:	strtmi	r4, [r0], r3, lsr #13
   10f80:	bcc	44c7a8 <ftello64@plt+0x44585c>
   10f84:	ldrbmi	r2, [r2], -r1, lsl #6
   10f88:	strbmi	r4, [r8], -r9, lsr #12
   10f8c:			; <UNDEFINED> instruction: 0xf866f7fa
   10f90:	cmplt	r8, r6, lsl #12
   10f94:	svclt	0x00082c00
   10f98:			; <UNDEFINED> instruction: 0x46404634
   10f9c:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10fa0:			; <UNDEFINED> instruction: 0xf7f54658
   10fa4:			; <UNDEFINED> instruction: 0xe7c6e83e
   10fa8:	bne	44c810 <ftello64@plt+0x4458c4>
   10fac:			; <UNDEFINED> instruction: 0xf7f94628
   10fb0:	strmi	pc, [r6], -sp, ror #29
   10fb4:	mvnle	r2, r0, lsl #16
   10fb8:			; <UNDEFINED> instruction: 0xf1b89b06
   10fbc:	andsle	r0, r9, r0, lsl #30
   10fc0:	andcs	fp, r0, #-1140850688	; 0xbc000000
   10fc4:			; <UNDEFINED> instruction: 0x46114618
   10fc8:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   10fcc:	adcslt	r4, r3, #6291456	; 0x600000
   10fd0:			; <UNDEFINED> instruction: 0xd1292b7d
   10fd4:	bls	1bdc2c <ftello64@plt+0x1b6ce0>
   10fd8:			; <UNDEFINED> instruction: 0x46404659
   10fdc:	mrc2	7, 4, pc, cr10, cr15, {7}
   10fe0:			; <UNDEFINED> instruction: 0xf0002800
   10fe4:	stmdals	r6, {r4, r6, r7, pc}
   10fe8:			; <UNDEFINED> instruction: 0xf7f44634
   10fec:	movwcs	lr, #3682	; 0xe62
   10ff0:	strb	r9, [r7, r6, lsl #6]
   10ff4:	ldrmi	r4, [r8], -r1, asr #12
   10ff8:	b	8cefd4 <ftello64@plt+0x8c8088>
   10ffc:			; <UNDEFINED> instruction: 0x46804631
   11000:			; <UNDEFINED> instruction: 0xf7f49806
   11004:	blls	1ccd34 <ftello64@plt+0x1c5de8>
   11008:	svccs	0x00004683
   1100c:			; <UNDEFINED> instruction: 0x4618d1d9
   11010:	tstcs	r1, sl, lsr r6
   11014:	ldc2l	7, cr15, [r6], {255}	; 0xff
   11018:	ldrb	r4, [r8, r6, lsl #12]
   1101c:			; <UNDEFINED> instruction: 0xf7f49806
   11020:	strls	lr, [r6], #-3656	; 0xfffff1b8
   11024:			; <UNDEFINED> instruction: 0xe7ad4634
   11028:	svclt	0x00182e00
   1102c:			; <UNDEFINED> instruction: 0xd1b42c00
   11030:			; <UNDEFINED> instruction: 0xf0402e00
   11034:	blge	1f12dc <ftello64@plt+0x1ea390>
   11038:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx7
   1103c:	movwcs	r3, #6672	; 0x1a10
   11040:			; <UNDEFINED> instruction: 0x46294652
   11044:			; <UNDEFINED> instruction: 0xf7fa4648
   11048:	mcrrne	8, 0, pc, r3, cr9	; <UNPREDICTABLE>
   1104c:	blls	2051e8 <ftello64@plt+0x1fe29c>
   11050:			; <UNDEFINED> instruction: 0xf0402800
   11054:	andls	r8, r8, r4, asr #1
   11058:	suble	r2, sp, r0, lsl #22
   1105c:	strtmi	sl, [r8], -r8, lsl #18
   11060:	mrc2	7, 4, pc, cr4, cr9, {7}
   11064:	stmdacs	r0, {r2, r9, sl, lr}
   11068:	bls	24553c <ftello64@plt+0x23e5f0>
   1106c:			; <UNDEFINED> instruction: 0x46404659
   11070:	mrc2	7, 2, pc, cr0, cr15, {7}
   11074:	stmdals	r8, {r5, r8, r9, ip, sp, pc}
   11078:			; <UNDEFINED> instruction: 0x4622b17f
   1107c:			; <UNDEFINED> instruction: 0xf7ff4621
   11080:	addlt	pc, r3, #41216	; 0xa100
   11084:	blcs	1f770ac <ftello64@plt+0x1f70160>
   11088:	stmdbls	r7, {r0, r1, r2, r3, ip, lr, pc}
   1108c:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   11090:	stmdals	r8, {r5, r6, r7, r8, ip, sp, pc}
   11094:	mcr	7, 0, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   11098:			; <UNDEFINED> instruction: 0x463ae7d1
   1109c:			; <UNDEFINED> instruction: 0xf7ff2101
   110a0:	addlt	pc, r3, #37120	; 0x9100
   110a4:	blcs	1f770cc <ftello64@plt+0x1f70180>
   110a8:	strmi	sp, [r1], -pc, ror #3
   110ac:	bcs	44c914 <ftello64@plt+0x4459c8>
   110b0:	strbmi	r2, [r8], -r0, lsl #6
   110b4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   110b8:			; <UNDEFINED> instruction: 0xf7f49808
   110bc:			; <UNDEFINED> instruction: 0xe7beedfa
   110c0:	stmdbls	r7, {r3, fp, ip, pc}
   110c4:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   110c8:	mvnle	r2, r0, lsl #16
   110cc:			; <UNDEFINED> instruction: 0xf7f49808
   110d0:	stmdals	r7, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   110d4:			; <UNDEFINED> instruction: 0xf7ff246b
   110d8:	strbmi	pc, [r0], -r3, lsl #30	; <UNPREDICTABLE>
   110dc:	svc	0x00a0f7f4
   110e0:			; <UNDEFINED> instruction: 0xf7f44658
   110e4:			; <UNDEFINED> instruction: 0xf2c0ef9e
   110e8:	strtmi	r3, [r8], -r0, lsl #8
   110ec:	stc2	7, cr15, [r8, #996]	; 0x3e4
   110f0:			; <UNDEFINED> instruction: 0xf7f49806
   110f4:			; <UNDEFINED> instruction: 0xe72bedde
   110f8:	bcs	44c960 <ftello64@plt+0x445a14>
   110fc:	stmdbls	r6, {r3, r6, r9, sl, lr}
   11100:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   11104:			; <UNDEFINED> instruction: 0xf7f9e7aa
   11108:	stmdals	r6, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1110c:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
   11110:	stcl	7, cr15, [lr, #976]	; 0x3d0
   11114:	strcc	pc, [r0], #-704	; 0xfffffd40
   11118:	stmdals	r7, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   1111c:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   11120:			; <UNDEFINED> instruction: 0xf7f44640
   11124:	usub16mi	lr, r8, lr
   11128:	svc	0x007af7f4
   1112c:	stmdals	r6, {r0, r2, r8, r9, fp, ip, pc}
   11130:			; <UNDEFINED> instruction: 0xf7ff6819
   11134:	bllt	1050810 <ftello64@plt+0x10498c4>
   11138:	bllt	1df7158 <ftello64@plt+0x1df020c>
   1113c:	movwcs	r4, #2608	; 0xa30
   11140:	stmib	sp, {r0, r9, sl, lr}^
   11144:	ldrbtmi	r3, [sl], #-770	; 0xfffffcfe
   11148:	stmib	sp, {r3, r6, r9, sl, lr}^
   1114c:			; <UNDEFINED> instruction: 0xf0043300
   11150:			; <UNDEFINED> instruction: 0x4604fb7f
   11154:			; <UNDEFINED> instruction: 0xf47f2800
   11158:	tstcs	r4, lr, ror #29
   1115c:			; <UNDEFINED> instruction: 0xf7f52001
   11160:	strmi	lr, [r3], -sl, lsr #23
   11164:	strtmi	fp, [r8], -r0, lsr #7
   11168:	stmdbls	r6, {r0, r2, r8, sl, fp, ip, pc}
   1116c:	stmdavs	sl!, {r1, r5, r9, sl, fp, ip, pc}
   11170:	stmib	r3, {r0, r1, r3, r5, sp, lr}^
   11174:	andsvs	r1, sl, r1, lsl #12
   11178:			; <UNDEFINED> instruction: 0xf7f99406
   1117c:	stmdals	r6, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   11180:	ldc	7, cr15, [r6, #976]	; 0x3d0
   11184:	ldrtmi	lr, [r4], -r4, ror #13
   11188:	strtmi	lr, [r8], -r7, lsl #14
   1118c:			; <UNDEFINED> instruction: 0xf7f92400
   11190:	stmdals	r6, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   11194:	stc	7, cr15, [ip, #976]	; 0x3d0
   11198:			; <UNDEFINED> instruction: 0xf7ffe6da
   1119c:			; <UNDEFINED> instruction: 0x4604fabf
   111a0:	strmi	fp, [r1], -r8, asr #2
   111a4:			; <UNDEFINED> instruction: 0xf7fd4648
   111a8:	stmdblt	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   111ac:			; <UNDEFINED> instruction: 0xf7f44620
   111b0:	stmdals	r6, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   111b4:	ldrcs	lr, [r1], #-1986	; 0xfffff83e
   111b8:	strcc	pc, [r0], #-704	; 0xfffffd40
   111bc:			; <UNDEFINED> instruction: 0x4620e795
   111c0:			; <UNDEFINED> instruction: 0xf7f42411
   111c4:			; <UNDEFINED> instruction: 0xf2c0ef2e
   111c8:	str	r3, [lr, r0, lsl #8]
   111cc:	svc	0x0080f7f4
   111d0:	b	fe54f1ac <ftello64@plt+0xfe548260>
   111d4:	vaddw.s8	<illegal reg q13.5>, q0, d8
   111d8:	strmi	r3, [r4], -r0
   111dc:	strmi	lr, [r4], -r5, lsl #15
   111e0:			; <UNDEFINED> instruction: 0xf7ff4618
   111e4:			; <UNDEFINED> instruction: 0x4640fe7d
   111e8:	svc	0x001af7f4
   111ec:			; <UNDEFINED> instruction: 0xf7f44658
   111f0:			; <UNDEFINED> instruction: 0xe77aef18
   111f4:	andeq	sp, r4, r4, lsl sl
   111f8:	andeq	r0, r0, r4, ror #12
   111fc:	ldrdeq	sp, [r4], -r4
   11200:	andeq	r8, r3, lr, ror #10
   11204:	svcmi	0x00f0e92d
   11208:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   1120c:	ldrmi	r8, [lr], -r2, lsl #22
   11210:	strcs	r4, [r0, #-2691]	; 0xfffff57d
   11214:	strmi	r4, [r7], -r3, lsl #23
   11218:			; <UNDEFINED> instruction: 0x4608447a
   1121c:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   11220:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   11224:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   11228:			; <UNDEFINED> instruction: 0xf04f931b
   1122c:	strbmi	r0, [r1], -r0, lsl #6
   11230:			; <UNDEFINED> instruction: 0xf0296035
   11234:			; <UNDEFINED> instruction: 0x4604fb5b
   11238:	strtmi	fp, [r8], -r0, asr #3
   1123c:	stc2l	7, cr15, [r0], #996	; 0x3e4
   11240:	vsubw.s8	q9, q0, d9
   11244:			; <UNDEFINED> instruction: 0xf1b43300
   11248:	svclt	0x00083fff
   1124c:	bmi	1da2ac4 <ftello64@plt+0x1d9bb78>
   11250:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   11254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11258:	subsmi	r9, sl, fp, lsl fp
   1125c:	sbcshi	pc, ip, r0, asr #32
   11260:	andslt	r4, sp, r0, lsr #12
   11264:	blhi	cc560 <ftello64@plt+0xc5614>
   11268:	svchi	0x00f0e8bd
   1126c:	stc2l	7, cr15, [r6], #-996	; 0xfffffc1c
   11270:	beq	64d6ac <ftello64@plt+0x646760>
   11274:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11278:	addshi	pc, r9, r0
   1127c:	strbmi	r2, [r2], -r1, lsl #6
   11280:	ldrtmi	r4, [r8], -r9, lsr #12
   11284:	mcr2	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   11288:	stmdacs	r0, {r2, r9, sl, lr}
   1128c:			; <UNDEFINED> instruction: 0x4631d1d5
   11290:			; <UNDEFINED> instruction: 0xf7f94628
   11294:			; <UNDEFINED> instruction: 0xf1b9fd7b
   11298:	svclt	0x00180300
   1129c:	stmdacs	r0, {r0, r8, r9, sp}
   112a0:	movwcs	fp, #3864	; 0xf18
   112a4:			; <UNDEFINED> instruction: 0x4621b1b3
   112a8:			; <UNDEFINED> instruction: 0x46526830
   112ac:	ldcl	7, cr15, [r8, #980]	; 0x3d4
   112b0:	tstlt	r8, r4, lsl #12
   112b4:	blcs	ebdcc8 <ftello64@plt+0xeb6d7c>
   112b8:	ldr	sp, [lr, r0, ror #1]!
   112bc:	strbmi	r9, [r8], -r6, lsl #18
   112c0:			; <UNDEFINED> instruction: 0xff22f01d
   112c4:	stmdals	r6, {r2, r9, sl, lr}
   112c8:			; <UNDEFINED> instruction: 0xf0002c00
   112cc:			; <UNDEFINED> instruction: 0xf7f4809f
   112d0:	ldrb	lr, [r3, r8, lsr #29]
   112d4:	streq	lr, [r0], #-2649	; 0xfffff5a7
   112d8:	adchi	pc, r0, r0, asr #32
   112dc:	stmib	sp, {r3, r5, r8, r9, fp, ip, pc}^
   112e0:	strls	r4, [r4], #-1043	; 0xfffffbed
   112e4:	ldrmi	lr, [r5], #-2509	; 0xfffff633
   112e8:	cmnle	r5, r0, lsl #22
   112ec:	movwls	r9, #6952	; 0x1b28
   112f0:			; <UNDEFINED> instruction: 0xf10dab05
   112f4:	strls	r0, [r3], #-2908	; 0xfffff4a4
   112f8:	bcc	44cb20 <ftello64@plt+0x445bd4>
   112fc:	strbmi	r2, [r2], -r1, lsl #6
   11300:	ldrtmi	r4, [r8], -r9, lsr #12
   11304:	mcr2	7, 5, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   11308:	strmi	r1, [r3], -r2, asr #24
   1130c:	stmdacs	r0, {r1, r4, r5, r6, ip, lr, pc}
   11310:	andls	sp, r5, r5, ror r1
   11314:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
   11318:	stmib	sp, {r4, r9, fp, ip}^
   1131c:	movwls	r3, #25367	; 0x6317
   11320:	tstcc	r9, #3358720	; 0x334000
   11324:	ldc2	7, cr15, [r2, #-996]!	; 0xfffffc1c
   11328:	cmple	r9, r0, lsl #16
   1132c:	ldmdavs	r0!, {r0, r2, r8, fp, ip, pc}
   11330:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   11334:	bllt	a22b4c <ftello64@plt+0xa1bc00>
   11338:	stmdals	r5, {r3, r5, r8, r9, fp, ip, pc}
   1133c:	eorsle	r2, sp, r0, lsl #22
   11340:			; <UNDEFINED> instruction: 0x4621465a
   11344:	ldcl	7, cr15, [ip, #980]!	; 0x3d4
   11348:			; <UNDEFINED> instruction: 0xf88db108
   1134c:	stmdbge	r6, {r2, r3, r4, r6, lr}
   11350:			; <UNDEFINED> instruction: 0xf7f59805
   11354:			; <UNDEFINED> instruction: 0xf10deca2
   11358:	ldrbmi	r0, [r9], -ip, asr #20
   1135c:	ldrbmi	r4, [r0], -r1, lsl #13
   11360:	ldc	7, cr15, [r6, #-976]	; 0xfffffc30
   11364:	blls	1bf9ac <ftello64@plt+0x1b8a60>
   11368:	stcls	6, cr4, [r4], {73}	; 0x49
   1136c:	adcmi	r9, r3, #65536	; 0x10000
   11370:	movwls	r4, #9754	; 0x261a
   11374:	strtmi	fp, [r2], -r8, lsr #30
   11378:	mrc	7, 2, APSR_nzcv, cr14, cr4, {7}
   1137c:	stmdblt	r8!, {r1, r8, r9, fp, ip, pc}
   11380:	stmdale	r5, {r0, r1, r5, r7, r9, lr}
   11384:			; <UNDEFINED> instruction: 0xf7f49805
   11388:			; <UNDEFINED> instruction: 0xe7b7ec94
   1138c:	ble	ffe5b394 <ftello64@plt+0xffe54448>
   11390:			; <UNDEFINED> instruction: 0xf8cd6830
   11394:			; <UNDEFINED> instruction: 0xf7f49004
   11398:	blls	18c5d0 <ftello64@plt+0x185684>
   1139c:	andscs	r4, r0, #80, 12	; 0x5000000
   113a0:	eorsvs	r4, r3, r9, asr r6
   113a4:	svc	0x00b0f7f4
   113a8:	movwls	r9, #19206	; 0x4b06
   113ac:	vabd.s8	d30, d24, d22
   113b0:			; <UNDEFINED> instruction: 0xf7f90456
   113b4:	vmull.s8	<illegal reg q15.5>, d0, d21
   113b8:	strb	r3, [r8, -r0, lsl #8]
   113bc:	ldcl	7, cr15, [r8], #-976	; 0xfffffc30
   113c0:	strbtcs	r6, [fp], #-2096	; 0xfffff7d0
   113c4:	ldcl	7, cr15, [r4], #-976	; 0xfffffc30
   113c8:	strtmi	r2, [r8], -r0, lsl #6
   113cc:			; <UNDEFINED> instruction: 0xf7f96033
   113d0:	vmov.i32	d31, #2047	; 0x000007ff
   113d4:	ldr	r3, [sl, -r0, lsl #8]!
   113d8:	bge	4eb4a0 <ftello64@plt+0x4e4554>
   113dc:			; <UNDEFINED> instruction: 0xf7f54621
   113e0:			; <UNDEFINED> instruction: 0xb108edb0
   113e4:	submi	pc, ip, sp, lsl #17
   113e8:	stmdbge	r4, {r4, r5, fp, sp, lr}
   113ec:	mrrc	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
   113f0:	ldrb	r9, [sp, -r1]!
   113f4:	strtmi	r9, [r8], -r3, lsl #24
   113f8:	stc2	7, cr15, [r2], {249}	; 0xf9
   113fc:	strmi	lr, [r4], -r7, lsr #14
   11400:			; <UNDEFINED> instruction: 0xf7f46830
   11404:	movwcs	lr, #3158	; 0xc56
   11408:			; <UNDEFINED> instruction: 0xe7f46033
   1140c:	mcr	7, 0, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   11410:			; <UNDEFINED> instruction: 0xf7f94628
   11414:			; <UNDEFINED> instruction: 0xe71afbf5
   11418:	mrc	7, 2, APSR_nzcv, cr10, cr4, {7}
   1141c:	str	r4, [ip, -r4, lsl #12]
   11420:	andeq	sp, r4, r0, lsl r7
   11424:	andeq	r0, r0, r4, ror #12
   11428:	ldrdeq	sp, [r4], -r6
   1142c:	svcmi	0x00f0e92d
   11430:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
   11434:	bicslt	fp, r9, r7, lsl #1
   11438:	ldrdge	pc, [r0], #143	; 0x8f
   1143c:	blmi	c22ea8 <ftello64@plt+0xc1bf5c>
   11440:	ldrbtmi	r4, [sl], #1664	; 0x680
   11444:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
   11448:	blmi	bb605c <ftello64@plt+0xbaf110>
   1144c:	strcs	r4, [r1], -fp, lsr #13
   11450:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   11454:			; <UNDEFINED> instruction: 0xf8db9304
   11458:	ldmdblt	fp, {r2, r3, ip, sp}
   1145c:			; <UNDEFINED> instruction: 0xf7f44639
   11460:			; <UNDEFINED> instruction: 0xb140ec98
   11464:	stmdbvs	r0!, {r2, r3, r4, r6, r9, sl, lr}
   11468:	bleq	44d880 <ftello64@plt+0x446934>
   1146c:	mvnsle	r2, r0, lsl #16
   11470:	pop	{r0, r1, r2, ip, sp, pc}
   11474:			; <UNDEFINED> instruction: 0xf8db8ff0
   11478:	stmdblt	r3!, {r3, ip, sp}
   1147c:	stmiavs	r3!, {r0, r1, r3, sp, lr, pc}
   11480:	eorsle	r2, r7, r0, lsl #22
   11484:			; <UNDEFINED> instruction: 0xf8db46a3
   11488:			; <UNDEFINED> instruction: 0xf10b3010
   1148c:	blcs	124d4 <ftello64@plt+0xb588>
   11490:			; <UNDEFINED> instruction: 0xf8dbd1f5
   11494:	ldrbmi	r3, [ip], -ip
   11498:	stmdavs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   1149c:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
   114a0:	adcmi	fp, ip, #1228800	; 0x12c000
   114a4:	ldmible	lr, {r1, r2, r5, r6, r7, sp, lr}^
   114a8:	stccc	8, cr15, [r8], {84}	; 0x54
   114ac:	sbcsle	r2, sl, r0, lsl #22
   114b0:	stmiavs	r3!, {r4, sl, fp, ip, sp}^
   114b4:			; <UNDEFINED> instruction: 0x4651e7f0
   114b8:	strbmi	r6, [r0], -r2, lsr #16
   114bc:	stc	7, cr15, [r8], #-980	; 0xfffffc2c
   114c0:	strmi	r6, [r8], -r1, ror #16
   114c4:			; <UNDEFINED> instruction: 0xf1b99105
   114c8:	andle	r0, r8, r0, lsl #30
   114cc:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   114d0:	ldrdcc	lr, [r4, -sp]
   114d4:	strbmi	r4, [r0], -r2, lsl #12
   114d8:	cdp2	0, 5, cr15, cr0, cr1, {1}
   114dc:			; <UNDEFINED> instruction: 0xf7f5e7e1
   114e0:	stmdbls	r5, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   114e4:			; <UNDEFINED> instruction: 0xf8cd9b03
   114e8:	strmi	r9, [r2], -r0
   114ec:			; <UNDEFINED> instruction: 0xf7f54640
   114f0:	ldrb	lr, [r6, r6, lsl #20]
   114f4:			; <UNDEFINED> instruction: 0x301cf8db
   114f8:	svclt	0x0000e7ce
   114fc:	andeq	r1, r3, lr, ror #31
   11500:	andeq	r8, r3, r6, lsr #19
   11504:	muleq	r3, sl, r9
   11508:			; <UNDEFINED> instruction: 0x460eb5f8
   1150c:	stmdavs	r7, {r0, r4, r8, r9, ip, sp, pc}
   11510:	ldrmi	r4, [r4], -r5, lsl #12
   11514:	stmvs	r0, {r0, r1, r2, r8, r9, ip, sp, pc}
   11518:	eorle	r1, r8, #8454144	; 0x810000
   1151c:	addsmi	r6, r1, #6946816	; 0x6a0000
   11520:	stmibne	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   11524:	strtmi	sp, [r2], -sl, lsl #16
   11528:			; <UNDEFINED> instruction: 0xf7f44631
   1152c:	stmiavs	sl!, {r4, r5, r8, sl, fp, sp, lr, pc}
   11530:	movwcs	r4, #1568	; 0x620
   11534:	adcvs	r4, ip, r4, lsl r4
   11538:	cfldr64lt	mvdx5, [r8, #236]!	; 0xec
   1153c:	tstcc	r1, r8, lsr r6
   11540:	b	11cf51c <ftello64@plt+0x11c85d0>
   11544:			; <UNDEFINED> instruction: 0xb1a84607
   11548:	eorvs	r6, pc, r8, lsr #17
   1154c:	ldrtmi	r1, [r8], #-2306	; 0xfffff6fe
   11550:	strb	r6, [r8, sl, rrx]!
   11554:	ldcllt	6, cr4, [r8, #32]!
   11558:			; <UNDEFINED> instruction: 0xf7f41c90
   1155c:			; <UNDEFINED> instruction: 0x4607ebb0
   11560:	stfnep	f3, [r3], #-256	; 0xffffff00
   11564:	rsbvs	r6, fp, r8, lsr #32
   11568:	adcvs	r2, fp, r0, lsl #6
   1156c:	ldrdcs	lr, [ip], -fp
   11570:	bl	44f54c <ftello64@plt+0x448600>
   11574:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11578:	stmdavs	r8!, {r0, r1, fp, sp, lr}
   1157c:			; <UNDEFINED> instruction: 0xf7f460eb
   11580:	stmiavs	r8!, {r4, r6, r8, sl, fp, sp, lr, pc}^
   11584:	eorvs	r2, fp, r0, lsl #6
   11588:	bl	14f564 <ftello64@plt+0x148618>
   1158c:	rscscc	pc, pc, pc, asr #32
   11590:	svclt	0x0000bdf8
   11594:	blmi	863e1c <ftello64@plt+0x85ced0>
   11598:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1159c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   115a0:	ldmdavs	fp, {r2, r9, sl, lr}
   115a4:			; <UNDEFINED> instruction: 0xf04f9303
   115a8:	movtlt	r0, #4864	; 0x1300
   115ac:	blcs	a2f5e0 <ftello64@plt+0xa28694>
   115b0:	strmi	sp, [r1], -lr
   115b4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   115b8:	b	7cf594 <ftello64@plt+0x7c8648>
   115bc:	blmi	5e3e28 <ftello64@plt+0x5dcedc>
   115c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   115c4:	blls	eb634 <ftello64@plt+0xe46e8>
   115c8:	qsuble	r4, sl, r2
   115cc:	ldclt	0, cr11, [r0, #-16]
   115d0:	andcs	r1, sl, #72, 24	; 0x4800
   115d4:			; <UNDEFINED> instruction: 0xf7f5a902
   115d8:	stmdbls	r2, {r1, r2, r4, r5, fp, sp, lr, pc}
   115dc:	blcs	eaf610 <ftello64@plt+0xea86c4>
   115e0:	ldmdami	r1, {r0, r2, ip, lr, pc}
   115e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   115e8:	b	1cf5c4 <ftello64@plt+0x1c8678>
   115ec:	movwcs	lr, #2022	; 0x7e6
   115f0:	tstcc	r1, r2, lsl #12
   115f4:	movwls	r4, #1568	; 0x620
   115f8:	stcl	7, cr15, [r4, #-976]!	; 0xfffffc30
   115fc:			; <UNDEFINED> instruction: 0x4608e7de
   11600:	andcs	r4, r5, #163840	; 0x28000
   11604:			; <UNDEFINED> instruction: 0xf7f44479
   11608:	strtmi	lr, [r1], -ip, asr #26
   1160c:	ldmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11610:			; <UNDEFINED> instruction: 0xf7f4e7d4
   11614:	svclt	0x0000ed5e
   11618:	muleq	r4, r0, r3
   1161c:	andeq	r0, r0, r4, ror #12
   11620:	andeq	r1, r3, r2, lsl #29
   11624:	andeq	sp, r4, r8, ror #6
   11628:	andeq	r1, r3, sl, ror lr
   1162c:	andeq	sp, r2, r4, lsr r8
   11630:	blmi	823eb4 <ftello64@plt+0x81cf68>
   11634:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   11638:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1163c:	movwls	r6, #6171	; 0x181b
   11640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11644:	stmdavc	r3, {r3, r5, r6, r8, r9, ip, sp, pc}
   11648:	andle	r2, sp, r8, lsr #22
   1164c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   11650:	blx	fe04d6c8 <ftello64@plt+0xfe04677c>
   11654:	blmi	5e3ec0 <ftello64@plt+0x5dcf74>
   11658:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1165c:	blls	6b6cc <ftello64@plt+0x64780>
   11660:	qsuble	r4, sl, r3
   11664:	ldcllt	0, cr11, [r0, #-8]!
   11668:	andcc	r2, r1, sl, lsl #4
   1166c:			; <UNDEFINED> instruction: 0xf7f44669
   11670:	blls	4d620 <ftello64@plt+0x466d4>
   11674:	bcs	eaf6e4 <ftello64@plt+0xea8798>
   11678:	ldfnep	f5, [ip], {14}
   1167c:	rscle	r2, r9, r0, lsl #16
   11680:	mcrrne	14, 0, r4, r5, cr15
   11684:	ldrbtmi	r4, [lr], #-1053	; 0xfffffbe3
   11688:	blne	8f6e0 <ftello64@plt+0x88794>
   1168c:			; <UNDEFINED> instruction: 0xf01c4630
   11690:	adcmi	pc, r5, #397312	; 0x61000
   11694:			; <UNDEFINED> instruction: 0xe7ddd1f8
   11698:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   1169c:	blx	16cd714 <ftello64@plt+0x16c67c8>
   116a0:	stmdami	r9, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   116a4:			; <UNDEFINED> instruction: 0xf01c4478
   116a8:			; <UNDEFINED> instruction: 0xe7d3fa55
   116ac:	ldc	7, cr15, [r0, #-976]	; 0xfffffc30
   116b0:	strdeq	sp, [r4], -r4
   116b4:	andeq	r0, r0, r4, ror #12
   116b8:	andeq	r1, r3, sl, lsr lr
   116bc:	ldrdeq	sp, [r4], -r0
   116c0:	strdeq	r1, [r3], -lr
   116c4:	andeq	r1, r3, sl, lsl #28
   116c8:	muleq	r2, r4, r7
   116cc:	blmi	ba3f88 <ftello64@plt+0xb9d03c>
   116d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   116d4:	strdlt	r4, [r4], r0
   116d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   116dc:			; <UNDEFINED> instruction: 0xf04f9303
   116e0:	stmdacs	r0, {r8, r9}
   116e4:	stmdavc	r3, {r0, r1, r3, r4, r5, ip, lr, pc}
   116e8:	cmple	r4, r8, lsr #22
   116ec:	stmdbge	r2, {r0, ip, sp}
   116f0:			; <UNDEFINED> instruction: 0xf7f4220a
   116f4:	stcls	15, cr14, [r2, #-672]	; 0xfffffd60
   116f8:	blcs	eaf7ac <ftello64@plt+0xea8860>
   116fc:	teqle	r3, r7, lsl #12
   11700:	beq	104c044 <ftello64@plt+0x10450f8>
   11704:			; <UNDEFINED> instruction: 0xf10a1c6c
   11708:			; <UNDEFINED> instruction: 0xf7f40001
   1170c:	pkhtbmi	lr, r1, r8, asr #21
   11710:	tstlt	r7, #40, 6	; 0xa0000000
   11714:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11718:	strtmi	r3, [pc], #-1793	; 11720 <ftello64@plt+0xa7d4>
   1171c:	ldrbtmi	r4, [r8], #1541	; 0x605
   11720:	blvs	8f778 <ftello64@plt+0x8882c>
   11724:	strbmi	r4, [r3], -r8, lsr #12
   11728:	rscscc	pc, pc, #79	; 0x4f
   1172c:	strcc	r2, [r2, #-257]	; 0xfffffeff
   11730:			; <UNDEFINED> instruction: 0xf7f59600
   11734:	adcsmi	lr, ip, #108, 16	; 0x6c0000
   11738:	strbmi	sp, [sl], #498	; 0x1f2
   1173c:			; <UNDEFINED> instruction: 0xf88a2300
   11740:	bmi	4dd748 <ftello64@plt+0x4d67fc>
   11744:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   11748:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1174c:	subsmi	r9, sl, r3, lsl #22
   11750:	strbmi	sp, [r8], -r8, lsl #2
   11754:	pop	{r2, ip, sp, pc}
   11758:			; <UNDEFINED> instruction: 0x468287f0
   1175c:			; <UNDEFINED> instruction: 0xf04fe7ee
   11760:	strb	r0, [lr, r0, lsl #18]!
   11764:	ldc	7, cr15, [r4], #976	; 0x3d0
   11768:	cmncs	fp, sl, lsl #20
   1176c:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
   11770:			; <UNDEFINED> instruction: 0xf01c4478
   11774:	bmi	290140 <ftello64@plt+0x2891f4>
   11778:	stmdami	r9, {r0, r2, r4, r5, r6, r8, sp}
   1177c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11780:	blx	1acd7f8 <ftello64@plt+0x1ac68ac>
   11784:	andeq	sp, r4, r8, asr r2
   11788:	andeq	r0, r0, r4, ror #12
   1178c:	andeq	r1, r3, r6, ror #4
   11790:	andeq	sp, r4, r2, ror #3
   11794:	andeq	r2, r3, r6, ror r0
   11798:	andeq	r1, r3, r4, asr sp
   1179c:	andeq	r2, r3, r8, rrx
   117a0:	andeq	r1, r3, r6, asr #26
   117a4:			; <UNDEFINED> instruction: 0x4604b510
   117a8:	smlabblt	r9, r4, r0, fp
   117ac:	ldmdblt	fp, {r0, r1, r3, fp, ip, sp, lr}^
   117b0:	andcs	r4, r5, #245760	; 0x3c000
   117b4:	ldrbtmi	r2, [r9], #-0
   117b8:	ldcl	7, cr15, [r2], #-976	; 0xfffffc30
   117bc:	andlt	r4, r4, r1, lsr #12
   117c0:			; <UNDEFINED> instruction: 0x4010e8bd
   117c4:	ldmdblt	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117c8:	movweq	pc, #53505	; 0xd101	; <UNPREDICTABLE>
   117cc:	andeq	pc, fp, #1073741824	; 0x40000000
   117d0:			; <UNDEFINED> instruction: 0xf1019303
   117d4:	andls	r0, r2, #603979776	; 0x24000000
   117d8:	movwls	r1, #7562	; 0x1d8a
   117dc:	andls	r1, r0, #704	; 0x2c0
   117e0:	stmdbmi	r4, {r1, r3, r9, sl, lr}
   117e4:			; <UNDEFINED> instruction: 0xf7f54479
   117e8:	mullt	r4, r4, sl
   117ec:	svclt	0x0000bd10
   117f0:	andeq	sp, r2, r2, lsl #13
   117f4:	strdeq	r1, [r3], -r4
   117f8:	ldrlt	fp, [r8, #-848]!	; 0xfffffcb0
   117fc:	stmdavc	r1, {r0, r2, r9, sl, lr}
   11800:	strmi	r4, [fp], -r4, lsl #12
   11804:	ands	fp, ip, r9, lsl r9
   11808:	svccc	0x0001f814
   1180c:			; <UNDEFINED> instruction: 0xf1a3b1bb
   11810:	blcs	7d2214 <ftello64@plt+0x7cb2c8>
   11814:	bcs	88163c <ftello64@plt+0x87a6f0>
   11818:	stmdami	pc, {r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}	; <UNPREDICTABLE>
   1181c:			; <UNDEFINED> instruction: 0xf01c4478
   11820:			; <UNDEFINED> instruction: 0x4628f999
   11824:	svc	0x001af7f4
   11828:	strmi	r4, [r2], -r9, lsr #12
   1182c:			; <UNDEFINED> instruction: 0xf01c2000
   11830:	stmdami	sl, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   11834:	ldrhtmi	lr, [r8], -sp
   11838:			; <UNDEFINED> instruction: 0xf01c4478
   1183c:	ldmdbcs	fp, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^
   11840:	stmdami	r7, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   11844:	pop	{r0, r3, r5, r9, sl, lr}
   11848:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
   1184c:	stmiblt	r2, {r2, r3, r4, ip, sp, lr, pc}
   11850:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   11854:	ldmdblt	lr!, {r2, r3, r4, ip, sp, lr, pc}^
   11858:	andeq	r1, r3, r0, ror #25
   1185c:	andeq	r1, r3, r8, asr #25
   11860:	andeq	pc, r2, sl, lsr #4
   11864:	andeq	r1, r3, r2, lsr #25
   11868:	blmi	1264190 <ftello64@plt+0x125d244>
   1186c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   11870:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   11874:	strmi	r4, [r1], -ip, lsl #12
   11878:	movwls	r6, #22555	; 0x581b
   1187c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11880:	rsbsle	r2, lr, r0, lsl #16
   11884:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   11888:			; <UNDEFINED> instruction: 0xf900f01c
   1188c:	rsble	r2, sl, r0, lsl #24
   11890:	stclmi	6, cr4, [r1, #-128]	; 0xffffff80
   11894:	mcr	7, 0, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   11898:			; <UNDEFINED> instruction: 0x4606447d
   1189c:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   118a0:			; <UNDEFINED> instruction: 0xf8f4f01c
   118a4:			; <UNDEFINED> instruction: 0xf7ff4630
   118a8:	ldrtmi	pc, [r0], -r3, asr #29	; <UNPREDICTABLE>
   118ac:			; <UNDEFINED> instruction: 0xf7f4ae01
   118b0:	qsaxmi	lr, r8, lr
   118b4:			; <UNDEFINED> instruction: 0xf94ef01c
   118b8:	tstcs	r0, r2, lsr r6
   118bc:			; <UNDEFINED> instruction: 0xf7f54620
   118c0:	ldmdami	r7!, {r6, r8, r9, fp, sp, lr, pc}
   118c4:			; <UNDEFINED> instruction: 0xf01c4478
   118c8:	ldrtmi	pc, [r0], -r1, ror #17	; <UNPREDICTABLE>
   118cc:	blx	fefcd954 <ftello64@plt+0xfefc6a08>
   118d0:			; <UNDEFINED> instruction: 0xf01c4628
   118d4:			; <UNDEFINED> instruction: 0x4632f93f
   118d8:	strtmi	r2, [r0], -r1, lsl #2
   118dc:	bl	c4f8b8 <ftello64@plt+0xc4896c>
   118e0:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   118e4:			; <UNDEFINED> instruction: 0xf8d2f01c
   118e8:			; <UNDEFINED> instruction: 0xf0204630
   118ec:	strtmi	pc, [r8], -pc, lsr #21
   118f0:			; <UNDEFINED> instruction: 0xf930f01c
   118f4:	strtmi	r2, [r0], -r0, lsl #2
   118f8:	b	ff3cf8d0 <ftello64@plt+0xff3c8984>
   118fc:	stmdami	sl!, {r1, r2, r9, sl, lr}
   11900:			; <UNDEFINED> instruction: 0xf01c4478
   11904:	ldrtmi	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
   11908:			; <UNDEFINED> instruction: 0xff76f7ff
   1190c:			; <UNDEFINED> instruction: 0xf7f44630
   11910:	strtmi	lr, [r8], -lr, lsr #30
   11914:			; <UNDEFINED> instruction: 0xf91ef01c
   11918:	strtmi	r2, [r0], -r0, lsl #2
   1191c:	ldc	7, cr15, [r0, #976]	; 0x3d0
   11920:	stmdami	r2!, {r1, r2, r9, sl, lr}
   11924:			; <UNDEFINED> instruction: 0xf01c4478
   11928:			; <UNDEFINED> instruction: 0x4630f8b1
   1192c:			; <UNDEFINED> instruction: 0xff64f7ff
   11930:			; <UNDEFINED> instruction: 0xf7f44630
   11934:	qadd16mi	lr, r8, ip
   11938:			; <UNDEFINED> instruction: 0xf90cf01c
   1193c:			; <UNDEFINED> instruction: 0xf7f54620
   11940:			; <UNDEFINED> instruction: 0x4601e8f6
   11944:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   11948:			; <UNDEFINED> instruction: 0xf8a0f01c
   1194c:	tstcs	r0, r0, lsr #12
   11950:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
   11954:	ldmdami	r7, {r2, r9, sl, lr}
   11958:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1195c:			; <UNDEFINED> instruction: 0xf896f01c
   11960:			; <UNDEFINED> instruction: 0xf7f44620
   11964:	ldmdami	r4, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   11968:			; <UNDEFINED> instruction: 0xf01c4478
   1196c:	bmi	50fbb0 <ftello64@plt+0x508c64>
   11970:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   11974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11978:	subsmi	r9, sl, r5, lsl #22
   1197c:	andlt	sp, r6, r4, lsl #2
   11980:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   11984:			; <UNDEFINED> instruction: 0xe77d4479
   11988:	bl	fe8cf960 <ftello64@plt+0xfe8c8a14>
   1198c:	strheq	sp, [r4], -ip
   11990:	andeq	r0, r0, r4, ror #12
   11994:	andeq	r1, r3, lr, ror ip
   11998:	andeq	sl, r3, ip, asr #32
   1199c:	andeq	r1, r3, r2, lsl #25
   119a0:	andeq	r1, r3, ip, ror #24
   119a4:	andeq	r1, r3, lr, asr ip
   119a8:	andeq	r1, r3, r0, asr ip
   119ac:	andeq	r1, r3, ip, lsr ip
   119b0:	andeq	r1, r3, sl, lsr #24
   119b4:	andeq	r1, r3, sl, lsr #24
   119b8:	andeq	r1, r3, r4, lsr ip
   119bc:			; <UNDEFINED> instruction: 0x0004cfb6
   119c0:	andeq	r7, r3, r0, lsr sp
   119c4:	svclt	0x00182800
   119c8:	eorle	r2, r2, r0, lsl #18
   119cc:			; <UNDEFINED> instruction: 0x460cb570
   119d0:	mrc2	7, 3, pc, cr12, cr15, {7}
   119d4:	movwlt	r4, #1541	; 0x605
   119d8:	mcr	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   119dc:	strtmi	r4, [r0], -r6, lsl #12
   119e0:	mrc	7, 1, APSR_nzcv, cr12, cr4, {7}
   119e4:	andcc	r4, r3, r0, lsr r4
   119e8:	stmdb	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   119ec:	cmplt	r8, r6, lsl #12
   119f0:	strtmi	r2, [r9], -r3, lsr #6
   119f4:	blcc	8f9fc <ftello64@plt+0x88ab0>
   119f8:	bl	e4f9d0 <ftello64@plt+0xe48a84>
   119fc:	strtmi	r2, [r1], -pc, lsr #6
   11a00:	blcc	8fa08 <ftello64@plt+0x88abc>
   11a04:	ldcl	7, cr15, [sl], #-976	; 0xfffffc30
   11a08:			; <UNDEFINED> instruction: 0xf7f44628
   11a0c:	ldrtmi	lr, [r0], -sl, lsl #22
   11a10:	stmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   11a14:			; <UNDEFINED> instruction: 0xf7f54478
   11a18:	stmdami	r4, {r0, r1, r6, r9, fp, ip, sp, pc}
   11a1c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11a20:			; <UNDEFINED> instruction: 0xf7f54478
   11a24:	svclt	0x0000ba3d
   11a28:	andeq	r1, r3, ip, lsr #23
   11a2c:	muleq	r3, r0, fp
   11a30:			; <UNDEFINED> instruction: 0x460cb538
   11a34:	orrlt	r4, r8, #1048576	; 0x100000
   11a38:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   11a3c:			; <UNDEFINED> instruction: 0xff5cf01b
   11a40:			; <UNDEFINED> instruction: 0x2100b1bc
   11a44:			; <UNDEFINED> instruction: 0xf7f44620
   11a48:	strmi	lr, [r3], -r8, lsr #20
   11a4c:	ldrmi	r4, [ip], -r0, lsr #12
   11a50:	stc	7, cr15, [lr, #-976]!	; 0xfffffc30
   11a54:	svclt	0x00182c00
   11a58:	strmi	r2, [r5], -r0, lsl #16
   11a5c:	ldmdami	r2, {r0, r1, r2, r3, r8, ip, lr, pc}
   11a60:			; <UNDEFINED> instruction: 0xf01c4478
   11a64:			; <UNDEFINED> instruction: 0x4628f877
   11a68:	mcr	7, 4, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   11a6c:			; <UNDEFINED> instruction: 0xf7f44620
   11a70:	stmdami	lr, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   11a74:	ldrhtmi	lr, [r8], -sp
   11a78:			; <UNDEFINED> instruction: 0xf01c4478
   11a7c:	stmdami	ip, {r0, r1, r3, r5, r6, fp, ip, sp, pc}
   11a80:			; <UNDEFINED> instruction: 0xf01c4478
   11a84:	strtmi	pc, [r8], -r7, ror #16
   11a88:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   11a8c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   11a90:			; <UNDEFINED> instruction: 0xf860f01c
   11a94:			; <UNDEFINED> instruction: 0xf7ff4620
   11a98:	strb	pc, [r4, pc, lsr #29]!	; <UNPREDICTABLE>
   11a9c:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   11aa0:	svclt	0x0000e7ca
   11aa4:	andeq	pc, r2, sl, lsr r0	; <UNPREDICTABLE>
   11aa8:	andeq	r1, r3, r0, lsl #23
   11aac:	andeq	r9, r3, ip, ror #28
   11ab0:	andeq	r5, r3, r0, ror #3
   11ab4:	andeq	r8, r3, lr, asr r3
   11ab8:	andeq	r1, r3, r6, lsr fp
   11abc:	svcmi	0x00f0e92d
   11ac0:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   11ac4:	strmi	r8, [ip], -r2, lsl #22
   11ac8:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   11acc:	bcs	fe44d2f4 <ftello64@plt+0xfe4463a8>
   11ad0:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   11ad4:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
   11ad8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11adc:			; <UNDEFINED> instruction: 0xf04f930f
   11ae0:	stmdbcs	r0, {r8, r9}
   11ae4:	addhi	pc, r0, #0
   11ae8:	blcs	f2fb1c <ftello64@plt+0xf28bd0>
   11aec:	andhi	pc, fp, #0
   11af0:			; <UNDEFINED> instruction: 0xf0002b28
   11af4:			; <UNDEFINED> instruction: 0xf023821b
   11af8:	blcc	c13380 <ftello64@plt+0xc0c434>
   11afc:	cdpcs	14, 1, cr3, cr9, cr1, {2}
   11b00:	blcs	241928 <ftello64@plt+0x23a9dc>
   11b04:	strcs	fp, [r1], -ip, lsl #31
   11b08:	ldmdble	r9, {r9, sl, sp}
   11b0c:	strne	pc, [ip, #2271]	; 0x8df
   11b10:	andcs	r2, r0, r5, lsl #4
   11b14:			; <UNDEFINED> instruction: 0xf7f44479
   11b18:	ldrbmi	lr, [r1], -r4, asr #21
   11b1c:	svc	0x006cf7f4
   11b20:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   11b24:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   11b28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11b2c:	blls	3ebb9c <ftello64@plt+0x3e4c50>
   11b30:			; <UNDEFINED> instruction: 0xf040405a
   11b34:	andslt	r8, r1, fp, lsl #5
   11b38:	blhi	cce34 <ftello64@plt+0xc5ee8>
   11b3c:	svchi	0x00f0e8bd
   11b40:			; <UNDEFINED> instruction: 0xf7f42080
   11b44:			; <UNDEFINED> instruction: 0x4607e8bc
   11b48:			; <UNDEFINED> instruction: 0xf0002800
   11b4c:	stmdavc	r3!, {r0, r3, r6, r7, pc}
   11b50:			; <UNDEFINED> instruction: 0xf0002b00
   11b54:			; <UNDEFINED> instruction: 0xf8df8279
   11b58:	cfsh32	mvfx2, mvfx8, #44
   11b5c:			; <UNDEFINED> instruction: 0xf04faa10
   11b60:	strtmi	r0, [r3], r7, lsl #18
   11b64:	andls	r4, r3, #2046820352	; 0x7a000000
   11b68:	andeq	pc, sp, #68157440	; 0x4100000
   11b6c:	andeq	pc, r0, #208666624	; 0xc700000
   11b70:	ldrmi	r9, [sl], -r2, lsl #4
   11b74:	tstle	r6, r0, lsr #20
   11b78:	svccs	0x0001f81b
   11b7c:	rscsle	r2, fp, r0, lsr #20
   11b80:			; <UNDEFINED> instruction: 0xf0002a00
   11b84:	ldrmi	r8, [r1, #229]!	; 0xe5
   11b88:			; <UNDEFINED> instruction: 0xf109d80b
   11b8c:	ldrtmi	r0, [r8], -r6, lsl #2
   11b90:	stmdbeq	r5, {r0, r3, r8, ip, sp, lr, pc}
   11b94:			; <UNDEFINED> instruction: 0xf7f40109
   11b98:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   11b9c:	addhi	pc, sp, r0
   11ba0:	teqeq	r2, r7, lsl #12
   11ba4:	popne	{r8, sp}
   11ba8:	beq	8dfdc <ftello64@plt+0x87090>
   11bac:	strhtvs	r5, [r9], #-9
   11bb0:	mulcs	r1, fp, r8
   11bb4:	svclt	0x00182a3d
   11bb8:	andle	r4, r5, sl, lsl #5
   11bbc:	svccs	0x0001f81a
   11bc0:	svclt	0x00182a00
   11bc4:	mvnsle	r2, sp, lsr sl
   11bc8:	rsbsle	r2, r6, r0, lsl #20
   11bcc:	stmdaeq	fp, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   11bd0:			; <UNDEFINED> instruction: 0xf108d073
   11bd4:			; <UNDEFINED> instruction: 0xf7f4000a
   11bd8:			; <UNDEFINED> instruction: 0x4604e872
   11bdc:	stmdacs	r0, {r3, r5, sp, lr}
   11be0:	ldrbmi	sp, [r9], -fp, rrx
   11be4:			; <UNDEFINED> instruction: 0xf7f44642
   11be8:	movwcs	lr, #2514	; 0x9d2
   11bec:			; <UNDEFINED> instruction: 0xf8044620
   11bf0:			; <UNDEFINED> instruction: 0xf0173008
   11bf4:	stmdavc	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11bf8:	blcs	2608c0 <ftello64@plt+0x259974>
   11bfc:			; <UNDEFINED> instruction: 0xf8dfd819
   11c00:			; <UNDEFINED> instruction: 0xf8dfb4a8
   11c04:	ldrbtmi	r8, [fp], #1192	; 0x4a8
   11c08:	ldrbtmi	r9, [r8], #2307	; 0x903
   11c0c:	ssatmi	r4, #4, fp, asr #12
   11c10:	and	r4, r4, ip, lsl r6
   11c14:	svcmi	0x0008f858
   11c18:			; <UNDEFINED> instruction: 0xf8d8b15c
   11c1c:	ldrbmi	r1, [r8], -r4
   11c20:	ldm	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c24:	mvnsle	r2, r0, lsl #16
   11c28:	ldrbmi	r4, [r8], -r3, lsr #12
   11c2c:			; <UNDEFINED> instruction: 0xf7f44619
   11c30:			; <UNDEFINED> instruction: 0xf89aeb66
   11c34:	blcs	8ddc40 <ftello64@plt+0x8d6cf4>
   11c38:	tsthi	r6, r0	; <UNPREDICTABLE>
   11c3c:	bleq	8e06c <ftello64@plt+0x87120>
   11c40:	strtmi	r2, [lr], r1
   11c44:	ldmiblt	fp, {r1, r3, r4, r6, r9, sl, lr}
   11c48:	blcs	8ca424 <ftello64@plt+0x8c34d8>
   11c4c:			; <UNDEFINED> instruction: 0xf1a3d035
   11c50:	blcc	ad2144 <ftello64@plt+0xacb1f8>
   11c54:	svclt	0x00882b01
   11c58:	vmla.i8	d18, d0, d3
   11c5c:			; <UNDEFINED> instruction: 0x461180be
   11c60:	mcrrne	8, 4, r7, sl, cr11
   11c64:	stfeqd	f7, [r1], {-0}
   11c68:			; <UNDEFINED> instruction: 0xf0002b00
   11c6c:	strbtmi	r8, [r0], -r8, asr #2
   11c70:			; <UNDEFINED> instruction: 0xf1002b5c
   11c74:	strdle	r3, [r8, #79]!	; 0x4f
   11c78:	mulgt	r1, r2, r8
   11c7c:			; <UNDEFINED> instruction: 0xf1ac1c51
   11c80:			; <UNDEFINED> instruction: 0xf1ac0320
   11c84:	blx	fed12dfc <ftello64@plt+0xfed0beb0>
   11c88:	sbcslt	pc, fp, #132, 8	; 0x84000000
   11c8c:	b	13dc90c <ftello64@plt+0x13d59c0>
   11c90:	svclt	0x009f1454
   11c94:	blx	9790a4 <ftello64@plt+0x972158>
   11c98:			; <UNDEFINED> instruction: 0xf003f303
   11c9c:	tstmi	ip, #67108864	; 0x4000000
   11ca0:	bicsle	r2, sp, r0, lsl #24
   11ca4:	nopeq	{44}	; 0x2c
   11ca8:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
   11cac:			; <UNDEFINED> instruction: 0xf1bc3b41
   11cb0:	svclt	0x00880f09
   11cb4:	vqdmulh.s<illegal width 8>	d18, d0, d5
   11cb8:	mrc	1, 0, r8, cr8, cr15, {3}
   11cbc:	cmnlt	r6, r0, lsl sl
   11cc0:	strne	lr, [r6], -r7, lsl #22
   11cc4:	stmdavs	r0!, {r2, r3, r4, r5, r9, sl, lr}
   11cc8:			; <UNDEFINED> instruction: 0xf7f43410
   11ccc:			; <UNDEFINED> instruction: 0xf854e9aa
   11cd0:			; <UNDEFINED> instruction: 0xf7f40c0c
   11cd4:	adcsmi	lr, r4, #2719744	; 0x298000
   11cd8:			; <UNDEFINED> instruction: 0x4638d1f5
   11cdc:	stmib	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ce0:	andcs	r4, r5, #3981312	; 0x3cc000
   11ce4:	ldrbtmi	r2, [r9], #-0
   11ce8:	ldmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11cec:			; <UNDEFINED> instruction: 0xf7f44651
   11cf0:	ldr	lr, [r5, -r4, lsl #29]
   11cf4:	movwcs	r4, #1537	; 0x601
   11cf8:			; <UNDEFINED> instruction: 0xf89b700b
   11cfc:	blcs	81dd04 <ftello64@plt+0x816db8>
   11d00:			; <UNDEFINED> instruction: 0xf81bd103
   11d04:	blcs	821910 <ftello64@plt+0x81a9c4>
   11d08:			; <UNDEFINED> instruction: 0xf1a3d0fb
   11d0c:	andcs	r0, r0, #-1409286144	; 0xac000000
   11d10:			; <UNDEFINED> instruction: 0xf383fab3
   11d14:	strcc	r6, [r1], -sl, ror #1
   11d18:	adcvs	r0, fp, fp, asr r9
   11d1c:	mulcs	r0, fp, r8
   11d20:	teqeq	fp, #-2147483604	; 0x8000002c	; <UNPREDICTABLE>
   11d24:	msreq	CPSR_fxc, r2, lsr #3
   11d28:	movwcs	fp, #7960	; 0x1f18
   11d2c:	svclt	0x00082a00
   11d30:	stmdbcs	r1, {r8, r9, sp}
   11d34:	movwcs	fp, #3988	; 0xf94
   11d38:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   11d3c:			; <UNDEFINED> instruction: 0xd1bc2b00
   11d40:			; <UNDEFINED> instruction: 0xf89bb132
   11d44:			; <UNDEFINED> instruction: 0xf10b2001
   11d48:	bcs	14954 <ftello64@plt+0xda08>
   11d4c:	svcge	0x0012f47f
   11d50:	bge	44d5b8 <ftello64@plt+0x44666c>
   11d54:	strne	lr, [r6], -r7, lsl #22
   11d58:	cmp	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   11d5c:	stmib	r6, {r8, r9, sp}^
   11d60:			; <UNDEFINED> instruction: 0xf10d3300
   11d64:	ldrbtmi	r0, [lr], #3096	; 0xc18
   11d68:	stcge	12, cr4, [r7, #-844]	; 0xfffffcb4
   11d6c:			; <UNDEFINED> instruction: 0x000fe8be
   11d70:	stmia	ip!, {r2, r3, r4, r5, r6, sl, lr}
   11d74:	ldm	lr!, {r0, r1, r2, r3}
   11d78:	stmia	ip!, {r0, r1, r2, r3}
   11d7c:	strtmi	r0, [r2], -pc
   11d80:	bmi	fe44d5e8 <ftello64@plt+0xfe44669c>
   11d84:	ldrdvs	pc, [r0], -lr
   11d88:	andvs	pc, r0, ip, asr #17
   11d8c:	ldrtmi	r4, [r9], -r3, lsr #12
   11d90:			; <UNDEFINED> instruction: 0xf7ff4650
   11d94:			; <UNDEFINED> instruction: 0xf855fb4b
   11d98:	bcs	1c9b0 <ftello64@plt+0x15a64>
   11d9c:	ldmdavs	sl!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11da0:	mrc	1, 0, fp, cr8, cr10, {5}
   11da4:			; <UNDEFINED> instruction: 0x463c5a90
   11da8:	strtmi	r4, [fp], -r1, lsr #12
   11dac:			; <UNDEFINED> instruction: 0xf7ff4650
   11db0:			; <UNDEFINED> instruction: 0xf854fb3d
   11db4:	bcs	1d9fc <ftello64@plt+0x16ab0>
   11db8:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11dbc:	cmplt	r0, ip, lsr r6
   11dc0:	stmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11dc4:			; <UNDEFINED> instruction: 0xf7f46860
   11dc8:			; <UNDEFINED> instruction: 0xf854e92c
   11dcc:	stmdacs	r0, {r4, r8, r9, sl, fp}
   11dd0:			; <UNDEFINED> instruction: 0x4638d1f6
   11dd4:	stmdb	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11dd8:	ldrbtmi	lr, [r5], -r2, lsr #13
   11ddc:	svc	0x006ef7f3
   11de0:	stmdacs	r0, {r3, r5, r6, sp, lr}
   11de4:	svcge	0x0069f43f
   11de8:	addle	r2, r3, r0, lsl #24
   11dec:	and	r1, r1, r1, lsl #18
   11df0:	addle	r4, r0, r8, lsl #5
   11df4:	andcc	r4, r1, fp, asr r6
   11df8:	blcs	8fe4c <ftello64@plt+0x88f00>
   11dfc:	svclt	0x001c2a5c
   11e00:	stccs	8, cr15, [r1], {-0}
   11e04:			; <UNDEFINED> instruction: 0xd1f3469b
   11e08:	mulcs	r1, fp, r8
   11e0c:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   11e10:	strteq	pc, [r0], #-34	; 0xffffffde
   11e14:	sbcslt	r3, fp, #16640	; 0x4100
   11e18:	svclt	0x00882b09
   11e1c:	svclt	0x00842c05
   11e20:	stccs	8, cr15, [r1], {-0}
   11e24:	bleq	ce258 <ftello64@plt+0xc730c>
   11e28:	bcs	e881b8 <ftello64@plt+0xe8126c>
   11e2c:	bcs	11c8298 <ftello64@plt+0x11c134c>
   11e30:			; <UNDEFINED> instruction: 0xf1a2d815
   11e34:	tsteq	fp, r7, lsr r3
   11e38:			; <UNDEFINED> instruction: 0xf89bb2db
   11e3c:	bcs	e59e4c <ftello64@plt+0xe52f00>
   11e40:	bcc	c41cb8 <ftello64@plt+0xc3ad6c>
   11e44:	stmdble	r4, {r1, r4, r6, r7, r9, ip, sp, pc}
   11e48:	svclt	0x00942a46
   11e4c:	bcc	15e0730 <ftello64@plt+0x15d97e4>
   11e50:	ldrmi	fp, [r3], #-722	; 0xfffffd2e
   11e54:	bleq	10e288 <ftello64@plt+0x10733c>
   11e58:	stccc	8, cr15, [r1], {-0}
   11e5c:			; <UNDEFINED> instruction: 0xf1a2e7c8
   11e60:	tsteq	fp, r7, asr r3
   11e64:	ubfx	fp, fp, #5, #9
   11e68:	tsteq	r2, sl, lsl #2	; <UNPREDICTABLE>
   11e6c:	mulcc	r2, sl, r8
   11e70:			; <UNDEFINED> instruction: 0xf0234608
   11e74:	blcc	c126fc <ftello64@plt+0xc0b7b0>
   11e78:	strmi	r3, [r3], r1, asr #20
   11e7c:	svclt	0x00882b09
   11e80:	ldmdble	r9!, {r0, r2, r9, fp, sp}
   11e84:			; <UNDEFINED> instruction: 0xf43f1a41
   11e88:	bfieq	sl, r8, (invalid: 30:11)
   11e8c:	svcge	0x0015f53f
   11e90:	stclne	8, cr0, [r0], #-304	; 0xfffffed0
   11e94:	svc	0x0012f7f3
   11e98:	stmdacs	r0, {r3, r5, r6, sp, lr}
   11e9c:	svcge	0x000df43f
   11ea0:			; <UNDEFINED> instruction: 0xf43f2c00
   11ea4:			; <UNDEFINED> instruction: 0xf10aaf27
   11ea8:	stmdbne	r1, {r2, sl, fp}
   11eac:	stccc	8, cr15, [r2], {28}
   11eb0:	svclt	0x009c2b39
   11eb4:			; <UNDEFINED> instruction: 0xf003011b
   11eb8:	stmdble	r5, {r4, r5, r6, r7, r9}
   11ebc:	svclt	0x00942b46
   11ec0:	blcc	15e0ba4 <ftello64@plt+0x15d9c58>
   11ec4:	sbcslt	r0, sl, #-1073741818	; 0xc0000006
   11ec8:	stccc	8, cr15, [r1], {28}
   11ecc:	svclt	0x009c2b39
   11ed0:	sbcslt	r3, fp, #48, 22	; 0xc000
   11ed4:	blcs	11c82ec <ftello64@plt+0x11c13a0>
   11ed8:	blcc	e01d30 <ftello64@plt+0xdfade4>
   11edc:	sbcslt	r3, fp, #89088	; 0x15c00
   11ee0:			; <UNDEFINED> instruction: 0xf10c4413
   11ee4:	sbcslt	r0, fp, #512	; 0x200
   11ee8:	svclt	0x00382b01
   11eec:			; <UNDEFINED> instruction: 0xf8002301
   11ef0:	addmi	r3, r8, #1024	; 0x400
   11ef4:	usat	sp, #30, sl, asr #3
   11ef8:	svccc	0x0002f810
   11efc:			; <UNDEFINED> instruction: 0x4604e7b9
   11f00:			; <UNDEFINED> instruction: 0x46604675
   11f04:	mcrrne	7, 6, lr, sp, cr10
   11f08:			; <UNDEFINED> instruction: 0x4628213e
   11f0c:	bl	ff8cfee4 <ftello64@plt+0xff8c8f98>
   11f10:			; <UNDEFINED> instruction: 0xf43f2800
   11f14:	cdp	14, 1, cr10, cr8, cr5, {0}
   11f18:	blne	20960 <ftello64@plt+0x19a14>
   11f1c:	blcs	1982c <ftello64@plt+0x128e0>
   11f20:	strtmi	sp, [r9], -ip, rrx
   11f24:			; <UNDEFINED> instruction: 0xf0214650
   11f28:	ldrb	pc, [r9, #2387]!	; 0x953	; <UNPREDICTABLE>
   11f2c:	strmi	r2, [r8], -r0, lsl #6
   11f30:			; <UNDEFINED> instruction: 0x4619461a
   11f34:	svc	0x00aef7f4
   11f38:	tstcs	r0, r2, lsr #12
   11f3c:	stmdage	r5, {r0, r1, r9, sl, lr}
   11f40:	ldmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f44:	stmdacs	r0, {r0, r1, r9, sl, lr}
   11f48:	strmi	sp, [r2], -fp, ror #2
   11f4c:	stmdals	r5, {r0, r1, r8, sp}
   11f50:	stmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f54:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11f58:	addshi	pc, r1, r0
   11f5c:	mcr	7, 5, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   11f60:	stmdacs	r0, {r2, r9, sl, lr}
   11f64:			; <UNDEFINED> instruction: 0x462bd07f
   11f68:	tstcs	r3, r2, lsl #12
   11f6c:			; <UNDEFINED> instruction: 0xf7f49805
   11f70:			; <UNDEFINED> instruction: 0x4605e9b4
   11f74:	rsble	r2, fp, r0, lsl #16
   11f78:	stmdane	r6!, {r4, r6, r8, r9, sl, fp, lr}
   11f7c:	ldrdls	pc, [r0, #-143]	; 0xffffff71
   11f80:			; <UNDEFINED> instruction: 0xf8df46a3
   11f84:	ldrbtmi	r8, [pc], #-320	; 11f8c <ftello64@plt+0xb040>
   11f88:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   11f8c:	bleq	90000 <ftello64@plt+0x890b4>
   11f90:	andsle	r2, sp, sl, lsl #16
   11f94:	ldrbmi	r2, [r1], -sp, lsl #16
   11f98:	stmdacs	fp, {r0, r1, r3, r4, r5, ip, lr, pc}
   11f9c:	stmdacs	r9, {r0, r2, r3, r4, r5, ip, lr, pc}
   11fa0:			; <UNDEFINED> instruction: 0xf7f4d033
   11fa4:	ldrmi	lr, [r3, #2546]!	; 0x9f2
   11fa8:			; <UNDEFINED> instruction: 0x4620d1f0
   11fac:	ldmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11fb0:			; <UNDEFINED> instruction: 0xf7f39805
   11fb4:	ldr	lr, [r3, #4040]!	; 0xfc8
   11fb8:			; <UNDEFINED> instruction: 0xf0237893
   11fbc:	blcc	c12444 <ftello64@plt+0xc0b4f8>
   11fc0:	blcs	2604cc <ftello64@plt+0x259580>
   11fc4:	stmdbcs	r5, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   11fc8:	mrcge	6, 3, APSR_nzcv, cr7, cr15, {1}
   11fcc:			; <UNDEFINED> instruction: 0xe6471c91
   11fd0:	strtmi	r1, [fp], #-3171	; 0xfffff39d
   11fd4:	movweq	lr, #48035	; 0xbba3
   11fd8:	stmible	r4!, {r0, r8, r9, fp, sp}^
   11fdc:			; <UNDEFINED> instruction: 0x4651483a
   11fe0:			; <UNDEFINED> instruction: 0xf7f44478
   11fe4:	ldrb	lr, [r1, sl, lsl #26]
   11fe8:	ldmdbmi	r8!, {r3, r9, sl, lr}
   11fec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11ff0:	ldmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ff4:			; <UNDEFINED> instruction: 0xf7f44651
   11ff8:	ldr	lr, [r1, #3328]	; 0xd00
   11ffc:	bhi	4d738 <ftello64@plt+0x467ec>
   12000:	ldrbmi	r4, [r0], -r9, lsr #12
   12004:	ldcl	7, cr15, [sl], #-976	; 0xfffffc30
   12008:	ldrtmi	lr, [r8], -sl, lsl #11
   1200c:	ldcl	7, cr15, [r4], #976	; 0x3d0
   12010:	strbmi	lr, [r0], -r9, asr #15
   12014:	ldcl	7, cr15, [r0], #976	; 0x3d0
   12018:	strbmi	lr, [r8], -r5, asr #15
   1201c:	stcl	7, cr15, [ip], #976	; 0x3d0
   12020:	stmdbmi	fp!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   12024:	andcs	r2, r0, r5, lsl #4
   12028:			; <UNDEFINED> instruction: 0xf7f44479
   1202c:			; <UNDEFINED> instruction: 0x4651e83a
   12030:	stcl	7, cr15, [r2], #976	; 0x3d0
   12034:	andcs	lr, r1, r4, ror r5
   12038:	mcr	7, 2, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   1203c:	rsbvs	r4, r8, r1, lsl #12
   12040:			; <UNDEFINED> instruction: 0xf47f2800
   12044:			; <UNDEFINED> instruction: 0xe638ae58
   12048:	str	r4, [r5], r6, lsl #12
   1204c:	stmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12050:	vqdmulh.s<illegal width 8>	d20, d0, d16
   12054:	stmdbmi	r0!, {r0, r2, r4, r5, r9, sp}
   12058:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
   1205c:	tstcc	r4, #2030043136	; 0x79000000
   12060:			; <UNDEFINED> instruction: 0xf7f44478
   12064:	ldmdbmi	lr, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   12068:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1206c:	ldmda	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12070:			; <UNDEFINED> instruction: 0xf7f44651
   12074:	stmdals	r5, {r1, r6, r7, sl, fp, sp, lr, pc}
   12078:	svc	0x0064f7f3
   1207c:	blmi	68b5c4 <ftello64@plt+0x684678>
   12080:	andvc	pc, fp, #1325400064	; 0x4f000000
   12084:	ldmdami	r9, {r3, r4, r8, fp, lr}
   12088:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1208c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   12090:	svc	0x003ef7f4
   12094:	andeq	r0, r0, r4, ror #12
   12098:	andeq	ip, r4, r2, asr lr
   1209c:	andeq	r1, r3, r4, lsl #22
   120a0:	andeq	ip, r4, r0, lsl #28
   120a4:	andeq	r1, r3, r8, lsl #21
   120a8:	andeq	r1, r3, r2, lsr #16
   120ac:	andeq	ip, r4, r2, ror #9
   120b0:	andeq	r1, r3, lr, ror #18
   120b4:	andeq	sp, r4, lr, asr #23
   120b8:	andeq	r1, r3, r0, lsr #13
   120bc:	andeq	r1, r3, sl, asr #13
   120c0:	andeq	r1, r3, r4, asr #13
   120c4:	muleq	r2, r6, fp
   120c8:	andeq	lr, r2, ip, lsr fp
   120cc:	andeq	r1, r3, r6, lsl r6
   120d0:	strdeq	r1, [r3], -r0
   120d4:	andeq	r1, r3, sl, lsl #15
   120d8:	andeq	r1, r3, r8, ror #8
   120dc:	andeq	r7, r3, r8, asr r4
   120e0:	andeq	r1, r3, sl, asr #11
   120e4:	andeq	r1, r3, ip, asr r7
   120e8:	andeq	r1, r3, sl, lsr r4
   120ec:	andeq	r7, r3, sl, lsr #8
   120f0:			; <UNDEFINED> instruction: 0xf7ff2201
   120f4:	svclt	0x0000bce3
   120f8:			; <UNDEFINED> instruction: 0x4606b5f0
   120fc:	addlt	r4, sp, r8, lsr #16
   12100:	strcs	r4, [r0], #-2600	; 0xfffff5d8
   12104:	strls	r4, [r9], #-1144	; 0xfffffb88
   12108:	blge	1f7138 <ftello64@plt+0x1f01ec>
   1210c:	strmi	r5, [pc], -r2, lsl #17
   12110:	strtmi	r4, [r0], -r1, lsr #12
   12114:	andls	r6, fp, #1179648	; 0x120000
   12118:	andeq	pc, r0, #79	; 0x4f
   1211c:	andeq	lr, r3, sp, lsl #17
   12120:	stmdage	r3, {r0, r5, r9, fp, lr}
   12124:	strls	r4, [r3], #-2337	; 0xfffff6df
   12128:	strls	r4, [r7], #-1146	; 0xfffffb86
   1212c:	andls	r4, r8, #2030043136	; 0x79000000
   12130:	strmi	lr, [r1], #-2496	; 0xfffff640
   12134:	blgt	32a44c <ftello64@plt+0x323500>
   12138:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
   1213c:	mvnlt	r4, r4, lsl #12
   12140:			; <UNDEFINED> instruction: 0x4631463a
   12144:	ldc2	7, cr15, [sl], #1020	; 0x3fc
   12148:			; <UNDEFINED> instruction: 0xf7f44620
   1214c:	blls	1cc5fc <ftello64@plt+0x1c56b0>
   12150:	ldmdblt	fp, {r0, r1, sl, fp, ip, pc}^
   12154:	bmi	5be6ac <ftello64@plt+0x5b7760>
   12158:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1215c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12160:	subsmi	r9, sl, fp, lsl #22
   12164:			; <UNDEFINED> instruction: 0x4620d119
   12168:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   1216c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   12170:	svc	0x0056f7f3
   12174:			; <UNDEFINED> instruction: 0xf7f49806
   12178:	strb	lr, [ip, lr, lsl #26]!
   1217c:	bl	bd0154 <ftello64@plt+0xbc9208>
   12180:	strtmi	r6, [r8], -r5, lsl #16
   12184:	ldmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12188:	stmdami	sl, {r0, r9, sl, lr}
   1218c:			; <UNDEFINED> instruction: 0xf01b4478
   12190:	strtmi	pc, [r8], -r5, ror #23
   12194:	ldcl	7, cr15, [lr], #976	; 0x3d0
   12198:			; <UNDEFINED> instruction: 0xf7f3e7dd
   1219c:	svclt	0x0000ef9a
   121a0:	andeq	ip, r4, r4, lsr #16
   121a4:	andeq	r0, r0, r4, ror #12
   121a8:			; <UNDEFINED> instruction: 0xfffff3dd
   121ac:	andeq	lr, r2, r8, ror r8
   121b0:	andeq	ip, r4, lr, asr #15
   121b4:	andeq	r1, r3, r0, ror #9
   121b8:			; <UNDEFINED> instruction: 0xf7ff2101
   121bc:	svclt	0x0000bf9d
   121c0:	mvnsmi	lr, #737280	; 0xb4000
   121c4:	addlt	r2, r3, r2, lsl #2
   121c8:			; <UNDEFINED> instruction: 0xf7fe4604
   121cc:			; <UNDEFINED> instruction: 0x4607f9bb
   121d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   121d4:	strtmi	sp, [r0], -pc, asr #32
   121d8:			; <UNDEFINED> instruction: 0xf7f42100
   121dc:			; <UNDEFINED> instruction: 0x4606e932
   121e0:	suble	r2, ip, r0, lsl #16
   121e4:			; <UNDEFINED> instruction: 0xf7ff2100
   121e8:	strmi	pc, [r0], r7, lsl #31
   121ec:			; <UNDEFINED> instruction: 0xf7f44630
   121f0:			; <UNDEFINED> instruction: 0x4638eabe
   121f4:	svceq	0x0000f1b8
   121f8:			; <UNDEFINED> instruction: 0xf7f4d045
   121fc:			; <UNDEFINED> instruction: 0x4604ea30
   12200:			; <UNDEFINED> instruction: 0xf7f44640
   12204:	strcc	lr, [r2], #-2604	; 0xfffff5d4
   12208:	subeq	lr, r0, r0, lsl #22
   1220c:			; <UNDEFINED> instruction: 0xf7f34420
   12210:			; <UNDEFINED> instruction: 0x4606ed56
   12214:	ldrtmi	fp, [r9], -r8, asr #6
   12218:	svc	0x0028f7f3
   1221c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   12220:			; <UNDEFINED> instruction: 0x4604881b
   12224:	blcc	902bc <ftello64@plt+0x89370>
   12228:	mulcs	r0, r8, r8
   1222c:			; <UNDEFINED> instruction: 0xf8dfb1da
   12230:	strbmi	r9, [r5], -r4, rrx
   12234:	strd	r4, [r2], -r9
   12238:	svccs	0x0001f815
   1223c:	bcs	7fe8ac <ftello64@plt+0x7f7960>
   12240:	svclt	0x00844621
   12244:	blcs	90250 <ftello64@plt+0x89304>
   12248:	ldmle	r5!, {r2, r3, r9, sl, lr}^
   1224c:	andls	r4, r0, #32, 12	; 0x2000000
   12250:			; <UNDEFINED> instruction: 0xf04f464b
   12254:	strdcs	r3, [r1, -pc]
   12258:			; <UNDEFINED> instruction: 0xf7f43403
   1225c:			; <UNDEFINED> instruction: 0xf815ead8
   12260:	bcs	1de6c <ftello64@plt+0x16f20>
   12264:	movwcs	sp, #491	; 0x1eb
   12268:	ldrtmi	r7, [r8], -r3, lsr #32
   1226c:	mrc	7, 6, APSR_nzcv, cr8, cr3, {7}
   12270:			; <UNDEFINED> instruction: 0xf7f34640
   12274:			; <UNDEFINED> instruction: 0x4630eed6
   12278:	pop	{r0, r1, ip, sp, pc}
   1227c:			; <UNDEFINED> instruction: 0x463883f0
   12280:	mcr	7, 6, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   12284:			; <UNDEFINED> instruction: 0x4646e7f7
   12288:	mcr	7, 6, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   1228c:	svclt	0x0000e7f3
   12290:	andeq	r6, r3, r6, asr r3
   12294:	andeq	r0, r3, ip, ror #27
   12298:	tstcs	r0, r6, asr sl
   1229c:	push	{r1, r2, r4, r6, r8, r9, fp, lr}
   122a0:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   122a4:			; <UNDEFINED> instruction: 0x4604b097
   122a8:	ldmpl	r3, {r0, r2, ip, pc}^
   122ac:	tstls	r5, #1769472	; 0x1b0000
   122b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   122b4:	stmia	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   122b8:	strmi	r4, [r7], -r5, lsl #12
   122bc:	tstcs	r0, r8, lsl r1
   122c0:			; <UNDEFINED> instruction: 0xff1af7ff
   122c4:	strtmi	r4, [r8], -r7, lsl #12
   122c8:	b	14502a0 <ftello64@plt+0x1449354>
   122cc:			; <UNDEFINED> instruction: 0xf7f44620
   122d0:			; <UNDEFINED> instruction: 0x4605e8f0
   122d4:	tstlt	r0, r6, lsl #12
   122d8:			; <UNDEFINED> instruction: 0xf9f8f7ff
   122dc:			; <UNDEFINED> instruction: 0xf10d4606
   122e0:			; <UNDEFINED> instruction: 0x4628081c
   122e4:	b	10d02bc <ftello64@plt+0x10c9370>
   122e8:	strbmi	r2, [r2], -r0, lsl #2
   122ec:			; <UNDEFINED> instruction: 0xf7f44620
   122f0:			; <UNDEFINED> instruction: 0xf89dee28
   122f4:			; <UNDEFINED> instruction: 0xf10d301c
   122f8:	blcs	147b0 <ftello64@plt+0xd864>
   122fc:			; <UNDEFINED> instruction: 0xf88dd14b
   12300:	strbmi	r3, [r2], -ip, lsr #32
   12304:	strtmi	r2, [r0], -r1, lsl #2
   12308:	beq	104e744 <ftello64@plt+0x10477f8>
   1230c:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
   12310:	mulscc	ip, sp, r8
   12314:	cmple	sp, r0, lsl #22
   12318:	subcc	pc, r0, sp, lsl #17
   1231c:	mcr2	0, 6, pc, cr8, cr6, {0}	; <UNPREDICTABLE>
   12320:	andcs	r4, r5, #884736	; 0xd8000
   12324:	ldrbtmi	r4, [r9], #-1723	; 0xfffff945
   12328:	andcs	r4, r0, r5, lsl #12
   1232c:	mrc	7, 5, APSR_nzcv, cr8, cr3, {7}
   12330:	svccs	0x00004680
   12334:	ldrtmi	sp, [r2], -sp, asr #32
   12338:	subsle	r2, r0, r0, lsl #28
   1233c:	tstcs	r0, r0, lsr #12
   12340:			; <UNDEFINED> instruction: 0xf7fe9205
   12344:	bls	190868 <ftello64@plt+0x18991c>
   12348:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   1234c:	strmi	r9, [r3], -r0, lsl #20
   12350:			; <UNDEFINED> instruction: 0xf0214640
   12354:			; <UNDEFINED> instruction: 0x4604fa3f
   12358:			; <UNDEFINED> instruction: 0xf0164628
   1235c:			; <UNDEFINED> instruction: 0x4638fed3
   12360:	eorsle	r2, pc, r0, lsl #24
   12364:	mrc	7, 2, APSR_nzcv, cr12, cr3, {7}
   12368:			; <UNDEFINED> instruction: 0xf7f34630
   1236c:			; <UNDEFINED> instruction: 0x4620ee5a
   12370:	blx	ff1ce3fa <ftello64@plt+0xff1c74ae>
   12374:	strtmi	r4, [r0], -r3, lsl #12
   12378:			; <UNDEFINED> instruction: 0xf7f3461c
   1237c:	bmi	84dccc <ftello64@plt+0x846d80>
   12380:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   12384:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12388:	subsmi	r9, sl, r5, lsl fp
   1238c:			; <UNDEFINED> instruction: 0x4620d130
   12390:	pop	{r0, r1, r2, r4, ip, sp, pc}
   12394:			; <UNDEFINED> instruction: 0xf10d8ff0
   12398:	movwls	r0, #8994	; 0x2322
   1239c:	movwls	sl, #6920	; 0x1b08
   123a0:			; <UNDEFINED> instruction: 0x46484b18
   123a4:	tstcs	r1, r4, lsl r2
   123a8:			; <UNDEFINED> instruction: 0xf8cd447b
   123ac:			; <UNDEFINED> instruction: 0xf7f48000
   123b0:	str	lr, [r6, lr, lsr #20]!
   123b4:	msreq	CPSR_x, #1073741827	; 0x40000003
   123b8:	blge	236fc8 <ftello64@plt+0x23007c>
   123bc:	blmi	4b6fc8 <ftello64@plt+0x4b007c>
   123c0:	andscs	r4, r4, #80, 12	; 0x5000000
   123c4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   123c8:	andhi	pc, r0, sp, asr #17
   123cc:	b	7d03a4 <ftello64@plt+0x7c9458>
   123d0:			; <UNDEFINED> instruction: 0xf8dfe7a4
   123d4:			; <UNDEFINED> instruction: 0x4632b038
   123d8:	mcrcs	4, 0, r4, cr0, cr11, {7}
   123dc:	bmi	346a9c <ftello64@plt+0x33fb50>
   123e0:			; <UNDEFINED> instruction: 0xe7ab447a
   123e4:	mrc	7, 0, APSR_nzcv, cr12, cr3, {7}
   123e8:			; <UNDEFINED> instruction: 0xf7f34630
   123ec:	bfi	lr, sl, (invalid: 28:6)
   123f0:	mcr	7, 3, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   123f4:	andeq	ip, r4, r6, lsl #13
   123f8:	andeq	r0, r0, r4, ror #12
   123fc:	andeq	r1, r3, sl, ror r3
   12400:	andeq	ip, r4, r6, lsr #11
   12404:	andeq	r1, r3, r8, ror #5
   12408:	andeq	r1, r3, sl, asr #5
   1240c:	andeq	r6, r3, ip, lsr #28
   12410:	andeq	r6, r3, r4, lsr #28
   12414:	andcs	fp, r0, #48, 10	; 0xc000000
   12418:	addlt	r4, r3, pc, lsr #24
   1241c:	ldrbtmi	r4, [ip], #-2863	; 0xfffff4d1
   12420:	stmiapl	r3!, {r0, r1, r2, r3, r5, r8, fp, lr}^
   12424:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   12428:			; <UNDEFINED> instruction: 0xf04f9301
   1242c:			; <UNDEFINED> instruction: 0xf7f30300
   12430:			; <UNDEFINED> instruction: 0x4604ef90
   12434:			; <UNDEFINED> instruction: 0xf7f3b1a8
   12438:			; <UNDEFINED> instruction: 0x4605ecd8
   1243c:			; <UNDEFINED> instruction: 0xf7f34620
   12440:	strtmi	lr, [r8], -r2, lsl #27
   12444:	tstcs	r0, sl, ror #12
   12448:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   1244c:			; <UNDEFINED> instruction: 0xb1284604
   12450:	bcs	f8c58 <ftello64@plt+0xf1d0c>
   12454:	bcs	3864bc <ftello64@plt+0x37f570>
   12458:	strcs	sp, [r0], #-14
   1245c:			; <UNDEFINED> instruction: 0xf7f34628
   12460:	bmi	84da30 <ftello64@plt+0x846ae4>
   12464:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   12468:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1246c:	subsmi	r9, sl, r1, lsl #22
   12470:			; <UNDEFINED> instruction: 0x4620d130
   12474:	ldclt	0, cr11, [r0, #-12]!
   12478:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   1247c:	ldcl	7, cr15, [ip, #972]	; 0x3cc
   12480:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   12484:	strb	r0, [r9, r4, ror #18]!
   12488:	blcs	1cb049c <ftello64@plt+0x1ca9550>
   1248c:	blcs	19464cc <ftello64@plt+0x193f580>
   12490:	blcs	19864f0 <ftello64@plt+0x197f5a4>
   12494:	stmdavc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}^
   12498:	blcs	18df4a4 <ftello64@plt+0x18d8558>
   1249c:	stmdavc	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   124a0:	svclt	0x00082b63
   124a4:	strtne	pc, [sp], #-576	; 0xfffffdc0
   124a8:			; <UNDEFINED> instruction: 0xe7d7d1d7
   124ac:	strcc	r7, [r1], #-2115	; 0xfffff7bd
   124b0:	bicsle	r2, r2, r3, ror fp
   124b4:	blcs	1870648 <ftello64@plt+0x18696fc>
   124b8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   124bc:	strb	sp, [sp, sp, asr #3]
   124c0:	strcc	r7, [r1], #-2115	; 0xfffff7bd
   124c4:	bicle	r2, r8, r3, ror fp
   124c8:	blcs	187065c <ftello64@plt+0x1869710>
   124cc:	ldrcs	fp, [r1], #-3848	; 0xfffff0f8
   124d0:	strb	sp, [r3, r3, asr #3]
   124d4:	ldcl	7, cr15, [ip, #972]!	; 0x3cc
   124d8:	andeq	ip, r4, sl, lsl #10
   124dc:	andeq	r0, r0, r4, ror #12
   124e0:	andeq	lr, r2, ip, asr #32
   124e4:	andeq	ip, r4, r2, asr #9
   124e8:	muleq	r3, lr, r3
   124ec:	svcmi	0x00f0e92d
   124f0:	ldreq	pc, [r1, -r2, lsr #3]
   124f4:	stmibmi	r6, {r0, r2, r3, r9, sl, lr}^
   124f8:			; <UNDEFINED> instruction: 0xf787fab7
   124fc:	blmi	ff163f70 <ftello64@plt+0xff15d024>
   12500:	ldmdbeq	pc!, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   12504:			; <UNDEFINED> instruction: 0xf8dfb0a1
   12508:	vcge.s8	d24, d0, d0
   1250c:	stmiapl	fp, {r0, r2, r3, r5, sl, fp, ip}^
   12510:	strbmi	r4, [r2, #-1556]!	; 0xfffff9ec
   12514:	shadd16mi	fp, sl, r4
   12518:	andeq	pc, r1, #71	; 0x47
   1251c:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   12520:	ldmdavs	fp, {r1, r3, r5, r9, fp, ip, pc}
   12524:			; <UNDEFINED> instruction: 0xf04f931f
   12528:	strmi	r0, [r6], -r0, lsl #6
   1252c:	suble	r2, r1, r0, lsl #20
   12530:	cmple	r6, r4, ror #10
   12534:			; <UNDEFINED> instruction: 0xf7f34648
   12538:	pkhtbmi	lr, r3, ip, asr #29
   1253c:	movweq	pc, #28699	; 0x701b	; <UNPREDICTABLE>
   12540:			; <UNDEFINED> instruction: 0xf0409303
   12544:			; <UNDEFINED> instruction: 0xf1bb8134
   12548:	vrecps.f32	d16, d16, d15
   1254c:	strtmi	r8, [r8], -r3, lsl #2
   12550:	bicseq	lr, fp, #323584	; 0x4f000
   12554:			; <UNDEFINED> instruction: 0xf7f39302
   12558:	bl	fec4d598 <ftello64@plt+0xfec4664c>
   1255c:	ldrdls	r0, [r4], -fp
   12560:	sbcshi	pc, r3, r0, asr #1
   12564:	bl	fead0538 <ftello64@plt+0xfeac95ec>
   12568:	stmdacs	r0, {r2, r9, sl, lr}
   1256c:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   12570:	ldrtmi	r4, [r0], -r9, lsr #12
   12574:	ldc	7, cr15, [r6], {243}	; 0xf3
   12578:	bls	139188 <ftello64@plt+0x13223c>
   1257c:	svclt	0x00284293
   12580:			; <UNDEFINED> instruction: 0x461e4613
   12584:	strtmi	r4, [r0], -r1, lsl #12
   12588:	stc	7, cr15, [r0, #-972]	; 0xfffffc34
   1258c:			; <UNDEFINED> instruction: 0xf8584ba3
   12590:	ldmdavs	fp, {r0, r1, ip, sp}
   12594:			; <UNDEFINED> instruction: 0xf100075b
   12598:	stmdbge	r4, {r4, r5, r6, r7, pc}
   1259c:			; <UNDEFINED> instruction: 0x46224633
   125a0:	ldrbmi	r9, [r0], -r0, lsl #2
   125a4:			; <UNDEFINED> instruction: 0xf7f42105
   125a8:			; <UNDEFINED> instruction: 0x4620ea54
   125ac:	ldc	7, cr15, [r8, #-972]!	; 0xfffffc34
   125b0:	and	r2, sl, r0
   125b4:	movweq	pc, #28939	; 0x710b	; <UNPREDICTABLE>
   125b8:	tstls	r5, r4, ror #2
   125bc:	movwls	r0, #18651	; 0x48db
   125c0:	cmple	r4, r0, lsl #26
   125c4:	vaddl.s8	q9, d0, d5
   125c8:	bmi	fe55e5d0 <ftello64@plt+0xfe557684>
   125cc:	ldrbtmi	r4, [sl], #-2961	; 0xfffff46f
   125d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   125d4:	subsmi	r9, sl, pc, lsl fp
   125d8:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   125dc:	pop	{r0, r5, ip, sp, pc}
   125e0:	ldmibmi	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125e4:	strbmi	r2, [r8], -r0, lsl #4
   125e8:			; <UNDEFINED> instruction: 0xf7f34479
   125ec:			; <UNDEFINED> instruction: 0x4683eeb2
   125f0:			; <UNDEFINED> instruction: 0xf0002800
   125f4:			; <UNDEFINED> instruction: 0xf7f380ad
   125f8:	strdls	lr, [r2], -r8
   125fc:			; <UNDEFINED> instruction: 0xf7f34658
   12600:	blls	cd890 <ftello64@plt+0xc6944>
   12604:	andcs	r4, r1, #136, 18	; 0x220000
   12608:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   1260c:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   12610:	strmi	r9, [r3], r2, lsl #22
   12614:			; <UNDEFINED> instruction: 0xf7f34618
   12618:			; <UNDEFINED> instruction: 0xf1bbec96
   1261c:			; <UNDEFINED> instruction: 0xf0000f00
   12620:	andcs	r8, r5, #151	; 0x97
   12624:	ldrbmi	r2, [r8], -r1, lsl #2
   12628:	svc	0x0048f7f3
   1262c:	ldrbmi	r9, [r8], -r2
   12630:	stc	7, cr15, [r8], {243}	; 0xf3
   12634:	bcs	38e44 <ftello64@plt+0x31ef8>
   12638:	addhi	pc, sl, r0
   1263c:			; <UNDEFINED> instruction: 0xf7f34610
   12640:	bls	cd210 <ftello64@plt+0xc62c4>
   12644:	ldrmi	r4, [r0], -r3, lsl #13
   12648:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1264c:			; <UNDEFINED> instruction: 0x4613e776
   12650:	strtmi	r2, [r8], -r8, lsl #2
   12654:	stmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12658:			; <UNDEFINED> instruction: 0xd1b32800
   1265c:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   12660:	tstcs	sl, r5, lsl #22
   12664:	strbmi	r4, [sl], -r8, lsr #12
   12668:	ldmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1266c:	stmdacs	r0, {r1, ip, pc}
   12670:	adchi	pc, r9, r0, asr #32
   12674:			; <UNDEFINED> instruction: 0xf7f34628
   12678:	blls	18d478 <ftello64@plt+0x18652c>
   1267c:	strmi	r3, [r7], -r4, lsl #6
   12680:	ldrtmi	r9, [fp], #-2052	; 0xfffff7fc
   12684:	vhsub.s8	d4, d16, d3
   12688:			; <UNDEFINED> instruction: 0xf7f380a7
   1268c:	pkhbtmi	lr, r3, r8, lsl #22
   12690:	stmdacs	r0, {r2, r9, sl, lr}
   12694:	adchi	pc, ip, r0
   12698:	tstcs	r1, r5, lsl #20
   1269c:	stmdals	r2, {r2, r8, r9, fp, ip, pc}
   126a0:			; <UNDEFINED> instruction: 0xf88b1a9b
   126a4:	blne	ff6d66b0 <ftello64@plt+0xff6cf764>
   126a8:			; <UNDEFINED> instruction: 0xf88b1eda
   126ac:	addmi	r0, sl, #0
   126b0:	adchi	pc, r4, r0, asr #6
   126b4:	andeq	pc, r2, fp, lsl #2
   126b8:	movwls	r2, #12799	; 0x31ff
   126bc:	stmia	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   126c0:	strbmi	r9, [r9], -r3, lsl #22
   126c4:	bl	2f8ee0 <ftello64@plt+0x2f1f94>
   126c8:	blls	926dc <ftello64@plt+0x8b790>
   126cc:	stccc	8, cr15, [r1], {-0}
   126d0:	mrrc	7, 15, pc, ip, cr3	; <UNPREDICTABLE>
   126d4:	blls	f8ef0 <ftello64@plt+0xf1fa4>
   126d8:	ldrtmi	r4, [r0], -r9, lsr #12
   126dc:	ldrmi	r4, [fp], #1043	; 0x413
   126e0:			; <UNDEFINED> instruction: 0xf7f319de
   126e4:	ldrtmi	lr, [sl], -r0, ror #23
   126e8:	ldrbmi	r4, [r8], -r1, lsl #12
   126ec:	mcrr	7, 15, pc, lr, cr3	; <UNPREDICTABLE>
   126f0:	addsmi	r9, lr, #4, 22	; 0x1000
   126f4:	svcge	0x004af43f
   126f8:	adccs	r4, sl, #76, 22	; 0x13000
   126fc:	stmdami	sp, {r2, r3, r6, r8, fp, lr}^
   12700:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12704:			; <UNDEFINED> instruction: 0xf7f44478
   12708:	stmdbmi	fp, {r2, sl, fp, sp, lr, pc}^
   1270c:	stmdals	r3, {r0, r2, r9, sp}
   12710:			; <UNDEFINED> instruction: 0xf7f34479
   12714:	strmi	lr, [r3], -r6, asr #25
   12718:	ldrmi	r4, [r9], r8, asr #12
   1271c:	stcl	7, cr15, [r8, #972]!	; 0x3cc
   12720:	strtmi	r4, [r0], -r2, lsl #12
   12724:			; <UNDEFINED> instruction: 0xf7f49203
   12728:	ldmib	sp, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}^
   1272c:	sbceq	r2, r9, r3, lsl #2
   12730:	strbmi	r4, [r8], -r3, lsl #12
   12734:			; <UNDEFINED> instruction: 0xf912f01b
   12738:	ldmdacs	r3, {r2, fp, ip, pc}
   1273c:			; <UNDEFINED> instruction: 0xf047bf98
   12740:	svccs	0x00000701
   12744:	svcge	0x000ef43f
   12748:	vmvn.i32	d18, #15	; 0x0000000f
   1274c:	ldr	r3, [ip, -r0]!
   12750:	bleq	4e894 <ftello64@plt+0x47948>
   12754:	andcs	r4, r5, #933888	; 0xe4000
   12758:	ldrbtmi	r2, [r9], #-0
   1275c:	stc	7, cr15, [r0], #972	; 0x3cc
   12760:	strtmi	r4, [r0], -r5, lsl #12
   12764:	stmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12768:			; <UNDEFINED> instruction: 0x4601465a
   1276c:			; <UNDEFINED> instruction: 0xf01b4628
   12770:	ldrshtcs	pc, [pc], -r5	; <UNPREDICTABLE>
   12774:	andcc	pc, r0, r0, asr #5
   12778:	ldmdami	r1!, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   1277c:			; <UNDEFINED> instruction: 0xf01b4478
   12780:	blls	150d9c <ftello64@plt+0x149e50>
   12784:			; <UNDEFINED> instruction: 0xf8dfb173
   12788:	mcrne	0, 3, r8, cr7, cr12, {5}
   1278c:			; <UNDEFINED> instruction: 0x463d44f8
   12790:			; <UNDEFINED> instruction: 0xf8174640
   12794:	strcc	r1, [r2, #-3841]	; 0xfffff0ff
   12798:			; <UNDEFINED> instruction: 0xf9dcf01b
   1279c:	blne	b793b4 <ftello64@plt+0xb72468>
   127a0:	ldmle	r4!, {r0, r1, r3, r5, r7, r9, lr}^
   127a4:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   127a8:			; <UNDEFINED> instruction: 0xf9d4f01b
   127ac:	stmdbmi	r7!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   127b0:	andcs	r2, r0, r5, lsl #4
   127b4:			; <UNDEFINED> instruction: 0xf7f34479
   127b8:			; <UNDEFINED> instruction: 0xf01bec74
   127bc:	eorscs	pc, pc, pc, asr #17
   127c0:	andcc	pc, r0, r0, asr #5
   127c4:	stmdami	r2!, {r0, r8, r9, sl, sp, lr, pc}
   127c8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   127cc:			; <UNDEFINED> instruction: 0xf8c6f01b
   127d0:	vmvn.i32	d18, #15	; 0x0000000f
   127d4:	ldrbt	r3, [r8], r0
   127d8:	rscseq	r4, r9, lr, lsl r8
   127dc:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
   127e0:			; <UNDEFINED> instruction: 0xf8bcf01b
   127e4:	vmvn.i32	d18, #15	; 0x0000000f
   127e8:	strbt	r3, [lr], r0
   127ec:	ldcl	7, cr15, [r0], #-972	; 0xfffffc34
   127f0:	svc	0x0084f7f3
   127f4:			; <UNDEFINED> instruction: 0xf43f2800
   127f8:	str	sl, [r6, r8, ror #29]!
   127fc:	adccs	r4, r5, #22528	; 0x5800
   12800:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
   12804:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12808:			; <UNDEFINED> instruction: 0xf7f44478
   1280c:	svclt	0x0000eb82
   12810:	andeq	ip, r4, r8, lsr #8
   12814:	andeq	r0, r0, r4, ror #12
   12818:	andeq	ip, r4, ip, lsl #8
   1281c:	andeq	r0, r0, ip, asr #13
   12820:	andeq	ip, r4, sl, asr r3
   12824:	andeq	sp, r2, r8, lsl #29
   12828:	andeq	r1, r3, lr, lsl r2
   1282c:	andeq	r1, r3, ip, lsl #6
   12830:	andeq	r1, r3, r2, lsl r2
   12834:	andeq	r1, r3, r0, lsr r2
   12838:	andeq	r1, r3, r0, lsl #3
   1283c:	andeq	r1, r3, lr, lsl #2
   12840:	andeq	r1, r3, r4, asr #3
   12844:	andeq	r1, r3, r4, asr #3
   12848:	andeq	r9, r3, lr, lsr r1
   1284c:	andeq	r1, r3, r8, ror r0
   12850:	strdeq	r1, [r3], -r6
   12854:	andeq	r1, r3, r6, lsl #2
   12858:	andeq	r1, r3, r8, lsl #4
   1285c:	andeq	r1, r3, lr, lsl #2
   12860:	andeq	r1, r3, r4, lsr #2
   12864:	blmi	fee6534c <ftello64@plt+0xfee5e400>
   12868:	push	{r1, r3, r4, r5, r6, sl, lr}
   1286c:			; <UNDEFINED> instruction: 0x46074ff0
   12870:	ldrdlt	r5, [fp], r3
   12874:	strmi	r4, [sp], -r8, lsl #12
   12878:	movwls	r6, #38939	; 0x981b
   1287c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12880:	ldmdb	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12884:	sbchi	pc, r8, #14614528	; 0xdf0000
   12888:			; <UNDEFINED> instruction: 0x460444f8
   1288c:	mcr	7, 6, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   12890:			; <UNDEFINED> instruction: 0xf0002800
   12894:			; <UNDEFINED> instruction: 0x46018097
   12898:	andcs	r4, r0, #6291456	; 0x600000
   1289c:			; <UNDEFINED> instruction: 0xf7f3a804
   128a0:	strmi	lr, [r4], -lr, lsl #23
   128a4:			; <UNDEFINED> instruction: 0xf0402800
   128a8:	bmi	feab2c74 <ftello64@plt+0xfeaabd28>
   128ac:			; <UNDEFINED> instruction: 0xf8589b04
   128b0:			; <UNDEFINED> instruction: 0xf8d99002
   128b4:	ldreq	r2, [r1]
   128b8:	adcshi	pc, sp, r0, lsl #2
   128bc:	smlatbcs	r1, r6, sl, r4
   128c0:			; <UNDEFINED> instruction: 0xf8584628
   128c4:			; <UNDEFINED> instruction: 0xf7f42002
   128c8:			; <UNDEFINED> instruction: 0x4604e9fa
   128cc:			; <UNDEFINED> instruction: 0xf0402800
   128d0:			; <UNDEFINED> instruction: 0x4603809b
   128d4:	tstcs	r5, r2, lsl #12
   128d8:			; <UNDEFINED> instruction: 0xf7f49804
   128dc:			; <UNDEFINED> instruction: 0x4628e8fc
   128e0:	svc	0x0082f7f3
   128e4:	strtmi	r4, [r2], -r3, lsr #12
   128e8:	strmi	r4, [r0], r1, lsr #12
   128ec:	b	ff4d08c4 <ftello64@plt+0xff4c9978>
   128f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   128f4:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   128f8:	ldrdcc	pc, [r0], -r9
   128fc:			; <UNDEFINED> instruction: 0xf100075a
   12900:	stmdage	r6, {r0, r2, r3, r5, r7, pc}
   12904:	strbmi	r4, [r2], -fp, lsr #12
   12908:			; <UNDEFINED> instruction: 0xf7f32100
   1290c:	strmi	lr, [r4], -ip, asr #22
   12910:			; <UNDEFINED> instruction: 0xf7f34640
   12914:	stccs	15, cr14, [r0], {44}	; 0x2c
   12918:	addshi	pc, r4, r0, asr #32
   1291c:			; <UNDEFINED> instruction: 0xf7f34638
   12920:	strtmi	lr, [r3], -sl, ror #24
   12924:	strtmi	r4, [r1], -r2, lsr #12
   12928:			; <UNDEFINED> instruction: 0xf7f44605
   1292c:			; <UNDEFINED> instruction: 0x4603eab4
   12930:			; <UNDEFINED> instruction: 0xf0002800
   12934:			; <UNDEFINED> instruction: 0x462180d4
   12938:	strtmi	sl, [sl], -r8, lsl #16
   1293c:	bl	cd0910 <ftello64@plt+0xcc99c4>
   12940:	strtmi	r4, [r8], -r4, lsl #12
   12944:	svc	0x0012f7f3
   12948:			; <UNDEFINED> instruction: 0xf0402c00
   1294c:	stmdals	r8, {r0, r4, r5, r7, pc}
   12950:			; <UNDEFINED> instruction: 0xf7ff9d04
   12954:	stcls	13, cr15, [r8], {95}	; 0x5f
   12958:	strtmi	r9, [r0], -r3
   1295c:	stcl	7, cr15, [r8], {243}	; 0xf3
   12960:	bls	f7968 <ftello64@plt+0xf0a1c>
   12964:	ldrtmi	sl, [r1], -r5, lsl #24
   12968:	strmi	r9, [r3], -r1, lsl #8
   1296c:			; <UNDEFINED> instruction: 0xf7ff4628
   12970:			; <UNDEFINED> instruction: 0x4604fdbd
   12974:			; <UNDEFINED> instruction: 0xf0402800
   12978:	bmi	1e32cc4 <ftello64@plt+0x1e2bd78>
   1297c:	blls	164188 <ftello64@plt+0x15d23c>
   12980:	ldrbtmi	sl, [sl], #-2055	; 0xfffff7f9
   12984:	stmda	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12988:			; <UNDEFINED> instruction: 0xf0402800
   1298c:	stmdals	r5, {r0, r1, r4, r6, r7, pc}
   12990:	svc	0x00baf7f3
   12994:	andne	lr, r7, #3620864	; 0x374000
   12998:			; <UNDEFINED> instruction: 0xf7f39806
   1299c:			; <UNDEFINED> instruction: 0xf8d9edcc
   129a0:	ldrbeq	r3, [fp, r0]
   129a4:			; <UNDEFINED> instruction: 0xf1004604
   129a8:	stmdals	r4, {r1, r4, r7, pc}
   129ac:	b	a50980 <ftello64@plt+0xa49a34>
   129b0:			; <UNDEFINED> instruction: 0xf7f39806
   129b4:	stmdals	r7, {r3, r6, r7, r9, fp, sp, lr, pc}
   129b8:	b	ff15098c <ftello64@plt+0xff149a40>
   129bc:			; <UNDEFINED> instruction: 0xf7f39808
   129c0:	eor	lr, fp, r2, asr #21
   129c4:	rsble	r2, r9, r0, lsl #24
   129c8:	strtmi	r4, [r1], -r5, ror #16
   129cc:			; <UNDEFINED> instruction: 0xf01a4478
   129d0:	stmdbmi	r4!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   129d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   129d8:	ldmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   129dc:	stmdbmi	r2!, {r6, r8, ip, sp, pc}^
   129e0:	strcs	r4, [r1], #-1568	; 0xfffff9e0
   129e4:	strcc	pc, [r0], #-704	; 0xfffffd40
   129e8:			; <UNDEFINED> instruction: 0xf7f34479
   129ec:	stmiblt	r8!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   129f0:	andcs	r4, r5, #1540096	; 0x178000
   129f4:	strcs	r2, [r1], #-0
   129f8:	vmvn.i32	q10, #589824	; 0x00090000
   129fc:			; <UNDEFINED> instruction: 0xf7f33400
   12a00:			; <UNDEFINED> instruction: 0xf01aeb50
   12a04:	and	pc, r9, r9, ror pc	; <UNPREDICTABLE>
   12a08:	stmia	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12a0c:	ldmdami	r8, {r0, r9, sl, lr}^
   12a10:			; <UNDEFINED> instruction: 0xf01a4478
   12a14:	stmdals	r4, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12a18:	ldmib	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12a1c:	blmi	12e5378 <ftello64@plt+0x12de42c>
   12a20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12a24:	blls	26ca94 <ftello64@plt+0x265b48>
   12a28:			; <UNDEFINED> instruction: 0xf040405a
   12a2c:	strtmi	r8, [r0], -r1, lsl #1
   12a30:	pop	{r0, r1, r3, ip, sp, pc}
   12a34:	ldmdbmi	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   12a38:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   12a3c:	ldcl	7, cr15, [r6, #972]	; 0x3cc
   12a40:	ldr	r9, [fp, -r4, lsl #22]!
   12a44:			; <UNDEFINED> instruction: 0xf7f44620
   12a48:	strmi	lr, [r1], -r4, asr #17
   12a4c:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   12a50:			; <UNDEFINED> instruction: 0xff84f01a
   12a54:			; <UNDEFINED> instruction: 0xf7f39804
   12a58:			; <UNDEFINED> instruction: 0xe7dfe9d4
   12a5c:			; <UNDEFINED> instruction: 0xf1054848
   12a60:			; <UNDEFINED> instruction: 0xf8df3aff
   12a64:			; <UNDEFINED> instruction: 0xf108b120
   12a68:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   12a6c:			; <UNDEFINED> instruction: 0xf01b44c2
   12a70:	ldrbtmi	pc, [fp], #2061	; 0x80d	; <UNPREDICTABLE>
   12a74:	svcne	0x0001f814
   12a78:			; <UNDEFINED> instruction: 0xf01b4658
   12a7c:	strmi	pc, [r2, #2155]!	; 0x86b
   12a80:	stmdami	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   12a84:			; <UNDEFINED> instruction: 0xf01b4478
   12a88:	ldr	pc, [sl, -r5, ror #16]!
   12a8c:	stmia	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12a90:	ldmdami	lr!, {r0, r9, sl, lr}
   12a94:			; <UNDEFINED> instruction: 0xf01a4478
   12a98:	ldr	pc, [pc, r1, ror #30]!
   12a9c:	strcs	r4, [r1], #-2364	; 0xfffff6c4
   12aa0:	vmvn.i16	d20, #12	; 0x000c
   12aa4:	ldrbtmi	r3, [r9], #-1024	; 0xfffffc00
   12aa8:			; <UNDEFINED> instruction: 0xf01a4478
   12aac:	sbfx	pc, r7, #30, #22
   12ab0:			; <UNDEFINED> instruction: 0xf7f44620
   12ab4:	strmi	lr, [r1], -lr, lsl #17
   12ab8:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   12abc:			; <UNDEFINED> instruction: 0xff4ef01a
   12ac0:			; <UNDEFINED> instruction: 0xf7f39804
   12ac4:	stmdals	r6, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
   12ac8:	b	f50a9c <ftello64@plt+0xf49b50>
   12acc:			; <UNDEFINED> instruction: 0xf7f4e7a6
   12ad0:	strmi	lr, [r1], -r0, lsl #17
   12ad4:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   12ad8:			; <UNDEFINED> instruction: 0xffd8f01a
   12adc:	ldmdami	r0!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   12ae0:	vmvn.i32	d18, #720896	; 0x000b0000
   12ae4:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   12ae8:			; <UNDEFINED> instruction: 0xff38f01a
   12aec:			; <UNDEFINED> instruction: 0xf7f39804
   12af0:	strtmi	lr, [r8], -r8, lsl #19
   12af4:	mrc	7, 1, APSR_nzcv, cr10, cr3, {7}
   12af8:			; <UNDEFINED> instruction: 0xf7f39806
   12afc:	str	lr, [sp, r4, lsr #20]
   12b00:	ldrtcs	r4, [fp], #-2088	; 0xfffff7d8
   12b04:	strcc	pc, [r0], #-704	; 0xfffffd40
   12b08:			; <UNDEFINED> instruction: 0xf01a4478
   12b0c:	stmdals	r4, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   12b10:	ldmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12b14:			; <UNDEFINED> instruction: 0xf7f34640
   12b18:	ldrb	lr, [pc, -sl, lsr #28]!
   12b1c:			; <UNDEFINED> instruction: 0xf7f39804
   12b20:	stmdals	r6, {r4, r5, r6, r8, fp, sp, lr, pc}
   12b24:	b	3d0af8 <ftello64@plt+0x3c9bac>
   12b28:			; <UNDEFINED> instruction: 0xf7f39808
   12b2c:	ldrb	lr, [r5, -ip, lsl #20]!
   12b30:	b	ff3d0b04 <ftello64@plt+0xff3c9bb8>
   12b34:	vst1.8	{d20-d21}, [pc :64], ip
   12b38:	ldmdami	ip, {r1, r5, r7, r8, ip, sp, lr}
   12b3c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   12b40:			; <UNDEFINED> instruction: 0xf01b3210
   12b44:	svclt	0x0000f889
   12b48:	andeq	ip, r4, r0, asr #1
   12b4c:	andeq	r0, r0, r4, ror #12
   12b50:	andeq	ip, r4, r0, lsr #1
   12b54:	andeq	r0, r0, ip, asr #13
   12b58:	andeq	r0, r0, ip, ror #12
   12b5c:	andeq	r1, r3, sl, lsr #32
   12b60:	strdeq	r0, [r3], -r8
   12b64:	andeq	r1, r3, lr
   12b68:	andeq	r0, r3, r0, ror pc
   12b6c:	andeq	r0, r3, r4, ror pc
   12b70:	andeq	r0, r3, r4, ror r6
   12b74:	andeq	fp, r4, r8, lsl #30
   12b78:	andeq	r0, r3, r2, asr pc
   12b7c:	andeq	r0, r3, lr, lsr #13
   12b80:	andeq	r0, r3, lr, lsr #30
   12b84:	ldrdeq	r0, [r3], -lr
   12b88:	andeq	r8, r3, r0, ror #28
   12b8c:	ldrdeq	r0, [r3], -ip
   12b90:	andeq	r6, r3, lr, asr r7
   12b94:	andeq	r0, r3, ip, lsl pc
   12b98:	andeq	r0, r3, r2, asr #12
   12b9c:	ldrdeq	r0, [r3], -sl
   12ba0:	andeq	r0, r3, lr, ror #11
   12ba4:	andeq	r0, r3, ip, asr #11
   12ba8:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   12bac:	ldrdeq	r0, [r3], -r6
   12bb0:	mvnsmi	lr, #737280	; 0xb4000
   12bb4:	bmi	1ae4414 <ftello64@plt+0x1add4c8>
   12bb8:	blmi	1ae443c <ftello64@plt+0x1add4f0>
   12bbc:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   12bc0:	ldrdls	pc, [r8, pc]!	; <UNPREDICTABLE>
   12bc4:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   12bc8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   12bcc:	ldrbtmi	r4, [r9], #1548	; 0x60c
   12bd0:	movwls	r6, #30747	; 0x781b
   12bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12bd8:	svceq	0x0000f1b8
   12bdc:	movwcs	sp, #2
   12be0:	andcc	pc, r0, r8, asr #17
   12be4:	strtmi	r2, [r0], -r0, lsl #6
   12be8:			; <UNDEFINED> instruction: 0x4619461a
   12bec:	ldmdb	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bf0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   12bf4:			; <UNDEFINED> instruction: 0x4622d073
   12bf8:	tstcs	r0, r4, lsl #16
   12bfc:	ldmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12c00:	stmdacs	r0, {r2, r9, sl, lr}
   12c04:			; <UNDEFINED> instruction: 0x4628d158
   12c08:	b	ffd50bdc <ftello64@plt+0xffd49c90>
   12c0c:	strtmi	r4, [r2], -r3, lsr #12
   12c10:	strmi	r4, [r5], -r1, lsr #12
   12c14:	ldmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c18:	stmdacs	r0, {r2, r9, sl, lr}
   12c1c:	blmi	1546ddc <ftello64@plt+0x153fe90>
   12c20:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12c24:	ldrdcc	pc, [r0], -r9
   12c28:			; <UNDEFINED> instruction: 0xf100075a
   12c2c:	strtmi	r8, [r3], -r1, lsl #1
   12c30:	strtmi	sl, [sl], -r6, lsl #16
   12c34:			; <UNDEFINED> instruction: 0xf7f32100
   12c38:			; <UNDEFINED> instruction: 0x4604e9b6
   12c3c:			; <UNDEFINED> instruction: 0xf7f34628
   12c40:	stccs	13, cr14, [r0], {150}	; 0x96
   12c44:	stmdals	r6, {r3, r5, r6, r8, ip, lr, pc}
   12c48:	blx	ff950c4e <ftello64@plt+0xff949d02>
   12c4c:			; <UNDEFINED> instruction: 0xf1b84604
   12c50:	andle	r0, r1, r0, lsl #30
   12c54:	andeq	pc, r0, r8, asr #17
   12c58:	strtmi	r9, [r8], -r6, lsl #26
   12c5c:	bl	1250c30 <ftello64@plt+0x1249ce4>
   12c60:	ldrtmi	r4, [r9], -r2, lsr #12
   12c64:	strls	sl, [r0, #-3075]	; 0xfffff3fd
   12c68:	strmi	r9, [r3], -r1, lsl #8
   12c6c:			; <UNDEFINED> instruction: 0xf7ff4630
   12c70:			; <UNDEFINED> instruction: 0x4604fc3d
   12c74:	teqle	sl, r0, lsl #16
   12c78:			; <UNDEFINED> instruction: 0x46014a3e
   12c7c:	stmdage	r5, {r0, r1, r8, r9, fp, ip, pc}
   12c80:			; <UNDEFINED> instruction: 0xf7f3447a
   12c84:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   12c88:	stmdals	r3, {r0, r1, r5, r6, r8, ip, lr, pc}
   12c8c:	mrc	7, 1, APSR_nzcv, cr12, cr3, {7}
   12c90:	andne	lr, r5, #3620864	; 0x374000
   12c94:			; <UNDEFINED> instruction: 0xf7f39804
   12c98:			; <UNDEFINED> instruction: 0xf8d9ec4e
   12c9c:	ldrbeq	r2, [r3, r0]
   12ca0:	strble	r4, [ip], #-1540	; 0xfffff9fc
   12ca4:			; <UNDEFINED> instruction: 0xf7f39804
   12ca8:	stmdals	r5, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   12cac:	stmdb	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12cb0:			; <UNDEFINED> instruction: 0xf7f39806
   12cb4:	and	lr, r6, r8, asr #18
   12cb8:	svc	0x008af7f3
   12cbc:	stmdami	lr!, {r0, r9, sl, lr}
   12cc0:			; <UNDEFINED> instruction: 0xf01a4478
   12cc4:	bmi	b925f8 <ftello64@plt+0xb8b6ac>
   12cc8:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   12ccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12cd0:	subsmi	r9, sl, r7, lsl #22
   12cd4:			; <UNDEFINED> instruction: 0x4620d13b
   12cd8:	pop	{r0, r3, ip, sp, pc}
   12cdc:	stmdami	r8!, {r4, r5, r6, r7, r8, r9, pc}
   12ce0:	vmvn.i32	d18, #720896	; 0x000b0000
   12ce4:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   12ce8:	mrc2	0, 1, pc, cr8, cr10, {0}
   12cec:	stmdals	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12cf0:	stmdb	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12cf4:			; <UNDEFINED> instruction: 0xf7f39806
   12cf8:	strb	lr, [r4, r6, lsr #18]!
   12cfc:	ldrtcs	r4, [fp], #-2081	; 0xfffff7df
   12d00:	strcc	pc, [r0], #-704	; 0xfffffd40
   12d04:			; <UNDEFINED> instruction: 0xf01a4478
   12d08:	strtmi	pc, [r8], -r9, lsr #28
   12d0c:	stc	7, cr15, [lr, #-972]!	; 0xfffffc34
   12d10:			; <UNDEFINED> instruction: 0xf7f39804
   12d14:	bfi	lr, r8, #18, #5
   12d18:			; <UNDEFINED> instruction: 0xf7f34620
   12d1c:			; <UNDEFINED> instruction: 0x4601ef5a
   12d20:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   12d24:	mrc2	0, 0, pc, cr10, cr10, {0}
   12d28:			; <UNDEFINED> instruction: 0xf7f39804
   12d2c:	strb	lr, [sl, ip, lsl #18]
   12d30:	ldmdami	r6, {r1, r9, sl, lr}
   12d34:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   12d38:			; <UNDEFINED> instruction: 0xff40f01a
   12d3c:			; <UNDEFINED> instruction: 0xf7f3e777
   12d40:	strmi	lr, [r1], -r8, asr #30
   12d44:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   12d48:	mcr2	0, 5, pc, cr0, cr10, {0}	; <UNPREDICTABLE>
   12d4c:			; <UNDEFINED> instruction: 0xf7f3e7aa
   12d50:	bmi	44d458 <ftello64@plt+0x44650c>
   12d54:	orrsne	pc, r1, r0, asr #4
   12d58:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
   12d5c:	eorcc	r4, r8, #120, 8	; 0x78000000
   12d60:			; <UNDEFINED> instruction: 0xff7af01a
   12d64:	andeq	fp, r4, sl, ror #26
   12d68:	andeq	r0, r0, r4, ror #12
   12d6c:	andeq	fp, r4, sl, asr sp
   12d70:	andeq	r0, r0, ip, asr #13
   12d74:	andeq	r0, r3, ip, lsr #26
   12d78:	andeq	r0, r3, ip, lsr r4
   12d7c:	andeq	fp, r4, lr, asr ip
   12d80:	andeq	r0, r3, lr, ror #7
   12d84:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   12d88:	ldrdeq	r0, [r3], -sl
   12d8c:	andeq	r0, r3, r6, asr #25
   12d90:	andeq	r0, r3, sl, ror #24
   12d94:			; <UNDEFINED> instruction: 0x00030cb2
   12d98:			; <UNDEFINED> instruction: 0x00030bb8
   12d9c:	mvnsmi	lr, #737280	; 0xb4000
   12da0:	bmi	8a47ec <ftello64@plt+0x89d8a0>
   12da4:	blmi	8a4620 <ftello64@plt+0x89d6d4>
   12da8:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   12dac:	strmi	r4, [r8], -r7, lsl #12
   12db0:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   12db4:			; <UNDEFINED> instruction: 0x460e58d3
   12db8:	movwls	r6, #30747	; 0x781b
   12dbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12dc0:	stc2	7, cr15, [ip], #1012	; 0x3f4
   12dc4:	strmi	fp, [r4], -r0, ror #6
   12dc8:			; <UNDEFINED> instruction: 0xf7ff4630
   12dcc:	strtmi	pc, [r9], -r5, ror #20
   12dd0:	strbmi	r4, [r8], -r6, lsl #12
   12dd4:	stmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12dd8:	strtmi	r4, [r8], -r3, lsl #12
   12ddc:			; <UNDEFINED> instruction: 0xf7f29305
   12de0:	blls	18ed10 <ftello64@plt+0x187dc4>
   12de4:			; <UNDEFINED> instruction: 0x46214632
   12de8:			; <UNDEFINED> instruction: 0xf8cd9501
   12dec:	stcge	0, cr8, [r6, #-32]	; 0xffffffe0
   12df0:	andls	r9, r0, r3, lsl #10
   12df4:			; <UNDEFINED> instruction: 0xf7fa4638
   12df8:	strmi	pc, [r5], -pc, lsl #29
   12dfc:			; <UNDEFINED> instruction: 0xf7f34630
   12e00:			; <UNDEFINED> instruction: 0x4620e910
   12e04:	stmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e08:	blmi	265638 <ftello64@plt+0x25e6ec>
   12e0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12e10:	blls	1ece80 <ftello64@plt+0x1e5f34>
   12e14:	qaddle	r4, sl, r7
   12e18:	andlt	r4, r9, r8, lsr #12
   12e1c:	mvnshi	lr, #12386304	; 0xbd0000
   12e20:	vabal.s8	q9, d0, d20
   12e24:	strb	r3, [pc, r0, lsl #10]!
   12e28:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e2c:	andeq	fp, r4, lr, ror fp
   12e30:	andeq	r0, r0, r4, ror #12
   12e34:	andeq	fp, r4, ip, lsl fp
   12e38:			; <UNDEFINED> instruction: 0xf382fab2
   12e3c:	ldmdbeq	fp, {r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   12e40:	ldmdami	fp!, {r1, r2, r9, sl, lr}
   12e44:	svclt	0x00142900
   12e48:	strcs	r4, [r1, #-1565]	; 0xfffff9e3
   12e4c:	ldrbtmi	r4, [r8], #-2873	; 0xfffff4c7
   12e50:	strcs	fp, [r0], #-135	; 0xffffff79
   12e54:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
   12e58:			; <UNDEFINED> instruction: 0xf04f9305
   12e5c:	strls	r0, [r4], #-768	; 0xfffffd00
   12e60:			; <UNDEFINED> instruction: 0x460fb93d
   12e64:			; <UNDEFINED> instruction: 0x46384611
   12e68:	svc	0x0092f7f2
   12e6c:	cmplt	r8, r4, lsl #12
   12e70:	bmi	c64728 <ftello64@plt+0xc5d7dc>
   12e74:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   12e78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12e7c:	subsmi	r9, sl, r5, lsl #22
   12e80:			; <UNDEFINED> instruction: 0x4620d153
   12e84:	ldcllt	0, cr11, [r0, #28]!
   12e88:	bge	bda9c <ftello64@plt+0xb6b50>
   12e8c:	ldrtmi	sl, [r0], -r1, lsl #18
   12e90:	mcr	7, 6, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   12e94:	addlt	fp, r3, #96, 2
   12e98:	svclt	0x00082b3a
   12e9c:	rscle	r2, r8, r1, lsl #8
   12ea0:	mrc	7, 4, APSR_nzcv, cr6, cr3, {7}
   12ea4:	stmdami	r5!, {r0, r9, sl, lr}
   12ea8:			; <UNDEFINED> instruction: 0xf01a4478
   12eac:	ubfx	pc, r7, #26, #1
   12eb0:			; <UNDEFINED> instruction: 0xf7f34630
   12eb4:			; <UNDEFINED> instruction: 0x4605eafe
   12eb8:	stmdals	r2, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
   12ebc:			; <UNDEFINED> instruction: 0xf7f34621
   12ec0:			; <UNDEFINED> instruction: 0xb118e896
   12ec4:			; <UNDEFINED> instruction: 0xf7f24639
   12ec8:	mvnslt	lr, r4, ror #30
   12ecc:	cmnlt	r3, r1, lsl #22
   12ed0:	ldrtmi	sl, [r0], -r4, lsl #20
   12ed4:			; <UNDEFINED> instruction: 0xf7f32100
   12ed8:	ldmdblt	r0!, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12edc:	stmdals	r1, {r2, r8, fp, ip, pc}
   12ee0:			; <UNDEFINED> instruction: 0xf912f01c
   12ee4:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   12ee8:	stmdals	r4, {r2, r5, r6, r8, fp}
   12eec:	ldc	7, cr15, [lr], #-972	; 0xfffffc34
   12ef0:			; <UNDEFINED> instruction: 0xf7f39801
   12ef4:	stmdals	r2, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
   12ef8:	ldmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12efc:			; <UNDEFINED> instruction: 0xf7f39803
   12f00:			; <UNDEFINED> instruction: 0x4628ec36
   12f04:	ldc	7, cr15, [r2], #-972	; 0xfffffc34
   12f08:	stmdals	r3, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   12f0c:			; <UNDEFINED> instruction: 0xf01c4629
   12f10:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   12f14:	strcs	sp, [r1], #-474	; 0xfffffe26
   12f18:			; <UNDEFINED> instruction: 0xf7f3e7e7
   12f1c:			; <UNDEFINED> instruction: 0x4601ee5a
   12f20:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   12f24:	ldc2	0, cr15, [sl, #-104]	; 0xffffff98
   12f28:			; <UNDEFINED> instruction: 0xf7f3e7df
   12f2c:	svclt	0x0000e8d2
   12f30:	ldrdeq	fp, [r4], -sl
   12f34:	andeq	r0, r0, r4, ror #12
   12f38:			; <UNDEFINED> instruction: 0x0004bab2
   12f3c:	andeq	r0, r3, r8, lsr #23
   12f40:	andeq	r0, r3, sl, asr fp
   12f44:	svcmi	0x00f0e92d
   12f48:			; <UNDEFINED> instruction: 0x4616b09d
   12f4c:	movwls	r4, #6786	; 0x1a82
   12f50:	blmi	fe09cb58 <ftello64@plt+0xfe095c0c>
   12f54:			; <UNDEFINED> instruction: 0x4605447a
   12f58:	strmi	r4, [ip], -r8, lsl #12
   12f5c:	ldmpl	r3, {r0, r3, r4, r5, r7, r9, sl, lr}^
   12f60:			; <UNDEFINED> instruction: 0xf10d46ba
   12f64:	ldmdavs	fp, {r2, r4, fp}
   12f68:			; <UNDEFINED> instruction: 0xf04f931b
   12f6c:	strls	r0, [r4, -r0, lsl #6]
   12f70:			; <UNDEFINED> instruction: 0xf7f89705
   12f74:	svcge	0x0004f867
   12f78:	stmdals	r4, {r0, r2, r4, sp, lr, pc}
   12f7c:	mrc	7, 4, APSR_nzcv, cr8, cr2, {7}
   12f80:			; <UNDEFINED> instruction: 0x46204639
   12f84:	andslt	pc, r0, sp, asr #17
   12f88:			; <UNDEFINED> instruction: 0xff00f7f7
   12f8c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   12f90:	stmdals	r5, {r1, r3, r6, r8, ip, lr, pc}
   12f94:	stmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12f98:	strbmi	r9, [r2], -r4, lsl #16
   12f9c:			; <UNDEFINED> instruction: 0xf7f34659
   12fa0:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   12fa4:			; <UNDEFINED> instruction: 0x4632d054
   12fa8:	strtmi	r4, [r8], -r1, lsr #12
   12fac:	blx	3d0f94 <ftello64@plt+0x3ca048>
   12fb0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   12fb4:			; <UNDEFINED> instruction: 0xf1bad0e1
   12fb8:	eorsle	r0, sl, r0, lsl #30
   12fbc:			; <UNDEFINED> instruction: 0xf7f74620
   12fc0:	strbmi	pc, [sl, #3793]	; 0xed1	; <UNPREDICTABLE>
   12fc4:			; <UNDEFINED> instruction: 0xf1b9d017
   12fc8:	andsle	r0, r4, r0, lsl #30
   12fcc:	tstcs	r1, sl, lsl #30
   12fd0:			; <UNDEFINED> instruction: 0x463a4650
   12fd4:	svc	0x00b4f7f3
   12fd8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   12fdc:	adcshi	pc, r3, r0, asr #32
   12fe0:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   12fe4:			; <UNDEFINED> instruction: 0xf105b13b
   12fe8:			; <UNDEFINED> instruction: 0x46390050
   12fec:	mrc	7, 6, APSR_nzcv, cr0, cr2, {7}
   12ff0:	vsub.i8	d2, d0, d0
   12ff4:			; <UNDEFINED> instruction: 0x46508090
   12ff8:	mrc	7, 2, APSR_nzcv, cr10, cr2, {7}
   12ffc:			; <UNDEFINED> instruction: 0xf7f24648
   13000:	stmdals	r4, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   13004:	mrc	7, 2, APSR_nzcv, cr4, cr2, {7}
   13008:			; <UNDEFINED> instruction: 0xf7f39805
   1300c:	andcs	lr, r0, sl, lsl #16
   13010:	blmi	14a5964 <ftello64@plt+0x149ea18>
   13014:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13018:	blls	6ed088 <ftello64@plt+0x6e613c>
   1301c:			; <UNDEFINED> instruction: 0xf040405a
   13020:	mulslt	sp, r8, r0
   13024:	svchi	0x00f0e8bd
   13028:	stmdami	lr, {r0, r9, sl, lr}^
   1302c:			; <UNDEFINED> instruction: 0xf01a4478
   13030:			; <UNDEFINED> instruction: 0x4650fc95
   13034:	mrc	7, 1, APSR_nzcv, cr12, cr2, {7}
   13038:			; <UNDEFINED> instruction: 0xf7f24648
   1303c:	stmdals	r4, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   13040:	mrc	7, 1, APSR_nzcv, cr6, cr2, {7}
   13044:			; <UNDEFINED> instruction: 0xf7f29805
   13048:			; <UNDEFINED> instruction: 0xf04fefec
   1304c:			; <UNDEFINED> instruction: 0xe7df30ff
   13050:	stmdals	r1, {r0, r2, r8, fp, ip, pc}
   13054:			; <UNDEFINED> instruction: 0xf858f01c
   13058:			; <UNDEFINED> instruction: 0xd1a42800
   1305c:	bleq	64f498 <ftello64@plt+0x64854c>
   13060:	stmdals	r4, {r0, r9, sl, lr}
   13064:			; <UNDEFINED> instruction: 0xf7f3465a
   13068:			; <UNDEFINED> instruction: 0xb128ef6c
   1306c:	ldmdami	lr!, {r0, r9, sl, lr}
   13070:			; <UNDEFINED> instruction: 0xf01a4478
   13074:			; <UNDEFINED> instruction: 0xe7dcfc73
   13078:	stmdals	r4, {r1, r3, r9, fp, sp, pc}
   1307c:	andls	r2, r2, #1073741824	; 0x40000000
   13080:	svc	0x005ef7f3
   13084:	stmdacs	r0, {r1, r9, fp, ip, pc}
   13088:	blge	3c7850 <ftello64@plt+0x3c0904>
   1308c:	svceq	0x0000f1ba
   13090:	blge	3c7154 <ftello64@plt+0x3c0208>
   13094:	andls	r4, r3, #93323264	; 0x5900000
   13098:	movwls	r4, #9752	; 0x2618
   1309c:	mrc	7, 3, APSR_nzcv, cr8, cr2, {7}
   130a0:	andcc	lr, r2, #3620864	; 0x374000
   130a4:	blle	91d0ac <ftello64@plt+0x916160>
   130a8:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   130ac:			; <UNDEFINED> instruction: 0xf105b13b
   130b0:			; <UNDEFINED> instruction: 0x46110050
   130b4:	mcr	7, 3, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   130b8:			; <UNDEFINED> instruction: 0xf73f2800
   130bc:	blge	4bee94 <ftello64@plt+0x4b7f48>
   130c0:	svceq	0x0000f1b9
   130c4:	ldrmi	sp, [r8], -r8
   130c8:	movwls	r4, #9817	; 0x2659
   130cc:	mcr	7, 3, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   130d0:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
   130d4:	svcge	0x0067f6bf
   130d8:			; <UNDEFINED> instruction: 0x46594618
   130dc:	mcr2	0, 7, pc, cr2, cr14, {0}	; <UNPREDICTABLE>
   130e0:			; <UNDEFINED> instruction: 0xf7f24648
   130e4:			; <UNDEFINED> instruction: 0xf8ddede6
   130e8:			; <UNDEFINED> instruction: 0x46489010
   130ec:	ldmdb	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   130f0:			; <UNDEFINED> instruction: 0x4618e759
   130f4:	andls	r4, r2, #93323264	; 0x5900000
   130f8:	mrc2	0, 6, pc, cr4, cr14, {0}
   130fc:			; <UNDEFINED> instruction: 0xf7f24650
   13100:			; <UNDEFINED> instruction: 0xf8ddedd8
   13104:			; <UNDEFINED> instruction: 0x4650a010
   13108:	ldmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1310c:			; <UNDEFINED> instruction: 0xf7f74620
   13110:	bls	d2944 <ftello64@plt+0xcb9f8>
   13114:	bge	5cd03c <ftello64@plt+0x5c60f0>
   13118:	ldrtmi	r2, [r3], -r2, lsl #2
   1311c:	andls	r4, r1, #72, 12	; 0x4800000
   13120:			; <UNDEFINED> instruction: 0xf900f7fd
   13124:			; <UNDEFINED> instruction: 0xf7f74620
   13128:	bls	92f64 <ftello64@plt+0x8c018>
   1312c:	strtmi	r4, [r8], -r1, lsr #12
   13130:			; <UNDEFINED> instruction: 0xf896f7f8
   13134:			; <UNDEFINED> instruction: 0xf43f2800
   13138:			; <UNDEFINED> instruction: 0x4601af5e
   1313c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   13140:	stc2	0, cr15, [ip], {26}
   13144:			; <UNDEFINED> instruction: 0x4601e775
   13148:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1314c:	stc2	0, cr15, [r6], {26}
   13150:			; <UNDEFINED> instruction: 0xf7f2e76f
   13154:	svclt	0x0000efbe
   13158:	ldrdeq	fp, [r4], -r4
   1315c:	andeq	r0, r0, r4, ror #12
   13160:	andeq	fp, r4, r4, lsl r9
   13164:	andeq	r0, r3, ip, ror #20
   13168:	andeq	r0, r3, r8, asr #20
   1316c:	muleq	r3, lr, r9
   13170:	andeq	r0, r3, lr, ror #18
   13174:	movwcs	fp, #1296	; 0x510
   13178:	andcs	r4, r1, #4, 12	; 0x400000
   1317c:			; <UNDEFINED> instruction: 0xf7f86800
   13180:	ldmdblt	r8, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
   13184:	movwcc	r6, #6243	; 0x1863
   13188:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
   1318c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   13190:	blx	ff94f202 <ftello64@plt+0xff9482b6>
   13194:	movwcc	r6, #6243	; 0x1863
   13198:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
   1319c:	andeq	r0, r3, r2, ror r9
   131a0:	ldrbmi	lr, [r0, sp, lsr #18]!
   131a4:	cdpmi	6, 5, cr4, cr4, cr0, {4}
   131a8:	ldmdami	r4, {r1, r2, r7, ip, sp, pc}^
   131ac:	ldrbtmi	r4, [lr], #-1689	; 0xfffff967
   131b0:	ldclmi	12, cr4, [r4, #-332]	; 0xfffffeb4
   131b4:	ldmdapl	r0!, {r0, r1, r2, r3, r9, sl, lr}
   131b8:			; <UNDEFINED> instruction: 0x4616447c
   131bc:	andls	r6, r5, r0, lsl #16
   131c0:	andeq	pc, r0, pc, asr #32
   131c4:			; <UNDEFINED> instruction: 0xf8cd2000
   131c8:	andls	r8, r2, ip
   131cc:			; <UNDEFINED> instruction: 0xf8549004
   131d0:			; <UNDEFINED> instruction: 0xf8daa005
   131d4:	blcs	1f1ec <ftello64@plt+0x182a0>
   131d8:	stmdbmi	fp, {r2, r5, r6, r8, ip, lr, pc}^
   131dc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   131e0:	ldc	7, cr15, [lr, #-968]!	; 0xfffffc38
   131e4:	svclt	0x00184286
   131e8:	strmi	r2, [r4], -r0, lsl #16
   131ec:	ldrtmi	fp, [r4], -r8, lsl #30
   131f0:			; <UNDEFINED> instruction: 0xf814d004
   131f4:	blcs	b22200 <ftello64@plt+0xb1b2b4>
   131f8:	shadd16mi	fp, r4, r8
   131fc:			; <UNDEFINED> instruction: 0xf7f34620
   13200:	andcc	lr, r2, lr, lsr #20
   13204:	ldcl	7, cr15, [sl, #-968]	; 0xfffffc38
   13208:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1320c:			; <UNDEFINED> instruction: 0x232fd06a
   13210:			; <UNDEFINED> instruction: 0xf8004621
   13214:			; <UNDEFINED> instruction: 0xf7f33b01
   13218:			; <UNDEFINED> instruction: 0x4629e872
   1321c:			; <UNDEFINED> instruction: 0xf017a802
   13220:	strtmi	pc, [r8], -sp, lsl #20
   13224:	mrc	7, 7, APSR_nzcv, cr12, cr2, {7}
   13228:	stmdbge	r3, {r3, r4, r5, r8, r9, fp, lr}
   1322c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   13230:	strbmi	r9, [r0], -r0, lsl #2
   13234:			; <UNDEFINED> instruction: 0xf7fc9902
   13238:			; <UNDEFINED> instruction: 0x4604fddd
   1323c:			; <UNDEFINED> instruction: 0xf0179802
   13240:			; <UNDEFINED> instruction: 0xf8daf9db
   13244:	bllt	6df25c <ftello64@plt+0x6d8310>
   13248:	cmple	r0, r0, lsl #24
   1324c:	blcs	39e64 <ftello64@plt+0x32f18>
   13250:	tstcs	r1, sl, lsr r0
   13254:			; <UNDEFINED> instruction: 0xf7f74638
   13258:			; <UNDEFINED> instruction: 0x4605fd39
   1325c:	svceq	0x0000f1b9
   13260:	strbmi	sp, [fp], -r8, lsr #32
   13264:			; <UNDEFINED> instruction: 0x46404632
   13268:			; <UNDEFINED> instruction: 0xf7ff4639
   1326c:	strmi	pc, [r4], -fp, ror #28
   13270:	ldrtmi	r4, [r8], -r9, lsr #12
   13274:	stc2	7, cr15, [sl, #-988]!	; 0xfffffc24
   13278:	blmi	825b14 <ftello64@plt+0x81ebc8>
   1327c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13280:	blls	16d2f0 <ftello64@plt+0x1663a4>
   13284:	teqle	r4, sl, asr r0
   13288:	andlt	r4, r6, r0, lsr #12
   1328c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13290:	andcs	r4, r5, #32, 18	; 0x80000
   13294:	ldrbtmi	r2, [r9], #-0
   13298:	svc	0x0002f7f2
   1329c:			; <UNDEFINED> instruction: 0xf01a9904
   132a0:	ldrb	pc, [r1, fp, lsr #22]	; <UNPREDICTABLE>
   132a4:	andcs	r4, r5, #28, 18	; 0x70000
   132a8:			; <UNDEFINED> instruction: 0xf7f24479
   132ac:			; <UNDEFINED> instruction: 0xf01aeefa
   132b0:	ldr	pc, [r2, r3, lsr #22]
   132b4:			; <UNDEFINED> instruction: 0xf7f74638
   132b8:	ldrtmi	pc, [r2], -r5, asr #29	; <UNPREDICTABLE>
   132bc:			; <UNDEFINED> instruction: 0x46404639
   132c0:			; <UNDEFINED> instruction: 0xf884f7f8
   132c4:	ldrb	r4, [r3, r4, lsl #12]
   132c8:	ldrbtcc	pc, [pc], #79	; 132d0 <ftello64@plt+0xc384>	; <UNPREDICTABLE>
   132cc:			; <UNDEFINED> instruction: 0x4620e7d4
   132d0:	ldrbtcc	pc, [pc], #79	; 132d8 <ftello64@plt+0xc38c>	; <UNPREDICTABLE>
   132d4:	ldcl	7, cr15, [ip], #-972	; 0xfffffc34
   132d8:	ldmdami	r0, {r0, r9, sl, lr}
   132dc:			; <UNDEFINED> instruction: 0xf01a4478
   132e0:			; <UNDEFINED> instruction: 0xe7c9fb3d
   132e4:	b	2d12b8 <ftello64@plt+0x2ca36c>
   132e8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   132ec:	strmi	r3, [r4], -r0
   132f0:			; <UNDEFINED> instruction: 0xf7f2e7c2
   132f4:	svclt	0x0000eeee
   132f8:	andeq	fp, r4, sl, ror r7
   132fc:	andeq	r0, r0, r4, ror #12
   13300:	andeq	fp, r4, r0, ror r7
   13304:	andeq	r0, r0, ip, asr #13
   13308:	andeq	r0, r3, sl, ror r9
   1330c:			; <UNDEFINED> instruction: 0xffffff43
   13310:	andeq	fp, r4, ip, lsr #13
   13314:	andeq	r0, r3, r6, asr #17
   13318:	andeq	r0, r3, r8, lsl #17
   1331c:	andeq	r0, r3, r0, lsr #17
   13320:			; <UNDEFINED> instruction: 0xf8dfb408
   13324:	ldrlt	ip, [r0, #-124]!	; 0xffffff84
   13328:	blge	17f538 <ftello64@plt+0x1785ec>
   1332c:	bmi	764b84 <ftello64@plt+0x75dc38>
   13330:			; <UNDEFINED> instruction: 0xf85344fc
   13334:			; <UNDEFINED> instruction: 0xf85c5b04
   13338:	ldmdavs	r2, {r1, sp}
   1333c:			; <UNDEFINED> instruction: 0xf04f9201
   13340:	movwls	r0, #512	; 0x200
   13344:	cmnlt	r4, r1, ror #3
   13348:			; <UNDEFINED> instruction: 0x46214817
   1334c:			; <UNDEFINED> instruction: 0xf7f34478
   13350:			; <UNDEFINED> instruction: 0x4629eb54
   13354:	strtmi	r9, [r0], -r0, lsl #20
   13358:	ldcl	7, cr15, [lr, #-968]	; 0xfffffc38
   1335c:			; <UNDEFINED> instruction: 0x46214813
   13360:			; <UNDEFINED> instruction: 0xf7f34478
   13364:	bmi	4ce094 <ftello64@plt+0x4c7148>
   13368:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1336c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13370:	subsmi	r9, sl, r1, lsl #22
   13374:	andlt	sp, r2, r1, lsl r1
   13378:	ldrhtmi	lr, [r0], -sp
   1337c:	ldrbmi	fp, [r0, -r1]!
   13380:	ldrmi	r2, [sl], -r0, lsl #16
   13384:	svclt	0x00144629
   13388:	andcs	r2, r2, r4
   1338c:	blx	fe64f3fc <ftello64@plt+0xfe6484b0>
   13390:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   13394:	blx	ff7cf406 <ftello64@plt+0xff7c84ba>
   13398:			; <UNDEFINED> instruction: 0xf7f2e7e5
   1339c:	svclt	0x0000ee9a
   133a0:	strdeq	fp, [r4], -r8
   133a4:	andeq	r0, r0, r4, ror #12
   133a8:	andeq	r0, r3, r0, asr r8
   133ac:	strdeq	r1, [r3], -r0
   133b0:			; <UNDEFINED> instruction: 0x0004b5be
   133b4:	andeq	r8, r3, r2, asr r5
   133b8:	mvnsmi	lr, #737280	; 0xb4000
   133bc:	svcmi	0x00504605
   133c0:	ldmdami	r0, {r0, r1, r2, r7, ip, sp, pc}^
   133c4:	ldrbtmi	r4, [pc], #-1689	; 133cc <ftello64@plt+0xc480>
   133c8:	cdpmi	12, 5, cr4, cr0, cr15, {2}
   133cc:	ldmdapl	r8!, {r3, r7, r9, sl, lr}
   133d0:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
   133d4:			; <UNDEFINED> instruction: 0xf04f9005
   133d8:	andcs	r0, r0, r0
   133dc:	andls	r9, r2, r3, lsl #10
   133e0:	stmibpl	r7!, {r2, ip, pc}
   133e4:	ldmdavs	fp!, {r1, r2, r4, r9, sl, lr}^
   133e8:	teqle	r4, r0, lsl #22
   133ec:	svceq	0x0000f1b9
   133f0:			; <UNDEFINED> instruction: 0xf1b8d13b
   133f4:	subsle	r0, r8, r0, lsl #30
   133f8:			; <UNDEFINED> instruction: 0x46404631
   133fc:	blx	ff8d13fc <ftello64@plt+0xff8ca4b0>
   13400:	stmdacs	r0, {r2, r9, sl, lr}
   13404:	strtmi	sp, [r1], -r2, rrx
   13408:			; <UNDEFINED> instruction: 0xf017a802
   1340c:			; <UNDEFINED> instruction: 0x4620f917
   13410:	mcr	7, 0, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   13414:	stmdbls	r2, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
   13418:	ldrbtmi	sl, [fp], #-2563	; 0xfffff5fd
   1341c:	strtmi	r9, [r8], -r0, lsl #4
   13420:			; <UNDEFINED> instruction: 0xf7fc2201
   13424:	strmi	pc, [r4], -r7, ror #25
   13428:			; <UNDEFINED> instruction: 0xf0179802
   1342c:	ldmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
   13430:			; <UNDEFINED> instruction: 0x2c00bb53
   13434:	ldmvs	r8!, {r0, r1, r4, r5, ip, lr, pc}
   13438:	suble	r2, pc, r0, lsl #16
   1343c:	rscscc	pc, pc, pc, asr #32
   13440:	blmi	c25d18 <ftello64@plt+0xc1edcc>
   13444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13448:	blls	16d4b8 <ftello64@plt+0x16656c>
   1344c:	cmple	r5, sl, asr r0
   13450:	pop	{r0, r1, r2, ip, sp, pc}
   13454:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, pc}
   13458:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1345c:	mcr	7, 1, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   13460:	blx	12cf4d0 <ftello64@plt+0x12c8584>
   13464:	svceq	0x0000f1b9
   13468:	ldrtmi	sp, [r0], -r3, asr #1
   1346c:	ldm	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13470:			; <UNDEFINED> instruction: 0xf7f23002
   13474:	strmi	lr, [r4], -r4, lsr #24
   13478:			; <UNDEFINED> instruction: 0x232fb340
   1347c:			; <UNDEFINED> instruction: 0xf8004631
   13480:			; <UNDEFINED> instruction: 0xf7f23b01
   13484:			; <UNDEFINED> instruction: 0xe7beef3c
   13488:	andcs	r4, r5, #36, 18	; 0x90000
   1348c:	ldrbtmi	r2, [r9], #-0
   13490:	mcr	7, 0, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   13494:			; <UNDEFINED> instruction: 0xf01a9904
   13498:			; <UNDEFINED> instruction: 0x2c00fa2f
   1349c:	stmdals	r4, {r0, r1, r3, r6, r7, r8, ip, lr, pc}
   134a0:			; <UNDEFINED> instruction: 0xf080fab0
   134a4:	submi	r0, r0, #64, 18	; 0x100000
   134a8:	ldrtmi	lr, [r0], -sl, asr #15
   134ac:	ldm	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   134b0:			; <UNDEFINED> instruction: 0xf7f23003
   134b4:	strmi	lr, [r4], -r4, lsl #24
   134b8:	blmi	67f9c0 <ftello64@plt+0x678a74>
   134bc:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   134c0:			; <UNDEFINED> instruction: 0xf820881b
   134c4:			; <UNDEFINED> instruction: 0xf7f23b02
   134c8:			; <UNDEFINED> instruction: 0xe79cef1a
   134cc:	ldmdb	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   134d0:	adcsle	r2, r5, r0, lsl #16
   134d4:			; <UNDEFINED> instruction: 0xf040b280
   134d8:	ldr	r7, [r1, r0, asr #32]!
   134dc:	andcs	r4, r5, #278528	; 0x44000
   134e0:			; <UNDEFINED> instruction: 0xf7f24479
   134e4:			; <UNDEFINED> instruction: 0x4605edde
   134e8:			; <UNDEFINED> instruction: 0xf7f34620
   134ec:			; <UNDEFINED> instruction: 0x4601eb72
   134f0:			; <UNDEFINED> instruction: 0xf01a4628
   134f4:			; <UNDEFINED> instruction: 0xf04ffa01
   134f8:			; <UNDEFINED> instruction: 0xe7a130ff
   134fc:	stcl	7, cr15, [r8, #968]!	; 0x3c8
   13500:	andeq	fp, r4, r2, ror #10
   13504:	andeq	r0, r0, r4, ror #12
   13508:	andeq	fp, r4, r8, asr r5
   1350c:	andeq	r0, r0, ip, asr #13
   13510:			; <UNDEFINED> instruction: 0xfffffd57
   13514:	andeq	fp, r4, r4, ror #9
   13518:	andeq	r0, r3, r6, asr #14
   1351c:	andeq	r0, r3, lr, lsr r7
   13520:	ldrdeq	r1, [r3], -r2
   13524:	andeq	r0, r3, r4, lsl r7
   13528:	svcmi	0x00f0e92d
   1352c:	cdpmi	0, 15, cr11, cr12, cr5, {4}
   13530:	ldclmi	6, cr4, [ip, #124]!	; 0x7c
   13534:	ldrbtmi	r4, [lr], #-1682	; 0xfffff96e
   13538:			; <UNDEFINED> instruction: 0xf8df4cfb
   1353c:	ldmdbpl	r5!, {r4, r5, r6, r7, r8, r9, lr, pc}^
   13540:			; <UNDEFINED> instruction: 0xf8dd447c
   13544:			; <UNDEFINED> instruction: 0x46069038
   13548:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   1354c:	streq	pc, [r0, #-79]	; 0xffffffb1
   13550:			; <UNDEFINED> instruction: 0xf854460d
   13554:			; <UNDEFINED> instruction: 0xf8d8800c
   13558:	ldrbeq	r3, [fp, r0]
   1355c:			; <UNDEFINED> instruction: 0x4650d477
   13560:	stmdbge	r2, {r0, r8, r9, fp, sp, pc}
   13564:			; <UNDEFINED> instruction: 0xf7f3466a
   13568:	strmi	lr, [r2], r4, ror #22
   1356c:			; <UNDEFINED> instruction: 0x4601b9f8
   13570:			; <UNDEFINED> instruction: 0xf7f29800
   13574:			; <UNDEFINED> instruction: 0x4604ed3c
   13578:	blls	7fa00 <ftello64@plt+0x78ab4>
   1357c:	bcs	315ec <ftello64@plt+0x2a6a0>
   13580:	msrhi	CPSR_fx, r0, asr #32
   13584:	strmi	r9, [r3], -r2, lsl #16
   13588:	rsble	r2, r5, r0, lsl #16
   1358c:	svceq	0x0000f1b9
   13590:	adchi	pc, r1, r0
   13594:	ldrsbtne	pc, [ip], r8	; <UNPREDICTABLE>
   13598:	ldrdcc	pc, [r8], -r8
   1359c:	cmnle	r5, r0, lsl #18
   135a0:	blcs	24fd0 <ftello64@plt+0x1e084>
   135a4:	stmibmi	r2!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}^
   135a8:	ldrbtmi	r4, [r9], #-1690	; 0xfffff966
   135ac:			; <UNDEFINED> instruction: 0xf089e0dd
   135b0:			; <UNDEFINED> instruction: 0xf0030301
   135b4:	ldrtmi	r0, [sl], -r1, lsl #20
   135b8:	ldrtmi	r4, [r0], -r9, lsr #12
   135bc:			; <UNDEFINED> instruction: 0xff06f7f7
   135c0:	svccc	0x00fff1b0
   135c4:	movwcs	fp, #3860	; 0xf14
   135c8:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
   135cc:	bllt	ae4de4 <ftello64@plt+0xadde98>
   135d0:	tstle	r6, r1, ror #24
   135d4:	ldrsbtcs	pc, [ip], r8	; <UNPREDICTABLE>
   135d8:	movweq	pc, #4233	; 0x1089	; <UNPREDICTABLE>
   135dc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   135e0:	svclt	0x00082a00
   135e4:	cmnlt	fp, #0, 6
   135e8:			; <UNDEFINED> instruction: 0x4629463a
   135ec:	movwcs	r4, #1584	; 0x630
   135f0:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
   135f4:	stmdblt	r0!, {r2, r9, sl, lr}
   135f8:	ldrdcc	pc, [r0], -r8
   135fc:	strble	r0, [r3], #-2010	; 0xfffff826
   13600:	bmi	ff31c608 <ftello64@plt+0xff3156bc>
   13604:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
   13608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1360c:	subsmi	r9, sl, r3, lsl #22
   13610:	orrhi	pc, r3, r0, asr #32
   13614:	andlt	r4, r5, r0, lsr #12
   13618:	svchi	0x00f0e8bd
   1361c:	ldrtmi	r2, [sl], -r0, lsl #6
   13620:			; <UNDEFINED> instruction: 0x46304619
   13624:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   13628:	strtmi	r2, [r8], -r1, lsl #2
   1362c:	blx	13d1612 <ftello64@plt+0x13ca6c6>
   13630:	stmdacs	r0, {r1, r7, r9, sl, lr}
   13634:	rschi	pc, r2, r0
   13638:	strtmi	r4, [r8], -r1, lsl #12
   1363c:	blx	11d1622 <ftello64@plt+0x11ca6d6>
   13640:	ldrsbtcc	pc, [ip], r8	; <UNPREDICTABLE>
   13644:	bicle	r2, pc, r0, lsl #22
   13648:	ldrbtcc	pc, [pc], #79	; 13650 <ftello64@plt+0xc704>	; <UNPREDICTABLE>
   1364c:	ldmmi	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13650:			; <UNDEFINED> instruction: 0xf01a4478
   13654:	usad8	r2, fp, sl
   13658:	svceq	0x0001f1b9
   1365c:			; <UNDEFINED> instruction: 0xf8d8d14f
   13660:			; <UNDEFINED> instruction: 0x469a30bc
   13664:	rsbsle	r2, r6, r0, lsl #22
   13668:	ldrdcc	pc, [r8], -r8
   1366c:	beq	4f7b0 <ftello64@plt+0x48864>
   13670:			; <UNDEFINED> instruction: 0xf0002b00
   13674:			; <UNDEFINED> instruction: 0xf7f28109
   13678:	stmdals	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   1367c:	mrrc	7, 15, pc, sl, cr3	; <UNPREDICTABLE>
   13680:			; <UNDEFINED> instruction: 0xf7f29801
   13684:	ldr	lr, [r6, lr, asr #25]
   13688:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
   1368c:			; <UNDEFINED> instruction: 0xf9fef01a
   13690:			; <UNDEFINED> instruction: 0x4628e7b7
   13694:	ldc2l	7, cr15, [r6], {247}	; 0xf7
   13698:	andeq	pc, r1, r9, lsl #1
   1369c:	svccc	0x00fff1bb
   136a0:	andcs	fp, r0, r4, lsl pc
   136a4:	andeq	pc, r1, r0
   136a8:			; <UNDEFINED> instruction: 0xf43f2800
   136ac:	ldrbmi	sl, [r3], -fp, ror #30
   136b0:	strtmi	r9, [r2], -r1, lsl #18
   136b4:			; <UNDEFINED> instruction: 0xf7ff4630
   136b8:	tstcs	r1, pc, ror lr	; <UNPREDICTABLE>
   136bc:			; <UNDEFINED> instruction: 0xf7f74628
   136c0:	strmi	pc, [r2], r5, lsl #22
   136c4:			; <UNDEFINED> instruction: 0xf0002800
   136c8:			; <UNDEFINED> instruction: 0x460180ff
   136cc:			; <UNDEFINED> instruction: 0xf7f74628
   136d0:	blls	d22cc <ftello64@plt+0xcb380>
   136d4:			; <UNDEFINED> instruction: 0x463ab19b
   136d8:	ldrtmi	r4, [r0], -r9, lsr #12
   136dc:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   136e0:			; <UNDEFINED> instruction: 0xf0002800
   136e4:	smlabtcs	r1, r7, r0, r8
   136e8:			; <UNDEFINED> instruction: 0xf7f74628
   136ec:	strmi	pc, [r2], pc, ror #21
   136f0:			; <UNDEFINED> instruction: 0xf0002800
   136f4:			; <UNDEFINED> instruction: 0x465180d7
   136f8:			; <UNDEFINED> instruction: 0xf7f74628
   136fc:	movwcs	pc, #6887	; 0x1ae7	; <UNPREDICTABLE>
   13700:	tstcs	r0, sl, lsr r6
   13704:			; <UNDEFINED> instruction: 0xf7ff4630
   13708:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   1370c:	addshi	pc, r0, r0
   13710:	ldrsbtcc	pc, [ip], r8	; <UNPREDICTABLE>
   13714:			; <UNDEFINED> instruction: 0x4629b1db
   13718:	ldrtmi	r9, [sl], -r2, lsl #22
   1371c:			; <UNDEFINED> instruction: 0xf7ff4630
   13720:			; <UNDEFINED> instruction: 0x4601fd3f
   13724:	cmple	fp, r0, lsl #16
   13728:	ldrdcc	pc, [r0], -r8
   1372c:	strle	r0, [r3, #-2010]	; 0xfffff826
   13730:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
   13734:			; <UNDEFINED> instruction: 0xf9aaf01a
   13738:	strcs	r9, [r0], #-2050	; 0xfffff7fe
   1373c:	ldcl	7, cr15, [r0], #-968	; 0xfffffc38
   13740:			; <UNDEFINED> instruction: 0xf7f39800
   13744:	stmdals	r1, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   13748:	stcl	7, cr15, [sl], #-968	; 0xfffffc38
   1374c:			; <UNDEFINED> instruction: 0xf089e759
   13750:			; <UNDEFINED> instruction: 0xf0030301
   13754:			; <UNDEFINED> instruction: 0xf8d80a01
   13758:	blcs	1f780 <ftello64@plt+0x18834>
   1375c:			; <UNDEFINED> instruction: 0xf1b9d13a
   13760:			; <UNDEFINED> instruction: 0xf0400f00
   13764:	ldmdbmi	r7!, {r2, r7, pc}^
   13768:	ldmdami	r7!, {r0, r3, r4, r5, r6, sl, lr}^
   1376c:			; <UNDEFINED> instruction: 0xf01a4478
   13770:	blls	d1a84 <ftello64@plt+0xcab38>
   13774:	ldmdami	r5!, {r0, r1, r4, r6, r8, ip, sp, pc}^
   13778:			; <UNDEFINED> instruction: 0xf01a4478
   1377c:	stmdals	r2, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   13780:			; <UNDEFINED> instruction: 0xff56f7fd
   13784:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
   13788:			; <UNDEFINED> instruction: 0xf9e4f01a
   1378c:	orrlt	r9, fp, r1, lsl #22
   13790:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   13794:			; <UNDEFINED> instruction: 0xf9def01a
   13798:			; <UNDEFINED> instruction: 0xf7fd9801
   1379c:	stmdami	lr!, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   137a0:			; <UNDEFINED> instruction: 0xf01a4478
   137a4:			; <UNDEFINED> instruction: 0x4620f9d7
   137a8:			; <UNDEFINED> instruction: 0xf826f7fe
   137ac:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   137b0:			; <UNDEFINED> instruction: 0xf9d0f01a
   137b4:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
   137b8:			; <UNDEFINED> instruction: 0xf9ccf01a
   137bc:	ldrb	r9, [sl, -r2, lsl #16]
   137c0:	movweq	pc, #4233	; 0x1089	; <UNPREDICTABLE>
   137c4:	beq	8f7d8 <ftello64@plt+0x8888c>
   137c8:	sbcle	r1, r4, r3, asr #24
   137cc:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   137d0:			; <UNDEFINED> instruction: 0xf8c4f01a
   137d4:	strb	r9, [lr, -r2, lsl #16]
   137d8:	strtmi	r4, [r9], -r2, lsl #12
   137dc:			; <UNDEFINED> instruction: 0xf7f74630
   137e0:	strmi	pc, [r3], r5, lsr #27
   137e4:			; <UNDEFINED> instruction: 0xf47f2800
   137e8:			; <UNDEFINED> instruction: 0xf8d8af54
   137ec:	ldrbeq	r3, [fp, r0]
   137f0:	ldmdami	sp, {r1, r5, r7, r8, sl, ip, lr, pc}^
   137f4:			; <UNDEFINED> instruction: 0xf01a4478
   137f8:	ldr	pc, [sp, r9, asr #18]
   137fc:			; <UNDEFINED> instruction: 0xf7f74628
   13800:	strtmi	pc, [r9], -r1, lsr #24
   13804:			; <UNDEFINED> instruction: 0x4630463a
   13808:	stc2l	7, cr15, [r0, #988]!	; 0x3dc
   1380c:			; <UNDEFINED> instruction: 0x46044651
   13810:			; <UNDEFINED> instruction: 0xf7f74628
   13814:			; <UNDEFINED> instruction: 0x2c00fa5b
   13818:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
   1381c:	ldrdcc	pc, [r0], -r8
   13820:			; <UNDEFINED> instruction: 0xf57f07d8
   13824:	ldmdami	r1, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
   13828:			; <UNDEFINED> instruction: 0xf01a4478
   1382c:	strbt	pc, [r8], pc, lsr #18	; <UNPREDICTABLE>
   13830:	strtmi	r2, [r8], -r1, lsl #2
   13834:	blx	12d1818 <ftello64@plt+0x12ca8cc>
   13838:	strmi	r9, [r3], r2, lsl #22
   1383c:	ldrtmi	fp, [sl], -r3, asr #6
   13840:	ldrtmi	r4, [r0], -r9, lsr #12
   13844:	blx	1fd184a <ftello64@plt+0x1fca8fe>
   13848:	ldrbmi	r4, [r9], -r2, lsl #13
   1384c:			; <UNDEFINED> instruction: 0xf7f74628
   13850:			; <UNDEFINED> instruction: 0xf1bafa3d
   13854:			; <UNDEFINED> instruction: 0xf47f0f00
   13858:			; <UNDEFINED> instruction: 0xf8d8af5b
   1385c:	ldrbeq	r3, [r9, r0]
   13860:	svcge	0x006af57f
   13864:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   13868:			; <UNDEFINED> instruction: 0xf910f01a
   1386c:	stmdbmi	r1, {r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   13870:			; <UNDEFINED> instruction: 0xe77a4479
   13874:	ldrdcc	pc, [r0], -r8
   13878:			; <UNDEFINED> instruction: 0xf57f07dc
   1387c:	ldmdami	lr!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   13880:			; <UNDEFINED> instruction: 0xf01a4478
   13884:	ldrb	pc, [r7, -r3, lsl #18]	; <UNPREDICTABLE>
   13888:			; <UNDEFINED> instruction: 0x469a493c
   1388c:			; <UNDEFINED> instruction: 0xe76c4479
   13890:			; <UNDEFINED> instruction: 0xf7f74628
   13894:			; <UNDEFINED> instruction: 0x463afbd7
   13898:	ldrtmi	r4, [r0], -r9, lsr #12
   1389c:	ldc2	7, cr15, [r6, #988]	; 0x3dc
   138a0:	ldrb	r4, [r2, r2, lsl #13]
   138a4:	ldrtmi	r9, [sl], -r2, lsl #22
   138a8:	ldrtmi	r4, [r0], -r9, lsr #12
   138ac:	blx	12d18b2 <ftello64@plt+0x12ca966>
   138b0:			; <UNDEFINED> instruction: 0xf47f2800
   138b4:			; <UNDEFINED> instruction: 0xf8d8af20
   138b8:	ldrbeq	r3, [r8, r0]
   138bc:	strtmi	sp, [r8], -r2, lsr #8
   138c0:			; <UNDEFINED> instruction: 0xf7f72100
   138c4:	ldr	pc, [r7, -r3, lsl #20]!
   138c8:	strtmi	r9, [r2], -r1, lsl #22
   138cc:	ldrtmi	r4, [r0], -r9, lsr #12
   138d0:	stc2	7, cr15, [ip, #-988]!	; 0xfffffc24
   138d4:	stmdblt	r0, {r0, r1, r7, r9, sl, lr}^
   138d8:	ldrdne	pc, [r0], -r8
   138dc:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
   138e0:			; <UNDEFINED> instruction: 0x4628d115
   138e4:			; <UNDEFINED> instruction: 0xf9f2f7f7
   138e8:	strtmi	lr, [r8], -r6, lsr #14
   138ec:	blx	fead18d2 <ftello64@plt+0xfeaca986>
   138f0:			; <UNDEFINED> instruction: 0x46284651
   138f4:			; <UNDEFINED> instruction: 0xf9eaf7f7
   138f8:	strmi	r9, [r3], -r2, lsl #16
   138fc:			; <UNDEFINED> instruction: 0xf47f2800
   13900:	ldrbt	sl, [ip], r5, asr #28
   13904:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   13908:			; <UNDEFINED> instruction: 0xf8c0f01a
   1390c:	ldmdami	sp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13910:			; <UNDEFINED> instruction: 0xf01a4478
   13914:			; <UNDEFINED> instruction: 0x4659f8bb
   13918:			; <UNDEFINED> instruction: 0xf7f2e7e3
   1391c:	svclt	0x0000ebda
   13920:	strdeq	fp, [r4], -r2
   13924:	andeq	r0, r0, r4, ror #12
   13928:	andeq	fp, r4, r8, ror #7
   1392c:	andeq	r0, r0, ip, asr #13
   13930:	andeq	r0, r3, r6, ror r6
   13934:	andeq	fp, r4, r2, lsr #6
   13938:	ldrdeq	r0, [r3], -r8
   1393c:	andeq	r0, r3, r2, lsl r7
   13940:	andeq	r0, r3, r2, ror #11
   13944:	andeq	r5, r3, ip, asr #30
   13948:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1394c:	ldrdeq	r0, [r3], -ip
   13950:	ldrdeq	r0, [r3], -r2
   13954:	andeq	r0, r3, sl, asr #11
   13958:	andeq	r6, r3, ip, asr #12
   1395c:	andeq	r4, r3, r2, lsr sp
   13960:	andeq	r0, r3, sl, lsr #11
   13964:	strdeq	r0, [r3], -r6
   13968:	andeq	r0, r3, r4, asr r4
   1396c:	andeq	r0, r3, r0, ror #10
   13970:	andeq	r0, r3, sl, ror r4
   13974:			; <UNDEFINED> instruction: 0x000303b0
   13978:	andeq	r0, r3, r8, lsl r4
   1397c:	muleq	r3, r4, r3
   13980:			; <UNDEFINED> instruction: 0x000303b2
   13984:	andeq	r0, r3, ip, asr r3
   13988:	mvnsmi	lr, sp, lsr #18
   1398c:	stclvs	6, cr4, [r5], {4}
   13990:	ldmdami	r1, {r1, r2, r7, ip, sp, pc}^
   13994:	cfstrscs	mvf4, [r0, #-480]	; 0xfffffe20
   13998:	ldrmi	sp, [lr], -r6, asr #2
   1399c:	ldrmi	r4, [r7], -pc, asr #22
   139a0:			; <UNDEFINED> instruction: 0xf8d358c3
   139a4:			; <UNDEFINED> instruction: 0xb113309c
   139a8:	blcs	2eb3c <ftello64@plt+0x27bf0>
   139ac:	movwcs	sp, #8252	; 0x203c
   139b0:			; <UNDEFINED> instruction: 0x6c63b919
   139b4:	svclt	0x00183b00
   139b8:	ldmib	sp, {r0, r8, r9, sp}^
   139bc:	strtmi	r1, [r0], -ip, lsl #4
   139c0:			; <UNDEFINED> instruction: 0xf808f7fc
   139c4:	strmi	r2, [r5], -r2, lsr #2
   139c8:	stmiavs	r0!, {r1, r9, sl, lr}^
   139cc:	stc2	0, cr15, [sl, #144]!	; 0x90
   139d0:	svccs	0x0000b335
   139d4:	adclt	sp, fp, #92	; 0x5c
   139d8:	rsbsle	r2, r0, pc, asr fp
   139dc:	blcs	ec9aa4 <ftello64@plt+0xec2b58>
   139e0:	blcs	17c7af0 <ftello64@plt+0x17c0ba4>
   139e4:	ldmdbmi	lr!, {r0, r3, r4, r6, r8, ip, lr, pc}
   139e8:	andcs	r2, r0, r5, lsl #4
   139ec:	sxtab16mi	r4, r0, r9, ror #8
   139f0:	bl	15d19c0 <ftello64@plt+0x15caa74>
   139f4:			; <UNDEFINED> instruction: 0x46394632
   139f8:	strmi	r4, [r3], -r5, asr #12
   139fc:			; <UNDEFINED> instruction: 0xf7ff2001
   13a00:	bls	3d2c44 <ftello64@plt+0x3cbcf8>
   13a04:			; <UNDEFINED> instruction: 0x21202301
   13a08:			; <UNDEFINED> instruction: 0xf04f4620
   13a0c:			; <UNDEFINED> instruction: 0x601334ff
   13a10:	tstls	r2, sl, lsl r6
   13a14:	stmdbls	ip, {r0, sl, ip, pc}
   13a18:	andhi	pc, r0, sp, asr #17
   13a1c:	stc2	7, cr15, [r6, #-988]	; 0xfffffc24
   13a20:	andlt	r4, r6, r8, lsr #12
   13a24:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13a28:			; <UNDEFINED> instruction: 0x212268e0
   13a2c:	vrshr.s64	d18, d19, #64
   13a30:			; <UNDEFINED> instruction: 0xf0243200
   13a34:	strcs	pc, [r0, #-3447]	; 0xfffff289
   13a38:	andlt	r4, r6, r8, lsr #12
   13a3c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13a40:			; <UNDEFINED> instruction: 0xd12a2b60
   13a44:	andcs	r4, r5, #638976	; 0x9c000
   13a48:	ldrbtmi	r2, [r9], #-0
   13a4c:	bl	a51a1c <ftello64@plt+0xa4aad0>
   13a50:			; <UNDEFINED> instruction: 0x46394632
   13a54:	andcs	r4, r1, r3, lsl #12
   13a58:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   13a5c:	bls	4408e0 <ftello64@plt+0x439994>
   13a60:	strcs	r2, [r0, #-769]	; 0xfffffcff
   13a64:	bfi	r6, r3, #0, #28
   13a68:	andcs	r4, r5, #507904	; 0x7c000
   13a6c:	andcs	r4, r0, r9, ror r4
   13a70:			; <UNDEFINED> instruction: 0xf7f24605
   13a74:			; <UNDEFINED> instruction: 0x4632eb16
   13a78:			; <UNDEFINED> instruction: 0x46034639
   13a7c:			; <UNDEFINED> instruction: 0xf7ff2001
   13a80:	bls	412bc4 <ftello64@plt+0x40bc78>
   13a84:	strtmi	r2, [r8], -r1, lsl #6
   13a88:	andlt	r6, r6, r3, lsl r0
   13a8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13a90:	ldrtmi	r9, [r8], -ip, lsl #18
   13a94:			; <UNDEFINED> instruction: 0xffccf7fd
   13a98:	ldmdbmi	r4, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   13a9c:	andcs	r2, r0, r5, lsl #4
   13aa0:			; <UNDEFINED> instruction: 0xf7f24479
   13aa4:	strdls	lr, [r5], -lr	; <UNPREDICTABLE>
   13aa8:			; <UNDEFINED> instruction: 0xf7f34628
   13aac:	blls	18dcfc <ftello64@plt+0x186db0>
   13ab0:			; <UNDEFINED> instruction: 0x46394632
   13ab4:	andcs	r9, r1, r0
   13ab8:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   13abc:	stmdbmi	ip, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   13ac0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   13ac4:	stmdbmi	fp, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13ac8:	ldrtmi	r2, [r8], -r5, lsl #4
   13acc:			; <UNDEFINED> instruction: 0xf7f24479
   13ad0:			; <UNDEFINED> instruction: 0xf019eae8
   13ad4:	bfi	pc, r1, (invalid: 30:2)	; <UNPREDICTABLE>
   13ad8:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   13adc:	andeq	r0, r0, ip, asr #13
   13ae0:	andeq	r0, r3, r8, lsl #8
   13ae4:	andeq	r0, r3, r6, lsl r4
   13ae8:	andeq	r0, r3, r8, asr #7
   13aec:	andeq	r0, r3, ip, lsl r4
   13af0:	andeq	r0, r3, r2, asr r3
   13af4:			; <UNDEFINED> instruction: 0x000303b4
   13af8:	ldrbmi	lr, [r0, sp, lsr #18]!
   13afc:	ldrmi	fp, [r0], r2, lsl #1
   13b00:	strmi	r4, [sp], -r1, lsl #13
   13b04:			; <UNDEFINED> instruction: 0xf81af7f7
   13b08:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   13b0c:			; <UNDEFINED> instruction: 0xf8c82700
   13b10:	ldrbtmi	r7, [sl], #0
   13b14:	stmdacs	r0, {r2, r9, sl, lr}
   13b18:			; <UNDEFINED> instruction: 0x4639d03b
   13b1c:			; <UNDEFINED> instruction: 0xf7f24628
   13b20:			; <UNDEFINED> instruction: 0x4639e9bc
   13b24:	strtmi	r4, [r8], -r6, lsl #12
   13b28:	stc	7, cr15, [sl], {242}	; 0xf2
   13b2c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx7
   13b30:	stmdacs	r0, {r1, r2, r4, r6, ip, lr, pc}
   13b34:	strmi	sp, [r2], -r3, asr #32
   13b38:			; <UNDEFINED> instruction: 0x46284631
   13b3c:			; <UNDEFINED> instruction: 0xf97cf7ff
   13b40:	cmple	r5, r0, lsl #16
   13b44:	strtmi	r9, [sl], -r0
   13b48:	ldrtmi	r4, [r3], -r8, asr #12
   13b4c:			; <UNDEFINED> instruction: 0xf7ff4621
   13b50:	ldmiblt	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   13b54:	strtmi	r4, [r0], -r1, asr #12
   13b58:			; <UNDEFINED> instruction: 0xf918f7f7
   13b5c:	bllt	a25378 <ftello64@plt+0xa1e42c>
   13b60:			; <UNDEFINED> instruction: 0xf7f24630
   13b64:			; <UNDEFINED> instruction: 0x4638ea5e
   13b68:	b	16d1b38 <ftello64@plt+0x16cabec>
   13b6c:			; <UNDEFINED> instruction: 0xf7f74620
   13b70:	strtmi	pc, [r8], -r7, asr #16
   13b74:	pop	{r1, ip, sp, pc}
   13b78:	mcrrne	7, 15, r8, r3, cr0
   13b7c:	blmi	807b98 <ftello64@plt+0x800c4c>
   13b80:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13b84:	blcs	6dcf8 <ftello64@plt+0x66dac>
   13b88:	ldrcs	sp, [r9, #3105]!	; 0xc21
   13b8c:	strcc	pc, [r0, #-704]	; 0xfffffd40
   13b90:	ldmdbmi	fp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13b94:	strcs	r2, [r1, #-517]	; 0xfffffdfb
   13b98:	ldrbtmi	r4, [r9], #-1575	; 0xfffff9d9
   13b9c:	strcc	pc, [r0, #-704]	; 0xfffffd40
   13ba0:	b	1fd1b70 <ftello64@plt+0x1fcac24>
   13ba4:			; <UNDEFINED> instruction: 0xf0194626
   13ba8:			; <UNDEFINED> instruction: 0xe7d9fed9
   13bac:	ldmdami	r5, {r0, r9, sl, lr}
   13bb0:	vabal.s8	q9, d0, d1
   13bb4:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
   13bb8:	mrc2	0, 6, pc, cr0, cr9, {0}
   13bbc:	ldmdami	r2, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13bc0:	vabal.s8	q9, d0, d20
   13bc4:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
   13bc8:	mcr2	0, 6, pc, cr8, cr9, {0}	; <UNPREDICTABLE>
   13bcc:	strmi	lr, [r1], -r8, asr #15
   13bd0:	ldrcs	r4, [r9, #2062]!	; 0x80e
   13bd4:	strcc	pc, [r0, #-704]	; 0xfffffd40
   13bd8:			; <UNDEFINED> instruction: 0xf0194478
   13bdc:			; <UNDEFINED> instruction: 0xe7bffebf
   13be0:	strcs	r4, [r4, #-2059]!	; 0xfffff7f5
   13be4:	strcc	pc, [r0, #-704]	; 0xfffffd40
   13be8:			; <UNDEFINED> instruction: 0xf0194478
   13bec:			; <UNDEFINED> instruction: 0xe7b7feb7
   13bf0:	ldrbcc	pc, [pc, #79]!	; 13c47 <ftello64@plt+0xccfb>	; <UNPREDICTABLE>
   13bf4:	svclt	0x0000e7b4
   13bf8:	andeq	sl, r4, r6, lsl lr
   13bfc:	andeq	r0, r0, ip, asr #13
   13c00:	ldrdeq	ip, [r2], -lr
   13c04:	andeq	pc, r2, r2, ror #29
   13c08:	andeq	r0, r3, r2, lsr r3
   13c0c:	andeq	r0, r3, r4, asr #6
   13c10:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   13c14:	svcmi	0x00f0e92d
   13c18:	stcmi	6, cr4, [r9, #608]	; 0x260
   13c1c:	blmi	fe27fe70 <ftello64@plt+0xfe278f24>
   13c20:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
   13c24:	strmi	r4, [r8], -ip, lsl #12
   13c28:	stmiapl	fp!, {r0, r1, r2, r8, fp, sp, pc}^
   13c2c:			; <UNDEFINED> instruction: 0xf8dd4615
   13c30:	ldmdavs	fp, {r4, r5, r6, ip, pc}
   13c34:			; <UNDEFINED> instruction: 0xf04f9311
   13c38:			; <UNDEFINED> instruction: 0xf7f20300
   13c3c:	stmdblt	r8, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   13c40:	cmnlt	lr, r7, lsl #28
   13c44:	bmi	fe025464 <ftello64@plt+0xfe01e518>
   13c48:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
   13c4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13c50:	subsmi	r9, sl, r1, lsl fp
   13c54:	rscshi	pc, r2, r0, asr #32
   13c58:	andslt	r4, r3, r0, lsr r6
   13c5c:	svchi	0x00f0e8bd
   13c60:			; <UNDEFINED> instruction: 0xf8dfb3ad
   13c64:	bge	27c40c <ftello64@plt+0x2754c0>
   13c68:	bleq	4fdac <ftello64@plt+0x48e60>
   13c6c:	ldrbtmi	r2, [sl], #770	; 0x302
   13c70:	andlt	pc, r0, r5, asr #17
   13c74:	andls	r4, r0, #32, 12	; 0x2000000
   13c78:	bge	3e55c4 <ftello64@plt+0x3de678>
   13c7c:	mrc	7, 0, APSR_nzcv, cr2, cr2, {7}
   13c80:	addlt	fp, r3, #208, 2	; 0x34
   13c84:	eorle	r2, r4, fp, lsl fp
   13c88:	svc	0x00a2f7f2
   13c8c:			; <UNDEFINED> instruction: 0x46024651
   13c90:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
   13c94:	mcr2	0, 3, pc, cr2, cr9, {0}	; <UNPREDICTABLE>
   13c98:	andcs	r4, r5, #1802240	; 0x1b8000
   13c9c:	strbtcs	r2, [r4], -r0
   13ca0:	vmvn.i32	q10, #589824	; 0x00090000
   13ca4:			; <UNDEFINED> instruction: 0xf7f23600
   13ca8:			; <UNDEFINED> instruction: 0x464ae9fc
   13cac:	strmi	r4, [r3], -r1, asr #12
   13cb0:			; <UNDEFINED> instruction: 0xf7ff2001
   13cb4:			; <UNDEFINED> instruction: 0xe7c6fb35
   13cb8:	blcs	7a8e4 <ftello64@plt+0x73998>
   13cbc:			; <UNDEFINED> instruction: 0xf89dd9ec
   13cc0:	blcs	1fdb8 <ftello64@plt+0x18e6c>
   13cc4:			; <UNDEFINED> instruction: 0xf89dd0e8
   13cc8:	eorvs	r3, fp, sp, lsr r0
   13ccc:	stcge	7, cr14, [sl, #-748]	; 0xfffffd14
   13cd0:	bge	34dbf4 <ftello64@plt+0x346ca8>
   13cd4:	eorslt	pc, r0, sp, asr #17
   13cd8:	eorslt	pc, r4, sp, asr #17
   13cdc:			; <UNDEFINED> instruction: 0xf8c24620
   13ce0:	cdpge	0, 0, cr11, cr8, cr8, {0}
   13ce4:			; <UNDEFINED> instruction: 0xf10d9203
   13ce8:	strls	r0, [r4], #-2860	; 0xfffff4d4
   13cec:	bl	7d1cbc <ftello64@plt+0x7cad70>
   13cf0:	strls	r4, [fp], #-1568	; 0xfffff9e0
   13cf4:	bl	6d1cc4 <ftello64@plt+0x6cad78>
   13cf8:	strls	r9, [r5, #-2820]	; 0xfffff4fc
   13cfc:	beq	8fe40 <ftello64@plt+0x88ef4>
   13d00:			; <UNDEFINED> instruction: 0x4632461d
   13d04:	ldrtmi	r4, [r8], -r9, lsr #12
   13d08:	mrc2	7, 7, pc, cr6, cr15, {7}
   13d0c:	strtmi	fp, [r8], -r0, lsr #23
   13d10:	svc	0x00cef7f1
   13d14:			; <UNDEFINED> instruction: 0xf7f29808
   13d18:	vstrls	d14, [r8, #-40]	; 0xffffffd8
   13d1c:	eorpl	pc, sl, fp, asr #16
   13d20:	beq	90150 <ftello64@plt+0x89204>
   13d24:	svceq	0x0004f1ba
   13d28:	strtmi	sp, [r8], -fp, ror #3
   13d2c:			; <UNDEFINED> instruction: 0xf7f19504
   13d30:	blls	14fc38 <ftello64@plt+0x148cec>
   13d34:	ldrmi	r4, [r8], -r8, asr #26
   13d38:	movwcs	r4, #6728	; 0x1a48
   13d3c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   13d40:			; <UNDEFINED> instruction: 0xf7f24629
   13d44:	ldmdblt	r0!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
   13d48:	bl	2fb15c <ftello64@plt+0x2f4210>
   13d4c:	strtmi	r0, [r0], -sl, lsl #21
   13d50:	svc	0x00aef7f1
   13d54:	addsle	r4, pc, sl, lsr #11
   13d58:	bleq	151eb4 <ftello64@plt+0x14af68>
   13d5c:	svc	0x00a8f7f1
   13d60:	mvnsle	r4, sl, lsr #11
   13d64:			; <UNDEFINED> instruction: 0xf7f2e798
   13d68:	qasxmi	lr, r9, r4
   13d6c:	ldmdami	ip!, {r1, r9, sl, lr}
   13d70:			; <UNDEFINED> instruction: 0xf0194478
   13d74:			; <UNDEFINED> instruction: 0xe7e7fdf3
   13d78:	stcls	6, cr4, [r5, #-172]	; 0xffffff54
   13d7c:	ldrmi	r9, [r8], -r5
   13d80:			; <UNDEFINED> instruction: 0xf7f19304
   13d84:	bls	18fbe4 <ftello64@plt+0x188c98>
   13d88:	andcc	r9, r1, #4, 22	; 0x1000
   13d8c:	movwls	sp, #16850	; 0x41d2
   13d90:	bl	fe9e0 <ftello64@plt+0xf7a94>
   13d94:	mufged	f0, f0, #2.0
   13d98:			; <UNDEFINED> instruction: 0xf8512000
   13d9c:	ldrtmi	r7, [r2], -r0, lsr #24
   13da0:			; <UNDEFINED> instruction: 0xf0104639
   13da4:	blls	1530c0 <ftello64@plt+0x14c174>
   13da8:	bicle	r2, r3, r0, lsl #16
   13dac:	umaalcs	pc, r0, sp, r8	; <UNPREDICTABLE>
   13db0:			; <UNDEFINED> instruction: 0xd1bf2a64
   13db4:	bcs	1971f84 <ftello64@plt+0x196b038>
   13db8:	ldmvc	r6!, {r2, r3, r4, r5, r7, r8, ip, lr, pc}
   13dbc:			; <UNDEFINED> instruction: 0xd1b92e00
   13dc0:	movwcs	r4, #10536	; 0x2928
   13dc4:	ldrtmi	r4, [r8], -r8, lsr #20
   13dc8:	tstls	r4, r9, ror r4
   13dcc:			; <UNDEFINED> instruction: 0xf7f2447a
   13dd0:			; <UNDEFINED> instruction: 0xf1bae9f4
   13dd4:	stmdbls	r4, {r0, r8, r9, sl, fp}
   13dd8:	movwcs	fp, #4052	; 0xfd4
   13ddc:	stmdacs	r0, {r0, r8, r9, sp}
   13de0:	movwcs	fp, #3864	; 0xf18
   13de4:	ldmiblt	r8!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}^
   13de8:	bl	2fb9fc <ftello64@plt+0x2f4ab0>
   13dec:	strtmi	r0, [r0], -sl, lsl #23
   13df0:	svc	0x005ef7f1
   13df4:			; <UNDEFINED> instruction: 0xd00545bb
   13df8:	bleq	151f5c <ftello64@plt+0x14b010>
   13dfc:	svc	0x0058f7f1
   13e00:	ldrhle	r4, [r9, #91]!	; 0x5b
   13e04:	svceq	0x0001f1ba
   13e08:	movwcs	fp, #4044	; 0xfcc
   13e0c:	eorvs	r2, fp, r1, lsl #6
   13e10:	ldmdage	r2, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
   13e14:	bl	26670 <ftello64@plt+0x1f724>
   13e18:	movwcs	r0, #8330	; 0x208a
   13e1c:			; <UNDEFINED> instruction: 0xf850447a
   13e20:			; <UNDEFINED> instruction: 0xf7f20c24
   13e24:	ldrb	lr, [lr, sl, asr #19]
   13e28:	mrc	7, 6, APSR_nzcv, cr2, cr2, {7}
   13e2c:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   13e30:	ldmdami	r0, {r1, r9, sl, lr}
   13e34:			; <UNDEFINED> instruction: 0xf0194478
   13e38:	bfi	pc, r1, (invalid: 27:21)	; <UNPREDICTABLE>
   13e3c:	stmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e40:	andeq	sl, r4, r6, lsl #26
   13e44:	andeq	r0, r0, r4, ror #12
   13e48:	ldrdeq	sl, [r4], -lr
   13e4c:	ldrdeq	r0, [r3], -sl
   13e50:	andeq	r0, r3, sl, asr #5
   13e54:	andeq	r0, r3, ip, lsl #6
   13e58:	andeq	r0, r3, ip, lsl #4
   13e5c:	andeq	r5, r3, r6, ror r9
   13e60:	andeq	r0, r3, r8, lsl r2
   13e64:	andeq	r0, r3, r0, lsl #3
   13e68:			; <UNDEFINED> instruction: 0x000301b8
   13e6c:	andeq	r0, r3, r0, lsl ip
   13e70:	andeq	r0, r3, sl, lsl r1
   13e74:	andeq	r0, r3, r4, asr r1
   13e78:	tstcs	r0, r0, ror r5
   13e7c:			; <UNDEFINED> instruction: 0xf7f24606
   13e80:	tstcs	r0, ip, lsl #16
   13e84:	ldrtmi	r4, [r0], -r5, lsl #12
   13e88:	b	ff6d1e58 <ftello64@plt+0xff6caf0c>
   13e8c:	strmi	r4, [r4], -r9, lsr #12
   13e90:			; <UNDEFINED> instruction: 0x46224630
   13e94:			; <UNDEFINED> instruction: 0xffd0f7fe
   13e98:	strtmi	r4, [r8], -r3, lsl #12
   13e9c:			; <UNDEFINED> instruction: 0xf7f2461d
   13ea0:	strtmi	lr, [r0], -r0, asr #17
   13ea4:	ldm	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ea8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   13eac:	svcmi	0x00f0e92d
   13eb0:	blhi	2cf36c <ftello64@plt+0x2c8420>
   13eb4:	ldclgt	8, cr15, [r4], #-892	; 0xfffffc84
   13eb8:	ldrshtlt	r4, [pc], #76
   13ebc:	stcge	13, cr10, [r2], #-180	; 0xffffff4c
   13ec0:	mcrge	1, 1, r9, cr0, cr1, {0}
   13ec4:	stclne	8, cr15, [r8], #-892	; 0xfffffc84
   13ec8:	bpl	44f700 <ftello64@plt+0x4487b4>
   13ecc:	strmi	r9, [r4], -pc, lsl #8
   13ed0:	ldrmi	r4, [r5], -r8, lsr #12
   13ed4:			; <UNDEFINED> instruction: 0xf10d9a0f
   13ed8:			; <UNDEFINED> instruction: 0x96150a7c
   13edc:	movwls	sl, #48929	; 0xbf21
   13ee0:	ldrls	r2, [r6, -r0, lsl #6]
   13ee4:	bmi	fe44f710 <ftello64@plt+0xfe4487c4>
   13ee8:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   13eec:	stmdavs	r9, {r0, r1, r4, r7, r9, sl, fp, ip, pc}
   13ef0:			; <UNDEFINED> instruction: 0xf04f917d
   13ef4:	andsvs	r0, r3, r0, lsl #2
   13ef8:	andcc	pc, r0, sl, asr #17
   13efc:			; <UNDEFINED> instruction: 0x3320e9cd
   13f00:	bvs	fe44f730 <ftello64@plt+0xfe4487e4>
   13f04:	tstls	r3, #152576	; 0x25400
   13f08:	blx	4cff84 <ftello64@plt+0x4c9038>
   13f0c:	subseq	pc, r0, r4, lsl #2
   13f10:	bne	44f788 <ftello64@plt+0x44883c>
   13f14:			; <UNDEFINED> instruction: 0xffc6f01d
   13f18:			; <UNDEFINED> instruction: 0xf8df9b94
   13f1c:			; <UNDEFINED> instruction: 0xf0134c18
   13f20:	movwls	r0, #54018	; 0xd302
   13f24:	andsle	r4, sp, ip, ror r4
   13f28:	stcne	8, cr15, [ip], {223}	; 0xdf
   13f2c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13f30:	svc	0x002ef7f1
   13f34:			; <UNDEFINED> instruction: 0xf0402800
   13f38:			; <UNDEFINED> instruction: 0xf8df816f
   13f3c:	blge	c5af44 <ftello64@plt+0xc53ff8>
   13f40:	tstls	r4, #1342177280	; 0x50000000
   13f44:			; <UNDEFINED> instruction: 0x461f4479
   13f48:	stmia	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f4c:			; <UNDEFINED> instruction: 0x46329992
   13f50:	andcs	r4, r1, r3, lsl #12
   13f54:			; <UNDEFINED> instruction: 0xf9e4f7ff
   13f58:	bne	44f7d0 <ftello64@plt+0x448884>
   13f5c:			; <UNDEFINED> instruction: 0xf01d4638
   13f60:	and	pc, r4, r1, lsr #31
   13f64:	blge	c7a7a0 <ftello64@plt+0xc73854>
   13f68:			; <UNDEFINED> instruction: 0xf88d9314
   13f6c:	bls	2dc284 <ftello64@plt+0x2d5338>
   13f70:	movwcs	fp, #266	; 0x10a
   13f74:			; <UNDEFINED> instruction: 0xf8df7013
   13f78:	bge	d62ea0 <ftello64@plt+0xd5bf54>
   13f7c:			; <UNDEFINED> instruction: 0xf04f9992
   13f80:	andls	r0, lr, #0, 18
   13f84:			; <UNDEFINED> instruction: 0xf181fab1
   13f88:	sbcsls	pc, r4, sp, lsl #17
   13f8c:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   13f90:	tstls	r0, #1228800	; 0x12c000
   13f94:			; <UNDEFINED> instruction: 0xf8d8461a
   13f98:	strbmi	r3, [fp, #-180]	; 0xffffff4c
   13f9c:	strbmi	fp, [sl], -r8, lsl #30
   13fa0:			; <UNDEFINED> instruction: 0xf0402a00
   13fa4:			; <UNDEFINED> instruction: 0xf7f68526
   13fa8:	strmi	pc, [r3], r9, asr #27
   13fac:			; <UNDEFINED> instruction: 0xf0002800
   13fb0:			; <UNDEFINED> instruction: 0xf8d8854b
   13fb4:	bls	41ffbc <ftello64@plt+0x419070>
   13fb8:			; <UNDEFINED> instruction: 0xf0404213
   13fbc:	cfldr32ls	mvfx8, [r1, #-128]	; 0xffffff80
   13fc0:			; <UNDEFINED> instruction: 0xf8df2400
   13fc4:	vmla.f64	d3, d26, d0
   13fc8:	vmov	s18, r4
   13fcc:			; <UNDEFINED> instruction: 0x46d94a10
   13fd0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   13fd4:			; <UNDEFINED> instruction: 0xf7f2931a
   13fd8:			; <UNDEFINED> instruction: 0xf8dfe9aa
   13fdc:	stmib	sp, {r2, r3, r5, r6, r8, r9, fp, ip, sp}^
   13fe0:	ldrbtmi	r4, [fp], #-1048	; 0xfffffbe8
   13fe4:			; <UNDEFINED> instruction: 0xf8df931b
   13fe8:	strls	r3, [ip], #-2916	; 0xfffff49c
   13fec:	mcr	4, 0, r4, cr12, cr11, {3}
   13ff0:			; <UNDEFINED> instruction: 0xf8df3a90
   13ff4:	ldrbtmi	r3, [fp], #-2908	; 0xfffff4a4
   13ff8:	tstcs	ip, sl, lsl #6
   13ffc:			; <UNDEFINED> instruction: 0xf7f22001
   14000:	andls	lr, r9, sl, asr ip
   14004:			; <UNDEFINED> instruction: 0xf0012800
   14008:	strtmi	r8, [r8], -ip, lsr #6
   1400c:	stmib	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14010:	vnmls.f64	d9, d9, d9
   14014:	andsvs	r0, ip, r0, lsl sl
   14018:			; <UNDEFINED> instruction: 0xf7f2605d
   1401c:	cdp	8, 1, cr14, cr10, cr2, {0}
   14020:			; <UNDEFINED> instruction: 0xf7f10a10
   14024:	strdcs	lr, [r0, -lr]
   14028:			; <UNDEFINED> instruction: 0xf7f14628
   1402c:	tstcs	r0, r6, lsr pc
   14030:	strtmi	r4, [r8], -r3, lsl #12
   14034:	bcc	44f860 <ftello64@plt+0x448914>
   14038:			; <UNDEFINED> instruction: 0xf7f2461c
   1403c:	vmla.f32	s28, s20, s4
   14040:			; <UNDEFINED> instruction: 0x2c000a10
   14044:	ldrhi	pc, [r6, r0]!
   14048:	strtmi	r4, [r1], -r2, lsl #12
   1404c:			; <UNDEFINED> instruction: 0xf7fe4628
   14050:	strdls	pc, [r7], -r3
   14054:			; <UNDEFINED> instruction: 0xf0402800
   14058:	ldmib	sp, {r0, r5, r9, pc}^
   1405c:	blcs	30c94 <ftello64@plt+0x29d48>
   14060:	rschi	pc, r1, r0, asr #32
   14064:	mvnscc	pc, #79	; 0x4f
   14068:	mrcge	3, 1, r9, cr9, cr7, {0}
   1406c:	strtmi	r2, [r8], -r0, lsl #2
   14070:			; <UNDEFINED> instruction: 0xf7f24632
   14074:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   14078:	rscshi	pc, fp, r0
   1407c:	bne	ff552400 <ftello64@plt+0xff54b4b4>
   14080:	strmi	r2, [r4], -r5, lsl #4
   14084:	ldrbtmi	r2, [r9], #-0
   14088:			; <UNDEFINED> instruction: 0xf7f246cb
   1408c:			; <UNDEFINED> instruction: 0xf04fe80a
   14090:	vqdmlal.s<illegal width 8>	q8, d0, d20
   14094:	andls	r3, r6, r0, lsl #18
   14098:			; <UNDEFINED> instruction: 0xf7f24620
   1409c:	mrc	13, 0, lr, cr10, cr10, {4}
   140a0:	blls	19eae8 <ftello64@plt+0x197b9c>
   140a4:	mulls	r0, r2, r9
   140a8:			; <UNDEFINED> instruction: 0xf7ff2001
   140ac:	blls	292598 <ftello64@plt+0x28b64c>
   140b0:	blcs	2e324 <ftello64@plt+0x273d8>
   140b4:			; <UNDEFINED> instruction: 0xf04fd05b
   140b8:	movwls	r3, #25599	; 0x63ff
   140bc:	andsge	pc, ip, sp, asr #17
   140c0:	cfmsub32	mvax6, mvfx4, mvfx9, mvfx10
   140c4:			; <UNDEFINED> instruction: 0x26009a90
   140c8:	bhi	fe35244c <ftello64@plt+0xfe34b500>
   140cc:	stcls	7, cr2, [r9], {2}
   140d0:	stmdavs	r1!, {r3, r4, r5, r6, r7, sl, lr}^
   140d4:	andcs	r2, r1, #0, 6
   140d8:	strls	r4, [r2], -r8, asr #12
   140dc:	strls	r9, [r0], -r1, lsl #14
   140e0:			; <UNDEFINED> instruction: 0xf9a4f7f7
   140e4:	tstlt	r3, r3, lsr #16
   140e8:	ldrmi	fp, [ip], -r8, lsr #18
   140ec:	addlt	lr, r3, #63176704	; 0x3c40000
   140f0:	andle	r2, r9, fp, lsl fp
   140f4:			; <UNDEFINED> instruction: 0xf7f2b140
   140f8:	strmi	lr, [r1], -ip, ror #26
   140fc:			; <UNDEFINED> instruction: 0xf0194640
   14100:	stmdavs	r3!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   14104:	mvnsle	r2, r0, lsl #22
   14108:			; <UNDEFINED> instruction: 0xf8dd46d1
   1410c:	blls	1bc184 <ftello64@plt+0x1b5238>
   14110:	andcc	r4, r1, #27262976	; 0x1a00000
   14114:	bls	fe5481c8 <ftello64@plt+0xfe54127c>
   14118:	strtle	r0, [r8], #-1874	; 0xfffff8ae
   1411c:			; <UNDEFINED> instruction: 0xf8dfaa3d
   14120:			; <UNDEFINED> instruction: 0xf8df6a3c
   14124:			; <UNDEFINED> instruction: 0xf8cd7a3c
   14128:	ldrbtmi	sl, [lr], #-24	; 0xffffffe8
   1412c:	stcls	6, cr4, [r9], {202}	; 0xca
   14130:			; <UNDEFINED> instruction: 0x4691447f
   14134:	and	r7, r1, r3, lsl r0
   14138:			; <UNDEFINED> instruction: 0xb1ac6824
   1413c:	movwcs	r6, #6240	; 0x1860
   14140:	ldrtmi	r4, [r1], -sl, asr #12
   14144:	ldmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14148:	stmdacs	r0, {r7, r9, sl, lr}
   1414c:			; <UNDEFINED> instruction: 0xf7f2d0f4
   14150:			; <UNDEFINED> instruction: 0xf1baed40
   14154:	svclt	0x00080f00
   14158:	strmi	r4, [r1], -r2, asr #13
   1415c:			; <UNDEFINED> instruction: 0xf0194638
   14160:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   14164:	mvnle	r2, r0, lsl #24
   14168:			; <UNDEFINED> instruction: 0xf8dd46d1
   1416c:	mrc	0, 0, sl, cr9, cr8, {0}
   14170:	ldmvs	r8, {r4, r7, r9, fp, ip, sp}^
   14174:			; <UNDEFINED> instruction: 0xf0002800
   14178:	mrc	1, 0, r8, cr9, cr4, {6}
   1417c:			; <UNDEFINED> instruction: 0x211c6a90
   14180:			; <UNDEFINED> instruction: 0xf9bcf024
   14184:	stmiavs	r1!, {r0, r3, sl, fp, ip, pc}
   14188:	stmdavs	r2!, {r8, r9, sp}^
   1418c:	ldmvs	r0!, {r0, r3, r4, r7, r9, lr}^
   14190:	tstcs	lr, r4, lsl pc
   14194:			; <UNDEFINED> instruction: 0xf024211d
   14198:	stmdavs	r4!, {r0, r2, r5, r9, fp, ip, sp, lr, pc}
   1419c:	mvnsle	r2, r0, lsl #24
   141a0:	bcc	fe44fa0c <ftello64@plt+0xfe448ac0>
   141a4:	ldmvs	r8, {r0, r1, r2, r3, r4, r8, sp}^
   141a8:			; <UNDEFINED> instruction: 0xf9a8f024
   141ac:	tstlt	fp, fp, lsl #22
   141b0:	stmdals	fp, {r1, r2, r3, r8, fp, ip, pc}
   141b4:	mrc2	0, 3, pc, cr6, cr13, {0}
   141b8:	beq	44fa24 <ftello64@plt+0x448ad8>
   141bc:	svc	0x0030f7f1
   141c0:	beq	44fa30 <ftello64@plt+0x448ae4>
   141c4:	svc	0x002cf7f1
   141c8:			; <UNDEFINED> instruction: 0xf7f64658
   141cc:	blls	293638 <ftello64@plt+0x28c6ec>
   141d0:	cmplt	fp, r9, lsl #24
   141d4:	stmdavs	r4!, {r1, r2, r5, r9, sl, lr}
   141d8:			; <UNDEFINED> instruction: 0xf7f16870
   141dc:	ldrtmi	lr, [r0], -sl, ror #26
   141e0:	svc	0x001ef7f1
   141e4:	mvnsle	r2, r0, lsl #24
   141e8:	ldrdeq	pc, [r0], -sl
   141ec:	stcl	7, cr15, [r0, #-964]!	; 0xfffffc3c
   141f0:			; <UNDEFINED> instruction: 0xf7f14628
   141f4:			; <UNDEFINED> instruction: 0xf8dfed5e
   141f8:			; <UNDEFINED> instruction: 0xf8df296c
   141fc:	ldrbtmi	r3, [sl], #-2356	; 0xfffff6cc
   14200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14204:	subsmi	r9, sl, sp, ror fp
   14208:	bicshi	pc, fp, r1, asr #32
   1420c:	rsbslt	r4, pc, r8, asr #12
   14210:	blhi	2cf50c <ftello64@plt+0x2c85c0>
   14214:	svchi	0x00f0e8bd
   14218:			; <UNDEFINED> instruction: 0x4629ab31
   1421c:			; <UNDEFINED> instruction: 0x46189314
   14220:	mcr2	0, 2, pc, cr0, cr13, {0}	; <UNPREDICTABLE>
   14224:			; <UNDEFINED> instruction: 0xf04fe6a3
   14228:	tstls	r7, #-67108861	; 0xfc000003
   1422c:	tstcs	r0, r9, lsr lr
   14230:	ldrtmi	r4, [r2], -r8, lsr #12
   14234:	mcr	7, 4, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   14238:	stmdacs	r0, {r2, r9, sl, lr}
   1423c:	adcshi	pc, pc, r0
   14240:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14244:	andcs	r2, r0, r5, lsl #4
   14248:	ldrbtmi	r4, [r9], #-1739	; 0xfffff935
   1424c:	svc	0x0028f7f1
   14250:	strtmi	r9, [r0], -r6
   14254:	ldc	7, cr15, [ip], #968	; 0x3c8
   14258:	bcs	fe44fac8 <ftello64@plt+0xfe448b7c>
   1425c:	ldmibls	r2, {r1, r2, r8, r9, fp, ip, pc}
   14260:	andcs	r9, r1, r0
   14264:			; <UNDEFINED> instruction: 0xf85cf7ff
   14268:	stmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1426c:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   14270:	blge	f8deec <ftello64@plt+0xf86fa0>
   14274:	strtmi	r2, [r8], -r1, lsl #2
   14278:	mcr	6, 0, r4, cr11, cr10, {0}
   1427c:			; <UNDEFINED> instruction: 0xf7f23a90
   14280:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
   14284:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
   14288:	bcc	fe44fafc <ftello64@plt+0xfe448bb0>
   1428c:	blcs	32300 <ftello64@plt+0x2b3b4>
   14290:	cmphi	r8, r0	; <UNPREDICTABLE>
   14294:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   14298:			; <UNDEFINED> instruction: 0xf0002b00
   1429c:	cdp	3, 1, cr8, cr11, cr2, {3}
   142a0:	stmdbls	lr, {r4, r7, r9, fp}
   142a4:	ldcl	7, cr15, [r4, #-964]!	; 0xfffffc3c
   142a8:	vmlal.s8	q9, d0, d0
   142ac:	ldmdavc	r3!, {r1, r3, r4, r6, r8, r9, pc}
   142b0:	mrc	1, 0, fp, cr12, cr11, {1}
   142b4:			; <UNDEFINED> instruction: 0x46310a10
   142b8:	stcl	7, cr15, [sl, #-964]!	; 0xfffffc3c
   142bc:	vmlal.s8	q9, d0, d0
   142c0:	mnfem	f0, #5.0
   142c4:	vmov	r1, s25
   142c8:			; <UNDEFINED> instruction: 0xf7f10a10
   142cc:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   142d0:			; <UNDEFINED> instruction: 0xf8d8dd25
   142d4:	blx	fed245bc <ftello64@plt+0xfed1d670>
   142d8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   142dc:			; <UNDEFINED> instruction: 0xf0002f00
   142e0:	strcc	r8, [r1, -r2, ror #11]
   142e4:	andeq	pc, r5, #79	; 0x4f
   142e8:	strhi	pc, [r2], #0
   142ec:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   142f0:	ldrbtmi	r2, [r9], #-0
   142f4:	mrc	7, 6, APSR_nzcv, cr4, cr1, {7}
   142f8:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx3
   142fc:			; <UNDEFINED> instruction: 0x46202a90
   14300:			; <UNDEFINED> instruction: 0xf7ff9992
   14304:	blls	fe4d2340 <ftello64@plt+0xfe4cb3f4>
   14308:			; <UNDEFINED> instruction: 0xf0002b00
   1430c:			; <UNDEFINED> instruction: 0xf8d885d6
   14310:	blcs	205f8 <ftello64@plt+0x196ac>
   14314:	ldrbhi	pc, [r9], #0	; <UNPREDICTABLE>
   14318:			; <UNDEFINED> instruction: 0xf019981a
   1431c:			; <UNDEFINED> instruction: 0xf8dffaed
   14320:	strcs	r3, [r0], #-2128	; 0xfffff7b0
   14324:	eorhi	pc, r0, sp, asr #17
   14328:	ldrbtmi	sl, [fp], #-3884	; 0xfffff0d4
   1432c:			; <UNDEFINED> instruction: 0xf8df9306
   14330:	cdpge	8, 2, cr3, cr11, cr4, {2}
   14334:	subge	pc, r8, sp, asr #17
   14338:	bls	fe44fb60 <ftello64@plt+0xfe448c14>
   1433c:			; <UNDEFINED> instruction: 0xf8dd447b
   14340:	strtmi	r8, [r2], r8, asr #4
   14344:	bcc	44fb6c <ftello64@plt+0x448c20>
   14348:	strcc	lr, [r1], #-0
   1434c:	ldrtmi	r2, [r3], -r0, lsl #2
   14350:	ldrtmi	r9, [sl], -r1, lsl #2
   14354:	strtmi	r9, [r8], -r0, lsl #2
   14358:			; <UNDEFINED> instruction: 0xf7f24621
   1435c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   14360:	msrhi	CPSR_xc, r0, asr #32
   14364:	blcs	2e438 <ftello64@plt+0x274ec>
   14368:	blls	2c872c <ftello64@plt+0x2c17e0>
   1436c:	ldrdls	pc, [r0], -r7
   14370:			; <UNDEFINED> instruction: 0xf1039806
   14374:	strbmi	r0, [r9], -r4, lsl #22
   14378:	stc	7, cr15, [sl, #-964]	; 0xfffffc3c
   1437c:	rscle	r2, r4, r0, lsl #16
   14380:	bleq	1524f4 <ftello64@plt+0x14b5a8>
   14384:	mvnsle	r2, r0, lsl #16
   14388:			; <UNDEFINED> instruction: 0xf8d39b08
   1438c:			; <UNDEFINED> instruction: 0xf1bbb0c8
   14390:			; <UNDEFINED> instruction: 0xf0400f00
   14394:	cdp	2, 1, cr8, cr8, cr10, {0}
   14398:	andcs	r1, r5, #16, 20	; 0x10000
   1439c:			; <UNDEFINED> instruction: 0xf04f2000
   143a0:			; <UNDEFINED> instruction: 0xf7f10a67
   143a4:	mrc	14, 0, lr, cr10, cr14, {3}
   143a8:			; <UNDEFINED> instruction: 0x46412a90
   143ac:	bcc	50eb4 <ftello64@plt+0x49f68>
   143b0:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
   143b4:	andcs	r9, r1, r0
   143b8:			; <UNDEFINED> instruction: 0xffb2f7fe
   143bc:	blge	f8e2d8 <ftello64@plt+0xf8738c>
   143c0:	strtmi	r2, [r8], -r1, lsl #2
   143c4:	mcr	6, 0, r4, cr11, cr10, {0}
   143c8:			; <UNDEFINED> instruction: 0xf7f23a90
   143cc:			; <UNDEFINED> instruction: 0x4604edba
   143d0:			; <UNDEFINED> instruction: 0xf47f2800
   143d4:	ldmdavc	r3!, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
   143d8:			; <UNDEFINED> instruction: 0xf0002b00
   143dc:	mrc	3, 0, r8, cr11, cr7, {0}
   143e0:	ldmdavc	fp, {r4, r7, r9, fp, ip, sp}
   143e4:			; <UNDEFINED> instruction: 0xf0002b00
   143e8:	mrc	3, 0, r8, cr11, cr1, {0}
   143ec:			; <UNDEFINED> instruction: 0x46301a90
   143f0:	stcl	7, cr15, [lr], {241}	; 0xf1
   143f4:	vsub.i8	d2, d0, d0
   143f8:	blls	3b5808 <ftello64@plt+0x3ae8bc>
   143fc:	blcs	32470 <ftello64@plt+0x2b524>
   14400:	adchi	pc, r9, #0
   14404:	beq	fe44fc78 <ftello64@plt+0xfe448d2c>
   14408:			; <UNDEFINED> instruction: 0xf7f1990e
   1440c:	stmdacs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   14410:	adchi	pc, r1, #192, 4
   14414:	beq	44fc8c <ftello64@plt+0x448d40>
   14418:			; <UNDEFINED> instruction: 0xf7f14631
   1441c:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   14420:	ldrhi	pc, [r4, #-704]	; 0xfffffd40
   14424:	stmdavc	r3!, {r2, r4, sl, fp, ip, pc}
   14428:			; <UNDEFINED> instruction: 0xf43f2b00
   1442c:	shsub16mi	sl, r1, r8
   14430:			; <UNDEFINED> instruction: 0xf7f14620
   14434:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   14438:	vnmls.f64	d13, d11, d7
   1443c:			; <UNDEFINED> instruction: 0x46201a90
   14440:	stc	7, cr15, [r6], #964	; 0x3c4
   14444:			; <UNDEFINED> instruction: 0xf77f2800
   14448:			; <UNDEFINED> instruction: 0xf8d8af6a
   1444c:	blx	fed24734 <ftello64@plt+0xfed1d7e8>
   14450:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   14454:			; <UNDEFINED> instruction: 0xf0002f00
   14458:	svccs	0x000183d4
   1445c:	andeq	pc, r5, #79	; 0x4f
   14460:	strbhi	pc, [fp, #0]!	; <UNPREDICTABLE>
   14464:			; <UNDEFINED> instruction: 0x1710f8df
   14468:	ldrbtmi	r2, [r9], #-0
   1446c:	mrc	7, 0, APSR_nzcv, cr8, cr1, {7}
   14470:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx3
   14474:			; <UNDEFINED> instruction: 0x46202a90
   14478:			; <UNDEFINED> instruction: 0xf7fe9992
   1447c:	blls	fe4d41c8 <ftello64@plt+0xfe4cd27c>
   14480:			; <UNDEFINED> instruction: 0xf0002b00
   14484:			; <UNDEFINED> instruction: 0xf8d8857e
   14488:	blcs	20770 <ftello64@plt+0x19824>
   1448c:	ldrhi	pc, [sp], #-0
   14490:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   14494:			; <UNDEFINED> instruction: 0xf0194478
   14498:	strb	pc, [r0, -pc, lsr #20]	; <UNPREDICTABLE>
   1449c:	movwcs	r9, #6665	; 0x1a09
   144a0:	addsvs	r4, r3, r8, lsr #12
   144a4:			; <UNDEFINED> instruction: 0xf0039b94
   144a8:			; <UNDEFINED> instruction: 0xf7fc0404
   144ac:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   144b0:	eorshi	pc, r0, #0
   144b4:	movwcs	r9, #2579	; 0xa13
   144b8:	stccs	0, cr6, [r0], {19}
   144bc:	rschi	pc, ip, #64	; 0x40
   144c0:	beq	fe44fd2c <ftello64@plt+0xfe448de0>
   144c4:	strtmi	r2, [sl], -r2, ror #6
   144c8:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   144cc:	strbtcs	r2, [r2], #-289	; 0xfffffedf
   144d0:	strcc	pc, [r0], #-704	; 0xfffffd40
   144d4:			; <UNDEFINED> instruction: 0xf02468c0
   144d8:	ldrls	pc, [r7], #-2181	; 0xfffff77b
   144dc:	strbmi	sl, [r3], r5, lsr #22
   144e0:	andsge	pc, r8, sp, asr #17
   144e4:	cdp	14, 1, cr10, cr12, cr3, {1}
   144e8:	svcge	0x0024aa90
   144ec:	ldrmi	r2, [r8], r0, lsl #8
   144f0:	and	r9, r7, r8, lsl #6
   144f4:			; <UNDEFINED> instruction: 0x46516830
   144f8:	mcrr	7, 15, pc, sl, cr1	; <UNPREDICTABLE>
   144fc:			; <UNDEFINED> instruction: 0xf0002800
   14500:	strcc	r8, [r1], #-1000	; 0xfffffc18
   14504:	ldrtmi	r2, [r2], -r0, lsl #6
   14508:	strtmi	r4, [r8], -r1, lsr #12
   1450c:	andhi	pc, r4, sp, asr #17
   14510:			; <UNDEFINED> instruction: 0xf7f29700
   14514:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   14518:			; <UNDEFINED> instruction: 0xf8ddd0ec
   1451c:			; <UNDEFINED> instruction: 0x46d8a018
   14520:	blls	30cd54 <ftello64@plt+0x305e08>
   14524:			; <UNDEFINED> instruction: 0xf47f2b00
   14528:	cdp	14, 1, cr10, cr9, cr3, {2}
   1452c:			; <UNDEFINED> instruction: 0xf7f10a10
   14530:	mrc	13, 0, lr, cr10, cr8, {3}
   14534:			; <UNDEFINED> instruction: 0xf7f10a10
   14538:			; <UNDEFINED> instruction: 0x4658ed74
   1453c:	blx	185251e <ftello64@plt+0x184b5d2>
   14540:	strb	r9, [r7], -r9, lsl #24
   14544:	blcs	32618 <ftello64@plt+0x2b6cc>
   14548:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   1454c:	beq	44fdc4 <ftello64@plt+0x448e78>
   14550:			; <UNDEFINED> instruction: 0xf7f14631
   14554:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   14558:	mcrge	6, 7, pc, cr1, cr15, {5}	; <UNPREDICTABLE>
   1455c:	svccs	0x000046cb
   14560:	ldrbhi	pc, [r9, #0]!	; <UNPREDICTABLE>
   14564:			; <UNDEFINED> instruction: 0xf04f3701
   14568:			; <UNDEFINED> instruction: 0xf0000205
   1456c:			; <UNDEFINED> instruction: 0xf8df8674
   14570:	andcs	r1, r0, r0, lsl r6
   14574:			; <UNDEFINED> instruction: 0xf7f14479
   14578:			; <UNDEFINED> instruction: 0x4603ed94
   1457c:	bcs	fe44fdec <ftello64@plt+0xfe448ea0>
   14580:	ldmibls	r2, {r0, sp}
   14584:	mcr2	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   14588:	blcs	3b3d8 <ftello64@plt+0x3448c>
   1458c:	ldrbhi	pc, [r0]	; <UNPREDICTABLE>
   14590:	stmdbeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   14594:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   14598:	mvnscc	pc, #79	; 0x4f
   1459c:	blls	2791bc <ftello64@plt+0x272270>
   145a0:	blcs	2e814 <ftello64@plt+0x278c8>
   145a4:	cfldrsge	mvf15, [r3, #252]!	; 0xfc
   145a8:	addlt	lr, r3, #136, 10	; 0x22000000
   145ac:	rscsvc	pc, pc, #70254592	; 0x4300000
   145b0:	svclt	0x00184293
   145b4:			; <UNDEFINED> instruction: 0xf8cd2b1a
   145b8:	mrc	0, 0, sl, cr8, cr8, {0}
   145bc:			; <UNDEFINED> instruction: 0xf8dd9a90
   145c0:			; <UNDEFINED> instruction: 0xf8dd8020
   145c4:			; <UNDEFINED> instruction: 0xf040a048
   145c8:	blls	1b49d0 <ftello64@plt+0x1ada84>
   145cc:			; <UNDEFINED> instruction: 0xf0412b00
   145d0:			; <UNDEFINED> instruction: 0xf8d88042
   145d4:	blcs	2089c <ftello64@plt+0x19950>
   145d8:	rscshi	pc, sl, r0
   145dc:	blcs	3b200 <ftello64@plt+0x342b4>
   145e0:	ldrbthi	pc, [sp], #64	; 0x40	; <UNPREDICTABLE>
   145e4:	blcs	cbb21c <ftello64@plt+0xcb42d0>
   145e8:	strbhi	pc, [r0, #-0]	; <UNPREDICTABLE>
   145ec:			; <UNDEFINED> instruction: 0xf7f64648
   145f0:	blls	213a9c <ftello64@plt+0x20cb50>
   145f4:	beq	fe44fe60 <ftello64@plt+0xfe448f14>
   145f8:	strbmi	r4, [r9], -sl, lsr #12
   145fc:	cdp	3, 1, cr9, cr9, cr0, {0}
   14600:			; <UNDEFINED> instruction: 0xf7fe3a10
   14604:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14608:	strhi	pc, [r0, #-64]!	; 0xffffffc0
   1460c:	ldrdeq	pc, [r0], -sl
   14610:	bl	13d25dc <ftello64@plt+0x13cb690>
   14614:	ldrbmi	r9, [r1], -r7, lsl #22
   14618:			; <UNDEFINED> instruction: 0xf8ca4648
   1461c:			; <UNDEFINED> instruction: 0xf7f63000
   14620:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14624:	strhi	pc, [fp, #-64]!	; 0xffffffc0
   14628:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1462c:	ldrbtmi	r9, [fp], #-1543	; 0xfffff9f9
   14630:	bvs	fe44fea0 <ftello64@plt+0xfe448f54>
   14634:	sublt	pc, r8, #14483456	; 0xdd0000
   14638:	bcc	fe44fe60 <ftello64@plt+0xfe448f14>
   1463c:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   14640:	mcr	4, 0, r4, cr11, cr11, {3}
   14644:			; <UNDEFINED> instruction: 0xf8df3a10
   14648:	ldrbtmi	r3, [fp], #-1348	; 0xfffffabc
   1464c:	bcc	44fe74 <ftello64@plt+0x448f28>
   14650:			; <UNDEFINED> instruction: 0xf8dae056
   14654:	strtmi	r0, [r9], -r0
   14658:			; <UNDEFINED> instruction: 0xf904f7fe
   1465c:	stmdacs	r0, {r2, r9, sl, lr}
   14660:	cdp	0, 1, cr13, cr8, cr4, {3}
   14664:	andcs	r1, r5, #16, 20	; 0x10000
   14668:			; <UNDEFINED> instruction: 0xf7f12000
   1466c:			; <UNDEFINED> instruction: 0x4632ed1a
   14670:			; <UNDEFINED> instruction: 0x46034659
   14674:			; <UNDEFINED> instruction: 0xf7fe2000
   14678:			; <UNDEFINED> instruction: 0xf8d8fe53
   1467c:	ldrbeq	r3, [fp, r0]
   14680:	adclt	sp, r4, #1845493760	; 0x6e000000
   14684:	cmnle	fp, r8, lsl #24
   14688:	cdp	2, 1, cr2, cr9, cr1, {0}
   1468c:	andls	r3, r0, #16, 20	; 0x10000
   14690:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx9
   14694:			; <UNDEFINED> instruction: 0x462a0a90
   14698:			; <UNDEFINED> instruction: 0xff46f7fe
   1469c:	cmnle	pc, r0, lsl #16
   146a0:	strbmi	sl, [r8], -sl, lsr #24
   146a4:			; <UNDEFINED> instruction: 0xf7f64621
   146a8:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   146ac:	stmdavs	r2!, {r2, r4, r5, r6, r8, ip, lr, pc}
   146b0:			; <UNDEFINED> instruction: 0xf8da9907
   146b4:	andls	r0, r6, #0
   146b8:	b	ffbd2688 <ftello64@plt+0xffbcb73c>
   146bc:	cmplt	r8, r8
   146c0:	ldrtmi	r9, [r9], -r6, lsl #20
   146c4:			; <UNDEFINED> instruction: 0xf7f24610
   146c8:			; <UNDEFINED> instruction: 0xb128eae8
   146cc:	ldmdavs	r9!, {r0, r1, r2, r8, r9, fp, ip, pc}
   146d0:	blls	22e740 <ftello64@plt+0x2277f4>
   146d4:	subsle	r4, r9, sl, lsl #5
   146d8:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   146dc:	andcs	r2, r0, r5, lsl #4
   146e0:			; <UNDEFINED> instruction: 0xf7f14479
   146e4:			; <UNDEFINED> instruction: 0x4632ecde
   146e8:			; <UNDEFINED> instruction: 0x46034659
   146ec:			; <UNDEFINED> instruction: 0xf7fe2000
   146f0:			; <UNDEFINED> instruction: 0xf8dafe17
   146f4:			; <UNDEFINED> instruction: 0xf7f10000
   146f8:	stmdavs	r3!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   146fc:	andcc	pc, r0, sl, asr #17
   14700:	ldrdcc	pc, [r0], -r8
   14704:	strle	r0, [r4, #2010]!	; 0x7da
   14708:	beq	fe44ff70 <ftello64@plt+0xfe449024>
   1470c:			; <UNDEFINED> instruction: 0xf9bef019
   14710:	beq	44ff84 <ftello64@plt+0x449038>
   14714:	ldrdne	pc, [r0], -sl
   14718:			; <UNDEFINED> instruction: 0xf8a6f7fd
   1471c:	ldrdeq	pc, [r0], -sl
   14720:			; <UNDEFINED> instruction: 0xf7fe4629
   14724:			; <UNDEFINED> instruction: 0x4604f89f
   14728:	orrsle	r2, sl, r0, lsl #16
   1472c:	ldrdeq	pc, [r0], -sl
   14730:	blx	fe8d2736 <ftello64@plt+0xfe8cb7ea>
   14734:	bge	4fe70 <ftello64@plt+0x48f24>
   14738:			; <UNDEFINED> instruction: 0x463a9b92
   1473c:	ldrdne	pc, [r0], -sl
   14740:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx6
   14744:			; <UNDEFINED> instruction: 0xf7ff0a90
   14748:	andls	pc, r8, r5, ror #20
   1474c:			; <UNDEFINED> instruction: 0xf0002800
   14750:	mvfcssp	f0, f5
   14754:	strhi	pc, [r7], #-64	; 0xffffffc0
   14758:			; <UNDEFINED> instruction: 0xf8dd46cb
   1475c:	strt	r9, [r6], #32
   14760:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14764:			; <UNDEFINED> instruction: 0xf8dab2a4
   14768:	ldrbtmi	r1, [r8], #-0
   1476c:			; <UNDEFINED> instruction: 0xf87cf7fd
   14770:	strteq	pc, [r4], #-2271	; 0xfffff721
   14774:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   14778:			; <UNDEFINED> instruction: 0xf876f7fd
   1477c:	addle	r2, r3, r8, lsl #24
   14780:			; <UNDEFINED> instruction: 0xf04f46cb
   14784:	vbic.i16	d16, #8	; 0x0008
   14788:	ldr	r3, [r0], #2304	; 0x900
   1478c:	ldrmi	r4, [r8], -r1, lsl #12
   14790:	mrrc	7, 15, pc, r2, cr1	; <UNPREDICTABLE>
   14794:	orrsle	r2, pc, r0, lsl #16
   14798:	strbmi	r6, [fp], r0, lsr #16
   1479c:	b	fe252768 <ftello64@plt+0xfe24b81c>
   147a0:	ldmdbeq	r8!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   147a4:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   147a8:	strtmi	lr, [r3], -r1, lsl #9
   147ac:			; <UNDEFINED> instruction: 0x469b465c
   147b0:	andeq	pc, r8, r4, lsl #2
   147b4:			; <UNDEFINED> instruction: 0xf7f14649
   147b8:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   147bc:	adchi	pc, r8, r0
   147c0:	stccs	8, cr6, [r0], {36}	; 0x24
   147c4:			; <UNDEFINED> instruction: 0x465cd1f4
   147c8:	strbmi	lr, [fp], r5, ror #11
   147cc:	strbt	r4, [lr], #-1665	; 0xfffff97f
   147d0:			; <UNDEFINED> instruction: 0x46284639
   147d4:	mrc	7, 4, APSR_nzcv, cr6, cr1, {7}
   147d8:	blcs	ec11ec <ftello64@plt+0xeba2a0>
   147dc:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {1}
   147e0:			; <UNDEFINED> instruction: 0xf0402800
   147e4:			; <UNDEFINED> instruction: 0xf8d880b2
   147e8:	bls	420800 <ftello64@plt+0x4198b4>
   147ec:	blcs	6e8e4 <ftello64@plt+0x67998>
   147f0:	andcs	fp, r0, #212, 30	; 0x350
   147f4:	andeq	pc, r1, #2
   147f8:			; <UNDEFINED> instruction: 0xf0402a00
   147fc:	stmibmi	r7!, {r2, r3, r5, r7, r8, r9, pc}^
   14800:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14804:	b	b527d0 <ftello64@plt+0xb4b884>
   14808:	ldrdcc	pc, [ip], r8	; <UNPREDICTABLE>
   1480c:	blcs	38834 <ftello64@plt+0x318e8>
   14810:	sbchi	pc, ip, #0
   14814:	ldrmi	r4, [r8], -r2, ror #19
   14818:			; <UNDEFINED> instruction: 0xf7f24479
   1481c:	vmla.f32	s28, s16, s9
   14820:	stmdacs	r0, {r4, r7, r9, fp}
   14824:	cmphi	r7, #0	; <UNPREDICTABLE>
   14828:	mrc	6, 0, r9, cr11, cr12, {0}
   1482c:	blmi	ff76f274 <ftello64@plt+0xff768328>
   14830:	tstls	r2, #2063597568	; 0x7b000000
   14834:			; <UNDEFINED> instruction: 0x46c24653
   14838:	mrc	6, 0, r4, cr8, cr8, {4}
   1483c:			; <UNDEFINED> instruction: 0x21ff2a90
   14840:			; <UNDEFINED> instruction: 0xf7f14630
   14844:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
   14848:	strhi	pc, [lr, #-0]
   1484c:	stccs	8, cr7, [r0], {52}	; 0x34
   14850:	ldrthi	pc, [ip], #-0	; <UNPREDICTABLE>
   14854:			; <UNDEFINED> instruction: 0xf7f14630
   14858:	ldrtmi	lr, [r0], #-3842	; 0xfffff0fe
   1485c:	stccc	8, cr15, [r1], {16}
   14860:			; <UNDEFINED> instruction: 0xf0402b0a
   14864:	cfstrscs	mvf8, [r9], {51}	; 0x33
   14868:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   1486c:	andcs	fp, r1, #10, 30	; 0x28
   14870:	ldrtmi	r2, [r3], -r0, lsl #4
   14874:			; <UNDEFINED> instruction: 0xf813d105
   14878:	stccs	15, cr4, [r9], {1}
   1487c:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
   14880:			; <UNDEFINED> instruction: 0xf1a4d0f9
   14884:	blx	fecd54b4 <ftello64@plt+0xfecce568>
   14888:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1488c:	svclt	0x00082c00
   14890:	stccs	3, cr2, [r3], #-4
   14894:	sadd16mi	fp, ip, r4
   14898:	streq	pc, [r1], #-67	; 0xffffffbd
   1489c:	bicle	r2, ip, r0, lsl #24
   148a0:			; <UNDEFINED> instruction: 0xb12a46b3
   148a4:	svccc	0x0001f81b
   148a8:	svclt	0x00182b09
   148ac:	rscsle	r2, r9, r0, lsr #22
   148b0:			; <UNDEFINED> instruction: 0x46589912
   148b4:	stmib	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   148b8:	movweq	lr, #2987	; 0xbab
   148bc:	blx	fecf28cc <ftello64@plt+0xfeceb980>
   148c0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   148c4:	svclt	0x00082a00
   148c8:	blcs	1d4d4 <ftello64@plt+0x16588>
   148cc:	ldrbhi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
   148d0:			; <UNDEFINED> instruction: 0x4659683a
   148d4:	ldrls	r7, [sp, -r3]
   148d8:			; <UNDEFINED> instruction: 0x46174610
   148dc:	stmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   148e0:	orrslt	r4, r8, r4, lsl #12
   148e4:	andle	r4, r3, r7, lsr #5
   148e8:	stccc	8, cr15, [r1], {20}
   148ec:	tstle	r6, sl, lsl #22
   148f0:			; <UNDEFINED> instruction: 0xf7f14658
   148f4:	stcpl	14, cr14, [r3], #-720	; 0xfffffd30
   148f8:			; <UNDEFINED> instruction: 0xf0002b3a
   148fc:	stfnep	f0, [r0], #-36	; 0xffffffdc
   14900:			; <UNDEFINED> instruction: 0xf7f14659
   14904:	strmi	lr, [r4], -lr, lsr #19
   14908:	mvnle	r2, r0, lsl #16
   1490c:			; <UNDEFINED> instruction: 0xe7949f1d
   14910:	ldr	r4, [sl, #-1628]	; 0xfffff9a4
   14914:	blls	4e6124 <ftello64@plt+0x4df1d8>
   14918:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx9
   1491c:			; <UNDEFINED> instruction: 0xf7f90a90
   14920:	mrc	14, 0, APSR_nzcv, cr9, cr7, {4}
   14924:			; <UNDEFINED> instruction: 0x462a6a90
   14928:	strmi	r2, [r3], -r1, lsr #2
   1492c:	ldmvs	r0!, {r0, r1, r2, r4, ip, pc}^
   14930:	cdp2	0, 5, cr15, cr8, cr3, {1}
   14934:			; <UNDEFINED> instruction: 0xf43f2c00
   14938:	blls	380084 <ftello64@plt+0x379138>
   1493c:	blls	341630 <ftello64@plt+0x33a6e4>
   14940:	svclt	0x00181e1f
   14944:	rsbsmi	r2, pc, #262144	; 0x40000
   14948:	blcs	1d4db10 <ftello64@plt+0x1d46bc4>
   1494c:	svcge	0x003df47f
   14950:	tstls	r8, #67108864	; 0x4000000
   14954:	cfmsub32	mvax2, mvfx14, mvfx11, mvfx2
   14958:	stmdals	lr, {r4, r7, r9, fp, ip}
   1495c:	blx	fe8d09d8 <ftello64@plt+0xfe8c9a8c>
   14960:	mrc	5, 0, lr, cr11, cr8, {2}
   14964:	stmdals	lr, {r4, r7, r9, fp, ip}
   14968:	blx	fe7509e4 <ftello64@plt+0xfe749a98>
   1496c:	teqlt	fp, r3, lsr r8
   14970:	beq	4501e8 <ftello64@plt+0x44929c>
   14974:			; <UNDEFINED> instruction: 0xf7f14631
   14978:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
   1497c:	stclge	6, cr15, [lr, #1020]!	; 0x3fc
   14980:	bcc	fe4501f4 <ftello64@plt+0xfe4492a8>
   14984:	blcs	329f8 <ftello64@plt+0x2baac>
   14988:	cfldrsge	mvf15, [fp], {127}	; 0x7f
   1498c:	blls	34dcb0 <ftello64@plt+0x346d64>
   14990:	svclt	0x00181e1f
   14994:	rsbsmi	r2, pc, #262144	; 0x40000
   14998:	bllt	1a1299c <ftello64@plt+0x1a0ba50>
   1499c:	bls	32ea90 <ftello64@plt+0x327b44>
   149a0:	vqsub.s8	d4, d16, d10
   149a4:			; <UNDEFINED> instruction: 0xf04f8545
   149a8:	blls	fe4a1dac <ftello64@plt+0xfe49ae60>
   149ac:			; <UNDEFINED> instruction: 0xf0002b00
   149b0:	blls	fe534bdc <ftello64@plt+0xfe52dc90>
   149b4:	svceq	0x0005f013
   149b8:	msrhi	SPSR_c, r0
   149bc:	teqlt	fp, sp, lsl #22
   149c0:	tstcs	r0, r4, lsl sl
   149c4:			; <UNDEFINED> instruction: 0xf7f24628
   149c8:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   149cc:	ldrbhi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
   149d0:	strbmi	r9, [r8], -ip, lsl #22
   149d4:	movwls	r3, #49921	; 0xc301
   149d8:	blx	d529ba <ftello64@plt+0xd4ba6e>
   149dc:	stcls	6, cr4, [r9], {40}	; 0x28
   149e0:	stmdb	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   149e4:	ldrdpl	pc, [r0], -sl
   149e8:			; <UNDEFINED> instruction: 0xf8ca2300
   149ec:			; <UNDEFINED> instruction: 0xf7ff3000
   149f0:	stmdami	sp!, {r2, r8, r9, fp, ip, sp, pc}^
   149f4:			; <UNDEFINED> instruction: 0xf0184478
   149f8:			; <UNDEFINED> instruction: 0xf7ffff7f
   149fc:	stmdami	fp!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
   14a00:	ldrbtmi	r9, [r8], #-2321	; 0xfffff6ef
   14a04:			; <UNDEFINED> instruction: 0xff30f7fc
   14a08:	blt	ff692a0c <ftello64@plt+0xff68bac0>
   14a0c:	andcs	r4, r5, #104, 18	; 0x1a0000
   14a10:	strbmi	r2, [fp], r0
   14a14:			; <UNDEFINED> instruction: 0xf7f14479
   14a18:	ldmdavc	r2!, {r2, r6, r8, r9, fp, sp, lr, pc}
   14a1c:	bcs	26230 <ftello64@plt+0x1f2e4>
   14a20:	bmi	1948b34 <ftello64@plt+0x1941be8>
   14a24:			; <UNDEFINED> instruction: 0x4610447a
   14a28:	stmib	sp, {r0, r4, r9, sl, lr}^
   14a2c:			; <UNDEFINED> instruction: 0xf04f2101
   14a30:	andls	r0, r0, r4, lsr #18
   14a34:	cdp	0, 1, cr2, cr10, cr1, {0}
   14a38:			; <UNDEFINED> instruction: 0xf2c02a90
   14a3c:	ldmibls	r2, {r8, fp, ip, sp}
   14a40:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   14a44:	bllt	d12a48 <ftello64@plt+0xd0bafc>
   14a48:	andcs	r4, r5, #1490944	; 0x16c000
   14a4c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14a50:	blt	450280 <ftello64@plt+0x449334>
   14a54:	vmvn.i32	q10, #589824	; 0x00090000
   14a58:			; <UNDEFINED> instruction: 0xf7f13900
   14a5c:	vmla.f64	d14, d9, d18
   14a60:			; <UNDEFINED> instruction: 0xf018ba10
   14a64:	usub16mi	pc, sp, fp	; <UNPREDICTABLE>
   14a68:	bcc	fe4502d4 <ftello64@plt+0xfe449388>
   14a6c:	movwls	r6, #39131	; 0x98db
   14a70:			; <UNDEFINED> instruction: 0xf0402b00
   14a74:	blls	2f4d28 <ftello64@plt+0x2edddc>
   14a78:			; <UNDEFINED> instruction: 0xf47f2b00
   14a7c:	vmov.32	sl, d25[0]
   14a80:			; <UNDEFINED> instruction: 0xf7f10a10
   14a84:	vnmla.f32	s28, s21, s28
   14a88:			; <UNDEFINED> instruction: 0xf7f10a10
   14a8c:	ldrbmi	lr, [r8], -sl, asr #21
   14a90:			; <UNDEFINED> instruction: 0xf8b6f7f6
   14a94:	bllt	fea52a98 <ftello64@plt+0xfea4bb4c>
   14a98:	beq	fe450304 <ftello64@plt+0xfe4493b8>
   14a9c:			; <UNDEFINED> instruction: 0x2121462a
   14aa0:	stmiavs	r0, {r0, r1, r2, r4, r8, r9, ip, pc}^
   14aa4:	ldc2	0, cr15, [lr, #140]	; 0x8c
   14aa8:	cdp	7, 1, cr14, cr11, cr7, {2}
   14aac:	ldmdavc	r2, {r4, r7, r9, fp, sp}
   14ab0:			; <UNDEFINED> instruction: 0xf0402a00
   14ab4:	bmi	1074d08 <ftello64@plt+0x106ddbc>
   14ab8:	stmdbmi	r2, {r0, r6, fp, lr}^
   14abc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   14ac0:			; <UNDEFINED> instruction: 0xe7b24479
   14ac4:	ldrdeq	pc, [r0], -sl
   14ac8:			; <UNDEFINED> instruction: 0xf968f7fc
   14acc:	stmdacs	r0, {r3, ip, pc}
   14ad0:	ldrbhi	pc, [r9, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   14ad4:			; <UNDEFINED> instruction: 0xf0139b94
   14ad8:			; <UNDEFINED> instruction: 0xf0000f05
   14adc:			; <UNDEFINED> instruction: 0xf8d880d0
   14ae0:	bls	420af8 <ftello64@plt+0x419bac>
   14ae4:	svclt	0x00082b00
   14ae8:	bcs	1d2f0 <ftello64@plt+0x163a4>
   14aec:	svcge	0x0066f43f
   14af0:	blcs	3b728 <ftello64@plt+0x347dc>
   14af4:	movwhi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
   14af8:			; <UNDEFINED> instruction: 0xf0402e00
   14afc:	ldmdbmi	r2!, {r0, r1, r2, r3, r4, r6, r7, r9, pc}
   14b00:	andcs	r4, r5, #48, 12	; 0x3000000
   14b04:			; <UNDEFINED> instruction: 0xf7f14479
   14b08:			; <UNDEFINED> instruction: 0xf018eacc
   14b0c:	smmlsr	r5, r5, lr, pc	; <UNPREDICTABLE>
   14b10:			; <UNDEFINED> instruction: 0x671ce9dd
   14b14:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx3
   14b18:			; <UNDEFINED> instruction: 0x46d00a90
   14b1c:			; <UNDEFINED> instruction: 0xf7f1469a
   14b20:	ldmdavs	r8!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   14b24:	b	1f52af0 <ftello64@plt+0x1f4bba4>
   14b28:	svclt	0x0000e558
   14b2c:	andeq	sl, r4, r0, ror sl
   14b30:	andeq	r0, r0, r4, ror #12
   14b34:	andeq	sl, r4, r4, lsl #20
   14b38:	andeq	r0, r3, r6, ror #1
   14b3c:	andeq	r0, r3, r0, ror #1
   14b40:	andeq	r0, r0, ip, asr #13
   14b44:			; <UNDEFINED> instruction: 0x000303b6
   14b48:	andeq	r0, r3, r6, lsr #8
   14b4c:	ldrdeq	r0, [r3], -ip
   14b50:	andeq	sl, r4, r6, asr r1
   14b54:	ldrdeq	r0, [r3], -lr
   14b58:	andeq	ip, r2, ip, asr #12
   14b5c:	andeq	r0, r3, lr, lsr #8
   14b60:	andeq	r0, r3, r8, ror r4
   14b64:	andeq	sl, r4, sl, lsr #14
   14b68:	andeq	pc, r2, sl, lsl pc	; <UNPREDICTABLE>
   14b6c:	andeq	r0, r3, lr, ror #1
   14b70:	andeq	pc, r2, r6, asr #25
   14b74:	ldrdeq	r0, [r3], -ip
   14b78:	andeq	pc, r2, r6, ror #28
   14b7c:	strdeq	pc, [r2], -r4
   14b80:	andeq	pc, r2, r8, asr #25
   14b84:	andeq	r0, r3, r6, ror #2
   14b88:	andeq	pc, r2, r8, asr #25
   14b8c:	ldrdeq	pc, [r2], -sl
   14b90:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   14b94:	andeq	r0, r3, r6, asr #32
   14b98:	andeq	r0, r3, sl, asr #32
   14b9c:	andeq	pc, r2, sl, ror #24
   14ba0:	andeq	r0, r3, ip, lsr #31
   14ba4:	andeq	pc, r2, r4, ror #25
   14ba8:	andeq	pc, r2, r8, ror r6	; <UNPREDICTABLE>
   14bac:	muleq	r2, lr, r6
   14bb0:	andeq	pc, r2, r8, ror r7	; <UNPREDICTABLE>
   14bb4:	muleq	r3, r0, ip
   14bb8:	andeq	fp, r2, r4, lsr #24
   14bbc:	andeq	r9, r2, r8, lsl #30
   14bc0:	andeq	pc, r2, sl, lsl r5	; <UNPREDICTABLE>
   14bc4:	andeq	pc, r2, r4, lsr #10
   14bc8:	andeq	pc, r2, r8, ror sp	; <UNPREDICTABLE>
   14bcc:	tstcs	ip, r9, lsl #16
   14bd0:	ldc2	0, cr15, [r4], {35}	; 0x23
   14bd4:	movwls	r2, #37632	; 0x9300
   14bd8:	blt	ff8d2bdc <ftello64@plt+0xff8cbc90>
   14bdc:	blcs	852f60 <ftello64@plt+0x84c014>
   14be0:	bleq	852f64 <ftello64@plt+0x84c018>
   14be4:	blne	852f68 <ftello64@plt+0x84c01c>
   14be8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   14bec:			; <UNDEFINED> instruction: 0xe71c4479
   14bf0:	blne	652f74 <ftello64@plt+0x64c028>
   14bf4:	ldrbtmi	r2, [r9], #-0
   14bf8:	b	14d2bc4 <ftello64@plt+0x14cbc78>
   14bfc:			; <UNDEFINED> instruction: 0xf7ff4603
   14c00:			; <UNDEFINED> instruction: 0xf8dfbb7c
   14c04:	andcs	r1, r5, #12, 22	; 0x3000
   14c08:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   14c0c:	b	1252bd8 <ftello64@plt+0x124bc8c>
   14c10:	bcs	fe450480 <ftello64@plt+0xfe449534>
   14c14:			; <UNDEFINED> instruction: 0x46039992
   14c18:			; <UNDEFINED> instruction: 0xf7fe4620
   14c1c:	blls	fe4d3a28 <ftello64@plt+0xfe4ccadc>
   14c20:			; <UNDEFINED> instruction: 0xf47f2b00
   14c24:			; <UNDEFINED> instruction: 0xf8dfac30
   14c28:	andcs	r1, r5, #236, 20	; 0xec000
   14c2c:	ldrbtmi	r9, [r9], #-2194	; 0xfffff76e
   14c30:	b	dd2bfc <ftello64@plt+0xdcbcb0>
   14c34:	mcr2	0, 3, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
   14c38:			; <UNDEFINED> instruction: 0xf01d9814
   14c3c:			; <UNDEFINED> instruction: 0xf8dff907
   14c40:	ldrbtmi	r0, [r8], #-2776	; 0xfffff528
   14c44:			; <UNDEFINED> instruction: 0xff86f018
   14c48:	bne	ff452fcc <ftello64@plt+0xff44c080>
   14c4c:	andcs	r9, r5, #9568256	; 0x920000
   14c50:			; <UNDEFINED> instruction: 0xf7f14479
   14c54:			; <UNDEFINED> instruction: 0xf018ea26
   14c58:	ldrtmi	pc, [r0], -pc, asr #28	; <UNPREDICTABLE>
   14c5c:			; <UNDEFINED> instruction: 0xf8f6f01d
   14c60:	beq	fef52fe4 <ftello64@plt+0xfef4c098>
   14c64:			; <UNDEFINED> instruction: 0xf0184478
   14c68:	cdp	14, 1, cr15, cr11, cr7, {2}
   14c6c:			; <UNDEFINED> instruction: 0xf01d0a90
   14c70:			; <UNDEFINED> instruction: 0xf8dff8ed
   14c74:	ldrbtmi	r0, [r8], #-2736	; 0xfffff550
   14c78:			; <UNDEFINED> instruction: 0xff6cf018
   14c7c:	cmplt	r6, r3, lsl #8
   14c80:	ldrdcc	pc, [r0], r8	; <UNPREDICTABLE>
   14c84:			; <UNDEFINED> instruction: 0xf47f2b00
   14c88:	stmdblt	r4!, {r1, r3, r5, r8, r9, sl, fp, sp, pc}
   14c8c:	ldmdavc	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   14c90:			; <UNDEFINED> instruction: 0xf53f0799
   14c94:			; <UNDEFINED> instruction: 0xf8daaf24
   14c98:	bls	3e4ca0 <ftello64@plt+0x3ddd54>
   14c9c:	ldmdals	r5, {r1, r2, r4, r8, fp, ip, pc}
   14ca0:	tstls	r3, r4, lsl #4
   14ca4:	cdp	0, 1, cr9, cr10, cr2, {0}
   14ca8:	vmov	r3, s19
   14cac:	bls	fe4976f4 <ftello64@plt+0xfe4907a8>
   14cb0:	stmib	sp, {r0, r2, r3, r8, fp, ip, pc}^
   14cb4:			; <UNDEFINED> instruction: 0xf7fe5400
   14cb8:	andls	pc, r8, r7, ror #28
   14cbc:			; <UNDEFINED> instruction: 0xf43f2800
   14cc0:	strbmi	sl, [fp], lr, lsl #30
   14cc4:			; <UNDEFINED> instruction: 0xf7ff4681
   14cc8:	movwcs	fp, #6642	; 0x19f2
   14ccc:			; <UNDEFINED> instruction: 0xf7ff9319
   14cd0:	strmi	fp, [r1], -r6, lsr #22
   14cd4:			; <UNDEFINED> instruction: 0xf8dd4628
   14cd8:			; <UNDEFINED> instruction: 0xf7f1a018
   14cdc:	stcge	15, cr14, [r8], #-888	; 0xfffffc88
   14ce0:	ldrdvs	r4, [r0], -r8	; <UNPREDICTABLE>
   14ce4:			; <UNDEFINED> instruction: 0xf0002800
   14ce8:			; <UNDEFINED> instruction: 0xf8dd8132
   14cec:	stmdbge	r7!, {r5, ip, sp, pc}
   14cf0:	ldrdgt	pc, [r0], -r7
   14cf4:	tstls	r3, sl, lsr #22
   14cf8:	strmi	sl, [r4], #2601	; 0xa29
   14cfc:	cdpge	15, 2, cr10, cr11, cr12, {1}
   14d00:	tstcc	ip, sp, asr #19
   14d04:	stmdbge	r6!, {r9, sl, ip, pc}
   14d08:	stmib	sp, {r5, r9, sl, lr}^
   14d0c:	tstls	r6, r1, lsl #2
   14d10:			; <UNDEFINED> instruction: 0xf8c44659
   14d14:	andsls	ip, r2, #0
   14d18:	mcr2	0, 5, pc, cr0, cr9, {0}	; <UNPREDICTABLE>
   14d1c:	cmnle	r5, r0, lsl #16
   14d20:			; <UNDEFINED> instruction: 0xf8db9b06
   14d24:	bls	498d2c <ftello64@plt+0x491de0>
   14d28:	ldrdgt	pc, [r0], -r3
   14d2c:	strmi	r9, [ip, #2844]	; 0xb1c
   14d30:	mrshi	pc, SP_fiq	; <UNPREDICTABLE>
   14d34:	ldmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   14d38:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   14d3c:			; <UNDEFINED> instruction: 0x4620991d
   14d40:	svcls	0x00089701
   14d44:	stmdbls	r6, {r0, r1, r8, ip, pc}
   14d48:	tstls	r2, #0, 12
   14d4c:	ldrtmi	r9, [r9], -r2, lsl #2
   14d50:	andgt	pc, r0, r7, asr #17
   14d54:	mcr2	0, 4, pc, cr2, cr9, {0}	; <UNPREDICTABLE>
   14d58:	cmple	r7, r0, lsl #16
   14d5c:	ldmdavs	sl!, {r1, r2, r8, fp, ip, pc}
   14d60:	addsmi	r6, r1, #589824	; 0x90000
   14d64:	rscshi	pc, r3, r0, lsl #4
   14d68:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip, pc}
   14d6c:			; <UNDEFINED> instruction: 0xf0402b06
   14d70:	stmdavs	r0!, {r1, r2, r3, r5, r6, r7, pc}
   14d74:	stc	7, cr15, [sl, #964]	; 0x3c4
   14d78:	orrslt	r4, r0, #4, 12	; 0x400000
   14d7c:	ldrdcc	pc, [r4], -r8
   14d80:			; <UNDEFINED> instruction: 0xf0402b00
   14d84:			; <UNDEFINED> instruction: 0xf8df8438
   14d88:	strtmi	r1, [r0], -r0, lsr #19
   14d8c:			; <UNDEFINED> instruction: 0xf7f14479
   14d90:	strmi	lr, [r6], -r0, lsl #16
   14d94:			; <UNDEFINED> instruction: 0xf7f14620
   14d98:	cdpcs	12, 0, cr14, cr0, cr10, {7}
   14d9c:	cfstrdge	mvd15, [sp, #508]	; 0x1fc
   14da0:	ldmdavc	r3, {r0, r1, r4, r9, fp, ip, pc}
   14da4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   14da8:	strb	r7, [r6, #19]
   14dac:	tstls	r2, #32, 12	; 0x2000000
   14db0:	ldmdb	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14db4:	blls	4bb5dc <ftello64@plt+0x4b4690>
   14db8:			; <UNDEFINED> instruction: 0xf43f2a00
   14dbc:			; <UNDEFINED> instruction: 0xf8dfac0f
   14dc0:	ldrmi	r1, [r8], -ip, ror #18
   14dc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14dc8:	tstls	r8, #67108864	; 0x4000000
   14dcc:	stmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14dd0:	bcs	fe450640 <ftello64@plt+0xfe4496f4>
   14dd4:			; <UNDEFINED> instruction: 0x46039992
   14dd8:			; <UNDEFINED> instruction: 0xf7fe2001
   14ddc:			; <UNDEFINED> instruction: 0xf7fffaa1
   14de0:			; <UNDEFINED> instruction: 0xf7f1bbfd
   14de4:	smlabblt	r8, ip, ip, lr
   14de8:	andcc	pc, r0, r0, asr #5
   14dec:	mrc	7, 7, APSR_nzcv, cr0, cr1, {7}
   14df0:			; <UNDEFINED> instruction: 0xf8df4601
   14df4:	ldrbtmi	r0, [r8], #-2364	; 0xfffff6c4
   14df8:	ldc2	0, cr15, [r0, #96]!	; 0x60
   14dfc:			; <UNDEFINED> instruction: 0xf8dfe59d
   14e00:			; <UNDEFINED> instruction: 0x46201934
   14e04:	strbmi	r2, [fp], r5, lsl #4
   14e08:			; <UNDEFINED> instruction: 0xf7f14479
   14e0c:	vnmla.f16	s28, s20, s20
   14e10:	ldmibls	r2, {r4, r7, r9, fp, sp}
   14e14:	andcs	r4, r1, r3, lsl #12
   14e18:	blx	fe0d2e18 <ftello64@plt+0xfe0cbecc>
   14e1c:	ldmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14e20:			; <UNDEFINED> instruction: 0xf0184478
   14e24:	ldrtmi	pc, [r0], -r9, ror #26	; <UNPREDICTABLE>
   14e28:			; <UNDEFINED> instruction: 0xf810f01d
   14e2c:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14e30:			; <UNDEFINED> instruction: 0xf0184478
   14e34:	cdp	14, 1, cr15, cr11, cr15, {4}
   14e38:			; <UNDEFINED> instruction: 0xf01d0a90
   14e3c:			; <UNDEFINED> instruction: 0xf8dff807
   14e40:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   14e44:	mcr2	0, 4, pc, cr6, cr8, {0}	; <UNPREDICTABLE>
   14e48:	blt	3d2e4c <ftello64@plt+0x3cbf00>
   14e4c:	svccs	0x000046cb
   14e50:	msrhi	SPSR_sc, r0
   14e54:			; <UNDEFINED> instruction: 0xf04f3701
   14e58:			; <UNDEFINED> instruction: 0xf0000205
   14e5c:			; <UNDEFINED> instruction: 0xf8df81f4
   14e60:	andcs	r1, r0, r4, ror #17
   14e64:			; <UNDEFINED> instruction: 0xf7f14479
   14e68:			; <UNDEFINED> instruction: 0x4603e91c
   14e6c:	bcs	fe4506dc <ftello64@plt+0xfe449790>
   14e70:	ldmibls	r2, {r0, sp}
   14e74:	blx	1552e74 <ftello64@plt+0x154bf28>
   14e78:	blcs	3bcc8 <ftello64@plt+0x34d7c>
   14e7c:	blge	fe252080 <ftello64@plt+0xfe24b134>
   14e80:	stmiaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e84:	stmdbeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   14e88:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   14e8c:			; <UNDEFINED> instruction: 0xf0184478
   14e90:			; <UNDEFINED> instruction: 0x4630fd33
   14e94:			; <UNDEFINED> instruction: 0xffdaf01c
   14e98:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14e9c:			; <UNDEFINED> instruction: 0xf0184478
   14ea0:			; <UNDEFINED> instruction: 0xf7fffe59
   14ea4:			; <UNDEFINED> instruction: 0xf8dfb904
   14ea8:	ldrtmi	r1, [r8], -r8, lsr #17
   14eac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14eb0:	ldm	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14eb4:			; <UNDEFINED> instruction: 0xf7ff4603
   14eb8:	ldmdals	fp, {r5, r9, fp, ip, sp, pc}
   14ebc:	ldc2	0, cr15, [ip, #-96]	; 0xffffffa0
   14ec0:	beq	fe450734 <ftello64@plt+0xfe4497e8>
   14ec4:			; <UNDEFINED> instruction: 0xffc2f01c
   14ec8:	stmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14ecc:			; <UNDEFINED> instruction: 0xf0184478
   14ed0:			; <UNDEFINED> instruction: 0xf7fffe41
   14ed4:			; <UNDEFINED> instruction: 0xf8d8ba1c
   14ed8:	tstls	r2, #4
   14edc:	ldcl	7, cr15, [lr], #-964	; 0xfffffc3c
   14ee0:			; <UNDEFINED> instruction: 0x46049b12
   14ee4:	stmdavs	r3, {r0, r1, r4, r8, fp, ip, sp, pc}
   14ee8:	andsle	r2, r3, r2, lsl #22
   14eec:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14ef0:	andcs	r2, r0, r5, lsl #4
   14ef4:			; <UNDEFINED> instruction: 0xf7f14479
   14ef8:			; <UNDEFINED> instruction: 0xf8d8e8d4
   14efc:	tstls	r2, ip, lsr #1
   14f00:	stmdavs	r0!, {r2, r3, r4, ip, pc}
   14f04:	b	fef52ed0 <ftello64@plt+0xfef4bf84>
   14f08:	ldmdbls	r2, {r2, r3, r4, r8, r9, fp, ip, pc}
   14f0c:	ldrmi	r4, [r8], -r2, lsl #12
   14f10:	ldc2l	0, cr15, [r2], #96	; 0x60
   14f14:			; <UNDEFINED> instruction: 0xf7f16838
   14f18:	blls	24f130 <ftello64@plt+0x2481e4>
   14f1c:			; <UNDEFINED> instruction: 0xf0402b00
   14f20:			; <UNDEFINED> instruction: 0xf8d88247
   14f24:	blcs	20f4c <ftello64@plt+0x1a000>
   14f28:	blge	165212c <ftello64@plt+0x164b1e0>
   14f2c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   14f30:	sfmls	f2, 4, [r8], {5}
   14f34:			; <UNDEFINED> instruction: 0x46204479
   14f38:	ldm	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f3c:	bcs	fe4507ac <ftello64@plt+0xfe449860>
   14f40:			; <UNDEFINED> instruction: 0x46039992
   14f44:			; <UNDEFINED> instruction: 0xf7fe4620
   14f48:			; <UNDEFINED> instruction: 0xf7fff9eb
   14f4c:	subcs	fp, r1, r7, asr #22
   14f50:	andcc	pc, r0, r0, asr #5
   14f54:			; <UNDEFINED> instruction: 0xf8dfe74a
   14f58:	strtmi	r0, [r1], -r8, lsl #16
   14f5c:			; <UNDEFINED> instruction: 0xf0184478
   14f60:	ldmdavs	ip!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   14f64:			; <UNDEFINED> instruction: 0xf8dae44b
   14f68:			; <UNDEFINED> instruction: 0xf7fb0000
   14f6c:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   14f70:	addshi	pc, r2, r0
   14f74:			; <UNDEFINED> instruction: 0x46cb9b13
   14f78:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   14f7c:			; <UNDEFINED> instruction: 0xf7ff601c
   14f80:			; <UNDEFINED> instruction: 0xf8dfb896
   14f84:	andcs	r1, r5, #224, 14	; 0x3800000
   14f88:	ldrbtmi	r9, [r9], #-2194	; 0xfffff76e
   14f8c:	stm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f90:	ldc2	0, cr15, [r2], #96	; 0x60
   14f94:			; <UNDEFINED> instruction: 0xf01c9814
   14f98:			; <UNDEFINED> instruction: 0xf8dfff59
   14f9c:	ldrbtmi	r0, [r8], #-1996	; 0xfffff834
   14fa0:	ldc2l	0, cr15, [r8, #96]	; 0x60
   14fa4:			; <UNDEFINED> instruction: 0x17c4f8df
   14fa8:	andcs	r9, r5, #9568256	; 0x920000
   14fac:			; <UNDEFINED> instruction: 0xf7f14479
   14fb0:			; <UNDEFINED> instruction: 0xe650e878
   14fb4:	sbfxne	pc, pc, #17, #25
   14fb8:	andcs	r4, r5, #212860928	; 0xcb00000
   14fbc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14fc0:	stmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14fc4:	stmda	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14fc8:	bcs	fe450838 <ftello64@plt+0xfe4498ec>
   14fcc:			; <UNDEFINED> instruction: 0xf2c09992
   14fd0:	strmi	r3, [r3], -r0, lsl #18
   14fd4:			; <UNDEFINED> instruction: 0xf7fe2001
   14fd8:			; <UNDEFINED> instruction: 0xf7fff9a3
   14fdc:	blls	603184 <ftello64@plt+0x5fc238>
   14fe0:	blcs	26b14 <ftello64@plt+0x1fbc8>
   14fe4:			; <UNDEFINED> instruction: 0x81a9f040
   14fe8:	ldmdavc	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   14fec:	andeq	pc, r2, #19
   14ff0:	orrshi	pc, r5, r0
   14ff4:			; <UNDEFINED> instruction: 0x075c9b94
   14ff8:	bichi	pc, r4, r0, asr #2
   14ffc:	mvnscc	pc, #79	; 0x4f
   15000:			; <UNDEFINED> instruction: 0xf8dd9306
   15004:			; <UNDEFINED> instruction: 0xf1b9905c
   15008:			; <UNDEFINED> instruction: 0xf0000f00
   1500c:	blx	7f5338 <ftello64@plt+0x7ee3ec>
   15010:	andcs	pc, r5, #603979778	; 0x24000002
   15014:			; <UNDEFINED> instruction: 0xf0002b62
   15018:			; <UNDEFINED> instruction: 0xf8df8220
   1501c:	andcs	r1, r0, r8, asr r7
   15020:			; <UNDEFINED> instruction: 0xf7f14479
   15024:			; <UNDEFINED> instruction: 0x4604e83e
   15028:			; <UNDEFINED> instruction: 0xf7f14648
   1502c:			; <UNDEFINED> instruction: 0x4601edd2
   15030:			; <UNDEFINED> instruction: 0xf0184620
   15034:			; <UNDEFINED> instruction: 0xf7fffc93
   15038:			; <UNDEFINED> instruction: 0xf8dfbab2
   1503c:	andcs	r1, r0, ip, lsr r7
   15040:			; <UNDEFINED> instruction: 0xf7f14479
   15044:	strmi	lr, [r3], -lr, lsr #16
   15048:	blt	51304c <ftello64@plt+0x50c100>
   1504c:	strbmi	r1, [fp], r1, asr #24
   15050:	teqhi	sl, r0	; <UNPREDICTABLE>
   15054:			; <UNDEFINED> instruction: 0xf8df4601
   15058:			; <UNDEFINED> instruction: 0xf04f0724
   1505c:			; <UNDEFINED> instruction: 0xf2c009b9
   15060:	ldrbtmi	r3, [r8], #-2304	; 0xfffff700
   15064:	ldc2l	0, cr15, [sl], #-96	; 0xffffffa0
   15068:	stmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1506c:			; <UNDEFINED> instruction: 0x1710f8df
   15070:	stmdals	r7, {r0, r1, r3, r6, r7, r9, sl, lr}
   15074:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15078:	ldmdbeq	r8!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1507c:	strmi	lr, [r1], -r2, lsr #15
   15080:			; <UNDEFINED> instruction: 0x0700f8df
   15084:			; <UNDEFINED> instruction: 0xf04f46cb
   15088:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
   1508c:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   15090:	stc2l	0, cr15, [r4], #-96	; 0xffffffa0
   15094:	stmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15098:			; <UNDEFINED> instruction: 0x46029c13
   1509c:	ldrdne	pc, [r0], -sl
   150a0:	beq	fe45090c <ftello64@plt+0xfe4499c0>
   150a4:			; <UNDEFINED> instruction: 0xf7f94623
   150a8:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   150ac:	blge	15522b0 <ftello64@plt+0x154b364>
   150b0:	ldreq	r7, [ip, r3, lsr #16]
   150b4:	blge	14526b8 <ftello64@plt+0x144b76c>
   150b8:	ldrbt	r4, [r6], #-1540	; 0xfffff9fc
   150bc:			; <UNDEFINED> instruction: 0x16c8f8df
   150c0:	andcs	r2, r0, r5, lsl #4
   150c4:			; <UNDEFINED> instruction: 0xf7f04479
   150c8:	ldr	lr, [lr, #-4076]	; 0xfffff014
   150cc:	bmi	fe450934 <ftello64@plt+0xfe4499e8>
   150d0:	strbmi	r4, [r2], fp, asr #13
   150d4:			; <UNDEFINED> instruction: 0xf7f14620
   150d8:			; <UNDEFINED> instruction: 0xf1b0eebe
   150dc:	svclt	0x00183fff
   150e0:	mvnsle	r2, sl, lsl #16
   150e4:			; <UNDEFINED> instruction: 0xf04f4620
   150e8:			; <UNDEFINED> instruction: 0xf7f10961
   150ec:	ldmdavs	r8!, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   150f0:	svc	0x0096f7f0
   150f4:	bcc	fe450968 <ftello64@plt+0xfe449a1c>
   150f8:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   150fc:	movtcs	r7, #47130	; 0xb81a
   15100:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   15104:	svclt	0x00082a00
   15108:			; <UNDEFINED> instruction: 0xf7fe4699
   1510c:			; <UNDEFINED> instruction: 0xf8dfbfd0
   15110:	andcs	r1, r5, #124, 12	; 0x7c00000
   15114:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   15118:	svc	0x00c2f7f0
   1511c:			; <UNDEFINED> instruction: 0xf8dfe4f5
   15120:			; <UNDEFINED> instruction: 0x46381670
   15124:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15128:	svc	0x00baf7f0
   1512c:	ldr	r4, [sp], r3, lsl #12
   15130:			; <UNDEFINED> instruction: 0x0660f8df
   15134:	stmdbeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   15138:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   1513c:			; <UNDEFINED> instruction: 0xf0184478
   15140:			; <UNDEFINED> instruction: 0x4630fbdb
   15144:	mcr2	0, 4, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   15148:			; <UNDEFINED> instruction: 0x064cf8df
   1514c:			; <UNDEFINED> instruction: 0xf0184478
   15150:			; <UNDEFINED> instruction: 0xf7fefd01
   15154:			; <UNDEFINED> instruction: 0xf8dfbfac
   15158:	ldrtmi	r1, [r8], -r4, asr #12
   1515c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15160:	svc	0x009ef7f0
   15164:			; <UNDEFINED> instruction: 0xf7ff4603
   15168:	tstcs	r8, r9, lsl #20
   1516c:			; <UNDEFINED> instruction: 0xf7f12001
   15170:	strmi	lr, [r4], -r2, lsr #23
   15174:	mnf<illegal precision>	f3, f0
   15178:			; <UNDEFINED> instruction: 0xf8df7a90
   1517c:	ldrbtmi	r6, [lr], #-1572	; 0xfffff9dc
   15180:	ldrdgt	pc, [r0], -r6
   15184:			; <UNDEFINED> instruction: 0xf8c46034
   15188:	svcgt	0x000fc000
   1518c:	ldmdavs	r8!, {r5, r6, sp, lr}
   15190:	rscvs	r6, r2, r1, lsr #1
   15194:			; <UNDEFINED> instruction: 0x61236160
   15198:	blcs	3bdbc <ftello64@plt+0x34e70>
   1519c:	ldmibge	pc!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   151a0:			; <UNDEFINED> instruction: 0xf8d89a94
   151a4:			; <UNDEFINED> instruction: 0xf00230a0
   151a8:	tstmi	r3, #1342177280	; 0x50000000
   151ac:	blls	5095c4 <ftello64@plt+0x502678>
   151b0:			; <UNDEFINED> instruction: 0x0798781b
   151b4:	tsthi	r1, r0, asr #2	; <UNPREDICTABLE>
   151b8:	ldrdcc	pc, [r8], -r8
   151bc:	tstmi	r3, #598016	; 0x92000
   151c0:			; <UNDEFINED> instruction: 0xf8d8d117
   151c4:	blcs	2148c <ftello64@plt+0x1a540>
   151c8:	mvnhi	pc, r0, asr #32
   151cc:	bcs	fe450a38 <ftello64@plt+0xfe449aec>
   151d0:	blcs	30524 <ftello64@plt+0x295d8>
   151d4:	mvnhi	pc, r0, asr #32
   151d8:			; <UNDEFINED> instruction: 0x309cf8d8
   151dc:	ldfvsp	f3, [r3], {75}	; 0x4b
   151e0:			; <UNDEFINED> instruction: 0xf8dfb93b
   151e4:	ldrbtmi	r1, [r9], #-1472	; 0xfffffa40
   151e8:	ldreq	pc, [ip, #2271]!	; 0x8df
   151ec:			; <UNDEFINED> instruction: 0xf0184478
   151f0:	blls	594004 <ftello64@plt+0x58d0b8>
   151f4:	ldmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   151f8:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   151fc:	blcs	2f270 <ftello64@plt+0x28324>
   15200:	stmibge	sp, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   15204:			; <UNDEFINED> instruction: 0xf04f9b19
   15208:	vmul.f<illegal width 8>	d16, d0, d1[5]
   1520c:	blcs	23614 <ftello64@plt+0x1c6c8>
   15210:	stmibge	r5, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   15214:			; <UNDEFINED> instruction: 0xf04f9b16
   15218:	vorr.i16	q8, #15	; 0x000f
   1521c:	ldmdavs	fp, {r8, fp, ip, sp}
   15220:			; <UNDEFINED> instruction: 0xf47f2b00
   15224:	blls	3ff91c <ftello64@plt+0x3f89d0>
   15228:	blcs	2f29c <ftello64@plt+0x28350>
   1522c:	bichi	pc, r3, r0, asr #32
   15230:			; <UNDEFINED> instruction: 0xf04f9b18
   15234:	vbic.i16	q8, #4	; 0x0004
   15238:	blcs	23640 <ftello64@plt+0x1c6f4>
   1523c:			; <UNDEFINED> instruction: 0xf04fbf08
   15240:			; <UNDEFINED> instruction: 0xf7ff0900
   15244:			; <UNDEFINED> instruction: 0xf8dfb9ac
   15248:	andcs	r1, r0, r4, ror #10
   1524c:			; <UNDEFINED> instruction: 0xf7f04479
   15250:	strmi	lr, [r3], -r8, lsr #30
   15254:			; <UNDEFINED> instruction: 0xf8dfe60a
   15258:	andcs	r1, r0, r8, asr r5
   1525c:			; <UNDEFINED> instruction: 0xf7f04479
   15260:	strmi	lr, [r3], -r0, lsr #30
   15264:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15268:	ldrbmi	r4, [r0], r3, asr #12
   1526c:			; <UNDEFINED> instruction: 0xf7f1469a
   15270:			; <UNDEFINED> instruction: 0x9e1ceab6
   15274:			; <UNDEFINED> instruction: 0xf7f06800
   15278:			; <UNDEFINED> instruction: 0x4604effa
   1527c:	stccs	8, cr6, [r0], {56}	; 0x38
   15280:	adcshi	pc, r0, r0
   15284:	mcr	7, 6, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   15288:	beq	fe450af0 <ftello64@plt+0xfe449ba4>
   1528c:	stmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15290:			; <UNDEFINED> instruction: 0xf044b2a4
   15294:	cmnlt	r8, r0, asr #6
   15298:	beq	fe450b00 <ftello64@plt+0xfe449bb4>
   1529c:	bl	fe7d3268 <ftello64@plt+0xfe7cc31c>
   152a0:	andcs	r9, r5, #8, 22	; 0x2000
   152a4:			; <UNDEFINED> instruction: 0xf0002b00
   152a8:			; <UNDEFINED> instruction: 0xf8df8169
   152ac:	ldrbtmi	r1, [r9], #-1288	; 0xfffffaf8
   152b0:	str	r2, [r9]
   152b4:	beq	fe450b1c <ftello64@plt+0xfe449bd0>
   152b8:			; <UNDEFINED> instruction: 0xf7f19308
   152bc:			; <UNDEFINED> instruction: 0x2c74eb90
   152c0:	bge	12d24c4 <ftello64@plt+0x12cb578>
   152c4:	bllt	11532c8 <ftello64@plt+0x114c37c>
   152c8:	andcs	r9, r5, #1792	; 0x700
   152cc:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   152d0:	ldmibeq	r9!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   152d4:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   152d8:			; <UNDEFINED> instruction: 0x46204479
   152dc:	mcr	7, 7, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   152e0:	bcs	fe450b50 <ftello64@plt+0xfe449c04>
   152e4:			; <UNDEFINED> instruction: 0x46039992
   152e8:			; <UNDEFINED> instruction: 0xf7fe4620
   152ec:	blls	fe4d3358 <ftello64@plt+0xfe4cc40c>
   152f0:			; <UNDEFINED> instruction: 0xf47e2b00
   152f4:			; <UNDEFINED> instruction: 0xf8dfaedc
   152f8:			; <UNDEFINED> instruction: 0xf04f04c4
   152fc:			; <UNDEFINED> instruction: 0xf2c009b9
   15300:	ldrbtmi	r3, [r8], #-2304	; 0xfffff700
   15304:	blx	ffe5136c <ftello64@plt+0xffe4a420>
   15308:	beq	450b74 <ftello64@plt+0x449c28>
   1530c:	blx	1d53304 <ftello64@plt+0x1d4c3b8>
   15310:	strteq	pc, [ip], #2271	; 0x8df
   15314:			; <UNDEFINED> instruction: 0xf0184478
   15318:			; <UNDEFINED> instruction: 0xf7fefc1d
   1531c:	cdp	14, 1, cr11, cr9, cr8, {6}
   15320:			; <UNDEFINED> instruction: 0x46290a90
   15324:	bge	50a60 <ftello64@plt+0x49b14>
   15328:			; <UNDEFINED> instruction: 0xf7fe9b92
   1532c:	sxtab16mi	pc, r1, r3, ror #24	; <UNPREDICTABLE>
   15330:			; <UNDEFINED> instruction: 0xf43f2800
   15334:			; <UNDEFINED> instruction: 0xf7feae5f
   15338:			; <UNDEFINED> instruction: 0x4629beba
   1533c:			; <UNDEFINED> instruction: 0xf7fd4628
   15340:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   15344:	mrcge	4, 2, APSR_nzcv, cr0, cr15, {1}
   15348:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1534c:	andcs	r2, r0, r5, lsl #4
   15350:			; <UNDEFINED> instruction: 0xf7f04479
   15354:	cdp	14, 1, cr14, cr10, cr6, {5}
   15358:	ldmibls	r2, {r4, r7, r9, fp, sp}
   1535c:	andcs	r4, r1, r3, lsl #12
   15360:			; <UNDEFINED> instruction: 0xffdef7fd
   15364:	ldrdcc	pc, [r0], -r8
   15368:			; <UNDEFINED> instruction: 0xf10007de
   1536c:	blls	3358fc <ftello64@plt+0x32e9b0>
   15370:	svclt	0x00142b00
   15374:	ldmdbeq	r8!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15378:	stmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1537c:	stmdbvc	r0, {r0, r3, r6, ip, sp, lr, pc}^
   15380:	mrclt	7, 4, APSR_nzcv, cr5, cr14, {7}
   15384:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15388:	cdp	3, 1, cr2, cr11, cr1, {0}
   1538c:	ldmdals	r1, {r4, r7, r9, fp, sp}
   15390:	smlsdxls	r0, r9, r4, r4
   15394:	bmi	fe450c08 <ftello64@plt+0xfe449cbc>
   15398:	b	fe153364 <ftello64@plt+0xfe14c418>
   1539c:	teqle	r0, r0, lsl #16
   153a0:	cmnlt	r3, #3866624	; 0x3b0000
   153a4:	blcc	33438 <ftello64@plt+0x2c4ec>
   153a8:	movwcs	fp, #7960	; 0x1f18
   153ac:	strt	r9, [r8], -r6, lsl #6
   153b0:	ldrne	pc, [r8], #-2271	; 0xfffff721
   153b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   153b8:	bls	5cf1a8 <ftello64@plt+0x5c825c>
   153bc:	vnmls.f64	d9, d9, d15
   153c0:	andls	r0, r3, #144, 20	; 0x90000
   153c4:	movwls	r9, #18965	; 0x4a15
   153c8:	andls	r9, r2, #212992	; 0x34000
   153cc:	bcc	fe450c3c <ftello64@plt+0xfe449cf0>
   153d0:	strls	r9, [r1, #-2706]	; 0xfffff56e
   153d4:			; <UNDEFINED> instruction: 0xf7fe9500
   153d8:	pkhtbmi	pc, r1, r7, asr #21	; <UNPREDICTABLE>
   153dc:			; <UNDEFINED> instruction: 0xf47f2800
   153e0:	usat	sl, #9, lr, asr #17
   153e4:	mrc	7, 0, APSR_nzcv, cr12, cr0, {7}
   153e8:	beq	fe450c50 <ftello64@plt+0xfe449d04>
   153ec:	ldm	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   153f0:			; <UNDEFINED> instruction: 0xf47f2800
   153f4:	mrc	15, 0, sl, cr8, cr1, {2}
   153f8:			; <UNDEFINED> instruction: 0xf7f10a90
   153fc:			; <UNDEFINED> instruction: 0xf7ffeaf0
   15400:	cdp	8, 1, cr11, cr9, cr13, {7}
   15404:	andcs	r0, r0, #144, 20	; 0x90000
   15408:			; <UNDEFINED> instruction: 0xf00f4629
   1540c:	stmdacs	r0, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   15410:	addshi	pc, sp, r0
   15414:	blcs	701e28 <ftello64@plt+0x6faedc>
   15418:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1541c:	addshi	pc, sl, r0
   15420:	bl	ff5d33ec <ftello64@plt+0xff5cc4a0>
   15424:	stmiami	sl!, {r0, r9, sl, lr}^
   15428:			; <UNDEFINED> instruction: 0xf0184478
   1542c:	strb	pc, [r5, #2711]!	; 0xa97	; <UNPREDICTABLE>
   15430:	andcs	r4, r5, #232, 18	; 0x3a0000
   15434:			; <UNDEFINED> instruction: 0xf04f46cb
   15438:	ldrbtmi	r0, [r9], #-2360	; 0xfffff6c8
   1543c:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   15440:	mcr	7, 1, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   15444:	mrc	8, 0, r6, cr10, cr12, {1}
   15448:	ldmibls	r2, {r4, r7, r9, fp, sp}
   1544c:	strmi	r9, [r3], -r0, lsl #8
   15450:			; <UNDEFINED> instruction: 0xf7fd2001
   15454:			; <UNDEFINED> instruction: 0xf7feff65
   15458:	ldmibmi	pc, {r1, r3, r5, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   1545c:	ldrbtmi	r2, [r9], #-0
   15460:	mrc	7, 0, APSR_nzcv, cr14, cr0, {7}
   15464:	bcs	fe450cd4 <ftello64@plt+0xfe449d88>
   15468:			; <UNDEFINED> instruction: 0x46039992
   1546c:			; <UNDEFINED> instruction: 0xf7fd2000
   15470:	blls	6951d4 <ftello64@plt+0x68e288>
   15474:			; <UNDEFINED> instruction: 0xf47f2b00
   15478:			; <UNDEFINED> instruction: 0x4628a892
   1547c:	ldc2	7, cr15, [r6], {251}	; 0xfb
   15480:	stmdacs	r0, {r0, r1, r2, ip, pc}
   15484:	stmge	fp, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   15488:			; <UNDEFINED> instruction: 0xb1b39b92
   1548c:	tstcs	r2, r9, lsl fp
   15490:	bcs	fe450d04 <ftello64@plt+0xfe449db8>
   15494:			; <UNDEFINED> instruction: 0xf7fa4628
   15498:	blmi	ff4551b4 <ftello64@plt+0xff44e268>
   1549c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   154a0:	mrc	1, 0, fp, cr11, cr12, {2}
   154a4:	vstmdbne	r0!, {s2-s145}
   154a8:			; <UNDEFINED> instruction: 0xf7f02214
   154ac:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   154b0:	ldmdage	r5!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   154b4:	stccs	8, cr6, [r0], {36}	; 0x24
   154b8:	strdcs	sp, [r2, -r3]
   154bc:			; <UNDEFINED> instruction: 0xf7fa4628
   154c0:	stmibmi	r7, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   154c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   154c8:	andcs	r4, r0, r4, lsl #12
   154cc:	stcl	7, cr15, [r8, #960]!	; 0x3c0
   154d0:			; <UNDEFINED> instruction: 0xf0002c00
   154d4:			; <UNDEFINED> instruction: 0x462180f9
   154d8:	blx	3d1540 <ftello64@plt+0x3ca5f4>
   154dc:			; <UNDEFINED> instruction: 0xf7f04620
   154e0:	blmi	ff050b68 <ftello64@plt+0xff049c1c>
   154e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   154e8:			; <UNDEFINED> instruction: 0xf0002b00
   154ec:	blls	fe4b5878 <ftello64@plt+0xfe4ae92c>
   154f0:			; <UNDEFINED> instruction: 0xf0402b00
   154f4:	ldrtcs	r8, [ip], #-215	; 0xffffff29
   154f8:	strcc	pc, [r0], #-704	; 0xfffffd40
   154fc:			; <UNDEFINED> instruction: 0x462948ba
   15500:			; <UNDEFINED> instruction: 0xf7fc4478
   15504:	ldmmi	r9!, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   15508:			; <UNDEFINED> instruction: 0xf0184478
   1550c:	adclt	pc, r4, #4014080	; 0x3d4000
   15510:			; <UNDEFINED> instruction: 0xf0002c3c
   15514:	stclcs	0, cr8, [r3], #-752	; 0xfffffd10
   15518:	rschi	pc, r3, r0
   1551c:	cdp	3, 1, cr2, cr11, cr0, {0}
   15520:			; <UNDEFINED> instruction: 0x21022a90
   15524:			; <UNDEFINED> instruction: 0xf7fa4628
   15528:	blmi	fec95124 <ftello64@plt+0xfec8e1d8>
   1552c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   15530:	ldr	fp, [sl], -r4, lsr #18
   15534:	stccs	8, cr6, [r0], {36}	; 0x24
   15538:	mrcge	4, 0, APSR_nzcv, cr7, cr15, {1}
   1553c:	bne	fe450db0 <ftello64@plt+0xfe449e64>
   15540:	andscs	r1, r4, #32, 26	; 0x800
   15544:	ldcl	7, cr15, [r8, #-960]!	; 0xfffffc40
   15548:	mvnsle	r2, r0, lsl #16
   1554c:	movwcs	lr, #5668	; 0x1624
   15550:	ldrmi	r9, [ip], -r6, lsl #6
   15554:	bcs	fe450dc8 <ftello64@plt+0xfe449e7c>
   15558:	stmibmi	r6!, {r0, r8, r9, sp}
   1555c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15560:			; <UNDEFINED> instruction: 0xf7f07014
   15564:	stmdacs	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
   15568:	cfstrdge	mvd15, [fp, #-252]	; 0xffffff04
   1556c:	bl	c53538 <ftello64@plt+0xc4c5ec>
   15570:	stmiami	r1!, {r0, r9, sl, lr}
   15574:			; <UNDEFINED> instruction: 0xf0184478
   15578:	strb	pc, [r2, #-2545]	; 0xfffff60f	; <UNPREDICTABLE>
   1557c:			; <UNDEFINED> instruction: 0x461c499f
   15580:	ldrb	r4, [r8], #1145	; 0x479
   15584:	beq	fe450dec <ftello64@plt+0xfe449ea0>
   15588:			; <UNDEFINED> instruction: 0xf7f146cb
   1558c:	ldmdavs	r8!, {r3, r5, r9, fp, sp, lr, pc}
   15590:	ldmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   15594:	stcl	7, cr15, [r4, #-960]	; 0xfffffc40
   15598:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   1559c:			; <UNDEFINED> instruction: 0xf7fe46c2
   155a0:	ldmibmi	r7, {r1, r2, r7, r8, sl, fp, ip, sp, pc}
   155a4:			; <UNDEFINED> instruction: 0xe61f4479
   155a8:	ldmmi	r7, {r1, r2, r4, r7, r8, fp, lr}
   155ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   155b0:			; <UNDEFINED> instruction: 0xf9a2f018
   155b4:			; <UNDEFINED> instruction: 0xf04fe60a
   155b8:	vmul.f<illegal width 8>	d16, d0, d0[4]
   155bc:			; <UNDEFINED> instruction: 0xf7fe3900
   155c0:			; <UNDEFINED> instruction: 0xf7f0bfee
   155c4:	blmi	fe490be4 <ftello64@plt+0xfe489c98>
   155c8:	andls	r4, r0, fp, asr #13
   155cc:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
   155d0:	beq	fe450e44 <ftello64@plt+0xfe449ef8>
   155d4:	tstcs	r1, r2, lsr r2
   155d8:	ldmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   155dc:			; <UNDEFINED> instruction: 0xee1b9a92
   155e0:			; <UNDEFINED> instruction: 0x21603a90
   155e4:	beq	fe450e50 <ftello64@plt+0xfe449f04>
   155e8:	bmi	fe279df0 <ftello64@plt+0xfe272ea4>
   155ec:			; <UNDEFINED> instruction: 0xf7f7447a
   155f0:			; <UNDEFINED> instruction: 0xf7fefc61
   155f4:	stmibmi	r7, {r2, r3, r4, r6, r8, sl, fp, ip, sp, pc}
   155f8:	andcs	r2, r0, r5, lsl #4
   155fc:			; <UNDEFINED> instruction: 0xf7f04479
   15600:	stmibmi	r5, {r4, r6, r8, sl, fp, sp, lr, pc}
   15604:			; <UNDEFINED> instruction: 0x46064479
   15608:			; <UNDEFINED> instruction: 0xf7f04620
   1560c:	mvnlt	lr, r2, asr #23
   15610:	strtmi	r4, [r0], -r2, lsl #19
   15614:			; <UNDEFINED> instruction: 0xf7f04479
   15618:			; <UNDEFINED> instruction: 0xb180ebbc
   1561c:	andls	r4, r0, r0, lsr #12
   15620:	mrc	6, 0, r4, cr10, cr3, {1}
   15624:	mulcs	r0, r0, sl
   15628:			; <UNDEFINED> instruction: 0xf7fd9992
   1562c:			; <UNDEFINED> instruction: 0xf7fffe79
   15630:	ldmdami	fp!, {r1, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
   15634:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   15638:			; <UNDEFINED> instruction: 0xf916f7fc
   1563c:	ldmdbmi	r9!, {r0, r1, r2, r4, r7, r9, sl, sp, lr, pc}^
   15640:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15644:	stc	7, cr15, [ip, #-960]!	; 0xfffffc40
   15648:	ldmdbmi	r7!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1564c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15650:	stc	7, cr15, [r6, #-960]!	; 0xfffffc40
   15654:	cdp	7, 1, cr14, cr8, cr3, {7}
   15658:			; <UNDEFINED> instruction: 0xf8ddba90
   1565c:			; <UNDEFINED> instruction: 0xf7fe9018
   15660:			; <UNDEFINED> instruction: 0xf7f1bd26
   15664:	strbmi	lr, [fp], ip, asr #16
   15668:	smlabblt	r8, r1, r6, r4
   1566c:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   15670:			; <UNDEFINED> instruction: 0xf43f2c00
   15674:	strls	sl, [r9], #-2553	; 0xfffff607
   15678:	ldclt	7, cr15, [r9, #-1016]	; 0xfffffc08
   1567c:	vst1.16	{d20-d21}, [pc :128], fp
   15680:	stmdami	fp!, {r2, r5, r6, r7, r8, sp, lr}^
   15684:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   15688:			; <UNDEFINED> instruction: 0xf0183204
   1568c:	blmi	1a94228 <ftello64@plt+0x1a8d2dc>
   15690:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15694:	stmdbmi	r8!, {r4, r5, r8, fp, ip, sp, pc}^
   15698:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1569c:	stc	7, cr15, [r0, #-960]	; 0xfffffc40
   156a0:			; <UNDEFINED> instruction: 0xf92af018
   156a4:	andcs	r4, r1, #103424	; 0x19400
   156a8:	subsvs	r4, sl, fp, ror r4
   156ac:	svclt	0x0077f7fe
   156b0:	beq	fe450f1c <ftello64@plt+0xfe449fd0>
   156b4:			; <UNDEFINED> instruction: 0xf7f94629
   156b8:			; <UNDEFINED> instruction: 0x4604f83b
   156bc:	blls	fe4c1ba4 <ftello64@plt+0xfe4bac58>
   156c0:			; <UNDEFINED> instruction: 0xf47f2b00
   156c4:	ldr	sl, [r9, -r4, lsr #30]
   156c8:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
   156cc:	ldmdbmi	sp, {r2, r8, r9, sl, sp, lr, pc}^
   156d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   156d4:	stcl	7, cr15, [r4], #960	; 0x3c0
   156d8:	movwls	r2, #29441	; 0x7301
   156dc:			; <UNDEFINED> instruction: 0xf90cf018
   156e0:	ldmdbmi	r9, {r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   156e4:	andcs	r2, r0, r5, lsl #4
   156e8:			; <UNDEFINED> instruction: 0xf7f04479
   156ec:			; <UNDEFINED> instruction: 0xf018ecda
   156f0:	blmi	15d3b04 <ftello64@plt+0x15ccbb8>
   156f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   156f8:			; <UNDEFINED> instruction: 0xf7fe605a
   156fc:	svclt	0x0000bf50
   15700:	andeq	r4, r3, ip, asr #21
   15704:	andeq	pc, r2, lr, ror #7
   15708:	strdeq	pc, [r2], -r8
   1570c:	andeq	pc, r2, sl, asr #15
   15710:	andeq	pc, r2, sl, asr r6	; <UNPREDICTABLE>
   15714:	andeq	pc, r2, r2, ror #13
   15718:	andeq	r6, r3, r6, lsr #22
   1571c:	ldrdeq	pc, [r2], -ip
   15720:	andeq	pc, r2, ip, lsl r7	; <UNPREDICTABLE>
   15724:	strdeq	r6, [r3], -r2
   15728:	andeq	pc, r2, r4, lsl #7
   1572c:	andeq	pc, r2, sl, lsr #13
   15730:	andeq	pc, r2, sl, asr #6
   15734:			; <UNDEFINED> instruction: 0x0002f3b4
   15738:	andeq	pc, r2, r0, asr #7
   1573c:	andeq	pc, r2, r0, asr #7
   15740:	andeq	r6, r3, r6, lsr #18
   15744:	ldrdeq	pc, [r2], -r8
   15748:	andeq	pc, r2, r4, asr r3	; <UNPREDICTABLE>
   1574c:	andeq	r6, r3, ip, asr #17
   15750:	strdeq	pc, [r2], -sl
   15754:	muleq	r3, ip, r8
   15758:			; <UNDEFINED> instruction: 0x0002f5b0
   1575c:	andeq	pc, r2, ip, lsl #11
   15760:	strdeq	pc, [r2], -r0
   15764:			; <UNDEFINED> instruction: 0x0002f3be
   15768:	andeq	r6, r3, sl, asr #15
   1576c:			; <UNDEFINED> instruction: 0x0002f3b8
   15770:	andeq	pc, r2, sl, ror #1
   15774:	strdeq	pc, [r2], -ip
   15778:	andeq	pc, r2, ip, asr r2	; <UNPREDICTABLE>
   1577c:			; <UNDEFINED> instruction: 0x0002eeba
   15780:	andeq	pc, r2, sl, asr #13
   15784:	andeq	lr, r2, lr, lsl #20
   15788:	ldrdeq	pc, [r2], -ip
   1578c:	andeq	pc, r2, lr, asr #14
   15790:	ldrdeq	pc, [r2], -sl
   15794:	andeq	pc, r2, r4, lsr #1
   15798:	andeq	r6, r3, ip, lsl r6
   1579c:	andeq	pc, r2, r2, lsr #1
   157a0:	andeq	sl, r4, lr, asr #21
   157a4:	andeq	lr, r2, r6, lsl lr
   157a8:	andeq	pc, r2, r8, lsr #14
   157ac:	ldrdeq	lr, [r2], -r0
   157b0:	andeq	lr, r2, r0, asr #31
   157b4:	andeq	pc, r2, r6, asr #4
   157b8:	andeq	pc, r2, r4, lsl #9
   157bc:	andeq	pc, r2, sl, ror r4	; <UNPREDICTABLE>
   157c0:	ldrdeq	r6, [r3], -r0
   157c4:	andeq	pc, r2, r8, asr #3
   157c8:	andeq	pc, r2, r8, asr #3
   157cc:	andeq	pc, r2, lr, lsr r1	; <UNPREDICTABLE>
   157d0:	andeq	pc, r2, r0, asr #2
   157d4:	ldrdeq	pc, [r2], -r6
   157d8:	andeq	pc, r2, r2, ror r1	; <UNPREDICTABLE>
   157dc:			; <UNDEFINED> instruction: 0x0004a7b0
   157e0:	andeq	pc, r2, r2, lsr r1	; <UNPREDICTABLE>
   157e4:	andeq	sl, r4, r8, ror #14
   157e8:	andeq	lr, r2, r8, lsl #28
   157ec:	andeq	pc, r2, r4, lsr r1	; <UNPREDICTABLE>
   157f0:	andeq	sl, r4, r0, lsr #14
   157f4:	strdeq	lr, [r2], -sl
   157f8:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   157fc:	andeq	lr, r2, r0, asr #30
   15800:	andeq	fp, r2, r4, lsl r3
   15804:	andeq	pc, r2, r8, lsr #6
   15808:	andeq	pc, r2, lr, lsr r3	; <UNPREDICTABLE>
   1580c:	andeq	pc, r2, r6, ror r2	; <UNPREDICTABLE>
   15810:	andeq	pc, r2, ip, asr r2	; <UNPREDICTABLE>
   15814:	andeq	lr, r2, r4, ror #21
   15818:	andeq	lr, r2, ip, lsl #22
   1581c:	andeq	lr, r2, r4, lsl fp
   15820:	andeq	lr, r2, lr, lsl #30
   15824:	andeq	r9, r2, lr, asr #11
   15828:	andeq	r9, r2, sl, asr #11
   1582c:	andeq	pc, r2, r8, lsr #7
   15830:	andeq	pc, r2, r6, lsr r2	; <UNPREDICTABLE>
   15834:			; <UNDEFINED> instruction: 0x0004a5bc
   15838:	andeq	pc, r2, sl
   1583c:	andeq	sl, r4, r4, lsr #11
   15840:	andeq	r3, r3, sl, lsr fp
   15844:	andeq	lr, r2, r6, lsr pc
   15848:	strdeq	lr, [r2], -r8
   1584c:	andeq	sl, r4, r6, asr r5
   15850:	svcmi	0x00f0e92d
   15854:	bmi	1d2729c <ftello64@plt+0x1d20350>
   15858:	ldrmi	fp, [r9], fp, lsl #1
   1585c:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
   15860:			; <UNDEFINED> instruction: 0xf8df9e17
   15864:	strmi	sl, [r5], -ip, asr #3
   15868:			; <UNDEFINED> instruction: 0x460f58d3
   1586c:			; <UNDEFINED> instruction: 0xf8dd44fa
   15870:	ldmdavs	fp, {r2, r4, r6, ip, sp, pc}
   15874:			; <UNDEFINED> instruction: 0xf04f9309
   15878:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   1587c:	addshi	pc, r6, r0
   15880:	blcs	70b34 <ftello64@plt+0x69be8>
   15884:	bls	5c9a40 <ftello64@plt+0x5c2af4>
   15888:			; <UNDEFINED> instruction: 0xf0022b02
   1588c:	andls	r0, r4, #536870912	; 0x20000000
   15890:	blls	149950 <ftello64@plt+0x142a04>
   15894:	ldmdbls	r4, {r0, r1, r2, fp, sp, pc}
   15898:	andls	r4, r5, r2, asr #12
   1589c:	eorsvs	r2, r3, r0, lsl #8
   158a0:	tstls	r0, r6, lsl fp
   158a4:	andls	r4, r3, r9, lsr r6
   158a8:	movwls	r4, #9768	; 0x2628
   158ac:			; <UNDEFINED> instruction: 0xf8cd464b
   158b0:	strls	fp, [r7], #-4
   158b4:	blx	ffed38b4 <ftello64@plt+0xffecc968>
   158b8:	stmdacs	r0, {r2, r9, sl, lr}
   158bc:	bls	149a6c <ftello64@plt+0x142b20>
   158c0:	blcs	1982354 <ftello64@plt+0x197b408>
   158c4:	bcs	454ec <ftello64@plt+0x3e5a0>
   158c8:	blmi	16c9abc <ftello64@plt+0x16c2b70>
   158cc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   158d0:	blcs	2fa44 <ftello64@plt+0x28af8>
   158d4:	bmi	1649d98 <ftello64@plt+0x1642e4c>
   158d8:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   158dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   158e0:	subsmi	r9, sl, r9, lsl #22
   158e4:	addshi	pc, sp, r0, asr #32
   158e8:	andlt	r4, fp, r0, lsr #12
   158ec:	svchi	0x00f0e8bd
   158f0:	stmdbge	r7, {r1, r2, r4, r8, r9, fp, ip, pc}
   158f4:			; <UNDEFINED> instruction: 0x46286032
   158f8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   158fc:	blls	5ba55c <ftello64@plt+0x5b3610>
   15900:	bls	51e908 <ftello64@plt+0x5179bc>
   15904:	stmib	sp, {r0, r2, r8, ip, pc}^
   15908:	strbmi	fp, [fp], -r1, lsl #6
   1590c:	strbmi	r9, [r2], -r0, lsl #4
   15910:	ldrtmi	r9, [r9], -r3, lsl #2
   15914:			; <UNDEFINED> instruction: 0xf7fe9407
   15918:	strmi	pc, [r4], -r9, asr #21
   1591c:	bicle	r2, lr, r0, lsl #16
   15920:	strcs	r6, [r0], #-2099	; 0xfffff7cd
   15924:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   15928:	blmi	10ad9fc <ftello64@plt+0x10a6ab0>
   1592c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   15930:	blcs	2faa4 <ftello64@plt+0x28b58>
   15934:	stmdbmi	r1, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
   15938:	andcs	r2, r0, r5, lsl #4
   1593c:			; <UNDEFINED> instruction: 0xf7f04479
   15940:	ldmdavs	r2!, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
   15944:			; <UNDEFINED> instruction: 0xf0124603
   15948:	teqle	r1, r4
   1594c:	andeq	pc, r2, #18
   15950:	subsle	r9, lr, r4, lsl #6
   15954:	andcs	r4, r5, #950272	; 0xe8000
   15958:			; <UNDEFINED> instruction: 0xf7f04479
   1595c:	blls	1507ec <ftello64@plt+0x1498a0>
   15960:	blls	5cda08 <ftello64@plt+0x5c6abc>
   15964:	eorsvs	r2, r4, r2, lsl #8
   15968:			; <UNDEFINED> instruction: 0xf0434628
   1596c:	tstls	r6, #134217728	; 0x8000000
   15970:			; <UNDEFINED> instruction: 0x464b9c16
   15974:	ldrtmi	r4, [r9], -r2, asr #12
   15978:	andlt	pc, r4, sp, asr #17
   1597c:	strls	r2, [r2], #-1280	; 0xfffffb00
   15980:	strls	r9, [r7, #-3092]	; 0xfffff3ec
   15984:	cfstrsge	mvf9, [r7], {-0}
   15988:			; <UNDEFINED> instruction: 0xf7fe9403
   1598c:	strmi	pc, [r4], -pc, lsl #21
   15990:	orrsle	r2, sl, r0, lsl #16
   15994:			; <UNDEFINED> instruction: 0xf0139b16
   15998:	svclt	0x00080004
   1599c:	addsle	r4, r4, r4, lsl #12
   159a0:	strcs	r6, [r0], #-2099	; 0xfffff7cd
   159a4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   159a8:			; <UNDEFINED> instruction: 0xe7be6033
   159ac:	strb	sl, [r7, -r8, lsl #28]!
   159b0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   159b4:	ldrbmi	r9, [sl], -r0
   159b8:	andcs	r9, r0, r4, lsl r9
   159bc:	ldc2	7, cr15, [r0], #1012	; 0x3f4
   159c0:			; <UNDEFINED> instruction: 0xf89de789
   159c4:			; <UNDEFINED> instruction: 0xf002201c
   159c8:	bcs	1561e4 <ftello64@plt+0x14f298>
   159cc:	svcge	0x007df47f
   159d0:	andcs	r4, r0, sp, lsl r9
   159d4:			; <UNDEFINED> instruction: 0xf7f04479
   159d8:	ldmdbls	r4, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
   159dc:			; <UNDEFINED> instruction: 0x4603465a
   159e0:			; <UNDEFINED> instruction: 0xf7fd2000
   159e4:	blls	5d4c60 <ftello64@plt+0x5cdd14>
   159e8:			; <UNDEFINED> instruction: 0x46429814
   159ec:	streq	pc, [r2], #-67	; 0xffffffbd
   159f0:	strls	r9, [r2], #-2821	; 0xfffff4fb
   159f4:	andls	r4, r0, r9, lsr r6
   159f8:	movwls	r4, #13864	; 0x3628
   159fc:			; <UNDEFINED> instruction: 0xf8cd464b
   15a00:			; <UNDEFINED> instruction: 0xf7feb004
   15a04:	ldmdavs	r3!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
   15a08:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   15a0c:			; <UNDEFINED> instruction: 0x46046033
   15a10:	stmdbmi	lr, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   15a14:	andcs	r4, r5, #16, 12	; 0x1000000
   15a18:			; <UNDEFINED> instruction: 0xf7f04479
   15a1c:	blls	15072c <ftello64@plt+0x1497e0>
   15a20:			; <UNDEFINED> instruction: 0xf7f0e7c8
   15a24:	svclt	0x0000eb56
   15a28:	andeq	r9, r4, sl, asr #1
   15a2c:	andeq	r0, r0, r4, ror #12
   15a30:	strheq	r9, [r4], -ip
   15a34:	andeq	r0, r0, ip, asr #13
   15a38:	andeq	r9, r4, lr, asr #32
   15a3c:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   15a40:	andeq	r9, r2, r0, asr #5
   15a44:	andeq	r9, r2, lr, ror #4
   15a48:	andeq	lr, r2, r4, ror #30
   15a4c:	strdeq	r9, [r2], -r8
   15a50:	ldrbmi	lr, [r0, #2349]!	; 0x92d
   15a54:	ldclmi	0, cr11, [r4], #-540	; 0xfffffde4
   15a58:	ldrbtmi	r4, [ip], #-2676	; 0xfffff58c
   15a5c:	stmiapl	r2!, {r2, r4, r5, r6, r8, r9, fp, lr}
   15a60:	strcs	r4, [r0], #-1147	; 0xfffffb85
   15a64:	andls	r6, r5, #1179648	; 0x120000
   15a68:	andeq	pc, r0, #79	; 0x4f
   15a6c:	strls	r4, [r4], #-2673	; 0xfffff58f
   15a70:			; <UNDEFINED> instruction: 0xf8d2589a
   15a74:	andls	sl, r3, #180	; 0xb4
   15a78:	svceq	0x0000f1ba
   15a7c:			; <UNDEFINED> instruction: 0x4680d139
   15a80:			; <UNDEFINED> instruction: 0xf7f5460e
   15a84:			; <UNDEFINED> instruction: 0x4607f85b
   15a88:	rsbsle	r2, r4, r0, lsl #16
   15a8c:			; <UNDEFINED> instruction: 0x46304651
   15a90:	b	d3a58 <ftello64@plt+0xccb0c>
   15a94:			; <UNDEFINED> instruction: 0x46054651
   15a98:			; <UNDEFINED> instruction: 0xf7f04630
   15a9c:	pkhtbmi	lr, r2, r2, asr #25
   15aa0:	rsble	r2, r0, r0, lsl #26
   15aa4:	strtmi	r4, [r9], -r2, lsl #12
   15aa8:			; <UNDEFINED> instruction: 0xf7fd4630
   15aac:	strmi	pc, [r4], -r5, asr #19
   15ab0:	ldrtmi	fp, [r1], -r0, lsr #6
   15ab4:			; <UNDEFINED> instruction: 0xf7fc4630
   15ab8:			; <UNDEFINED> instruction: 0x4604fed5
   15abc:	cmnle	r7, r0, lsl #16
   15ac0:			; <UNDEFINED> instruction: 0xf7f04628
   15ac4:	ldrbmi	lr, [r0], -lr, lsr #21
   15ac8:	b	fead3a90 <ftello64@plt+0xfeaccb44>
   15acc:			; <UNDEFINED> instruction: 0xf7f54638
   15ad0:	stmdals	r4, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
   15ad4:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ad8:	blmi	152843c <ftello64@plt+0x15214f0>
   15adc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15ae0:	blls	16fb50 <ftello64@plt+0x168c04>
   15ae4:			; <UNDEFINED> instruction: 0xf040405a
   15ae8:			; <UNDEFINED> instruction: 0x4620809c
   15aec:	pop	{r0, r1, r2, ip, sp, pc}
   15af0:	ldmdami	r2, {r4, r5, r6, r7, r8, sl, pc}^
   15af4:			; <UNDEFINED> instruction: 0xf0174478
   15af8:			; <UNDEFINED> instruction: 0xe7edfeff
   15afc:			; <UNDEFINED> instruction: 0xf7f54638
   15b00:	strls	pc, [r0], #-2721	; 0xfffff55f
   15b04:	strtmi	r4, [fp], -r0, asr #12
   15b08:			; <UNDEFINED> instruction: 0x46394632
   15b0c:	stc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
   15b10:	cmplt	r0, r4, lsl #12
   15b14:	suble	r1, sl, r2, asr #24
   15b18:	stmdami	r9, {r0, r9, sl, lr}^
   15b1c:			; <UNDEFINED> instruction: 0xf2c024b9
   15b20:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   15b24:			; <UNDEFINED> instruction: 0xff1af017
   15b28:	stmdals	r4, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   15b2c:	stmia	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b30:	ldrtmi	sl, [r8], -r4, lsl #18
   15b34:			; <UNDEFINED> instruction: 0xf7f59404
   15b38:	stmdacs	r0, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
   15b3c:	stmdals	r4, {r1, r2, r6, r8, ip, lr, pc}
   15b40:			; <UNDEFINED> instruction: 0xf7fc4631
   15b44:	strmi	pc, [r0], pc, lsl #29
   15b48:	cmple	r1, r0, lsl #16
   15b4c:	ldmdavs	ip, {r0, r1, r8, r9, fp, ip, pc}^
   15b50:	adcsle	r2, r5, r0, lsl #24
   15b54:	andcs	r4, r5, #966656	; 0xec000
   15b58:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
   15b5c:	b	fe853b24 <ftello64@plt+0xfe84cbd8>
   15b60:	mcr2	0, 6, pc, cr10, cr7, {0}	; <UNPREDICTABLE>
   15b64:	ldmdami	r8!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   15b68:	vaddhn.i16	d18, q0, q10
   15b6c:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   15b70:	mrc2	0, 7, pc, cr4, cr7, {0}
   15b74:	ldmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   15b78:	strcs	r2, [r1], #-517	; 0xfffffdfb
   15b7c:	ldrbtmi	r4, [r9], #-1722	; 0xfffff946
   15b80:	strcc	pc, [r0], #-704	; 0xfffffd40
   15b84:	b	fe353b4c <ftello64@plt+0xfe34cc00>
   15b88:			; <UNDEFINED> instruction: 0xf017463d
   15b8c:	ldr	pc, [r7, r7, ror #29]
   15b90:	ldmda	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b94:	stmdami	lr!, {r0, r9, sl, lr}
   15b98:			; <UNDEFINED> instruction: 0xf0174478
   15b9c:	blls	115720 <ftello64@plt+0x10e7d4>
   15ba0:	bfieq	r6, fp, #16, #10
   15ba4:	strtcs	sp, [r4], #-1051	; 0xfffffbe5
   15ba8:	strcc	pc, [r0], #-704	; 0xfffffd40
   15bac:	stmdami	r9!, {r3, r7, r8, r9, sl, sp, lr, pc}
   15bb0:			; <UNDEFINED> instruction: 0xf2c024b9
   15bb4:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   15bb8:	mrc2	0, 4, pc, cr14, cr7, {0}
   15bbc:			; <UNDEFINED> instruction: 0xf7fb4628
   15bc0:	stmdami	r5!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   15bc4:			; <UNDEFINED> instruction: 0xf0174478
   15bc8:	ldrb	pc, [r9, -r5, asr #31]!	; <UNPREDICTABLE>
   15bcc:	stmdami	r3!, {r0, r9, sl, lr}
   15bd0:	vaddhn.i16	d18, q0, <illegal reg q0.5>
   15bd4:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
   15bd8:	mcr2	0, 6, pc, cr0, cr7, {0}	; <UNPREDICTABLE>
   15bdc:	stmdami	r0!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   15be0:	strtcs	r4, [r4], #-1585	; 0xfffff9cf
   15be4:	strcc	pc, [r0], #-704	; 0xfffffd40
   15be8:			; <UNDEFINED> instruction: 0xf7fb4478
   15bec:			; <UNDEFINED> instruction: 0xe767fe3d
   15bf0:	svc	0x00eef7f0
   15bf4:	ldmdami	fp, {r0, r9, sl, lr}
   15bf8:			; <UNDEFINED> instruction: 0xf0174478
   15bfc:	blls	1156c0 <ftello64@plt+0x10e774>
   15c00:	bfieq	r6, fp, #16, #12
   15c04:	ldmdami	r8, {r0, r1, r2, r3, r6, r7, r8, sl, ip, lr, pc}
   15c08:	stmdbls	r4, {r2, r5, sl, sp}
   15c0c:	strcc	pc, [r0], #-704	; 0xfffffd40
   15c10:			; <UNDEFINED> instruction: 0xf7fb4478
   15c14:	ldmdami	r5, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   15c18:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   15c1c:	mcr2	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
   15c20:			; <UNDEFINED> instruction: 0xf7f0e74e
   15c24:	svclt	0x0000ea56
   15c28:	andeq	r8, r4, lr, asr #29
   15c2c:	andeq	r0, r0, r4, ror #12
   15c30:	andeq	r8, r4, r8, asr #29
   15c34:	andeq	r0, r0, ip, asr #13
   15c38:	andeq	r8, r4, ip, asr #28
   15c3c:	andeq	lr, r2, ip, ror lr
   15c40:	strdeq	lr, [r2], -sl
   15c44:	andeq	lr, r2, sl, lsl #26
   15c48:	andeq	lr, r2, sl, ror #6
   15c4c:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   15c50:	andeq	lr, r2, r8, lsl #28
   15c54:	andeq	lr, r2, lr, lsl lr
   15c58:	andeq	lr, r2, r8, lsr #28
   15c5c:	andeq	sp, r2, r2, asr #29
   15c60:	andeq	lr, r2, ip, asr r9
   15c64:			; <UNDEFINED> instruction: 0x0002edb4
   15c68:	andeq	lr, r2, r0, lsr #23
   15c6c:	andeq	lr, r2, r6, lsr #23
   15c70:			; <UNDEFINED> instruction: 0x460fb5f8
   15c74:	ldfmid	f3, [r2, #-960]	; 0xfffffc40
   15c78:	ldmdami	r2, {r1, r2, r9, sl, lr}
   15c7c:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
   15c80:	and	r4, r3, r8, ror r4
   15c84:	svceq	0x000cf855
   15c88:	orrslt	r3, r8, r1, lsl #8
   15c8c:			; <UNDEFINED> instruction: 0xf7f04631
   15c90:	stmdacs	r0, {r7, fp, sp, lr, pc}
   15c94:	teqlt	r7, r6	; <illegal shifter operand>
   15c98:	andcs	r4, ip, #11264	; 0x2c00
   15c9c:	blx	a6e92 <ftello64@plt+0x9ff46>
   15ca0:	ldmvs	fp, {r2, r8, r9, ip, sp}
   15ca4:	blmi	26dd98 <ftello64@plt+0x266e4c>
   15ca8:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
   15cac:	strcc	pc, [r4], #-2818	; 0xfffff4fe
   15cb0:	ldcllt	8, cr6, [r8, #384]!	; 0x180
   15cb4:	svccs	0x00004638
   15cb8:	strdcs	sp, [r0], -fp
   15cbc:	ldcllt	0, cr6, [r8, #224]!	; 0xe0
   15cc0:	andeq	r8, r4, sl, ror #9
   15cc4:	andeq	lr, r2, r4, asr #27
   15cc8:	andeq	r8, r4, ip, asr #9
   15ccc:			; <UNDEFINED> instruction: 0x000484be
   15cd0:			; <UNDEFINED> instruction: 0x4605b530
   15cd4:	cmnlt	r1, r3, lsl #1
   15cd8:	strmi	r4, [ip], -r8, lsl #12
   15cdc:	ldc	7, cr15, [lr], #960	; 0x3c0
   15ce0:	strtmi	r2, [r1], -r0, lsl #6
   15ce4:	strmi	r9, [r2], -r0, lsl #6
   15ce8:			; <UNDEFINED> instruction: 0xf7f04628
   15cec:	andlt	lr, r3, r8, lsl #28
   15cf0:			; <UNDEFINED> instruction: 0x4601bd30
   15cf4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   15cf8:	pop	{r0, r1, ip, sp, pc}
   15cfc:			; <UNDEFINED> instruction: 0xf7f04030
   15d00:	svclt	0x0000be79
   15d04:	strdeq	sp, [r2], -lr
   15d08:	svcmi	0x00f0e92d
   15d0c:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   15d10:	ldrmi	r8, [ip], -r2, lsl #22
   15d14:			; <UNDEFINED> instruction: 0x274cf8df
   15d18:			; <UNDEFINED> instruction: 0xf8df4606
   15d1c:	strmi	r3, [sl], ip, asr #14
   15d20:	bvs	1e6f10 <ftello64@plt+0x1dffc4>
   15d24:			; <UNDEFINED> instruction: 0x5744f8df
   15d28:	ldmpl	r3, {r0, r1, r2, r4, r7, ip, sp, pc}^
   15d2c:	sxtahmi	r4, r8, sp, ror #8
   15d30:	tstls	r5, #1769472	; 0x1b0000
   15d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15d38:			; <UNDEFINED> instruction: 0xf0402f00
   15d3c:			; <UNDEFINED> instruction: 0x210282b7
   15d40:	blge	2e7688 <ftello64@plt+0x2e073c>
   15d44:			; <UNDEFINED> instruction: 0xf7fa9305
   15d48:	bls	194d44 <ftello64@plt+0x18ddf8>
   15d4c:			; <UNDEFINED> instruction: 0x46074651
   15d50:			; <UNDEFINED> instruction: 0xf7fd4630
   15d54:	pkhtbmi	pc, r3, r1, asr #29	; <UNPREDICTABLE>
   15d58:			; <UNDEFINED> instruction: 0xf0002800
   15d5c:			; <UNDEFINED> instruction: 0xf1b082c6
   15d60:	svclt	0x000b3fff
   15d64:			; <UNDEFINED> instruction: 0xf04f9706
   15d68:	movwcs	r0, #2816	; 0xb00
   15d6c:	blt	451594 <ftello64@plt+0x44a648>
   15d70:			; <UNDEFINED> instruction: 0xf04fbf06
   15d74:	vmla.f64	d0, d8, d1
   15d78:			; <UNDEFINED> instruction: 0xf8cd3a10
   15d7c:	blls	8c1de4 <ftello64@plt+0x8bae98>
   15d80:			; <UNDEFINED> instruction: 0xf0402b00
   15d84:			; <UNDEFINED> instruction: 0xf8df81d1
   15d88:	ldrbtmi	r0, [r8], #-1768	; 0xfffff918
   15d8c:			; <UNDEFINED> instruction: 0xf7f04621
   15d90:			; <UNDEFINED> instruction: 0xf019ee34
   15d94:			; <UNDEFINED> instruction: 0xf04f0f20
   15d98:			; <UNDEFINED> instruction: 0xf8ad0300
   15d9c:	tstle	sp, r0, lsr r0
   15da0:	vmovl.u8	<illegal reg q7.5>, d15
   15da4:	andle	r2, r9, lr, asr fp
   15da8:			; <UNDEFINED> instruction: 0xf0402b65
   15dac:			; <UNDEFINED> instruction: 0xf88d82aa
   15db0:	blge	361e78 <ftello64@plt+0x35af2c>
   15db4:	mcr	13, 0, sl, cr8, cr1, {0}
   15db8:	mul	r6, r0, sl
   15dbc:	vldrge	s20, [r1, #-52]	; 0xffffffcc
   15dc0:			; <UNDEFINED> instruction: 0xf88d2372
   15dc4:	mcr	0, 0, r3, cr8, cr0, {1}
   15dc8:	stmdage	ip, {r4, r7, r9, fp, sp}
   15dcc:			; <UNDEFINED> instruction: 0xf7f04621
   15dd0:	stmdbge	r9, {r2, r4, r9, sl, fp, sp, lr, pc}
   15dd4:			; <UNDEFINED> instruction: 0xf7fa4650
   15dd8:			; <UNDEFINED> instruction: 0xf8dffccf
   15ddc:			; <UNDEFINED> instruction: 0xf1071698
   15de0:	andls	r0, r0, #24, 4	; 0x80000001
   15de4:	bls	266fd0 <ftello64@plt+0x260084>
   15de8:	strmi	r4, [r0], r3, lsl #12
   15dec:			; <UNDEFINED> instruction: 0xf7f04620
   15df0:	qadd8mi	lr, sl, r0
   15df4:	ldrbmi	r2, [r0], -r0, lsl #2
   15df8:	stmia	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15dfc:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   15e00:			; <UNDEFINED> instruction: 0xf0402b00
   15e04:	strtmi	r8, [r1], -lr, asr #4
   15e08:			; <UNDEFINED> instruction: 0xf7f0203a
   15e0c:			; <UNDEFINED> instruction: 0x462aeabe
   15e10:	ldrbmi	r2, [r0], -r1, lsl #2
   15e14:	ldm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15e18:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   15e1c:			; <UNDEFINED> instruction: 0xf0402b00
   15e20:			; <UNDEFINED> instruction: 0x4621823b
   15e24:			; <UNDEFINED> instruction: 0xf7f0203a
   15e28:			; <UNDEFINED> instruction: 0x4650eab0
   15e2c:	bl	1053df4 <ftello64@plt+0x104cea8>
   15e30:	teqlt	r0, r3, lsl #13
   15e34:	blcs	a33e48 <ftello64@plt+0xa2cefc>
   15e38:	mvnhi	pc, r0
   15e3c:			; <UNDEFINED> instruction: 0xf7f04658
   15e40:			; <UNDEFINED> instruction: 0x4621e8f0
   15e44:			; <UNDEFINED> instruction: 0xf7f0203a
   15e48:	strtmi	lr, [r1], -r0, lsr #21
   15e4c:			; <UNDEFINED> instruction: 0xf7f0203a
   15e50:			; <UNDEFINED> instruction: 0x2100ea9c
   15e54:			; <UNDEFINED> instruction: 0xf7f04650
   15e58:	strmi	lr, [r5], -r0, lsr #16
   15e5c:			; <UNDEFINED> instruction: 0xf7f0b170
   15e60:			; <UNDEFINED> instruction: 0xf8dfebfe
   15e64:			; <UNDEFINED> instruction: 0x46293614
   15e68:			; <UNDEFINED> instruction: 0x4602447b
   15e6c:	andls	r2, r0, r0
   15e70:			; <UNDEFINED> instruction: 0xf7f04620
   15e74:	strtmi	lr, [r8], -r4, asr #26
   15e78:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15e7c:	eorscs	r4, sl, r1, lsr #12
   15e80:	b	fe0d3e48 <ftello64@plt+0xfe0ccefc>
   15e84:	eorscs	r4, sl, r1, lsr #12
   15e88:	b	1fd3e50 <ftello64@plt+0x1fccf04>
   15e8c:			; <UNDEFINED> instruction: 0xf8df9b05
   15e90:	ldrbmi	r1, [r0], -ip, ror #11
   15e94:	bcs	fe4516fc <ftello64@plt+0xfe44a7b0>
   15e98:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   15e9c:			; <UNDEFINED> instruction: 0xf7f02301
   15ea0:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
   15ea4:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   15ea8:	blcs	3cadc <ftello64@plt+0x35b90>
   15eac:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
   15eb0:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
   15eb4:			; <UNDEFINED> instruction: 0xf0402b00
   15eb8:	stmdbge	sl, {r0, r4, r6, r9, pc}
   15ebc:			; <UNDEFINED> instruction: 0xf7ef4650
   15ec0:	addlt	lr, r3, #440	; 0x1b8
   15ec4:	blcs	ea76e0 <ftello64@plt+0xea0794>
   15ec8:	rsbshi	pc, r4, #0
   15ecc:			; <UNDEFINED> instruction: 0xf0402800
   15ed0:	blls	2b6860 <ftello64@plt+0x2af914>
   15ed4:	svceq	0x000cf013
   15ed8:	asrshi	pc, r0, #32	; <UNPREDICTABLE>
   15edc:			; <UNDEFINED> instruction: 0xf0400798
   15ee0:			; <UNDEFINED> instruction: 0x069981d2
   15ee4:	bichi	pc, r5, r0, lsl #2
   15ee8:	svceq	0x000cf013
   15eec:			; <UNDEFINED> instruction: 0x81b8f040
   15ef0:			; <UNDEFINED> instruction: 0xf040079a
   15ef4:	ldreq	r8, [fp], ip, lsr #3
   15ef8:	orrshi	pc, fp, r0, lsl #2
   15efc:	eorscs	r4, sl, r1, lsr #12
   15f00:	b	10d3ec8 <ftello64@plt+0x10ccf7c>
   15f04:	eorscs	r4, sl, r1, lsr #12
   15f08:	b	fd3ed0 <ftello64@plt+0xfccf84>
   15f0c:	eorscs	r4, sl, r1, lsr #12
   15f10:	b	ed3ed8 <ftello64@plt+0xeccf8c>
   15f14:	blcs	3cba4 <ftello64@plt+0x35c58>
   15f18:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   15f1c:	blcs	305f0 <ftello64@plt+0x296a4>
   15f20:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   15f24:	eorscs	r4, sl, r1, lsr #12
   15f28:	b	bd3ef0 <ftello64@plt+0xbccfa4>
   15f2c:	eorscs	r4, sl, r1, lsr #12
   15f30:	b	ad3ef8 <ftello64@plt+0xaccfac>
   15f34:	eorscs	r4, sl, r1, lsr #12
   15f38:	b	9d3f00 <ftello64@plt+0x9ccfb4>
   15f3c:	blls	25e744 <ftello64@plt+0x2577f8>
   15f40:	andcs	r4, r6, r1, asr #12
   15f44:			; <UNDEFINED> instruction: 0xf0269200
   15f48:	stmdacs	r0, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   15f4c:			; <UNDEFINED> instruction: 0x81baf040
   15f50:	eorscs	r4, sl, r1, lsr #12
   15f54:	b	653f1c <ftello64@plt+0x64cfd0>
   15f58:	andcs	r4, sl, r1, lsr #12
   15f5c:	b	553f24 <ftello64@plt+0x54cfd8>
   15f60:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   15f64:			; <UNDEFINED> instruction: 0x4620463a
   15f68:			; <UNDEFINED> instruction: 0xf7f04479
   15f6c:	blls	1d1abc <ftello64@plt+0x1cab70>
   15f70:			; <UNDEFINED> instruction: 0x4618b11b
   15f74:			; <UNDEFINED> instruction: 0xf7f04621
   15f78:	strtmi	lr, [r1], -r0, asr #26
   15f7c:			; <UNDEFINED> instruction: 0xf7f0203a
   15f80:	strtmi	lr, [r1], -r4, lsl #20
   15f84:			; <UNDEFINED> instruction: 0xf7f0200a
   15f88:	ldrtmi	lr, [r8], -r0, lsl #20
   15f8c:	stmda	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f90:	beq	4517f8 <ftello64@plt+0x44a8ac>
   15f94:	stmda	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f98:			; <UNDEFINED> instruction: 0xf7fa4650
   15f9c:			; <UNDEFINED> instruction: 0x4605fbbf
   15fa0:			; <UNDEFINED> instruction: 0xf8dfb148
   15fa4:	strmi	r1, [r2], -r0, ror #9
   15fa8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15fac:	mrc	7, 5, APSR_nzcv, cr0, cr0, {7}
   15fb0:			; <UNDEFINED> instruction: 0xf7f04628
   15fb4:			; <UNDEFINED> instruction: 0xf8dfe836
   15fb8:			; <UNDEFINED> instruction: 0x260034d0
   15fbc:	strbls	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   15fc0:	ldrbtmi	r4, [fp], #-1591	; 0xfffff9c9
   15fc4:	mcr	4, 0, r4, cr8, cr9, {7}
   15fc8:			; <UNDEFINED> instruction: 0xf8df3a10
   15fcc:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
   15fd0:	bcc	fe4517f8 <ftello64@plt+0xfe44a8ac>
   15fd4:	strtmi	lr, [r8], -r3
   15fd8:	stmda	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15fdc:	ldrtmi	r3, [r9], -r1, lsl #14
   15fe0:			; <UNDEFINED> instruction: 0xf7f04650
   15fe4:	strmi	lr, [r5], -lr, lsr #20
   15fe8:			; <UNDEFINED> instruction: 0xf0002800
   15fec:			; <UNDEFINED> instruction: 0xb12e80e9
   15ff0:	ldrtmi	r4, [r0], -r9, lsr #12
   15ff4:	cdp	7, 12, cr15, cr12, cr15, {7}
   15ff8:	rscle	r2, pc, r0, lsl #16
   15ffc:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   16000:	bne	451868 <ftello64@plt+0x44a91c>
   16004:	strbmi	r4, [r2], -r0, lsr #12
   16008:	mcr	7, 4, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   1600c:			; <UNDEFINED> instruction: 0xf7f04628
   16010:	vnmls.f64	d14, d8, d22
   16014:			; <UNDEFINED> instruction: 0x21003a90
   16018:	strtmi	r9, [r9], -r0, lsl #2
   1601c:	strtmi	r4, [r0], -r2, lsl #12
   16020:	stcl	7, cr15, [ip], #-960	; 0xfffffc40
   16024:	eorscs	r4, sl, r1, lsr #12
   16028:	stmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1602c:	eorscs	r4, sl, r1, lsr #12
   16030:	stmib	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16034:	andcs	r4, sl, r1, lsr #12
   16038:	stmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1603c:	bicle	r2, sl, r0, lsl #30
   16040:	and	r4, r1, lr, lsr #12
   16044:	ldreq	pc, [r6], -r0, lsl #2
   16048:	ldrtmi	r4, [r0], -r9, asr #12
   1604c:	cdp	7, 0, cr15, cr8, cr15, {7}
   16050:			; <UNDEFINED> instruction: 0xf0002800
   16054:	addmi	r8, r5, #179	; 0xb3
   16058:	strcc	sp, [r1], -sl
   1605c:	ldmible	r1!, {r4, r5, r7, r9, lr}^
   16060:	stccc	8, cr15, [r1], {16}
   16064:	mvnle	r2, ip, lsr #22
   16068:	stccc	8, cr15, [r2], {16}
   1606c:	rscle	r2, r9, ip, asr fp
   16070:			; <UNDEFINED> instruction: 0xf10b4683
   16074:			; <UNDEFINED> instruction: 0xf1000217
   16078:	andcs	r0, r0, r6, lsl r1
   1607c:	andscc	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
   16080:	strteq	pc, [r0], -r3, lsr #32
   16084:	vmovcc.8	d1[1], r3
   16088:	svclt	0x00882b09
   1608c:	stmdble	sp!, {r0, r2, r9, sl, fp, sp}^
   16090:			; <UNDEFINED> instruction: 0xf0002800
   16094:	mulcc	r3, r3, r0
   16098:	cdp	7, 1, cr15, cr0, cr15, {7}
   1609c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   160a0:	addhi	pc, ip, r0
   160a4:	andseq	pc, r8, fp, lsl #2
   160a8:	mvfeqdm	f7, f6
   160ac:	teqcs	ip, #51380224	; 0x3100000
   160b0:			; <UNDEFINED> instruction: 0xf8107033
   160b4:	bl	3a10c4 <ftello64@plt+0x39a178>
   160b8:			; <UNDEFINED> instruction: 0xf1a20c01
   160bc:			; <UNDEFINED> instruction: 0xf0220330
   160c0:			; <UNDEFINED> instruction: 0xf1ab0b20
   160c4:	sbcslt	r0, fp, #66560	; 0x10400
   160c8:	svclt	0x00882b09
   160cc:	svceq	0x0005f1bb
   160d0:			; <UNDEFINED> instruction: 0xf04fbf94
   160d4:			; <UNDEFINED> instruction: 0xf04f0b01
   160d8:	ldmdble	r3, {r8, r9, fp}^
   160dc:	movweq	lr, #51974	; 0xcb06
   160e0:			; <UNDEFINED> instruction: 0xf806213e
   160e4:	strbmi	r1, [r2], -ip
   160e8:	strtmi	r4, [r0], -sl, ror #19
   160ec:	andlt	pc, r1, r3, lsl #17
   160f0:			; <UNDEFINED> instruction: 0xf7f04479
   160f4:	ldrtmi	lr, [r0], -lr, lsl #28
   160f8:	b	fec540c0 <ftello64@plt+0xfec4d174>
   160fc:	ldrtmi	r4, [r1], -r6, ror #23
   16100:	andlt	pc, r0, sp, asr #17
   16104:			; <UNDEFINED> instruction: 0x4602447b
   16108:			; <UNDEFINED> instruction: 0xf7f04620
   1610c:			; <UNDEFINED> instruction: 0x4621ebf8
   16110:			; <UNDEFINED> instruction: 0xf7f0203a
   16114:			; <UNDEFINED> instruction: 0x4621e93a
   16118:			; <UNDEFINED> instruction: 0xf7f0203a
   1611c:			; <UNDEFINED> instruction: 0x4621e936
   16120:			; <UNDEFINED> instruction: 0xf7f0200a
   16124:	smmlar	r6, r2, r9, lr
   16128:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
   1612c:	addlt	lr, r3, #48234496	; 0x2e00000
   16130:			; <UNDEFINED> instruction: 0xf43f2b1b
   16134:			; <UNDEFINED> instruction: 0xf7f0aec2
   16138:	strmi	lr, [r1], -ip, asr #26
   1613c:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
   16140:	stc2	0, cr15, [r4], #92	; 0x5c
   16144:			; <UNDEFINED> instruction: 0x4650e6b9
   16148:	blx	ffa54138 <ftello64@plt+0xffa4d1ec>
   1614c:	strmi	r9, [r5], -r5, lsl #20
   16150:	ldrtmi	r4, [r0], -r1, lsl #12
   16154:	ldc2l	7, cr15, [sl], #992	; 0x3e0
   16158:	cmple	r8, r0, lsl #16
   1615c:	stmdacs	r0, {r0, r1, r3, fp, ip, pc}
   16160:			; <UNDEFINED> instruction: 0x4621d03f
   16164:	mcrr	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   16168:	sub	r9, r1, fp, lsl #16
   1616c:	andscc	pc, r0, r2, lsl r8	; <UNPREDICTABLE>
   16170:	strteq	pc, [r0], -r3, lsr #32
   16174:	vmovcc.8	d1[1], r3
   16178:	svclt	0x00882b09
   1617c:	stmle	r7, {r0, r2, r9, sl, fp, sp}
   16180:	ldrb	r3, [fp, -r1]!
   16184:	svclt	0x009c2a39
   16188:	sbcslt	r0, sl, #-1073741818	; 0xc0000006
   1618c:	bcs	11cc5a8 <ftello64@plt+0x11c565c>
   16190:	bcc	e05fe8 <ftello64@plt+0xdff09c>
   16194:	tsteq	r2, r7, asr sl
   16198:			; <UNDEFINED> instruction: 0xf810b2d2
   1619c:	blcs	e651a8 <ftello64@plt+0xe5e25c>
   161a0:	blcc	c46018 <ftello64@plt+0xc3f0cc>
   161a4:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   161a8:	svclt	0x00942b46
   161ac:	blcc	15e4e90 <ftello64@plt+0x15ddf44>
   161b0:	ldrmi	fp, [r3], #-731	; 0xfffffd25
   161b4:			; <UNDEFINED> instruction: 0xf8013002
   161b8:	ldrb	r3, [sl, -r1, lsl #30]!
   161bc:	str	r2, [sl, -r0, lsl #12]
   161c0:			; <UNDEFINED> instruction: 0xf7ef4630
   161c4:	bmi	fee11e84 <ftello64@plt+0xfee0af38>
   161c8:	ldrbtmi	r4, [sl], #-2983	; 0xfffff459
   161cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   161d0:	subsmi	r9, sl, r5, lsl fp
   161d4:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   161d8:	ldc	0, cr11, [sp], #92	; 0x5c
   161dc:	pop	{r1, r8, r9, fp, pc}
   161e0:	ldmibvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   161e4:	strtmi	fp, [r1], -r3, lsr #2
   161e8:			; <UNDEFINED> instruction: 0xf7f0202b
   161ec:	stmdals	fp, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
   161f0:	svc	0x0016f7ef
   161f4:			; <UNDEFINED> instruction: 0xf7ef4628
   161f8:			; <UNDEFINED> instruction: 0xe693ef14
   161fc:	mcrrne	8, 4, r7, r5, cr3
   16200:	svclt	0x00182b00
   16204:	svclt	0x001c2b3a
   16208:	andcs	r2, sl, r0, lsl #2
   1620c:	ldr	sp, [r5], -fp, lsl #2
   16210:			; <UNDEFINED> instruction: 0xf105786b
   16214:	blx	18622 <ftello64@plt+0x116d6>
   16218:	blcs	1e624 <ftello64@plt+0x176d8>
   1621c:	blcs	ec5e84 <ftello64@plt+0xebef38>
   16220:	rschi	pc, r1, r0
   16224:			; <UNDEFINED> instruction: 0xf1a3464d
   16228:	sbcslt	r0, r3, #48, 4
   1622c:	stmible	pc!, {r0, r3, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   16230:	strtmi	lr, [r1], -r4, lsl #12
   16234:			; <UNDEFINED> instruction: 0xf7f02043
   16238:	ldrb	lr, [pc], -r8, lsr #17
   1623c:	rsbcs	r4, r5, r1, lsr #12
   16240:	stmia	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16244:	ldreq	r9, [r8, sl, lsl #22]
   16248:	mcrge	4, 2, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1624c:			; <UNDEFINED> instruction: 0x4621e01b
   16250:			; <UNDEFINED> instruction: 0xf7f02053
   16254:	blls	2d04c4 <ftello64@plt+0x2c9578>
   16258:			; <UNDEFINED> instruction: 0xf57f069b
   1625c:	strb	sl, [r8, pc, asr #28]!
   16260:	subcs	r4, r5, r1, lsr #12
   16264:	ldm	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16268:	ldreq	r9, [sl, sl, lsl #22]
   1626c:	mcrge	4, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   16270:	strtmi	lr, [r1], -sp, ror #15
   16274:			; <UNDEFINED> instruction: 0xf7f02063
   16278:	blls	2d04a0 <ftello64@plt+0x2c9554>
   1627c:	svceq	0x000cf013
   16280:	mrcge	4, 1, APSR_nzcv, cr6, cr15, {1}
   16284:	strtmi	lr, [r1], -ip, ror #15
   16288:			; <UNDEFINED> instruction: 0xf7f02073
   1628c:	blls	2d048c <ftello64@plt+0x2c9540>
   16290:			; <UNDEFINED> instruction: 0xf57f0699
   16294:	strb	sl, [ip, r9, lsr #28]!
   16298:	strtmi	r4, [r1], -r8, lsr #12
   1629c:	bl	feb54264 <ftello64@plt+0xfeb4d318>
   162a0:			; <UNDEFINED> instruction: 0x4621e5bf
   162a4:			; <UNDEFINED> instruction: 0xf7f04628
   162a8:	str	lr, [ip, #2984]!	; 0xba8
   162ac:	andcs	r2, r1, #0, 6
   162b0:	movwcs	lr, #2509	; 0x9cd
   162b4:	stmib	sp, {r2, r3, r4, r5, r6, r9, fp, lr}^
   162b8:	ldrbtmi	r3, [sl], #-770	; 0xfffffcfe
   162bc:	blx	ff2542c0 <ftello64@plt+0xff24d374>
   162c0:	ldr	r4, [ip, #-1664]!	; 0xfffff980
   162c4:			; <UNDEFINED> instruction: 0xf7f04650
   162c8:			; <UNDEFINED> instruction: 0xf7f0ec32
   162cc:	strmi	lr, [r1], -r8, lsr #19
   162d0:			; <UNDEFINED> instruction: 0xf0262006
   162d4:	stmdacs	r0, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   162d8:	mrcge	4, 1, APSR_nzcv, cr10, cr15, {1}
   162dc:			; <UNDEFINED> instruction: 0xf0262006
   162e0:			; <UNDEFINED> instruction: 0x4621fd71
   162e4:	bl	fe2542ac <ftello64@plt+0xfe24d360>
   162e8:	stmdals	fp, {r1, r4, r5, r9, sl, sp, lr, pc}
   162ec:			; <UNDEFINED> instruction: 0xf7fa2102
   162f0:	strmi	pc, [r3], -r9, lsr #18
   162f4:	stmdals	fp, {r1, r2, ip, pc}
   162f8:	bcc	451b20 <ftello64@plt+0x44abd4>
   162fc:	ldcl	7, cr15, [r8], {239}	; 0xef
   16300:	blge	38f7fc <ftello64@plt+0x3888b0>
   16304:	mcr	6, 0, r4, cr8, cr8, {0}
   16308:			; <UNDEFINED> instruction: 0xf01b3a90
   1630c:	blmi	1a14358 <ftello64@plt+0x1a0d40c>
   16310:	ldcge	8, cr5, [r1, #-940]	; 0xfffffc54
   16314:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   16318:			; <UNDEFINED> instruction: 0xf1b8b32b
   1631c:			; <UNDEFINED> instruction: 0xf0400f00
   16320:	bvs	cb654c <ftello64@plt+0xcaf600>
   16324:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
   16328:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1632c:	svclt	0x00082a00
   16330:	blcs	1ef38 <ftello64@plt+0x17fec>
   16334:	addhi	pc, fp, r0, asr #32
   16338:	mlascs	r0, sp, r8, pc	; <UNPREDICTABLE>
   1633c:	movweq	pc, #4107	; 0x100b	; <UNPREDICTABLE>
   16340:	svclt	0x00182a00
   16344:	blcs	1ef4c <ftello64@plt+0x18000>
   16348:			; <UNDEFINED> instruction: 0x4650d070
   1634c:	stc2	7, cr15, [lr, #-1000]!	; 0xfffffc18
   16350:	subsle	r2, pc, r0, lsl #16
   16354:			; <UNDEFINED> instruction: 0xf88d2377
   16358:	ldr	r3, [r6, #-48]!	; 0xffffffd0
   1635c:	rsbscs	r4, r1, r1, lsr #12
   16360:	ldmda	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16364:	smlatbcs	r1, r9, r5, lr
   16368:			; <UNDEFINED> instruction: 0x462a4650
   1636c:	stcl	7, cr15, [r8, #960]!	; 0x3c0
   16370:	bicsle	r2, r2, r0, lsl #16
   16374:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   16378:	sbcle	r2, lr, r0, lsl #22
   1637c:	beq	fe451be4 <ftello64@plt+0xfe44ac98>
   16380:			; <UNDEFINED> instruction: 0xf7ef4629
   16384:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
   16388:	cmncs	r5, #196, 30	; 0x310
   1638c:	eorscc	pc, r0, sp, lsl #17
   16390:	ldcge	7, cr15, [fp, #-252]	; 0xffffff04
   16394:	stmdbmi	r6, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
   16398:	andcs	r2, r0, r5, lsl #4
   1639c:			; <UNDEFINED> instruction: 0xf7ef4479
   163a0:	strmi	lr, [r1], r0, lsl #29
   163a4:			; <UNDEFINED> instruction: 0xf7f04628
   163a8:			; <UNDEFINED> instruction: 0x4601ec14
   163ac:			; <UNDEFINED> instruction: 0xf0174648
   163b0:	str	pc, [r3, #2773]!	; 0xad5
   163b4:	rsbcs	r4, r5, r1, lsr #12
   163b8:	svc	0x00e6f7ef
   163bc:	rsbscs	r4, r3, r1, lsr #12
   163c0:	svc	0x00e2f7ef
   163c4:	rsbcs	r4, r3, r1, lsr #12
   163c8:	svc	0x00def7ef
   163cc:	subcs	r4, r5, r1, lsr #12
   163d0:	svc	0x00daf7ef
   163d4:	subscs	r4, r3, r1, lsr #12
   163d8:	svc	0x00d6f7ef
   163dc:	subcs	r4, r3, r1, lsr #12
   163e0:	svc	0x00d2f7ef
   163e4:	blcs	ecfa14 <ftello64@plt+0xec8ac8>
   163e8:	cfstrsge	mvf15, [r8, #-508]!	; 0xfffffe04
   163ec:	stmdbcs	r0, {r1, r8, sl, ip, sp}
   163f0:	cfstrsge	mvf15, [r4, #-252]!	; 0xffffff04
   163f4:	stmdbmi	pc!, {r0, r1, r3, r6, sl, fp, ip}	; <UNPREDICTABLE>
   163f8:			; <UNDEFINED> instruction: 0x96074499
   163fc:			; <UNDEFINED> instruction: 0x460e4479
   16400:	blcs	9445c <ftello64@plt+0x8d510>
   16404:			; <UNDEFINED> instruction: 0x46204631
   16408:	stc	7, cr15, [r2], {240}	; 0xf0
   1640c:	mvnsle	r4, sp, asr #10
   16410:	ldr	r9, [r3, #-3591]	; 0xfffff1f9
   16414:	strbmi	r9, [r2], -r5, lsl #22
   16418:			; <UNDEFINED> instruction: 0x46304651
   1641c:			; <UNDEFINED> instruction: 0xf918f7f8
   16420:	addlt	fp, r0, #136, 2	; 0x22
   16424:	andsle	r2, r6, r2, ror #16
   16428:	mlascs	r0, sp, r8, pc	; <UNPREDICTABLE>
   1642c:			; <UNDEFINED> instruction: 0xf43f2a00
   16430:	strb	sl, [sl], #3280	; 0xcd0
   16434:			; <UNDEFINED> instruction: 0xf7fa4650
   16438:	stmdacs	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   1643c:	cmncs	r9, #-2147483614	; 0x80000022
   16440:	eorscc	pc, r0, sp, lsl #17
   16444:	cmncs	r5, #-1056964608	; 0xc1000000
   16448:	eorscc	pc, r0, sp, lsl #17
   1644c:	cmncs	r6, #-1124073472	; 0xbd000000
   16450:	eorscc	pc, r0, sp, lsl #17
   16454:	cmncs	lr, #-1191182336	; 0xb9000000
   16458:	eorscc	pc, r0, sp, lsl #17
   1645c:			; <UNDEFINED> instruction: 0xf7efe4b5
   16460:	svclt	0x0000ee38
   16464:	andeq	r8, r4, r8, lsl #24
   16468:	andeq	r0, r0, r4, ror #12
   1646c:	strdeq	r8, [r4], -ip
   16470:	ldrdeq	lr, [r2], -r6
   16474:	andeq	lr, r2, r4, lsl #25
   16478:	andeq	lr, r2, r4, asr #24
   1647c:			; <UNDEFINED> instruction: 0x0002e6be
   16480:	andeq	lr, r2, r4, lsr fp
   16484:	andeq	lr, r2, r6, lsl #22
   16488:	andeq	lr, r2, r2, lsl #22
   1648c:	andeq	lr, r2, r0, lsl fp
   16490:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   16494:	ldrdeq	lr, [r2], -r4
   16498:	andeq	lr, r2, r8, lsr #19
   1649c:	andeq	lr, r2, lr, lsr #18
   164a0:	andeq	lr, r2, r6, lsr r9
   164a4:	andeq	r8, r4, lr, asr r7
   164a8:	strdeq	r3, [r3], -sl
   164ac:	andeq	r0, r0, ip, asr #13
   164b0:	andeq	ip, r2, r8, ror lr
   164b4:	andeq	ip, r2, r8, lsl #11
   164b8:	svcmi	0x00f0e92d
   164bc:	stmdbcs	r0, {r0, r2, r7, ip, sp, pc}
   164c0:	ldmibvc	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   164c4:	svclt	0x00b84607
   164c8:	tstls	r3, r9, asr #4
   164cc:			; <UNDEFINED> instruction: 0xf8dfb3ba
   164d0:	ldrmi	fp, [r0], r0, lsl #1
   164d4:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   164d8:	ldrbtmi	r2, [fp], #1280	; 0x500
   164dc:	strd	r4, [r2], -sl	; <UNPREDICTABLE>
   164e0:	bl	fe5544a4 <ftello64@plt+0xfe54d558>
   164e4:	b	157d0f8 <ftello64@plt+0x15761ac>
   164e8:	ldrbmi	r0, [r1], -r9, lsl #4
   164ec:	streq	pc, [r1, #-261]	; 0xfffffefb
   164f0:	sadd16mi	fp, sl, r8
   164f4:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, lr}
   164f8:			; <UNDEFINED> instruction: 0x4604bf18
   164fc:	ldrtmi	r4, [r8], -r6, lsl #12
   16500:	stc	7, cr15, [r6], {240}	; 0xf0
   16504:			; <UNDEFINED> instruction: 0xf7f04620
   16508:	movwcs	lr, #2218	; 0x8aa
   1650c:	movwls	r4, #1569	; 0x621
   16510:	ldrtmi	r4, [r8], -r2, lsl #12
   16514:	ldmib	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16518:	andcs	r4, sl, r9, lsr r6
   1651c:	svc	0x0034f7ef
   16520:			; <UNDEFINED> instruction: 0xf7ef4630
   16524:			; <UNDEFINED> instruction: 0x4629ed7e
   16528:			; <UNDEFINED> instruction: 0xf7ef4640
   1652c:	strtmi	lr, [r9], -r0, ror #26
   16530:	strbmi	r4, [r0], -r4, lsl #12
   16534:	bicsle	r2, r3, r0, lsl #24
   16538:	pop	{r0, r2, ip, sp, pc}
   1653c:			; <UNDEFINED> instruction: 0x46018ff0
   16540:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   16544:	pop	{r0, r2, ip, sp, pc}
   16548:			; <UNDEFINED> instruction: 0xf7f04ff0
   1654c:	svclt	0x0000ba53
   16550:	ldrdeq	r3, [r3], -sl
   16554:	andeq	lr, r2, r8, lsl r6
   16558:	andeq	lr, r2, sl, lsr #11
   1655c:	svcmi	0x00f0e92d
   16560:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   16564:	strmi	r8, [r2], -r2, lsl #22
   16568:	strmi	r4, [r8], -lr, lsl #12
   1656c:	strcs	r2, [r1, #-256]	; 0xffffff00
   16570:	andls	fp, r9, #159	; 0x9f
   16574:			; <UNDEFINED> instruction: 0x2720f8df
   16578:			; <UNDEFINED> instruction: 0xf8df9307
   1657c:	ldrbtmi	r3, [sl], #-1824	; 0xfffff8e0
   16580:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16584:			; <UNDEFINED> instruction: 0xf04f931d
   16588:			; <UNDEFINED> instruction: 0xf7fa0300
   1658c:			; <UNDEFINED> instruction: 0xf8dff823
   16590:	ldrbtmi	r1, [r9], #-1808	; 0xfffff8f0
   16594:	strtmi	r4, [r0], -r2, lsl #12
   16598:	bl	feed4560 <ftello64@plt+0xfeecd614>
   1659c:			; <UNDEFINED> instruction: 0xf7ef4630
   165a0:	strtmi	lr, [r1], -r8, lsl #31
   165a4:			; <UNDEFINED> instruction: 0xf8df4607
   165a8:	ldrbtmi	r0, [r8], #-1788	; 0xfffff904
   165ac:	b	954574 <ftello64@plt+0x94d628>
   165b0:			; <UNDEFINED> instruction: 0x46204639
   165b4:			; <UNDEFINED> instruction: 0xffeef7fa
   165b8:			; <UNDEFINED> instruction: 0xf7f04638
   165bc:			; <UNDEFINED> instruction: 0x4621e8d8
   165c0:			; <UNDEFINED> instruction: 0xf7ef200a
   165c4:	smlattcs	r0, r2, lr, lr
   165c8:			; <UNDEFINED> instruction: 0xf7ef4630
   165cc:	strtmi	lr, [r1], -r6, ror #24
   165d0:			; <UNDEFINED> instruction: 0xf8df4607
   165d4:	ldrbtmi	r0, [r8], #-1748	; 0xfffff92c
   165d8:	b	3d45a0 <ftello64@plt+0x3cd654>
   165dc:			; <UNDEFINED> instruction: 0x46204639
   165e0:	stc2	7, cr15, [r6, #1004]	; 0x3ec
   165e4:			; <UNDEFINED> instruction: 0xf7f04638
   165e8:			; <UNDEFINED> instruction: 0xf8dfe8c2
   165ec:	strtmi	r3, [r1], -r0, asr #13
   165f0:	ldrbtmi	r2, [fp], #-10
   165f4:	ldrmi	r9, [pc], -r8, lsl #6
   165f8:	ssatvc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   165fc:	cdp	7, 12, cr15, cr4, cr15, {7}
   16600:	and	r4, pc, pc, ror r4	; <UNPREDICTABLE>
   16604:	ldrtmi	r4, [r8], -r1, lsr #12
   16608:	ldmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1660c:	strtmi	r4, [r0], -r1, asr #12
   16610:			; <UNDEFINED> instruction: 0xf7fb3501
   16614:	strbmi	pc, [r0], -sp, ror #26	; <UNPREDICTABLE>
   16618:	stmia	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1661c:	andcs	r4, sl, r1, lsr #12
   16620:	cdp	7, 11, cr15, cr2, cr15, {7}
   16624:	ldrtmi	r4, [r0], -r9, lsr #12
   16628:	ldc	7, cr15, [r6], #-956	; 0xfffffc44
   1662c:	stmdacs	r0, {r7, r9, sl, lr}
   16630:	strmi	sp, [r1], -r8, ror #3
   16634:			; <UNDEFINED> instruction: 0xf7ef4630
   16638:	strtmi	lr, [r1], -r4, lsl #30
   1663c:			; <UNDEFINED> instruction: 0x8674f8df
   16640:	ldrbtmi	r2, [r8], #1793	; 0x701
   16644:			; <UNDEFINED> instruction: 0xf8df4605
   16648:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
   1664c:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16650:	strtmi	r4, [r0], -r9, lsr #12
   16654:	stc2l	7, cr15, [ip, #-1004]	; 0xfffffc14
   16658:			; <UNDEFINED> instruction: 0xf7f04628
   1665c:	strtmi	lr, [r1], -r8, lsl #17
   16660:			; <UNDEFINED> instruction: 0xf7ef200a
   16664:	mul	pc, r2, lr	; <UNPREDICTABLE>
   16668:	strbmi	r4, [r0], -r1, lsr #12
   1666c:	stmib	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16670:	strtmi	r4, [r0], -r9, lsr #12
   16674:			; <UNDEFINED> instruction: 0xf7fb3701
   16678:			; <UNDEFINED> instruction: 0x4628fd3b
   1667c:	ldmda	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16680:	andcs	r4, sl, r1, lsr #12
   16684:	cdp	7, 8, cr15, cr0, cr15, {7}
   16688:			; <UNDEFINED> instruction: 0x46304639
   1668c:	cdp	7, 13, cr15, cr8, cr15, {7}
   16690:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16694:	svcge	0x0019d1e8
   16698:	ldrtmi	r4, [r0], -r1, lsl #12
   1669c:			; <UNDEFINED> instruction: 0x463aab17
   166a0:			; <UNDEFINED> instruction: 0xf7f09306
   166a4:			; <UNDEFINED> instruction: 0xf8dfec4e
   166a8:			; <UNDEFINED> instruction: 0x46210614
   166ac:			; <UNDEFINED> instruction: 0xf7f04478
   166b0:	ldrtmi	lr, [r9], -r4, lsr #19
   166b4:			; <UNDEFINED> instruction: 0xf7fb4620
   166b8:			; <UNDEFINED> instruction: 0xf8dff875
   166bc:	strtmi	r0, [r1], -r4, lsl #12
   166c0:			; <UNDEFINED> instruction: 0xf7f04478
   166c4:			; <UNDEFINED> instruction: 0x463ae99a
   166c8:	ldrtmi	r2, [r0], -r1, lsl #2
   166cc:	ldc	7, cr15, [r8], #-960	; 0xfffffc40
   166d0:			; <UNDEFINED> instruction: 0x46204639
   166d4:			; <UNDEFINED> instruction: 0xf866f7fb
   166d8:	andcs	r4, sl, r1, lsr #12
   166dc:	cdp	7, 5, cr15, cr4, cr15, {7}
   166e0:	ldrtmi	r9, [r0], -r6, lsl #18
   166e4:			; <UNDEFINED> instruction: 0xf848f7fa
   166e8:	stmib	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   166ec:			; <UNDEFINED> instruction: 0x46039a17
   166f0:			; <UNDEFINED> instruction: 0xf0002800
   166f4:			; <UNDEFINED> instruction: 0xf8df823c
   166f8:	strtmi	r1, [r0], -ip, asr #11
   166fc:			; <UNDEFINED> instruction: 0xf7f04479
   16700:	stmdbge	fp, {r3, r8, r9, fp, sp, lr, pc}
   16704:			; <UNDEFINED> instruction: 0xf7ef4630
   16708:	addlt	lr, r3, #75776	; 0x12800
   1670c:	blcs	ea7f30 <ftello64@plt+0xea0fe4>
   16710:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   16714:	ldrtmi	sl, [r0], -ip, lsl #22
   16718:	mcr	6, 0, r4, cr8, cr9, {0}
   1671c:			; <UNDEFINED> instruction: 0xf7f03a90
   16720:	addlt	lr, r3, #14024704	; 0xd60000
   16724:	blcs	ea7f48 <ftello64@plt+0xea0ffc>
   16728:	rscshi	pc, r2, r0, asr #32
   1672c:	movwls	sl, #23310	; 0x5b0e
   16730:	movwls	sl, #19213	; 0x4b0d
   16734:	ldrcc	pc, [r0, #2271]	; 0x8df
   16738:	beq	f52b74 <ftello64@plt+0xf4bc28>
   1673c:	strlt	pc, [ip, #2271]	; 0x8df
   16740:			; <UNDEFINED> instruction: 0xf8df2700
   16744:	ldrbtmi	r9, [fp], #-1420	; 0xfffffa74
   16748:			; <UNDEFINED> instruction: 0x46a844fb
   1674c:	mcr	4, 0, r4, cr8, cr9, {7}
   16750:	eors	r3, fp, r0, lsl sl
   16754:	strbmi	r4, [r8], -r1, lsr #12
   16758:	stmdb	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1675c:	blls	1bc798 <ftello64@plt+0x1b584c>
   16760:	bl	240fb8 <ftello64@plt+0x23a06c>
   16764:	stmdals	lr, {r8, sl}
   16768:	ldmdbge	r1, {r9, ip, pc}
   1676c:	bge	4bb380 <ftello64@plt+0x4b4434>
   16770:	andsls	sl, r1, r6, lsl fp
   16774:	ldmdage	r0, {r1, r8, r9, ip, pc}
   16778:	movwls	sl, #6933	; 0x1b15
   1677c:	ldrls	sl, [r0, #-2835]	; 0xfffff4ed
   16780:			; <UNDEFINED> instruction: 0xf96cf018
   16784:	stmdblt	r8, {r0, r2, r9, sl, lr}^
   16788:	blls	47cfe8 <ftello64@plt+0x47609c>
   1678c:	stmdale	r2, {r1, r3, r4, r7, r9, lr}
   16790:	blcs	33d3e4 <ftello64@plt+0x336498>
   16794:	strbcs	sp, [r1, #-66]	; 0xffffffbe
   16798:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1679c:	bne	452004 <ftello64@plt+0x44b0b8>
   167a0:	andcs	r2, r0, r5, lsl #4
   167a4:	ldcl	7, cr15, [ip], #-956	; 0xfffffc44
   167a8:	strtmi	r4, [r8], -r3, lsl #12
   167ac:			; <UNDEFINED> instruction: 0xf7f0461d
   167b0:			; <UNDEFINED> instruction: 0xf8dfea10
   167b4:	andcs	r3, r0, #32, 10	; 0x8000000
   167b8:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   167bc:	strls	r4, [r0, #-1147]	; 0xfffffb85
   167c0:	andls	r4, r1, r9, ror r4
   167c4:			; <UNDEFINED> instruction: 0xf7f04620
   167c8:	strcc	lr, [r1, -r4, lsr #21]
   167cc:	ldrtmi	r9, [r9], -r5, lsl #22
   167d0:	ldrtmi	r9, [r0], -r4, lsl #20
   167d4:	movwcs	r9, #769	; 0x301
   167d8:	ldrbmi	r9, [r2], -r0, lsl #4
   167dc:	bl	1ed47a4 <ftello64@plt+0x1ecd858>
   167e0:	stmdals	pc, {r4, r5, r7, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   167e4:			; <UNDEFINED> instruction: 0xf7ef4659
   167e8:	stmdacs	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   167ec:			; <UNDEFINED> instruction: 0xf1b8d1ed
   167f0:			; <UNDEFINED> instruction: 0xd1af0f00
   167f4:	ldrtmi	r4, [r0], -r1, asr #12
   167f8:	b	13d47c0 <ftello64@plt+0x13cd874>
   167fc:	stmdacs	r0, {r7, r9, sl, lr}
   16800:			; <UNDEFINED> instruction: 0xf8dfd1a8
   16804:	vqshl.s8	<illegal reg q9.5>, q4, q8
   16808:			; <UNDEFINED> instruction: 0xf8df42d5
   1680c:			; <UNDEFINED> instruction: 0xf8df14d4
   16810:	ldrbtmi	r0, [fp], #-1236	; 0xfffffb2c
   16814:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16818:	bl	1ed47e0 <ftello64@plt+0x1ecd894>
   1681c:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   16820:			; <UNDEFINED> instruction: 0xf8df4602
   16824:	strtmi	r1, [r0], -r8, asr #9
   16828:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1682c:	b	1c547f4 <ftello64@plt+0x1c4d8a8>
   16830:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   16834:			; <UNDEFINED> instruction: 0x46209910
   16838:	ldrbtmi	r9, [fp], #-2582	; 0xfffff5ea
   1683c:			; <UNDEFINED> instruction: 0xf7f09500
   16840:			; <UNDEFINED> instruction: 0xf8dfe85e
   16844:			; <UNDEFINED> instruction: 0x462104b0
   16848:			; <UNDEFINED> instruction: 0xf7f04478
   1684c:	sbfx	lr, r6, #17, #29
   16850:	bne	fe4520b8 <ftello64@plt+0xfe44b16c>
   16854:			; <UNDEFINED> instruction: 0xf7ef4630
   16858:	addlt	lr, r3, #1376	; 0x560
   1685c:	blcs	ea8078 <ftello64@plt+0xea112c>
   16860:	sbcshi	pc, sp, r0, asr #32
   16864:	ldmdbge	r5, {r1, r2, r4, r9, fp, sp, pc}
   16868:			; <UNDEFINED> instruction: 0xf7ef4630
   1686c:			; <UNDEFINED> instruction: 0x4605ef54
   16870:			; <UNDEFINED> instruction: 0xf0402800
   16874:	blls	576c64 <ftello64@plt+0x56fd18>
   16878:	teqle	r4, r0, lsl #22
   1687c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16880:	ldmpl	r7, {r3, r9, fp, ip, pc}^
   16884:	blcs	31d78 <ftello64@plt+0x2ae2c>
   16888:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   1688c:	ldrtmi	r2, [r0], -r0, lsl #2
   16890:	mcr2	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   16894:	strmi	r4, [r2], -r5, lsl #12
   16898:			; <UNDEFINED> instruction: 0xf0002800
   1689c:			; <UNDEFINED> instruction: 0xf8df8165
   168a0:			; <UNDEFINED> instruction: 0x4620145c
   168a4:			; <UNDEFINED> instruction: 0xf7f04479
   168a8:			; <UNDEFINED> instruction: 0x4628ea34
   168ac:	bl	fee54870 <ftello64@plt+0xfee4d924>
   168b0:	blcs	31ea4 <ftello64@plt+0x2af58>
   168b4:	msrhi	CPSR_fsc, r0, asr #32
   168b8:	blcs	3d4dc <ftello64@plt+0x36590>
   168bc:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   168c0:	blcs	3d570 <ftello64@plt+0x36624>
   168c4:	rschi	pc, r4, r0, asr #32
   168c8:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   168cc:	ldrbtmi	r4, [sl], #-3059	; 0xfffff40d
   168d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   168d4:	subsmi	r9, sl, sp, lsl fp
   168d8:	bicshi	pc, fp, r0, asr #32
   168dc:	ldc	0, cr11, [sp], #124	; 0x7c
   168e0:	pop	{r1, r8, r9, fp, pc}
   168e4:			; <UNDEFINED> instruction: 0xf8df8ff0
   168e8:			; <UNDEFINED> instruction: 0x4621041c
   168ec:			; <UNDEFINED> instruction: 0xf7f04478
   168f0:	bls	5d0b08 <ftello64@plt+0x5c9bbc>
   168f4:			; <UNDEFINED> instruction: 0xf0001c53
   168f8:			; <UNDEFINED> instruction: 0xf8df8177
   168fc:	strtmi	r1, [r0], -ip, lsl #8
   16900:			; <UNDEFINED> instruction: 0xf7f04479
   16904:	strtmi	lr, [r1], -r6, lsl #20
   16908:			; <UNDEFINED> instruction: 0xf7ef200a
   1690c:			; <UNDEFINED> instruction: 0xe7b5ed3e
   16910:			; <UNDEFINED> instruction: 0x462148fe
   16914:			; <UNDEFINED> instruction: 0xf7f04478
   16918:	svccs	0x0000e870
   1691c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   16920:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   16924:	svceq	0x0000f1ba
   16928:	svcmi	0x00f9d048
   1692c:	blmi	ffe5ee1c <ftello64@plt+0xffe57ed0>
   16930:	strls	r4, [r4, #-1151]	; 0xfffffb81
   16934:	sxtahmi	r4, r9, fp, ror #8
   16938:			; <UNDEFINED> instruction: 0x46384657
   1693c:			; <UNDEFINED> instruction: 0xf7ef461d
   16940:	strmi	lr, [r2], sl, asr #29
   16944:			; <UNDEFINED> instruction: 0x46d3b3b8
   16948:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1694c:	blhi	94980 <ftello64@plt+0x8da34>
   16950:	stmdblt	r8!, {r3, r5, fp, sp, lr}
   16954:			; <UNDEFINED> instruction: 0xf108e00f
   16958:			; <UNDEFINED> instruction: 0xf8590801
   1695c:	cmplt	r0, r8, lsr r0
   16960:			; <UNDEFINED> instruction: 0xf7ef4639
   16964:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
   16968:	blmi	ffb0b144 <ftello64@plt+0xffb041f8>
   1696c:	bl	e7b60 <ftello64@plt+0xe0c14>
   16970:			; <UNDEFINED> instruction: 0xf8d808c8
   16974:	ldrtmi	r7, [r8], -r4
   16978:			; <UNDEFINED> instruction: 0xf7f04621
   1697c:			; <UNDEFINED> instruction: 0xf89ae83e
   16980:	blcs	10e298c <ftello64@plt+0x10dba40>
   16984:	stmiami	r5!, {r2, ip, lr, pc}^
   16988:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1698c:	ldmda	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16990:	tstcs	sl, r8, asr r6
   16994:	cdp	7, 9, cr15, cr14, cr15, {7}
   16998:	cmnlt	r0, r7, lsl #12
   1699c:	strcc	r4, [r1, -r0, ror #17]
   169a0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   169a4:	stmda	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   169a8:			; <UNDEFINED> instruction: 0x4638213a
   169ac:	cdp	7, 9, cr15, cr2, cr15, {7}
   169b0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   169b4:	stflsd	f5, [r4, #-796]	; 0xfffffce4
   169b8:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   169bc:			; <UNDEFINED> instruction: 0xf7ef4650
   169c0:			; <UNDEFINED> instruction: 0x4621eb30
   169c4:			; <UNDEFINED> instruction: 0xf7ef200a
   169c8:	strt	lr, [pc], r0, ror #25
   169cc:			; <UNDEFINED> instruction: 0x462148d5
   169d0:			; <UNDEFINED> instruction: 0xf7f04478
   169d4:	svccs	0x0000e812
   169d8:	rschi	pc, r8, r0, asr #32
   169dc:	ldrbeq	r9, [sl, fp, lsl #22]
   169e0:	mrshi	pc, (UNDEF: 87)	; <UNPREDICTABLE>
   169e4:			; <UNDEFINED> instruction: 0xf100079f
   169e8:	smmlaeq	r8, r9, r1, r8
   169ec:	tsthi	pc, r0, lsl #2	; <UNPREDICTABLE>
   169f0:			; <UNDEFINED> instruction: 0xf1000719
   169f4:	ldrbeq	r8, [sl], r5, lsr #2
   169f8:	msrhi	CPSR_fxc, r0, lsl #2
   169fc:			; <UNDEFINED> instruction: 0xf100069f
   16a00:			; <UNDEFINED> instruction: 0x06588131
   16a04:	mrshi	pc, (UNDEF: 19)	; <UNPREDICTABLE>
   16a08:			; <UNDEFINED> instruction: 0xf1000619
   16a0c:	ldrbeq	r8, [sl, #249]	; 0xf9
   16a10:	rscshi	pc, r0, r0, lsl #2
   16a14:	andcs	r4, sl, r1, lsr #12
   16a18:	ldc	7, cr15, [r6], #956	; 0x3bc
   16a1c:	stmiami	r2, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   16a20:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16a24:	svc	0x00e8f7ef
   16a28:			; <UNDEFINED> instruction: 0xf0402d00
   16a2c:	stcls	0, cr8, [ip, #-844]	; 0xfffffcb4
   16a30:	cmplt	r3, fp, lsr #16
   16a34:	blcs	29f2ec <ftello64@plt+0x2983a0>
   16a38:	eorvc	fp, sl, r8, lsl #30
   16a3c:	svccc	0x0001f815
   16a40:	mvnsle	r2, r0, lsl #22
   16a44:	strtmi	r9, [r8], -ip, lsl #26
   16a48:	cdp	7, 0, cr15, cr8, cr15, {7}
   16a4c:	strtmi	r2, [r9], -r0, lsl #6
   16a50:	strmi	r9, [r2], -r0, lsl #6
   16a54:			; <UNDEFINED> instruction: 0xf7ef4620
   16a58:	stmdals	ip, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   16a5c:	b	ff854a20 <ftello64@plt+0xff84dad4>
   16a60:	andcs	r4, sl, r1, lsr #12
   16a64:	ldc	7, cr15, [r0], {239}	; 0xef
   16a68:	ldmmi	r0!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   16a6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16a70:	svc	0x00c2f7ef
   16a74:	blcs	6c3528 <ftello64@plt+0x6bc5dc>
   16a78:	addshi	pc, r2, r0
   16a7c:			; <UNDEFINED> instruction: 0xf7f04628
   16a80:	stmibmi	fp!, {r3, r5, r7, fp, sp, lr, pc}
   16a84:			; <UNDEFINED> instruction: 0x46024479
   16a88:			; <UNDEFINED> instruction: 0xf7f04620
   16a8c:	ldr	lr, [sl, -r2, asr #18]!
   16a90:	movwcs	r4, #2728	; 0xaa8
   16a94:	ldrtmi	r2, [r1], -r1, lsl #14
   16a98:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   16a9c:	stmdals	r9, {r1, r8, r9, ip, sp}
   16aa0:	strls	r9, [r0, -r1, lsl #8]
   16aa4:	mrc2	7, 6, pc, cr4, cr14, {7}
   16aa8:	stmibmi	r3!, {r1, r2, r9, fp, ip, pc}
   16aac:	andls	r4, r0, #61865984	; 0x3b00000
   16ab0:	bge	627c9c <ftello64@plt+0x620d50>
   16ab4:	ldrtmi	r4, [r0], -r5, lsl #12
   16ab8:	cdp	7, 15, cr15, cr4, cr15, {7}
   16abc:	cmple	r9, r0, lsl #16
   16ac0:	blcs	3d724 <ftello64@plt+0x367d8>
   16ac4:			; <UNDEFINED> instruction: 0xf89dd059
   16ac8:	blcs	22c50 <ftello64@plt+0x1bd04>
   16acc:	sbcshi	pc, fp, r0, asr #32
   16ad0:	cmple	fp, r0, lsl #26
   16ad4:			; <UNDEFINED> instruction: 0x46204999
   16ad8:			; <UNDEFINED> instruction: 0xf7f04479
   16adc:	usat	lr, #19, sl, lsl #18
   16ae0:			; <UNDEFINED> instruction: 0xf7f94630
   16ae4:	bls	1d6358 <ftello64@plt+0x1cf40c>
   16ae8:	strmi	r4, [r1], -r5, lsl #12
   16aec:			; <UNDEFINED> instruction: 0xf7f89809
   16af0:	ldmdblt	r8!, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
   16af4:	teqlt	r0, r7, lsl r8
   16af8:			; <UNDEFINED> instruction: 0x46024991
   16afc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16b00:	stmdb	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16b04:			; <UNDEFINED> instruction: 0xf7ef9817
   16b08:	strtmi	lr, [r8], -ip, lsl #21
   16b0c:	b	fe254ad0 <ftello64@plt+0xfe24db84>
   16b10:			; <UNDEFINED> instruction: 0x4630e6d6
   16b14:	mcr2	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
   16b18:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16b1c:	mcrge	4, 6, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   16b20:	strmi	r4, [r2], -r8, lsl #19
   16b24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16b28:	ldm	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b2c:			; <UNDEFINED> instruction: 0xf7ef4628
   16b30:			; <UNDEFINED> instruction: 0xe6c1ea78
   16b34:	ldrtmi	r2, [r0], -r1, lsl #2
   16b38:	ldc2	7, cr15, [sl], #996	; 0x3e4
   16b3c:	strmi	r4, [r2], -r5, lsl #12
   16b40:			; <UNDEFINED> instruction: 0xf0002800
   16b44:	stmibmi	r0, {r0, r2, r3, r4, r7, pc}
   16b48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16b4c:	stmia	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b50:			; <UNDEFINED> instruction: 0xf7ef4628
   16b54:	tstcs	r0, r6, ror #20
   16b58:			; <UNDEFINED> instruction: 0xf7f94630
   16b5c:	strmi	pc, [r5], -r9, lsr #25
   16b60:	stmdacs	r0, {r1, r9, sl, lr}
   16b64:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {3}
   16b68:	ldrbtmi	r4, [sl], #-2680	; 0xfffff588
   16b6c:	blmi	1e505d0 <ftello64@plt+0x1e49684>
   16b70:	strb	r4, [r0, #1147]	; 0x47b
   16b74:	blcs	703588 <ftello64@plt+0x6fc63c>
   16b78:			; <UNDEFINED> instruction: 0xf7f0d0aa
   16b7c:	strmi	lr, [r1], -sl, lsr #16
   16b80:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
   16b84:			; <UNDEFINED> instruction: 0xff82f016
   16b88:	adcle	r2, r3, r0, lsl #26
   16b8c:			; <UNDEFINED> instruction: 0xf7f04628
   16b90:	ldmdbmi	r1!, {r5, fp, sp, lr, pc}^
   16b94:			; <UNDEFINED> instruction: 0x46024479
   16b98:			; <UNDEFINED> instruction: 0xf7f04620
   16b9c:			; <UNDEFINED> instruction: 0xe693e8ba
   16ba0:	strtmi	r4, [r0], -lr, ror #18
   16ba4:			; <UNDEFINED> instruction: 0xf7f04479
   16ba8:			; <UNDEFINED> instruction: 0xe6ace8b4
   16bac:			; <UNDEFINED> instruction: 0xf7f04638
   16bb0:	stmdbmi	fp!, {r4, fp, sp, lr, pc}^
   16bb4:			; <UNDEFINED> instruction: 0x46024479
   16bb8:			; <UNDEFINED> instruction: 0xf7f04620
   16bbc:	str	lr, [r9, -sl, lsr #17]!
   16bc0:			; <UNDEFINED> instruction: 0xf7f04638
   16bc4:	stmdbmi	r7!, {r1, r2, fp, sp, lr, pc}^
   16bc8:			; <UNDEFINED> instruction: 0x46024479
   16bcc:			; <UNDEFINED> instruction: 0xf7f04620
   16bd0:	ldrbt	lr, [r6], r0, lsr #17
   16bd4:			; <UNDEFINED> instruction: 0xf7ef4628
   16bd8:	stmdbmi	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   16bdc:			; <UNDEFINED> instruction: 0x46024479
   16be0:			; <UNDEFINED> instruction: 0xf7f04620
   16be4:			; <UNDEFINED> instruction: 0xe73be896
   16be8:	strtmi	r4, [r1], -r0, ror #16
   16bec:			; <UNDEFINED> instruction: 0xf7ef4478
   16bf0:	str	lr, [r8], r4, lsl #30
   16bf4:			; <UNDEFINED> instruction: 0x4621485e
   16bf8:			; <UNDEFINED> instruction: 0xf7ef4478
   16bfc:			; <UNDEFINED> instruction: 0xe709eefe
   16c00:			; <UNDEFINED> instruction: 0x4621485c
   16c04:			; <UNDEFINED> instruction: 0xf7ef4478
   16c08:	blls	3127f0 <ftello64@plt+0x30b8a4>
   16c0c:	ldmdami	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   16c10:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16c14:	cdp	7, 15, cr15, cr0, cr15, {7}
   16c18:	ldrbt	r9, [r5], fp, lsl #22
   16c1c:			; <UNDEFINED> instruction: 0x46214857
   16c20:			; <UNDEFINED> instruction: 0xf7ef4478
   16c24:	blls	3127d4 <ftello64@plt+0x30b888>
   16c28:			; <UNDEFINED> instruction: 0xf57f0758
   16c2c:	ldmdami	r4, {r0, r5, r6, r7, r9, sl, fp, sp, pc}^
   16c30:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16c34:	cdp	7, 14, cr15, cr0, cr15, {7}
   16c38:	ldreq	r9, [r9, -fp, lsl #22]
   16c3c:	mrcge	5, 6, APSR_nzcv, cr11, cr15, {3}
   16c40:			; <UNDEFINED> instruction: 0x46214850
   16c44:			; <UNDEFINED> instruction: 0xf7ef4478
   16c48:	blls	3127b0 <ftello64@plt+0x30b864>
   16c4c:			; <UNDEFINED> instruction: 0xf57f06da
   16c50:	stmdami	sp, {r0, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
   16c54:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16c58:	cdp	7, 12, cr15, cr14, cr15, {7}
   16c5c:	ldreq	r9, [pc], fp, lsl #22
   16c60:	mcrge	5, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   16c64:	strtmi	r4, [r1], -r9, asr #16
   16c68:			; <UNDEFINED> instruction: 0xf7ef4478
   16c6c:	blls	31278c <ftello64@plt+0x30b840>
   16c70:	stmdami	r7, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
   16c74:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16c78:	cdp	7, 11, cr15, cr14, cr15, {7}
   16c7c:	ldrt	r9, [r1], fp, lsl #22
   16c80:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
   16c84:	stmdami	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   16c88:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   16c8c:	cdp	7, 11, cr15, cr4, cr15, {7}
   16c90:			; <UNDEFINED> instruction: 0xf7efe71e
   16c94:	svclt	0x0000ea1e
   16c98:	andeq	r8, r4, sl, lsr #7
   16c9c:	andeq	r0, r0, r4, ror #12
   16ca0:	andeq	lr, r2, lr, ror #10
   16ca4:	andeq	lr, r2, lr, ror #10
   16ca8:	andeq	lr, r2, r2, asr r5
   16cac:	andeq	r8, r4, r6, lsr r3
   16cb0:	andeq	lr, r2, r8, lsr r5
   16cb4:	strdeq	lr, [r2], -r6
   16cb8:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   16cbc:	andeq	lr, r2, ip, lsr #9
   16cc0:	andeq	lr, r2, r8, lsr #9
   16cc4:	andeq	lr, r2, r8, ror r4
   16cc8:	andeq	lr, r2, sl, ror #10
   16ccc:	andeq	lr, r2, r8, lsr #10
   16cd0:	andeq	lr, r2, r4, asr r5
   16cd4:	strdeq	r2, [r3], -r8
   16cd8:	strdeq	lr, [r2], -ip
   16cdc:	andeq	pc, r2, sl, lsl #14
   16ce0:	andeq	lr, r2, ip, ror #8
   16ce4:	andeq	lr, r2, lr, ror r4
   16ce8:	andeq	r2, r3, ip, lsl #29
   16cec:	muleq	r2, lr, r4
   16cf0:	muleq	r2, r6, r4
   16cf4:	andeq	lr, r2, ip, lsl #9
   16cf8:	andeq	r0, r0, ip, asr #13
   16cfc:	andeq	lr, r2, r4, ror #8
   16d00:	andeq	r8, r4, sl, asr r0
   16d04:	andeq	lr, r2, r0, lsr #9
   16d08:	andeq	sp, r2, r4, asr #30
   16d0c:	andeq	lr, r2, r0, lsr r3
   16d10:	andeq	r9, r4, r8, lsr #32
   16d14:	andeq	r9, r4, r4, lsr #32
   16d18:	andeq	r8, r4, ip, ror #31
   16d1c:	ldrdeq	lr, [r2], -r6
   16d20:	andeq	r8, r2, r2, lsr #32
   16d24:	andeq	lr, r2, r0, asr #3
   16d28:			; <UNDEFINED> instruction: 0x0002e2b6
   16d2c:	andeq	lr, r2, lr, lsl r3
   16d30:	ldrdeq	lr, [r2], -r0
   16d34:	andeq	r2, r3, ip, lsl ip
   16d38:	andeq	sp, r2, r8, lsr #21
   16d3c:	andeq	lr, r2, ip, ror r2
   16d40:	andeq	lr, r2, r2, lsr r2
   16d44:	strdeq	lr, [r2], -r6
   16d48:	andeq	lr, r2, sl, lsr #3
   16d4c:	andeq	sp, r2, lr, lsl #31
   16d50:	muleq	r3, r4, r6
   16d54:	strdeq	sp, [r2], -r2
   16d58:	ldrdeq	lr, [r2], -ip
   16d5c:	muleq	r2, r4, r2
   16d60:	andeq	sp, r2, ip, ror #31
   16d64:	andeq	lr, r2, ip, lsl #1
   16d68:	andeq	lr, r2, r8, ror r0
   16d6c:	strdeq	lr, [r2], -ip
   16d70:	andeq	lr, r2, ip, lsr r0
   16d74:	andeq	lr, r2, r0, lsr #32
   16d78:	andeq	lr, r2, r6
   16d7c:	andeq	sp, r2, r4, lsr #31
   16d80:	andeq	sp, r2, r2, lsr #31
   16d84:	andeq	sp, r2, r4, lsr #31
   16d88:	andeq	sp, r2, r6, lsr #31
   16d8c:	andeq	sp, r2, r4, lsr #31
   16d90:	andeq	sp, r2, sl, lsr pc
   16d94:	andeq	sp, r2, r6, ror lr
   16d98:	strheq	lr, [r2], -sl
   16d9c:	svcmi	0x00f0e92d
   16da0:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   16da4:	ldrmi	r8, [r6], -r6, lsl #22
   16da8:	strmi	r4, [r2], -fp, lsl #12
   16dac:	ldrtmi	r2, [r0], -r0, lsl #2
   16db0:	mrrchi	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   16db4:	adclt	r2, r9, r1, lsl #14
   16db8:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   16dbc:			; <UNDEFINED> instruction: 0xf8df320a
   16dc0:			; <UNDEFINED> instruction: 0xf8df2c54
   16dc4:	ldrbtmi	r3, [sl], #-3156	; 0xfffff3ac
   16dc8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16dcc:			; <UNDEFINED> instruction: 0xf04f9327
   16dd0:			; <UNDEFINED> instruction: 0xf7f90300
   16dd4:			; <UNDEFINED> instruction: 0xf8dffbff
   16dd8:	ldrbtmi	r1, [r9], #-3140	; 0xfffff3bc
   16ddc:	strtmi	r4, [r0], -r2, lsl #12
   16de0:	svc	0x0096f7ef
   16de4:			; <UNDEFINED> instruction: 0xf7ef4630
   16de8:	strtmi	lr, [r1], -r4, ror #22
   16dec:			; <UNDEFINED> instruction: 0xf8df4603
   16df0:	movwls	r0, #64560	; 0xfc30
   16df4:			; <UNDEFINED> instruction: 0xf7ef4478
   16df8:	stmdbls	pc, {r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   16dfc:			; <UNDEFINED> instruction: 0xf7fa4620
   16e00:	stmdals	pc, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   16e04:	ldc	7, cr15, [r2], #956	; 0x3bc
   16e08:	andcs	r4, sl, r1, lsr #12
   16e0c:	b	fef54dd0 <ftello64@plt+0xfef4de84>
   16e10:	tstcs	r0, r0, lsr r6
   16e14:	stmda	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e18:	strmi	r4, [r5], -r1, lsr #12
   16e1c:	stceq	8, cr15, [r4], {223}	; 0xdf
   16e20:			; <UNDEFINED> instruction: 0xf7ef4478
   16e24:	strtmi	lr, [r9], -sl, ror #27
   16e28:			; <UNDEFINED> instruction: 0xf7fe4620
   16e2c:	qsaxmi	pc, r8, r1	; <UNPREDICTABLE>
   16e30:	ldc	7, cr15, [ip], {239}	; 0xef
   16e34:	andcs	r4, sl, r1, lsr #12
   16e38:	b	fe9d4dfc <ftello64@plt+0xfe9cdeb0>
   16e3c:	strtmi	lr, [r1], -pc
   16e40:			; <UNDEFINED> instruction: 0xf7ef4640
   16e44:			; <UNDEFINED> instruction: 0x4629edda
   16e48:	strcc	r4, [r1, -r0, lsr #12]
   16e4c:			; <UNDEFINED> instruction: 0xff40f7fe
   16e50:			; <UNDEFINED> instruction: 0xf7ef4628
   16e54:	strtmi	lr, [r1], -ip, lsl #25
   16e58:			; <UNDEFINED> instruction: 0xf7ef200a
   16e5c:			; <UNDEFINED> instruction: 0x4639ea96
   16e60:			; <UNDEFINED> instruction: 0xf7ef4630
   16e64:			; <UNDEFINED> instruction: 0x4605e81a
   16e68:	mvnle	r2, r0, lsl #16
   16e6c:	ldrtmi	r4, [r0], -r1, lsl #12
   16e70:	b	ff9d4e34 <ftello64@plt+0xff9cdee8>
   16e74:	strcs	r4, [r1, #-1569]	; 0xfffff9df
   16e78:	strmi	r4, [r7], -r8, lsr #13
   16e7c:	bleq	fea55200 <ftello64@plt+0xfea4e2b4>
   16e80:			; <UNDEFINED> instruction: 0xf7ef4478
   16e84:			; <UNDEFINED> instruction: 0x4639edba
   16e88:			; <UNDEFINED> instruction: 0xf7fe4620
   16e8c:	ldrtmi	pc, [r8], -r1, lsr #30	; <UNPREDICTABLE>
   16e90:	blvc	fe655214 <ftello64@plt+0xfe64e2c8>
   16e94:	stcl	7, cr15, [sl], #-956	; 0xfffffc44
   16e98:	andcs	r4, sl, r1, lsr #12
   16e9c:	b	1d54e60 <ftello64@plt+0x1d4df14>
   16ea0:	ands	r4, r0, pc, ror r4
   16ea4:	ldrtmi	r4, [r8], -r1, lsr #12
   16ea8:	stc	7, cr15, [r6, #956]!	; 0x3bc
   16eac:	strtmi	r4, [r0], -r9, lsr #12
   16eb0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   16eb4:			; <UNDEFINED> instruction: 0xff0cf7fe
   16eb8:			; <UNDEFINED> instruction: 0xf7ef4628
   16ebc:			; <UNDEFINED> instruction: 0x4621ec58
   16ec0:			; <UNDEFINED> instruction: 0xf7ef200a
   16ec4:	strbmi	lr, [r1], -r2, ror #20
   16ec8:			; <UNDEFINED> instruction: 0xf7ef4630
   16ecc:			; <UNDEFINED> instruction: 0x4605eaba
   16ed0:	mvnle	r2, r0, lsl #16
   16ed4:	andls	r4, r5, r1, lsl #12
   16ed8:			; <UNDEFINED> instruction: 0xf7f94630
   16edc:	strmi	pc, [r5], -r9, ror #21
   16ee0:	stmdacs	r0, {r1, r9, sl, lr}
   16ee4:	ldrbhi	pc, [r9], #0	; <UNPREDICTABLE>
   16ee8:	blne	115526c <ftello64@plt+0x114e320>
   16eec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16ef0:	svc	0x000ef7ef
   16ef4:			; <UNDEFINED> instruction: 0xf7ef4628
   16ef8:			; <UNDEFINED> instruction: 0x2101e894
   16efc:			; <UNDEFINED> instruction: 0xf7f94630
   16f00:			; <UNDEFINED> instruction: 0x4605fad7
   16f04:	stmdacs	r0, {r1, r9, sl, lr}
   16f08:	strbhi	pc, [r3], #0	; <UNPREDICTABLE>
   16f0c:	blne	955290 <ftello64@plt+0x94e344>
   16f10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16f14:	cdp	7, 15, cr15, cr12, cr15, {7}
   16f18:			; <UNDEFINED> instruction: 0xf7ef4628
   16f1c:	ldrtmi	lr, [r0], -r2, lsl #17
   16f20:	stc2	7, cr15, [ip], #996	; 0x3e4
   16f24:	strmi	r4, [r2], -r5, lsl #12
   16f28:			; <UNDEFINED> instruction: 0xf0002800
   16f2c:			; <UNDEFINED> instruction: 0xf8df84ae
   16f30:	strtmi	r1, [r0], -r8, lsl #22
   16f34:			; <UNDEFINED> instruction: 0xf7ef4479
   16f38:	strtmi	lr, [r8], -ip, ror #29
   16f3c:	ldmda	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16f40:			; <UNDEFINED> instruction: 0xf7f94630
   16f44:	strmi	pc, [r5], -fp, ror #23
   16f48:	stmdacs	r0, {r1, r9, sl, lr}
   16f4c:	ldrhi	pc, [r9], #0
   16f50:	bne	ffa552d4 <ftello64@plt+0xffa4e388>
   16f54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16f58:	cdp	7, 13, cr15, cr10, cr15, {7}
   16f5c:	stcge	6, cr4, [r3, #-160]!	; 0xffffff60
   16f60:	ldmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16f64:	ldrtmi	r2, [r0], -r0, lsl #2
   16f68:			; <UNDEFINED> instruction: 0xf7ef462a
   16f6c:			; <UNDEFINED> instruction: 0xf8dfefea
   16f70:			; <UNDEFINED> instruction: 0x46210ad0
   16f74:			; <UNDEFINED> instruction: 0xf7ef4478
   16f78:	strtmi	lr, [r9], -r0, asr #26
   16f7c:			; <UNDEFINED> instruction: 0xf7fa4620
   16f80:			; <UNDEFINED> instruction: 0x4621fc11
   16f84:			; <UNDEFINED> instruction: 0xf7ef200a
   16f88:			; <UNDEFINED> instruction: 0xf8dfea00
   16f8c:			; <UNDEFINED> instruction: 0x46210ab8
   16f90:			; <UNDEFINED> instruction: 0xf7ef4478
   16f94:			; <UNDEFINED> instruction: 0x462aed32
   16f98:	ldrtmi	r2, [r0], -r1, lsl #2
   16f9c:	svc	0x00d0f7ef
   16fa0:	strtmi	r4, [r0], -r9, lsr #12
   16fa4:	blx	fffd4f96 <ftello64@plt+0xfffce04a>
   16fa8:	andcs	r4, sl, r1, lsr #12
   16fac:	stmib	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16fb0:			; <UNDEFINED> instruction: 0xf7ef4630
   16fb4:			; <UNDEFINED> instruction: 0x2100edbc
   16fb8:			; <UNDEFINED> instruction: 0xf7fe9016
   16fbc:	bls	5d6928 <ftello64@plt+0x5cf9dc>
   16fc0:			; <UNDEFINED> instruction: 0xf0002800
   16fc4:			; <UNDEFINED> instruction: 0xf8df8458
   16fc8:			; <UNDEFINED> instruction: 0xf8df3a80
   16fcc:	ldrbtmi	r1, [fp], #-2688	; 0xfffff580
   16fd0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   16fd4:	stfges	f0, [r2, #-0]
   16fd8:	bne	1d5535c <ftello64@plt+0x1d4e410>
   16fdc:	strls	r4, [r9, #-1568]	; 0xfffff9e0
   16fe0:			; <UNDEFINED> instruction: 0xf7ef4479
   16fe4:			; <UNDEFINED> instruction: 0x4629ee96
   16fe8:			; <UNDEFINED> instruction: 0xf7f94630
   16fec:			; <UNDEFINED> instruction: 0xf7effbc5
   16ff0:	bls	8d2420 <ftello64@plt+0x8cb4d4>
   16ff4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   16ff8:	ldrthi	pc, [r9], #-0	; <UNPREDICTABLE>
   16ffc:	bne	1555380 <ftello64@plt+0x154e434>
   17000:	ldcge	6, cr4, [r0, #-128]	; 0xffffff80
   17004:			; <UNDEFINED> instruction: 0xf7ef4479
   17008:			; <UNDEFINED> instruction: 0xf8dfee84
   1700c:	strtmi	r0, [r1], -ip, asr #20
   17010:			; <UNDEFINED> instruction: 0xf7ef4478
   17014:			; <UNDEFINED> instruction: 0x462aecf2
   17018:	ldrtmi	r2, [r0], -r0, lsl #2
   1701c:	svc	0x0020f7ef
   17020:			; <UNDEFINED> instruction: 0xf0002800
   17024:	addlt	r8, r0, #236, 6	; 0xb0000003
   17028:	ldmdacs	sl!, {r0, r5, r9, sl, lr}
   1702c:	orrshi	pc, r9, r0, asr #32
   17030:	beq	a553b4 <ftello64@plt+0xa4e468>
   17034:			; <UNDEFINED> instruction: 0xf7ef4478
   17038:			; <UNDEFINED> instruction: 0xf8dfece0
   1703c:			; <UNDEFINED> instruction: 0xf10d0a24
   17040:			; <UNDEFINED> instruction: 0x4621095c
   17044:			; <UNDEFINED> instruction: 0xf7ef4478
   17048:	blge	4123b0 <ftello64@plt+0x40b464>
   1704c:	strbmi	r4, [sl], -r9, lsr #12
   17050:			; <UNDEFINED> instruction: 0xf7ef4630
   17054:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   17058:	orrshi	pc, fp, #0
   1705c:	ldmdacs	sl!, {r7, r9, ip, sp, pc}
   17060:	bicshi	pc, r9, #0
   17064:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17068:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1706c:	stcl	7, cr15, [r4], {239}	; 0xef
   17070:	ldmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17074:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17078:	ldc	7, cr15, [lr], #956	; 0x3bc
   1707c:			; <UNDEFINED> instruction: 0x4630a914
   17080:	cdp	7, 8, cr15, cr12, cr14, {7}
   17084:	bcs	ec3a94 <ftello64@plt+0xebcb48>
   17088:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
   1708c:			; <UNDEFINED> instruction: 0xf0402800
   17090:	blls	538100 <ftello64@plt+0x5311b4>
   17094:			; <UNDEFINED> instruction: 0xf10007d9
   17098:			; <UNDEFINED> instruction: 0x079a849f
   1709c:	ldrhi	pc, [r4], #256	; 0x100
   170a0:			; <UNDEFINED> instruction: 0xf100075f
   170a4:	ldreq	r8, [sp, -r9, lsl #9]
   170a8:	ldrbthi	pc, [lr], #-256	; 0xffffff00	; <UNPREDICTABLE>
   170ac:			; <UNDEFINED> instruction: 0xf10006d8
   170b0:			; <UNDEFINED> instruction: 0x06998473
   170b4:	strbthi	pc, [r8], #-256	; 0xffffff00	; <UNPREDICTABLE>
   170b8:			; <UNDEFINED> instruction: 0xf100065a
   170bc:			; <UNDEFINED> instruction: 0x061f845d
   170c0:	ldrbhi	pc, [r2], #-256	; 0xffffff00	; <UNPREDICTABLE>
   170c4:			; <UNDEFINED> instruction: 0xf10005dd
   170c8:			; <UNDEFINED> instruction: 0x4621843f
   170cc:			; <UNDEFINED> instruction: 0xf7ef200a
   170d0:	blge	591648 <ftello64@plt+0x58a6fc>
   170d4:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   170d8:	ldrmi	r4, [sp], -r1, lsr #12
   170dc:	mcr	4, 0, r4, cr8, cr8, {3}
   170e0:			; <UNDEFINED> instruction: 0xf7ef3a90
   170e4:	strtmi	lr, [r9], -sl, lsl #25
   170e8:			; <UNDEFINED> instruction: 0xf7ef4630
   170ec:	addlt	lr, r2, #240, 22	; 0x3c000
   170f0:			; <UNDEFINED> instruction: 0xf0002a3a
   170f4:	stmdacs	r0, {r1, r3, r4, sl, pc}
   170f8:	bicshi	pc, r3, #64	; 0x40
   170fc:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   17100:	svceq	0x0000f1ba
   17104:			; <UNDEFINED> instruction: 0xf8dfd04f
   17108:	teqcs	sl, r8, ror #18
   1710c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17110:	bvs	452938 <ftello64@plt+0x44b9ec>
   17114:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   17118:	ldrbmi	r4, [r5], -r8, lsr #13
   1711c:	ldrmi	r4, [lr], -r8, lsr #12
   17120:	b	ff6550e4 <ftello64@plt+0xff64e198>
   17124:	stmdacs	r0, {r1, r7, r9, sl, lr}
   17128:			; <UNDEFINED> instruction: 0x46d3d039
   1712c:			; <UNDEFINED> instruction: 0xf80b2700
   17130:	ldmdavs	r0!, {r0, r8, r9, fp, ip, sp, lr}
   17134:	stmdblt	r8!, {r0, r4, r8, r9, sl, ip, pc}
   17138:	strcc	lr, [r1, -pc]
   1713c:			; <UNDEFINED> instruction: 0xf8589711
   17140:	cmplt	r0, r7, lsr r0
   17144:			; <UNDEFINED> instruction: 0xf7ee4629
   17148:	stmdacs	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
   1714c:			; <UNDEFINED> instruction: 0xf8dfd1f5
   17150:	ldrbtmi	r3, [fp], #-2344	; 0xfffff6d8
   17154:	strbeq	lr, [r7, r3, lsl #22]
   17158:			; <UNDEFINED> instruction: 0x4628687d
   1715c:			; <UNDEFINED> instruction: 0xf7ef4621
   17160:			; <UNDEFINED> instruction: 0xf89aec4c
   17164:	blcs	10e3170 <ftello64@plt+0x10dc224>
   17168:			; <UNDEFINED> instruction: 0xf8dfd005
   1716c:			; <UNDEFINED> instruction: 0x46210910
   17170:			; <UNDEFINED> instruction: 0xf7ef4478
   17174:	ldrbmi	lr, [r8], -r2, asr #24
   17178:			; <UNDEFINED> instruction: 0xf7ef210a
   1717c:	strmi	lr, [r5], -ip, lsr #21
   17180:			; <UNDEFINED> instruction: 0xf8dfb168
   17184:	strcc	r0, [r1, #-2300]	; 0xfffff704
   17188:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1718c:	ldc	7, cr15, [r4], #-956	; 0xfffffc44
   17190:			; <UNDEFINED> instruction: 0x4628213a
   17194:	b	fe7d5158 <ftello64@plt+0xfe7ce20c>
   17198:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1719c:	mnf<illegal precision>m	f5, f5
   171a0:			; <UNDEFINED> instruction: 0xf8dd6a10
   171a4:			; <UNDEFINED> instruction: 0x4650a054
   171a8:	svc	0x003af7ee
   171ac:	andcs	r4, sl, r1, lsr #12
   171b0:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   171b4:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   171b8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   171bc:	ldc	7, cr15, [ip], {239}	; 0xef
   171c0:	bne	fe452a28 <ftello64@plt+0xfe44badc>
   171c4:			; <UNDEFINED> instruction: 0xf7ef4630
   171c8:	addlt	lr, r2, #2588672	; 0x278000
   171cc:			; <UNDEFINED> instruction: 0xf0002a3a
   171d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, pc}
   171d4:	msrhi	SPSR_fsx, #64	; 0x40
   171d8:	stccs	13, cr9, [r0, #-84]	; 0xffffffac
   171dc:			; <UNDEFINED> instruction: 0xf8dfd044
   171e0:	teqcs	sl, r8, lsr #17
   171e4:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
   171e8:	ldrbtmi	r6, [fp], #-2576	; 0xfffff5f0
   171ec:	ldmvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   171f0:			; <UNDEFINED> instruction: 0xf7ef461e
   171f4:	ldrbtmi	lr, [pc], #-2672	; 171fc <ftello64@plt+0x102b0>
   171f8:			; <UNDEFINED> instruction: 0x468246b8
   171fc:	ldrbmi	fp, [r3], r8, lsl #7
   17200:			; <UNDEFINED> instruction: 0xf80b2300
   17204:	strcs	r3, [r1, -r1, lsl #22]
   17208:	tstls	r1, #48, 16	; 0x300000
   1720c:	and	fp, fp, r8, lsr r9
   17210:	smladcc	r1, r1, r7, r9
   17214:	biceq	lr, r7, #8, 22	; 0x2000
   17218:	stceq	8, cr15, [r8], {83}	; 0x53
   1721c:	strtmi	fp, [r9], -r0, lsr #2
   17220:	ldc	7, cr15, [r6, #952]!	; 0x3b8
   17224:	mvnsle	r2, r0, lsl #16
   17228:	strtmi	r4, [r1], -r8, lsr #12
   1722c:	bl	ff9551f0 <ftello64@plt+0xff94e2a4>
   17230:	mulcc	r1, sl, r8
   17234:			; <UNDEFINED> instruction: 0xf0002b43
   17238:			; <UNDEFINED> instruction: 0x4658809a
   1723c:			; <UNDEFINED> instruction: 0xf7ef210a
   17240:	strmi	lr, [r5], -sl, asr #20
   17244:			; <UNDEFINED> instruction: 0xf8dfb168
   17248:	strcc	r0, [r1, #-2120]	; 0xfffff7b8
   1724c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17250:	bl	ff4d5214 <ftello64@plt+0xff4ce2c8>
   17254:			; <UNDEFINED> instruction: 0x4628213a
   17258:	b	f5521c <ftello64@plt+0xf4e2d0>
   1725c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   17260:	mnf<illegal precision>m	f5, #5.0
   17264:	vldrls	s12, [r5, #-64]	; 0xffffffc0
   17268:			; <UNDEFINED> instruction: 0xf7ee4628
   1726c:			; <UNDEFINED> instruction: 0x4621eeda
   17270:			; <UNDEFINED> instruction: 0xf7ef200a
   17274:			; <UNDEFINED> instruction: 0xf8dfe88a
   17278:			; <UNDEFINED> instruction: 0x4621081c
   1727c:			; <UNDEFINED> instruction: 0xf7ef4478
   17280:	bge	512178 <ftello64@plt+0x50b22c>
   17284:			; <UNDEFINED> instruction: 0x4630a912
   17288:	b	115524c <ftello64@plt+0x114e300>
   1728c:			; <UNDEFINED> instruction: 0xf0402800
   17290:	blls	4b7d48 <ftello64@plt+0x4b0dfc>
   17294:			; <UNDEFINED> instruction: 0xf0002b00
   17298:	bls	4f813c <ftello64@plt+0x4f11f0>
   1729c:			; <UNDEFINED> instruction: 0xf0001c53
   172a0:			; <UNDEFINED> instruction: 0xf8df83a9
   172a4:			; <UNDEFINED> instruction: 0x462017f4
   172a8:			; <UNDEFINED> instruction: 0xf7ef4479
   172ac:			; <UNDEFINED> instruction: 0x4621ed32
   172b0:			; <UNDEFINED> instruction: 0xf7ef200a
   172b4:			; <UNDEFINED> instruction: 0xf8dfe86a
   172b8:	svcge	0x001887e4
   172bc:	ubfxlt	pc, pc, #17, #1
   172c0:	beq	19536fc <ftello64@plt+0x194c7b0>
   172c4:			; <UNDEFINED> instruction: 0x37dcf8df
   172c8:	ldrbtmi	r4, [fp], #1272	; 0x4f8
   172cc:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   172d0:	ands	r9, r1, r6, lsl #6
   172d4:			; <UNDEFINED> instruction: 0x07d0f8df
   172d8:	strcc	r4, [r1, #-1569]	; 0xfffff9df
   172dc:			; <UNDEFINED> instruction: 0xf7ef4478
   172e0:	bls	652118 <ftello64@plt+0x64b1cc>
   172e4:			; <UNDEFINED> instruction: 0x46202117
   172e8:			; <UNDEFINED> instruction: 0xf8e6f7ff
   172ec:			; <UNDEFINED> instruction: 0xf7ef9817
   172f0:	ldmdals	r8, {r1, r5, r9, sl, fp, sp, lr, pc}
   172f4:	cdp	7, 1, cr15, cr14, cr15, {7}
   172f8:			; <UNDEFINED> instruction: 0x464a463b
   172fc:	ldrtmi	r4, [r0], -r9, lsr #12
   17300:	andge	pc, r0, sp, asr #17
   17304:	stc	7, cr15, [r2, #952]	; 0x3b8
   17308:	teqle	r7, r0, lsl #16
   1730c:	strbmi	r4, [r0], -r1, lsr #12
   17310:	bl	1cd52d4 <ftello64@plt+0x1cce388>
   17314:	tstcs	pc, r7, lsl sl	; <UNPREDICTABLE>
   17318:			; <UNDEFINED> instruction: 0xf7ff4620
   1731c:	blls	695658 <ftello64@plt+0x68e70c>
   17320:	sbcsle	r2, r7, r0, lsl #22
   17324:	ldrbmi	r4, [r8], -r1, lsr #12
   17328:	bl	19d52ec <ftello64@plt+0x19ce3a0>
   1732c:	bfieq	r9, r9, #22, #3
   17330:	eorhi	pc, r8, #0, 2
   17334:			; <UNDEFINED> instruction: 0xf1000799
   17338:	smmlaeq	sl, lr, r2, r8
   1733c:	andshi	pc, r4, #0, 2
   17340:			; <UNDEFINED> instruction: 0xf1000718
   17344:	ldrbeq	r8, [r9], sl, lsl #4
   17348:	andhi	pc, r0, #0, 2
   1734c:			; <UNDEFINED> instruction: 0xf100069a
   17350:			; <UNDEFINED> instruction: 0x065b81f5
   17354:	mvnhi	pc, r0, lsl #2
   17358:	andcs	r4, sl, r1, lsr #12
   1735c:	ldmda	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17360:			; <UNDEFINED> instruction: 0xf8dfe7b8
   17364:	ldrbtmi	r0, [r8], #-1864	; 0xfffff8b8
   17368:	bl	11d532c <ftello64@plt+0x11ce3e0>
   1736c:			; <UNDEFINED> instruction: 0xf8dfe665
   17370:	strtmi	r0, [r1], -r0, asr #14
   17374:			; <UNDEFINED> instruction: 0xf7ef4478
   17378:	ldrb	lr, [lr, -r0, asr #22]
   1737c:			; <UNDEFINED> instruction: 0xf643b280
   17380:	addsmi	r7, r8, #-67108861	; 0xfc000003
   17384:	ldmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   17388:	subshi	pc, pc, #64	; 0x40
   1738c:			; <UNDEFINED> instruction: 0xf0002d00
   17390:			; <UNDEFINED> instruction: 0xf8df82aa
   17394:	strcs	r7, [r0, #-1824]	; 0xfffff8e0
   17398:			; <UNDEFINED> instruction: 0x871cf8df
   1739c:	blt	fe452c04 <ftello64@plt+0xfe44bcb8>
   173a0:	ldrbtmi	r4, [r8], #1151	; 0x47f
   173a4:			; <UNDEFINED> instruction: 0xf8dfe01a
   173a8:			; <UNDEFINED> instruction: 0xf8df3714
   173ac:	ldrbtmi	r1, [fp], #-1812	; 0xfffff8ec
   173b0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   173b4:	strtmi	r0, [r0], -r0, lsl #2
   173b8:			; <UNDEFINED> instruction: 0x1708f8df
   173bc:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
   173c0:	stc	7, cr15, [r6], #956	; 0x3bc
   173c4:			; <UNDEFINED> instruction: 0xf06f9a17
   173c8:	strtmi	r0, [r0], -lr, lsl #2
   173cc:			; <UNDEFINED> instruction: 0xf874f7ff
   173d0:			; <UNDEFINED> instruction: 0xf7ef9817
   173d4:	ldmdals	r5, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   173d8:	stmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   173dc:	ldrbmi	r4, [sl], -fp, asr #12
   173e0:	ldrtmi	r4, [r0], -r9, lsr #12
   173e4:	svc	0x004ef7ee
   173e8:	ldmdblt	r0!, {r1, r7, r9, sl, lr}^
   173ec:	ldrtmi	r4, [r8], -r1, lsr #12
   173f0:	bl	d53b4 <ftello64@plt+0xce468>
   173f4:			; <UNDEFINED> instruction: 0x46519815
   173f8:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
   173fc:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, pc}
   17400:			; <UNDEFINED> instruction: 0x4640d1d1
   17404:	strbmi	r4, [r1], -r3, asr #12
   17408:	blx	81135c <ftello64@plt+0x80a410>
   1740c:			; <UNDEFINED> instruction: 0xf643fa80
   17410:	ldrmi	r7, [sl, #1023]	; 0x3ff
   17414:			; <UNDEFINED> instruction: 0xf1babf18
   17418:			; <UNDEFINED> instruction: 0xf0400f1a
   1741c:	sfmcs	f0, 1, [r0, #-112]	; 0xffffff90
   17420:	subshi	pc, fp, #0
   17424:	ssatvc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   17428:			; <UNDEFINED> instruction: 0xf8df2500
   1742c:	cfmsub32	mvax5, mvfx8, mvfx8, mvfx0
   17430:	ldrbtmi	fp, [pc], #-2704	; 17438 <ftello64@plt+0x104ec>
   17434:			; <UNDEFINED> instruction: 0xe01a44f8
   17438:			; <UNDEFINED> instruction: 0x3694f8df
   1743c:			; <UNDEFINED> instruction: 0x1694f8df
   17440:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17444:	smlabteq	r0, sp, r9, lr
   17448:			; <UNDEFINED> instruction: 0xf8df4620
   1744c:	strcc	r1, [r1, #-1676]	; 0xfffff974
   17450:			; <UNDEFINED> instruction: 0xf7ef4479
   17454:	bls	6125d4 <ftello64@plt+0x60b688>
   17458:	tsteq	lr, pc, rrx	; <UNPREDICTABLE>
   1745c:			; <UNDEFINED> instruction: 0xf7ff4620
   17460:	ldmdals	r7, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   17464:	stcl	7, cr15, [r6, #-956]!	; 0xfffffc44
   17468:			; <UNDEFINED> instruction: 0xf7ef9815
   1746c:	strbmi	lr, [fp], -r0, lsl #19
   17470:			; <UNDEFINED> instruction: 0x4629465a
   17474:			; <UNDEFINED> instruction: 0xf7ef4630
   17478:	strmi	lr, [r2], r8, lsl #26
   1747c:			; <UNDEFINED> instruction: 0x4621b970
   17480:			; <UNDEFINED> instruction: 0xf7ef4638
   17484:	ldmdals	r5, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   17488:			; <UNDEFINED> instruction: 0xf7fe4651
   1748c:	bls	596458 <ftello64@plt+0x58f50c>
   17490:	bicsle	r2, r1, r0, lsl #16
   17494:	strbmi	r4, [r3], -r0, asr #12
   17498:	ldrb	r4, [r3, r1, asr #12]
   1749c:	blx	fe055d20 <ftello64@plt+0xfe04edd4>
   174a0:	mvnsvc	pc, #70254592	; 0x4300000
   174a4:	svceq	0x001af1ba
   174a8:	ldrmi	fp, [sl, #3864]	; 0xf18
   174ac:	bicshi	pc, r9, r0, asr #32
   174b0:			; <UNDEFINED> instruction: 0xf0002d00
   174b4:	blge	477d34 <ftello64@plt+0x470de8>
   174b8:			; <UNDEFINED> instruction: 0xa620f8df
   174bc:			; <UNDEFINED> instruction: 0xb620f8df
   174c0:	cdp	7, 0, cr2, cr8, cr0, {0}
   174c4:	blge	5a5d0c <ftello64@plt+0x59edc0>
   174c8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   174cc:	bcc	fe452cf4 <ftello64@plt+0xfe44bda8>
   174d0:	movwls	sl, #31502	; 0x7b0e
   174d4:	movwls	sl, #27405	; 0x6b0d
   174d8:			; <UNDEFINED> instruction: 0xf8df46b1
   174dc:	ldrbtmi	r3, [fp], #-1544	; 0xfffff9f8
   174e0:	bcc	fe452d0c <ftello64@plt+0xfe44bdc0>
   174e4:			; <UNDEFINED> instruction: 0x3600f8df
   174e8:	mcr	4, 0, r4, cr10, cr11, {3}
   174ec:	sub	r3, lr, r0, lsl sl
   174f0:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   174f4:	ldrbtmi	r9, [sl], #-2838	; 0xfffff4ea
   174f8:	rsble	r2, r7, r0, lsl #16
   174fc:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   17500:	ldrbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   17504:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   17508:	streq	lr, [r1, #-2509]	; 0xfffff633
   1750c:	tstls	r0, r0, lsr #12
   17510:	bne	fe452d7c <ftello64@plt+0xfe44be30>
   17514:	bl	fff554d8 <ftello64@plt+0xfff4e58c>
   17518:			; <UNDEFINED> instruction: 0x07989b1a
   1751c:	blls	18ca94 <ftello64@plt+0x185b48>
   17520:			; <UNDEFINED> instruction: 0xf0002b00
   17524:			; <UNDEFINED> instruction: 0xf8df80ba
   17528:			; <UNDEFINED> instruction: 0x462015d0
   1752c:			; <UNDEFINED> instruction: 0xf7ef4479
   17530:	blls	2924f8 <ftello64@plt+0x28b5ac>
   17534:	streq	lr, [sp, #-2525]	; 0xfffff623
   17538:			; <UNDEFINED> instruction: 0x9e05aa1f
   1753c:	movwls	sl, #14620	; 0x391c
   17540:	strmi	sl, [r6], #-2849	; 0xfffff4df
   17544:	andls	r9, r0, #134217728	; 0x8000000
   17548:	bge	7821d0 <ftello64@plt+0x77b284>
   1754c:	ldmdage	fp, {r0, r8, r9, ip, pc}
   17550:	ldrls	sl, [ip, #-2846]	; 0xfffff4e2
   17554:			; <UNDEFINED> instruction: 0xf017961b
   17558:	ldmdblt	r0, {r0, r7, r9, fp, ip, sp, lr, pc}^
   1755c:	bls	73e1e8 <ftello64@plt+0x73729c>
   17560:	stmdale	r3, {r0, r1, r4, r7, r9, lr}
   17564:	bcs	33dde4 <ftello64@plt+0x336e98>
   17568:	addhi	pc, r9, r0
   1756c:	vmla.i<illegal width 8>	d18, d0, d1[0]
   17570:			; <UNDEFINED> instruction: 0xf7ef3000
   17574:			; <UNDEFINED> instruction: 0xf8dfeb2e
   17578:			; <UNDEFINED> instruction: 0xf8df3584
   1757c:	andcs	r1, pc, #132, 10	; 0x21000000
   17580:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17584:	strtmi	r9, [r0], -r0
   17588:	bl	ff0d554c <ftello64@plt+0xff0ce600>
   1758c:	blls	1e5198 <ftello64@plt+0x1de24c>
   17590:	bls	1a8e7c <ftello64@plt+0x1a1f30>
   17594:	movwls	r4, #5704	; 0x1648
   17598:	cdp	2, 1, cr9, cr8, cr0, {0}
   1759c:	vmov	r3, s16
   175a0:			; <UNDEFINED> instruction: 0xf7ef2a90
   175a4:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
   175a8:	adchi	pc, r2, r0, asr #32
   175ac:	ldmdbge	sl, {r1, r2, r4, fp, ip, pc}
   175b0:	blx	17d55b2 <ftello64@plt+0x17ce666>
   175b4:	bfieq	r9, sl, #22, #8
   175b8:	blls	48c960 <ftello64@plt+0x485a14>
   175bc:	addsle	r2, r7, r0, lsl #22
   175c0:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   175c4:	ldrbtmi	r9, [sl], #-2838	; 0xfffff4ea
   175c8:	orrsle	r2, r7, r0, lsl #16
   175cc:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
   175d0:			; <UNDEFINED> instruction: 0x46014478
   175d4:	ldr	r4, [r7, r5, lsl #12]
   175d8:	strble	r0, [r9, #-1881]	; 0xfffff8a7
   175dc:	blcs	3e1f8 <ftello64@plt+0x372ac>
   175e0:			; <UNDEFINED> instruction: 0xf8dfd071
   175e4:	strtmi	r1, [r0], -r8, lsr #10
   175e8:			; <UNDEFINED> instruction: 0xf7ef4479
   175ec:	blls	3d243c <ftello64@plt+0x3cb4f0>
   175f0:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   175f4:	cdpls	2, 0, cr2, cr5, cr15, {0}
   175f8:	movwls	r4, #34336	; 0x8620
   175fc:			; <UNDEFINED> instruction: 0xf8df4479
   17600:	cfstr32ls	mvfx3, [sp, #-80]	; 0xffffffb0
   17604:			; <UNDEFINED> instruction: 0xf7ef447b
   17608:	blls	252420 <ftello64@plt+0x24b4d4>
   1760c:			; <UNDEFINED> instruction: 0x462e4435
   17610:			; <UNDEFINED> instruction: 0xf8dfb33b
   17614:	ldrbtmi	r3, [fp], #-1284	; 0xfffffafc
   17618:	bcc	452e44 <ftello64@plt+0x44bef8>
   1761c:			; <UNDEFINED> instruction: 0xf1039b08
   17620:	strtmi	r0, [fp], #-2049	; 0xfffff7ff
   17624:			; <UNDEFINED> instruction: 0xf8159308
   17628:	bl	1a2234 <ftello64@plt+0x19b2e8>
   1762c:	blne	16d8254 <ftello64@plt+0x16d1308>
   17630:	stmdble	fp, {r0, r8, r9, fp, sp}
   17634:			; <UNDEFINED> instruction: 0x46594653
   17638:			; <UNDEFINED> instruction: 0xf7ef4620
   1763c:			; <UNDEFINED> instruction: 0xf815eb6a
   17640:	bl	1a224c <ftello64@plt+0x19b300>
   17644:	blne	16d826c <ftello64@plt+0x16d1320>
   17648:	ldmle	r3!, {r0, r8, r9, fp, sp}^
   1764c:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   17650:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
   17654:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
   17658:	bl	16d561c <ftello64@plt+0x16ce6d0>
   1765c:	adcmi	r9, fp, #8, 22	; 0x2000
   17660:			; <UNDEFINED> instruction: 0xf8dfd1e1
   17664:			; <UNDEFINED> instruction: 0x462014bc
   17668:			; <UNDEFINED> instruction: 0xf7ef4479
   1766c:			; <UNDEFINED> instruction: 0xe78deb52
   17670:	bne	452ee0 <ftello64@plt+0x44bf94>
   17674:	bls	3a8efc <ftello64@plt+0x3a1fb0>
   17678:	bl	12d563c <ftello64@plt+0x12ce6f0>
   1767c:	ldmdbls	fp, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   17680:	movwls	r2, #527	; 0x20f
   17684:			; <UNDEFINED> instruction: 0xf8df4620
   17688:			; <UNDEFINED> instruction: 0x9101349c
   1768c:	ldrne	pc, [r8], #2271	; 0x8df
   17690:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17694:	bl	f55658 <ftello64@plt+0xf4e70c>
   17698:			; <UNDEFINED> instruction: 0x4619e778
   1769c:			; <UNDEFINED> instruction: 0xf7ef4648
   176a0:	strdls	lr, [r5], -ip
   176a4:			; <UNDEFINED> instruction: 0xf47f2800
   176a8:			; <UNDEFINED> instruction: 0xf8dfaf3e
   176ac:	vshl.s8	d19, d0, d16
   176b0:			; <UNDEFINED> instruction: 0xf8df421f
   176b4:			; <UNDEFINED> instruction: 0xf8df147c
   176b8:	ldrbtmi	r0, [fp], #-1148	; 0xfffffb84
   176bc:	tstcc	r0, #2030043136	; 0x79000000
   176c0:			; <UNDEFINED> instruction: 0xf0164478
   176c4:			; <UNDEFINED> instruction: 0x4619fad9
   176c8:			; <UNDEFINED> instruction: 0xf7ef4648
   176cc:	andls	lr, r5, r6, ror #21
   176d0:	orrle	r2, r6, r0, lsl #16
   176d4:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   176d8:	eormi	pc, r7, #64, 4
   176dc:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   176e0:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   176e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   176e8:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   176ec:	blx	ff15374c <ftello64@plt+0xff14c800>
   176f0:	blcs	3e3d8 <ftello64@plt+0x3748c>
   176f4:	addshi	pc, r5, r0, asr #32
   176f8:	cmplt	r8, sl, lsl #16
   176fc:	blls	25ff04 <ftello64@plt+0x258fb8>
   17700:			; <UNDEFINED> instruction: 0xf7f34611
   17704:	stmdacs	r0, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   17708:	msrhi	CPSR_sc, r0, asr #32
   1770c:	ldreq	r9, [sl, r2, lsr #22]
   17710:	cmnhi	r6, r0, lsl #2	; <UNPREDICTABLE>
   17714:	strtcs	pc, [ip], #-2271	; 0xfffff721
   17718:	ldrbtmi	r4, [sl], #-3007	; 0xfffff441
   1771c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17720:	subsmi	r9, sl, r7, lsr #22
   17724:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   17728:	ldc	0, cr11, [sp], #164	; 0xa4
   1772c:	pop	{r1, r2, r8, r9, fp, pc}
   17730:	stmdals	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17734:			; <UNDEFINED> instruction: 0xf7ef4621
   17738:	str	lr, [sp], -r0, ror #18
   1773c:	streq	pc, [r8], #-2271	; 0xfffff721
   17740:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17744:	ldmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17748:			; <UNDEFINED> instruction: 0xe6029b19
   1774c:			; <UNDEFINED> instruction: 0x462148ff
   17750:			; <UNDEFINED> instruction: 0xf7ef4478
   17754:	blls	691ca4 <ftello64@plt+0x68ad58>
   17758:	ldmmi	sp!, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   1775c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17760:	stmdb	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17764:	strb	r9, [lr, #2841]!	; 0xb19
   17768:			; <UNDEFINED> instruction: 0x462148fa
   1776c:			; <UNDEFINED> instruction: 0xf7ef4478
   17770:	blls	691c88 <ftello64@plt+0x68ad3c>
   17774:	ldmmi	r8!, {r2, r5, r6, r7, r8, sl, sp, lr, pc}^
   17778:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1777c:	ldmdb	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17780:	ldrb	r9, [sl, #2841]	; 0xb19
   17784:			; <UNDEFINED> instruction: 0x462148f5
   17788:			; <UNDEFINED> instruction: 0xf7ef4478
   1778c:	blls	691c6c <ftello64@plt+0x68ad20>
   17790:	blls	610ed8 <ftello64@plt+0x609f8c>
   17794:	eorsle	r2, lr, r0, lsl #22
   17798:	strtmi	r9, [r0], -pc, lsl #18
   1779c:	mrc2	7, 7, pc, cr10, cr9, {7}
   177a0:			; <UNDEFINED> instruction: 0xf7ee980f
   177a4:	strtmi	lr, [r1], -r4, ror #31
   177a8:			; <UNDEFINED> instruction: 0xf7ee200a
   177ac:	strtmi	lr, [r0], -lr, ror #27
   177b0:			; <UNDEFINED> instruction: 0xf06f9a17
   177b4:			; <UNDEFINED> instruction: 0xf7fe010e
   177b8:	ldmdals	r7, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   177bc:	bl	feed5780 <ftello64@plt+0xfeece834>
   177c0:	blcs	3e408 <ftello64@plt+0x374bc>
   177c4:	cfldrdge	mvd15, [r4], {63}	; 0x3f
   177c8:	strtmi	r4, [r1], -r5, ror #17
   177cc:			; <UNDEFINED> instruction: 0xf7ef4478
   177d0:	ldmdbls	r0, {r2, r4, r8, fp, sp, lr, pc}
   177d4:			; <UNDEFINED> instruction: 0xf7f94620
   177d8:	ldmdals	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   177dc:	svc	0x00c6f7ee
   177e0:	andcs	r4, sl, r1, lsr #12
   177e4:	ldcl	7, cr15, [r0, #952]	; 0x3b8
   177e8:	addlt	lr, r3, #1107296256	; 0x42000000
   177ec:			; <UNDEFINED> instruction: 0xf0402b1a
   177f0:	ldmibmi	ip, {r1, r2, r7, pc}^
   177f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   177f8:	b	fe2d57bc <ftello64@plt+0xfe2ce870>
   177fc:	ldmdbls	r0, {r0, r1, r2, r4, r6, r8, sl, sp, lr, pc}
   17800:			; <UNDEFINED> instruction: 0xf7f94620
   17804:	ldmdals	r0, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17808:	svc	0x00b0f7ee
   1780c:	andcs	r4, sl, r1, lsr #12
   17810:	ldc	7, cr15, [sl, #952]!	; 0x3b8
   17814:	ldmmi	r4, {r0, r4, sl, sp, lr, pc}^
   17818:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1781c:	stmia	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17820:	andcs	lr, r1, #54001664	; 0x3380000
   17824:	bmi	ff47c02c <ftello64@plt+0xff4750e0>
   17828:	stmdals	fp, {r8, r9, sp}
   1782c:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   17830:	stmib	sp, {r0, sl, ip, pc}^
   17834:			; <UNDEFINED> instruction: 0xf7fe3302
   17838:	stmdacs	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
   1783c:	stmibmi	ip, {r0, r1, r3, r4, r5, r6, r8, ip, lr, pc}^
   17840:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   17844:	b	1955808 <ftello64@plt+0x194e8bc>
   17848:	stmiami	sl, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   1784c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17850:	ldm	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17854:	stmiami	r8, {r0, r2, r3, r4, r7, r8, sl, sp, lr, pc}^
   17858:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1785c:	stmia	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17860:	stmiami	r6, {r5, r6, r7, r8, sl, sp, lr, pc}^
   17864:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17868:	stmia	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1786c:	blmi	ff151100 <ftello64@plt+0xff14a1b4>
   17870:			; <UNDEFINED> instruction: 0xf7ff447b
   17874:	stmiami	r3, {r0, r1, r6, r7, r8, r9, fp, ip, sp, pc}^
   17878:			; <UNDEFINED> instruction: 0x46034478
   1787c:			; <UNDEFINED> instruction: 0xf7ff4601
   17880:	bmi	ff086728 <ftello64@plt+0xff07f7dc>
   17884:			; <UNDEFINED> instruction: 0xf7ff447a
   17888:	bmi	ff04661c <ftello64@plt+0xff03f6d0>
   1788c:			; <UNDEFINED> instruction: 0xf7ff447a
   17890:	bmi	ff0065d0 <ftello64@plt+0xfefff684>
   17894:			; <UNDEFINED> instruction: 0xf7ff447a
   17898:	bmi	fefc6584 <ftello64@plt+0xfefbf638>
   1789c:			; <UNDEFINED> instruction: 0xf7ff447a
   178a0:			; <UNDEFINED> instruction: 0xf7efbb23
   178a4:	ldmibmi	ip!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
   178a8:			; <UNDEFINED> instruction: 0x46024479
   178ac:			; <UNDEFINED> instruction: 0xf7ef4620
   178b0:	ldrbt	lr, [fp], #-2608	; 0xfffff5d0
   178b4:	stmib	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   178b8:	ldrbtmi	r4, [r9], #-2488	; 0xfffff648
   178bc:	strtmi	r4, [r0], -r2, lsl #12
   178c0:	b	9d5884 <ftello64@plt+0x9ce938>
   178c4:			; <UNDEFINED> instruction: 0xf7efe4d3
   178c8:	ldmibmi	r5!, {r2, r7, r8, fp, sp, lr, pc}
   178cc:			; <UNDEFINED> instruction: 0x46024479
   178d0:			; <UNDEFINED> instruction: 0xf7ef4620
   178d4:			; <UNDEFINED> instruction: 0xf7ffea1e
   178d8:	ldmmi	r2!, {r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   178dc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   178e0:	stm	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   178e4:	ldmmi	r0!, {r1, r2, r3, r4, r7, r8, sl, sp, lr, pc}
   178e8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   178ec:	stm	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   178f0:	stmiami	lr!, {r0, r1, r2, r3, r6, r8, sl, sp, lr, pc}
   178f4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   178f8:	ldmda	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   178fc:			; <UNDEFINED> instruction: 0xf7efe5db
   17900:	stmibmi	fp!, {r3, r5, r6, r8, fp, sp, lr, pc}
   17904:			; <UNDEFINED> instruction: 0x46024479
   17908:			; <UNDEFINED> instruction: 0xf7ef4620
   1790c:	strb	lr, [lr], #2562	; 0xa02
   17910:	strtmi	r4, [r1], -r8, lsr #17
   17914:			; <UNDEFINED> instruction: 0xf7ef4478
   17918:	strt	lr, [ip], #2160	; 0x870
   1791c:	strtmi	r4, [r1], -r6, lsr #17
   17920:			; <UNDEFINED> instruction: 0xf7ef4478
   17924:			; <UNDEFINED> instruction: 0xf7ffe86a
   17928:	stmiami	r4!, {r2, r4, r6, r7, r8, r9, fp, ip, sp, pc}
   1792c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   17930:	stmda	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17934:			; <UNDEFINED> instruction: 0xf7efe43e
   17938:	stmibmi	r1!, {r2, r3, r6, r8, fp, sp, lr, pc}
   1793c:			; <UNDEFINED> instruction: 0x46024479
   17940:			; <UNDEFINED> instruction: 0xf7ef4620
   17944:	ldrb	lr, [r7], r6, ror #19
   17948:			; <UNDEFINED> instruction: 0x4621489e
   1794c:			; <UNDEFINED> instruction: 0xf7ef4478
   17950:			; <UNDEFINED> instruction: 0xf7ffe854
   17954:			; <UNDEFINED> instruction: 0xf7efbbba
   17958:	ldmibmi	fp, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   1795c:			; <UNDEFINED> instruction: 0x46024479
   17960:			; <UNDEFINED> instruction: 0xf7ef4620
   17964:			; <UNDEFINED> instruction: 0xe6d5e9d6
   17968:			; <UNDEFINED> instruction: 0x46214898
   1796c:			; <UNDEFINED> instruction: 0xf7ef4478
   17970:	blls	551a88 <ftello64@plt+0x54ab3c>
   17974:	bllt	fe9d5978 <ftello64@plt+0xfe9cea2c>
   17978:			; <UNDEFINED> instruction: 0x46214895
   1797c:			; <UNDEFINED> instruction: 0xf7ef4478
   17980:	blls	551a78 <ftello64@plt+0x54ab2c>
   17984:	bllt	fe715988 <ftello64@plt+0xfe70ea3c>
   17988:			; <UNDEFINED> instruction: 0x46214892
   1798c:			; <UNDEFINED> instruction: 0xf7ef4478
   17990:	blls	551a68 <ftello64@plt+0x54ab1c>
   17994:	bllt	fe455998 <ftello64@plt+0xfe44ea4c>
   17998:	strtmi	r4, [r1], -pc, lsl #17
   1799c:			; <UNDEFINED> instruction: 0xf7ef4478
   179a0:	blls	551a58 <ftello64@plt+0x54ab0c>
   179a4:	bllt	fe1959a8 <ftello64@plt+0xfe18ea5c>
   179a8:	strtmi	r4, [r1], -ip, lsl #17
   179ac:			; <UNDEFINED> instruction: 0xf7ef4478
   179b0:	blls	551a48 <ftello64@plt+0x54aafc>
   179b4:	bllt	1ed59b8 <ftello64@plt+0x1ecea6c>
   179b8:	strtmi	r4, [r1], -r9, lsl #17
   179bc:			; <UNDEFINED> instruction: 0xf7ef4478
   179c0:	blls	551a38 <ftello64@plt+0x54aaec>
   179c4:	bllt	1c159c8 <ftello64@plt+0x1c0ea7c>
   179c8:	strtmi	r4, [r1], -r6, lsl #17
   179cc:			; <UNDEFINED> instruction: 0xf7ef4478
   179d0:	blls	551a28 <ftello64@plt+0x54aadc>
   179d4:	bllt	19559d8 <ftello64@plt+0x194ea8c>
   179d8:	strtmi	r4, [r1], -r3, lsl #17
   179dc:			; <UNDEFINED> instruction: 0xf7ef4478
   179e0:	blls	551a18 <ftello64@plt+0x54aacc>
   179e4:	bllt	16959e8 <ftello64@plt+0x168ea9c>
   179e8:	strtmi	r4, [r1], -r0, lsl #17
   179ec:			; <UNDEFINED> instruction: 0xf7ef4478
   179f0:	strbt	lr, [r0], #-2052	; 0xfffff7fc
   179f4:			; <UNDEFINED> instruction: 0x4621487e
   179f8:			; <UNDEFINED> instruction: 0xf7ee4478
   179fc:	ldrb	lr, [r6], #-4094	; 0xfffff002
   17a00:			; <UNDEFINED> instruction: 0x4620497c
   17a04:			; <UNDEFINED> instruction: 0xf7ef4479
   17a08:	str	lr, [r3], r4, lsl #19
   17a0c:	bl	18559cc <ftello64@plt+0x184ea80>
   17a10:	andeq	sp, r2, r0, lsl #27
   17a14:	andeq	r7, r4, r2, ror #22
   17a18:	andeq	r0, r0, r4, ror #12
   17a1c:	andeq	sp, r2, r6, lsr #26
   17a20:	andeq	sp, r2, r4, lsr #26
   17a24:	andeq	sp, r2, r8, lsl #26
   17a28:	andeq	sp, r2, r8, asr #25
   17a2c:	muleq	r2, r8, ip
   17a30:	andeq	sp, r2, sl, asr #29
   17a34:			; <UNDEFINED> instruction: 0x0002deba
   17a38:	andeq	sp, r2, ip, lsr #29
   17a3c:	andeq	sp, r2, r6, asr #27
   17a40:	andeq	sp, r2, r0, lsl #29
   17a44:	andeq	sp, r2, r4, ror lr
   17a48:	andeq	sp, r2, lr, asr #27
   17a4c:	andeq	r2, r3, r8, asr #11
   17a50:	andeq	sp, r2, r4, lsr lr
   17a54:	andeq	sp, r2, ip, lsr #28
   17a58:	andeq	sp, r2, ip, lsr lr
   17a5c:	andeq	sp, r2, r0, asr #28
   17a60:	andeq	sp, r2, r0, lsr #28
   17a64:	strdeq	sp, [r2], -r2
   17a68:	andeq	sp, r2, r6, lsl lr
   17a6c:	andeq	sp, r2, ip, asr #27
   17a70:	andeq	r8, r4, r4, asr #16
   17a74:	andeq	r8, r4, r2, asr #16
   17a78:	andeq	r8, r4, r6, lsl #16
   17a7c:	strdeq	sp, [r2], -r0
   17a80:	andeq	sp, r2, lr, lsr #26
   17a84:	andeq	sp, r2, lr, lsl fp
   17a88:	andeq	r8, r4, lr, ror #14
   17a8c:	andeq	r8, r4, r2, ror #14
   17a90:	andeq	sp, r2, sl, ror #24
   17a94:	andeq	sp, r2, ip, asr ip
   17a98:	muleq	r2, ip, r5
   17a9c:	andeq	sp, r2, r4, lsr ip
   17aa0:	andeq	sp, r2, r2, asr #24
   17aa4:			; <UNDEFINED> instruction: 0x0002dcb6
   17aa8:			; <UNDEFINED> instruction: 0x0002dcbc
   17aac:	strdeq	sp, [r2], -r6
   17ab0:	andeq	sp, r2, r8, asr fp
   17ab4:	andeq	sp, r2, r0, asr #24
   17ab8:	andeq	r2, r3, r2, lsl r3
   17abc:	andeq	sp, r2, lr, ror #19
   17ac0:	andeq	r2, r3, r8, ror #3
   17ac4:	andeq	sp, r2, r2, lsr ip
   17ac8:	strdeq	sp, [r2], -sl
   17acc:	andeq	r2, r3, r0, lsl #5
   17ad0:	andeq	sp, r2, ip, asr r9
   17ad4:	andeq	r2, r3, r6, asr r1
   17ad8:	andeq	sp, r2, r0, lsr #23
   17adc:	andeq	r1, r3, ip, lsr #1
   17ae0:	ldrdeq	sp, [r2], -r6
   17ae4:	andeq	sp, r2, lr, lsl #23
   17ae8:	andeq	sp, r2, r0, asr #23
   17aec:			; <UNDEFINED> instruction: 0x0002d8b6
   17af0:	muleq	r2, r8, r8
   17af4:	muleq	r3, r2, r0
   17af8:			; <UNDEFINED> instruction: 0x000343b8
   17afc:	andeq	r2, r3, r4, lsr r1
   17b00:	strdeq	sp, [r2], -lr
   17b04:	ldrdeq	sp, [r2], -sl
   17b08:	andeq	r2, r3, r4, ror #1
   17b0c:	strdeq	r4, [r3], -ip
   17b10:	muleq	r2, ip, sl
   17b14:	strheq	r2, [r3], -r0
   17b18:	muleq	r3, lr, r0
   17b1c:	andeq	sp, r2, sl, asr #20
   17b20:	andeq	r4, r3, r0, lsl #2
   17b24:	andeq	r2, r3, r4, lsr #32
   17b28:	strdeq	sp, [r2], -sl
   17b2c:	andeq	lr, r2, r2, ror #16
   17b30:	andeq	sp, r2, r4, asr #11
   17b34:	ldrdeq	sp, [r2], -r4
   17b38:	andeq	lr, r2, r8, lsr r8
   17b3c:	muleq	r2, sl, r5
   17b40:	andeq	sp, r2, sl, lsr #11
   17b44:	andeq	r7, r4, lr, lsl #4
   17b48:	andeq	sp, r2, sl, lsr #16
   17b4c:	andeq	sp, r2, r0, lsl r8
   17b50:	andeq	sp, r2, lr, ror #15
   17b54:	ldrdeq	sp, [r2], -r0
   17b58:			; <UNDEFINED> instruction: 0x0002d7b2
   17b5c:	muleq	r2, ip, r7
   17b60:			; <UNDEFINED> instruction: 0x0002d6b0
   17b64:	strdeq	sp, [r2], -r2
   17b68:	andeq	sp, r2, sl, asr r6
   17b6c:	andeq	r1, r3, r6, lsl #29
   17b70:	andeq	sp, r2, r2, lsl r5
   17b74:	andeq	sp, r2, r2, ror #14
   17b78:	andeq	sp, r2, r2, lsr #15
   17b7c:	ldrdeq	sp, [r2], -r6
   17b80:	muleq	r3, r4, r9
   17b84:	andeq	r1, r3, ip, lsr lr
   17b88:	andeq	sp, r2, r4, ror r2
   17b8c:	andeq	sp, r2, ip, ror #4
   17b90:	andeq	sp, r2, r4, ror #4
   17b94:	andeq	sp, r2, ip, asr r2
   17b98:	andeq	sp, r2, ip, lsr #7
   17b9c:	muleq	r2, sl, r3
   17ba0:	ldrdeq	sp, [r2], -r4
   17ba4:	andeq	sp, r2, r6, lsr r7
   17ba8:	ldrdeq	sp, [r2], -lr
   17bac:	andeq	sp, r2, lr, asr r7
   17bb0:	andeq	sp, r2, r0, asr r3
   17bb4:	andeq	sp, r2, r0, ror #10
   17bb8:	andeq	sp, r2, ip, ror r5
   17bbc:	andeq	sp, r2, r6, asr #10
   17bc0:	andeq	sp, r2, r4, lsr r4
   17bc4:	andeq	sp, r2, r8, ror #5
   17bc8:	andeq	sp, r2, ip, asr r7
   17bcc:			; <UNDEFINED> instruction: 0x0002d2b8
   17bd0:	muleq	r2, ip, r2
   17bd4:	andeq	sp, r2, r0, lsl #5
   17bd8:	andeq	sp, r2, r0, ror #4
   17bdc:	andeq	sp, r2, ip, lsr r2
   17be0:	andeq	sp, r2, r8, lsl r2
   17be4:	strdeq	sp, [r2], -r8
   17be8:	ldrdeq	sp, [r2], -r4
   17bec:	andeq	sp, r2, r4, lsl #10
   17bf0:	strdeq	sp, [r2], -r0
   17bf4:	ldrdeq	sp, [r2], -r4
   17bf8:	svcmi	0x00f0e92d
   17bfc:	stcmi	0, cr11, [sp, #-532]!	; 0xfffffdec
   17c00:	stceq	0, cr15, [r0], {79}	; 0x4f
   17c04:	strmi	r4, [fp], ip, lsr #24
   17c08:			; <UNDEFINED> instruction: 0xf8dd447d
   17c0c:	mcrls	0, 0, r9, cr14, cr12, {1}
   17c10:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
   17c14:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   17c18:			; <UNDEFINED> instruction: 0xf04f9403
   17c1c:	ldrmi	r0, [r4], -r0, lsl #8
   17c20:	andgt	pc, r8, sp, asr #17
   17c24:	andls	pc, r0, sp, asr #17
   17c28:	eorsle	r2, ip, r0, lsl #22
   17c2c:			; <UNDEFINED> instruction: 0xf7ff4633
   17c30:			; <UNDEFINED> instruction: 0xf8dff8b5
   17c34:	strtmi	sl, [r0], -r8, lsl #1
   17c38:	bl	1e55bf8 <ftello64@plt+0x1e4ecac>
   17c3c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   17c40:	strd	r4, [r6], -sl
   17c44:	ldrtmi	r9, [r3], -r2, lsl #20
   17c48:			; <UNDEFINED> instruction: 0x46284659
   17c4c:			; <UNDEFINED> instruction: 0xf8a6f7ff
   17c50:	strbmi	r9, [r2], -r2, lsl #24
   17c54:	strtmi	r4, [r8], -r1, lsr #12
   17c58:			; <UNDEFINED> instruction: 0xff4ef7fb
   17c5c:	strtmi	fp, [r0], -r8, lsl #19
   17c60:	stmda	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c64:			; <UNDEFINED> instruction: 0x46504631
   17c68:	cdp	7, 12, cr15, cr6, cr14, {7}
   17c6c:	andls	pc, r0, sp, asr #17
   17c70:	mvnle	r2, r0, lsl #30
   17c74:	ldrtmi	r9, [fp], -r2, lsl #18
   17c78:			; <UNDEFINED> instruction: 0x46284632
   17c7c:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   17c80:	strtmi	lr, [r0], -r6, ror #15
   17c84:	ldmda	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c88:	andcs	r4, sl, r1, lsr r6
   17c8c:	bl	1f55c4c <ftello64@plt+0x1f4ed00>
   17c90:	blmi	26a4c4 <ftello64@plt+0x263578>
   17c94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17c98:	blls	f1d08 <ftello64@plt+0xeadbc>
   17c9c:	qaddle	r4, sl, r7
   17ca0:	pop	{r0, r2, ip, sp, pc}
   17ca4:	shsub8mi	r8, r2, r0
   17ca8:			; <UNDEFINED> instruction: 0xf7fe4621
   17cac:			; <UNDEFINED> instruction: 0xe7c0fc57
   17cb0:	b	3d5c70 <ftello64@plt+0x3ced24>
   17cb4:	andeq	r6, r4, r0, lsr #26
   17cb8:	andeq	r0, r0, r4, ror #12
   17cbc:			; <UNDEFINED> instruction: 0x0002d4b4
   17cc0:	muleq	r4, r4, ip
   17cc4:	movwcs	fp, #1520	; 0x5f0
   17cc8:	strmi	fp, [r4], -r3, lsl #1
   17ccc:	stmdavs	r0, {r0, r9, sp}
   17cd0:			; <UNDEFINED> instruction: 0xf7f3460f
   17cd4:	stmdacs	r0, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   17cd8:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}^
   17cdc:	stmiblt	r3!, {r0, r8, r9, sp, lr}^
   17ce0:	stmdavs	r0!, {r0, r2, r5, r6, r7, fp, sp, lr}
   17ce4:	teqle	r0, r0, lsl #26
   17ce8:	movwne	lr, #18900	; 0x49d4
   17cec:	blcs	46298 <ftello64@plt+0x3f34c>
   17cf0:			; <UNDEFINED> instruction: 0x4633d038
   17cf4:	tstls	r0, sl, lsr r6
   17cf8:			; <UNDEFINED> instruction: 0xf850f7ff
   17cfc:	andcs	r6, sl, r1, ror #16
   17d00:	pop	{r0, r1, ip, sp, pc}
   17d04:			; <UNDEFINED> instruction: 0xf7ee40f0
   17d08:			; <UNDEFINED> instruction: 0x463abb3d
   17d0c:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   17d10:			; <UNDEFINED> instruction: 0xf7ff6500
   17d14:	andlt	pc, r3, r1, ror pc	; <UNPREDICTABLE>
   17d18:	bmi	5874e0 <ftello64@plt+0x580594>
   17d1c:	ldmdbmi	r5, {r4, r5, r9, sl, lr}
   17d20:	ldrbtmi	r2, [sl], #-1295	; 0xfffffaf1
   17d24:			; <UNDEFINED> instruction: 0xf7ee4479
   17d28:	stmdavs	r1!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   17d2c:			; <UNDEFINED> instruction: 0xf7ee202d
   17d30:	vstrcc	d14, [r1, #-176]	; 0xffffff50
   17d34:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   17d38:			; <UNDEFINED> instruction: 0xf7ee200a
   17d3c:	adcvs	lr, r5, r6, lsr #22
   17d40:	stmdavs	r6!, {r0, r2, r5, r6, r7, fp, sp, lr}^
   17d44:	stccs	8, cr6, [r0, #-128]	; 0xffffff80
   17d48:	andcs	sp, r0, #206	; 0xce
   17d4c:			; <UNDEFINED> instruction: 0x46394633
   17d50:			; <UNDEFINED> instruction: 0xf7fd9200
   17d54:	ldrdlt	pc, [r3], -r9
   17d58:	stmdami	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   17d5c:			; <UNDEFINED> instruction: 0xf0154478
   17d60:			; <UNDEFINED> instruction: 0xe7bafdfd
   17d64:			; <UNDEFINED> instruction: 0x46394632
   17d68:			; <UNDEFINED> instruction: 0xf7fe9300
   17d6c:			; <UNDEFINED> instruction: 0xe7c5fbf7
   17d70:	andeq	sp, r2, sl, lsl #8
   17d74:			; <UNDEFINED> instruction: 0x000288b8
   17d78:	andeq	sp, r2, r8, lsr #7
   17d7c:	svcmi	0x00f0e92d
   17d80:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   17d84:	ldrmi	r8, [r9], r2, lsl #22
   17d88:			; <UNDEFINED> instruction: 0xf0194af2
   17d8c:	blmi	ffc9ba94 <ftello64@plt+0xffc94b48>
   17d90:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   17d94:	swpls	fp, r1, [r2]
   17d98:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17d9c:			; <UNDEFINED> instruction: 0xf04f930f
   17da0:	tstle	r2, r0, lsl #6
   17da4:	bleq	fe053e10 <ftello64@plt+0xfe04cec4>
   17da8:	rschi	pc, sp, r0, asr #32
   17dac:	blmi	ffaaa960 <ftello64@plt+0xffaa3a14>
   17db0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17db4:	blls	3f1e24 <ftello64@plt+0x3eaed8>
   17db8:			; <UNDEFINED> instruction: 0xf040405a
   17dbc:	ldrbmi	r8, [r8], -r8, asr #3
   17dc0:	ldc	0, cr11, [sp], #68	; 0x44
   17dc4:	pop	{r1, r8, r9, fp, pc}
   17dc8:	bvs	10fbd90 <ftello64@plt+0x10f4e44>
   17dcc:	strls	r2, [r8, #-1280]	; 0xfffffb00
   17dd0:			; <UNDEFINED> instruction: 0xf7f29303
   17dd4:			; <UNDEFINED> instruction: 0xf009feb3
   17dd8:	movwls	r0, #17155	; 0x4303
   17ddc:	orrvc	pc, r0, #150994944	; 0x9000000
   17de0:	strmi	r9, [r7], -r5, lsl #6
   17de4:			; <UNDEFINED> instruction: 0xf0002800
   17de8:	blls	b8474 <ftello64@plt+0xb1528>
   17dec:	stcls	6, cr4, [r2, #-160]	; 0xffffff60
   17df0:			; <UNDEFINED> instruction: 0xf0002b00
   17df4:	stmdavs	sp!, {r0, r1, r2, r3, r4, r6, r8, pc}
   17df8:	stccs	0, cr3, [r0, #-4]
   17dfc:	blmi	ff64c5f0 <ftello64@plt+0xff6456a4>
   17e00:	ldrbtmi	r2, [fp], #-304	; 0xfffffed0
   17e04:			; <UNDEFINED> instruction: 0xf7ee9306
   17e08:			; <UNDEFINED> instruction: 0xf8dded56
   17e0c:			; <UNDEFINED> instruction: 0xf8cd8008
   17e10:	ssatmi	r9, #2, ip
   17e14:			; <UNDEFINED> instruction: 0xb018f8dd
   17e18:	strmi	r4, [r2], r4, asr #12
   17e1c:	stmdavs	r4!, {r1, sp, lr, pc}
   17e20:			; <UNDEFINED> instruction: 0xb1a43501
   17e24:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   17e28:	blx	e0af2 <ftello64@plt+0xd9ba6>
   17e2c:	andcs	sl, r0, #1073741825	; 0x40000001
   17e30:			; <UNDEFINED> instruction: 0xf0224640
   17e34:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   17e38:			; <UNDEFINED> instruction: 0xf7eed0f1
   17e3c:	strbmi	lr, [r1], -sl, asr #29
   17e40:	ldrbmi	r4, [r8], -r2, lsl #12
   17e44:	stc2	0, cr15, [sl, #84]	; 0x54
   17e48:	stccs	8, cr6, [r0], {36}	; 0x24
   17e4c:	blls	10c5fc <ftello64@plt+0x1056b0>
   17e50:			; <UNDEFINED> instruction: 0xf8dd464c
   17e54:	stmiblt	r3, {r2, r3, r4, ip, pc}
   17e58:			; <UNDEFINED> instruction: 0xf0002d00
   17e5c:	stmdbls	r3, {r3, r5, r8, pc}
   17e60:	ldmdavs	sl, {r0, r1, r4, r6, r9, sl, lr}
   17e64:	andeq	pc, r9, r2, lsr #3
   17e68:	svclt	0x00182a10
   17e6c:	vadd.i8	d2, d0, d2
   17e70:	tstcc	r1, fp, lsl r1
   17e74:	adcmi	r3, r9, #48, 6	; 0xc0000000
   17e78:	mcr	1, 0, sp, cr8, cr3, {7}
   17e7c:	tstcs	r1, r0, lsl sl
   17e80:			; <UNDEFINED> instruction: 0xf7f24638
   17e84:	movwcs	pc, #3875	; 0xf23	; <UNPREDICTABLE>
   17e88:	ldrmi	r9, [r8], r3, lsl #6
   17e8c:	vmla.f64	d10, d8, d9
   17e90:	blmi	fed268d8 <ftello64@plt+0xfed1f98c>
   17e94:	movwls	r4, #29819	; 0x747b
   17e98:	bcc	453700 <ftello64@plt+0x44c7b4>
   17e9c:			; <UNDEFINED> instruction: 0x46394652
   17ea0:			; <UNDEFINED> instruction: 0xf7f34620
   17ea4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   17ea8:	blls	cc3fc <ftello64@plt+0xc54b0>
   17eac:			; <UNDEFINED> instruction: 0xf0002b00
   17eb0:	mrc	0, 0, r8, cr8, cr12, {4}
   17eb4:	andcs	r3, r0, #144, 20	; 0x90000
   17eb8:	ldrtmi	r2, [r8], -r1, lsl #2
   17ebc:			; <UNDEFINED> instruction: 0xff84f7f2
   17ec0:			; <UNDEFINED> instruction: 0xf0402800
   17ec4:	stmdbge	r8, {r0, r2, r8, pc}
   17ec8:			; <UNDEFINED> instruction: 0xf7f24638
   17ecc:			; <UNDEFINED> instruction: 0x4605ff5f
   17ed0:			; <UNDEFINED> instruction: 0xf0402800
   17ed4:	stmdals	r8, {r1, r4, r8, pc}
   17ed8:			; <UNDEFINED> instruction: 0xf7f84641
   17edc:	strmi	pc, [r3], r3, lsr #31
   17ee0:	cmnle	sp, r0, lsl #16
   17ee4:			; <UNDEFINED> instruction: 0xf7f24638
   17ee8:	blls	117a14 <ftello64@plt+0x110ac8>
   17eec:			; <UNDEFINED> instruction: 0x46054298
   17ef0:	stmdavs	r3!, {r0, r1, ip, lr, pc}
   17ef4:			; <UNDEFINED> instruction: 0xf0402b00
   17ef8:	blls	1381c0 <ftello64@plt+0x131274>
   17efc:	blcs	3e324 <ftello64@plt+0x373d8>
   17f00:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}^
   17f04:			; <UNDEFINED> instruction: 0xf0402b00
   17f08:	ldmib	r4, {r0, r4, r7, pc}^
   17f0c:	blcs	24730 <ftello64@plt+0x1d7e4>
   17f10:	addshi	pc, sl, r0, asr #32
   17f14:	andls	r9, r0, #5120	; 0x1400
   17f18:			; <UNDEFINED> instruction: 0xf0002b00
   17f1c:	strmi	r8, [sl], -pc, lsl #1
   17f20:			; <UNDEFINED> instruction: 0x46394633
   17f24:			; <UNDEFINED> instruction: 0xf7fe4620
   17f28:	shasxmi	pc, r1, r9	; <UNPREDICTABLE>
   17f2c:			; <UNDEFINED> instruction: 0xf7ee200a
   17f30:	strbmi	lr, [r0], -ip, lsr #20
   17f34:	cdp	7, 11, cr15, cr12, cr13, {7}
   17f38:			; <UNDEFINED> instruction: 0xf8dd2300
   17f3c:	ldrbmi	r8, [r2], -r0, lsr #32
   17f40:	ldrtmi	r9, [r9], -r8, lsl #6
   17f44:	bcc	4537ac <ftello64@plt+0x44c860>
   17f48:			; <UNDEFINED> instruction: 0xf7f34620
   17f4c:	stmdacs	r0, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
   17f50:	addlt	sp, r2, #171	; 0xab
   17f54:	mvnsvc	pc, r3, asr #12
   17f58:	svccc	0x00fff1b0
   17f5c:	addmi	fp, sl, #24, 30	; 0x60
   17f60:			; <UNDEFINED> instruction: 0xf0404683
   17f64:	stmdals	r8, {r0, r1, r4, r6, r7, pc}
   17f68:	cdp	7, 10, cr15, cr2, cr13, {7}
   17f6c:			; <UNDEFINED> instruction: 0xf7ed4640
   17f70:	ldrbmi	lr, [r0], -r0, lsr #29
   17f74:	ldmda	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f78:			; <UNDEFINED> instruction: 0xf7f24638
   17f7c:			; <UNDEFINED> instruction: 0xf019fe41
   17f80:			; <UNDEFINED> instruction: 0xf43f0b80
   17f84:	stmdavs	r3!, {r0, r1, r4, r8, r9, sl, fp, sp, pc}
   17f88:	addvc	pc, r0, #150994944	; 0x9000000
   17f8c:	strtmi	r6, [r0], -r7, ror #18
   17f90:	movwls	r6, #47589	; 0xb9e5
   17f94:	stmdbls	r2, {r2, r4, r5, r6, r8, r9, fp, lr}
   17f98:	ldrbtmi	r9, [fp], #-526	; 0xfffffdf2
   17f9c:	andls	sl, r0, #36864	; 0x9000
   17fa0:	strls	r2, [sl], -r0, lsl #4
   17fa4:	stmib	sp, {r0, r3, sl, ip, pc}^
   17fa8:			; <UNDEFINED> instruction: 0xf7f7750c
   17fac:			; <UNDEFINED> instruction: 0xf643ff23
   17fb0:	addlt	r7, r2, #-1073741761	; 0xc000003f
   17fb4:	bcs	6e99c8 <ftello64@plt+0x6e2a7c>
   17fb8:	addmi	fp, sl, #24, 30	; 0x60
   17fbc:	andcs	fp, r1, #12, 30	; 0x30
   17fc0:			; <UNDEFINED> instruction: 0xf1b02200
   17fc4:	svclt	0x00083fff
   17fc8:	andeq	pc, r1, #66	; 0x42
   17fcc:	andeq	pc, r1, #130	; 0x82
   17fd0:	svclt	0x00082800
   17fd4:	bcs	207dc <ftello64@plt+0x19890>
   17fd8:	adchi	pc, r0, r0, asr #32
   17fdc:	usat	r4, #5, r3, lsl #13
   17fe0:			; <UNDEFINED> instruction: 0xf7ed9808
   17fe4:	strls	lr, [r8, #-3686]	; 0xfffff19a
   17fe8:	tstcs	r2, #22544384	; 0x1580000
   17fec:	andcc	pc, r0, sl, asr #17
   17ff0:			; <UNDEFINED> instruction: 0x4608e75f
   17ff4:	blx	fe4d5fde <ftello64@plt+0xfe4cf092>
   17ff8:	cmnlt	r0, r1, lsl #12
   17ffc:	strtmi	r9, [r0], -r6
   18000:	ldc2	7, cr15, [ip], {246}	; 0xf6
   18004:	strmi	r9, [r5], -r6, lsl #18
   18008:	suble	r2, r2, r0, lsl #16
   1800c:	ldmdacs	r1, {r7, r9, ip, sp, pc}
   18010:	addshi	pc, fp, r0, asr #32
   18014:			; <UNDEFINED> instruction: 0xf7ee4608
   18018:			; <UNDEFINED> instruction: 0xf019e804
   1801c:	svclt	0x00180f01
   18020:	addle	r9, r6, r8, lsl #18
   18024:	blcs	325b8 <ftello64@plt+0x2b66c>
   18028:	svcge	0x006ff43f
   1802c:	ldrtmi	r9, [r3], -r9, lsl #20
   18030:			; <UNDEFINED> instruction: 0xf8cd4620
   18034:			; <UNDEFINED> instruction: 0xf7fdb000
   18038:	ldrb	pc, [sl, -r7, ror #28]!	; <UNPREDICTABLE>
   1803c:			; <UNDEFINED> instruction: 0x4632465b
   18040:			; <UNDEFINED> instruction: 0xf7fe4620
   18044:	ldrb	pc, [r0, -fp, lsl #21]!	; <UNPREDICTABLE>
   18048:	strtmi	r9, [r0], -r1, lsl #4
   1804c:	blls	16987c <ftello64@plt+0x162930>
   18050:			; <UNDEFINED> instruction: 0x96004639
   18054:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   18058:	strmi	lr, [r2], -fp, ror #14
   1805c:	ldrtmi	r9, [r0], -r7, lsl #18
   18060:	cdp	7, 5, cr15, cr6, cr14, {7}
   18064:			; <UNDEFINED> instruction: 0xf7ee4628
   18068:	strdlt	lr, [r0, #-170]!	; 0xffffff56
   1806c:	andls	pc, ip, sp, asr #17
   18070:	strmi	r4, [r4], -r1, lsr #13
   18074:	eorcs	r4, sp, r1, lsr r6
   18078:	stmib	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1807c:	mvnsle	r3, r1, lsl #24
   18080:			; <UNDEFINED> instruction: 0xf8dd464c
   18084:	ldrtmi	r9, [r1], -ip
   18088:	strls	r2, [r3, #-10]
   1808c:	ldmdb	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18090:			; <UNDEFINED> instruction: 0x4608e733
   18094:	svc	0x00c4f7ed
   18098:	svceq	0x0002f019
   1809c:	svcge	0x0049f43f
   180a0:			; <UNDEFINED> instruction: 0xf04f9908
   180a4:	str	r0, [ip, -r1, lsl #22]!
   180a8:			; <UNDEFINED> instruction: 0xf43f428d
   180ac:	cdp	14, 0, cr10, cr8, cr6, {7}
   180b0:	usat	r5, #8, r0, lsl #20
   180b4:	andcs	r2, r1, r0, lsr r1
   180b8:	bl	fff56078 <ftello64@plt+0xfff4f12c>
   180bc:	andvs	r2, r3, r1, lsl r3
   180c0:	blls	e9ad0 <ftello64@plt+0xe2b84>
   180c4:	eorsle	r2, ip, r0, lsl #22
   180c8:	cdp	3, 0, cr2, cr8, cr1, {0}
   180cc:			; <UNDEFINED> instruction: 0xe6d63a10
   180d0:			; <UNDEFINED> instruction: 0xf7ee4683
   180d4:			; <UNDEFINED> instruction: 0x4601ed7e
   180d8:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   180dc:	ldc2	0, cr15, [lr], #-84	; 0xffffffac
   180e0:			; <UNDEFINED> instruction: 0xf7ed9808
   180e4:	strbmi	lr, [r0], -r6, ror #27
   180e8:	stcl	7, cr15, [r2, #948]!	; 0x3b4
   180ec:			; <UNDEFINED> instruction: 0xf7ed4650
   180f0:	shadd8mi	lr, r8, r8
   180f4:	stc2	7, cr15, [r4, #968]	; 0x3c8
   180f8:	pkhtbmi	lr, r3, r8, asr #12
   180fc:	stcl	7, cr15, [r8, #-952]!	; 0xfffffc48
   18100:	ldmdami	fp, {r0, r9, sl, lr}
   18104:			; <UNDEFINED> instruction: 0xf0154478
   18108:	strb	pc, [r9, r9, lsr #24]!	; <UNPREDICTABLE>
   1810c:	stcl	7, cr15, [r0, #-952]!	; 0xfffffc48
   18110:	ldmdami	r8, {r0, r9, sl, lr}
   18114:			; <UNDEFINED> instruction: 0xf0154478
   18118:	strb	pc, [r1, r1, lsr #24]!	; <UNPREDICTABLE>
   1811c:	ldcl	7, cr15, [r8, #-952]	; 0xfffffc48
   18120:	ldmdami	r5, {r0, r9, sl, lr}
   18124:			; <UNDEFINED> instruction: 0xf0154478
   18128:			; <UNDEFINED> instruction: 0xe63ffc19
   1812c:			; <UNDEFINED> instruction: 0xf04f4813
   18130:	ldrtmi	r0, [r8], r1, lsl #22
   18134:	blcc	54c3c <ftello64@plt+0x4dcf0>
   18138:	sxtahmi	r4, sl, r8, ror #8
   1813c:	stc2	0, cr15, [lr], {21}
   18140:	movwcs	lr, #6094	; 0x17ce
   18144:	bcc	45396c <ftello64@plt+0x44ca20>
   18148:	ssatmi	lr, #12, sp, lsl #13
   1814c:			; <UNDEFINED> instruction: 0xf7ede7c8
   18150:	svclt	0x0000efc0
   18154:	muleq	r4, r6, fp
   18158:	andeq	r0, r0, r4, ror #12
   1815c:	andeq	r6, r4, r8, ror fp
   18160:	andeq	r8, r2, r6, asr #19
   18164:	andeq	r8, r2, r8, asr #14
   18168:			; <UNDEFINED> instruction: 0xfffffd27
   1816c:	andeq	sp, r2, r2, rrx
   18170:	andeq	sp, r2, r4, asr r0
   18174:	andeq	r8, r2, ip, asr #13
   18178:	andeq	sp, r2, r0, asr r0
   1817c:	andeq	r8, r2, ip, ror r6
   18180:	mvnsmi	lr, sp, lsr #18
   18184:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   18188:	addlt	r4, r2, pc, lsr #24
   1818c:	strmi	r4, [r8], pc, lsr #20
   18190:	stmdbmi	pc!, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   18194:	orrpl	pc, r0, #54525952	; 0x3400000
   18198:	stmiapl	r2!, {r0, r1, r2, r9, sl, lr}
   1819c:	movwcc	r4, #17529	; 0x4479
   181a0:	andsvs	r6, sl, r2, lsl r8
   181a4:	andeq	pc, r0, #79	; 0x4f
   181a8:	stmia	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   181ac:	eorsle	r2, r8, r0, lsl #16
   181b0:	strmi	sl, [r6], -r1, lsl #26
   181b4:	addpl	pc, r0, #1325400064	; 0x4f000000
   181b8:	ldrtmi	r2, [r3], -r1, lsl #2
   181bc:			; <UNDEFINED> instruction: 0xf7ee4628
   181c0:			; <UNDEFINED> instruction: 0x4629e832
   181c4:	strmi	r4, [r2], -r4, lsl #12
   181c8:			; <UNDEFINED> instruction: 0xf7ed4640
   181cc:	stccs	15, cr14, [r0], {28}
   181d0:			; <UNDEFINED> instruction: 0x4630d1f0
   181d4:	svc	0x00a6f7ed
   181d8:			; <UNDEFINED> instruction: 0x4630b998
   181dc:	stmia	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   181e0:			; <UNDEFINED> instruction: 0xf50d491c
   181e4:	bmi	66cfec <ftello64@plt+0x6660a0>
   181e8:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   181ec:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   181f0:	subsmi	r6, r1, sl, lsl r8
   181f4:	strtmi	sp, [r0], -r5, lsr #2
   181f8:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   181fc:	pop	{r1, ip, sp, pc}
   18200:			; <UNDEFINED> instruction: 0xf7ee81f0
   18204:			; <UNDEFINED> instruction: 0x4604ea7c
   18208:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1820c:	strtmi	r3, [r0], -r0, lsl #8
   18210:	ldcl	7, cr15, [lr], {238}	; 0xee
   18214:			; <UNDEFINED> instruction: 0x46024639
   18218:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1821c:	blx	fe7d427a <ftello64@plt+0xfe7cd32e>
   18220:			; <UNDEFINED> instruction: 0xf7eee7db
   18224:	strmi	lr, [r4], -ip, ror #20
   18228:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1822c:	strtmi	r3, [r0], -r0, lsl #8
   18230:	stcl	7, cr15, [lr], {238}	; 0xee
   18234:			; <UNDEFINED> instruction: 0x46024639
   18238:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   1823c:	blx	fe3d429a <ftello64@plt+0xfe3cd34e>
   18240:			; <UNDEFINED> instruction: 0xf7ede7ce
   18244:	svclt	0x0000ef46
   18248:	muleq	r4, r8, r7
   1824c:	andeq	r0, r0, r4, ror #12
   18250:	andeq	r8, r2, r4, lsr r3
   18254:	andeq	r6, r4, lr, lsr r7
   18258:	andeq	sp, r2, sl, lsr sp
   1825c:	andeq	sp, r2, r2, lsl #26
   18260:	svcmi	0x00f0e92d
   18264:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   18268:	strmi	r8, [sp], -r6, lsl #22
   1826c:	stccc	8, cr15, [r4], #892	; 0x37c
   18270:	strmi	r2, [r7], -r4, lsl #2
   18274:	adcslt	r6, r5, r0, asr #17
   18278:			; <UNDEFINED> instruction: 0xf8df9207
   1827c:	ldrbtmi	r2, [sl], #-3228	; 0xfffff364
   18280:	andcs	r5, r0, #13828096	; 0xd30000
   18284:	teqls	r3, #1769472	; 0x1b0000
   18288:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1828c:	andscs	lr, r1, #3358720	; 0x334000
   18290:	andscs	lr, r4, #3358720	; 0x334000
   18294:			; <UNDEFINED> instruction: 0xf0209218
   18298:			; <UNDEFINED> instruction: 0xf7f2f91f
   1829c:			; <UNDEFINED> instruction: 0xf8dffc4f
   182a0:	ldrbtmi	r3, [fp], #-3196	; 0xfffff384
   182a4:	andls	r9, r5, r8, lsl #6
   182a8:			; <UNDEFINED> instruction: 0xf0002800
   182ac:			; <UNDEFINED> instruction: 0xf8df815e
   182b0:			; <UNDEFINED> instruction: 0x46281c70
   182b4:			; <UNDEFINED> instruction: 0xf7ee4479
   182b8:	andls	lr, r4, r0, ror #16
   182bc:			; <UNDEFINED> instruction: 0xf0002800
   182c0:	ldmib	r7, {r0, r1, r5, r6, r8, pc}^
   182c4:	stmdbcc	r0, {r0, r1, r3, r8, r9, ip}
   182c8:	tstcs	r1, r8, lsl pc
   182cc:			; <UNDEFINED> instruction: 0xf041b10b
   182d0:	bvs	feed86e0 <ftello64@plt+0xfeed1794>
   182d4:	cmple	sl, r0, lsl #22
   182d8:	blge	4feaf0 <ftello64@plt+0x4f7ba4>
   182dc:			; <UNDEFINED> instruction: 0xf024a811
   182e0:	strmi	pc, [r1], pc, lsl #18
   182e4:			; <UNDEFINED> instruction: 0xf0402800
   182e8:	orrslt	r8, r4, r8, lsl #2
   182ec:	ldrdcc	lr, [sp, -r7]
   182f0:	svclt	0x00183900
   182f4:	tstlt	fp, r1, lsl #2
   182f8:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   182fc:	ldmdage	r4, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}
   18300:	andls	r4, r0, r3, lsr #12
   18304:			; <UNDEFINED> instruction: 0xf024a812
   18308:	pkhbtmi	pc, r1, fp, lsl #19	; <UNPREDICTABLE>
   1830c:			; <UNDEFINED> instruction: 0xf0402800
   18310:	ldmdage	r5, {r0, r1, r3, r4, r6, r7, pc}
   18314:	bl	febd62d4 <ftello64@plt+0xfebcf388>
   18318:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1831c:	ldmdals	r5, {r1, r3, r4, r5, ip, lr, pc}
   18320:			; <UNDEFINED> instruction: 0xf7eeac26
   18324:	ldmdals	r1, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   18328:			; <UNDEFINED> instruction: 0xf97cf024
   1832c:			; <UNDEFINED> instruction: 0xf0249812
   18330:	stmdals	r5, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   18334:	stc2l	7, cr15, [r4], #-968	; 0xfffffc38
   18338:			; <UNDEFINED> instruction: 0xf7ed9818
   1833c:	stmdals	r4, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   18340:	stmda	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18344:	blcc	ff7566c8 <ftello64@plt+0xff74f77c>
   18348:			; <UNDEFINED> instruction: 0x46202232
   1834c:	tstcs	r1, fp, ror r4
   18350:	andls	pc, r0, sp, asr #17
   18354:	b	16d6314 <ftello64@plt+0x16cf3c8>
   18358:	blcs	ff3566dc <ftello64@plt+0xff34f790>
   1835c:	ldrtmi	r4, [r8], -r3, lsr #12
   18360:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   18364:	strls	r2, [r0], #-352	; 0xfffffea0
   18368:	stc2	7, cr15, [r4, #976]!	; 0x3d0
   1836c:	blcs	fef566f0 <ftello64@plt+0xfef4f7a4>
   18370:	blcc	fe8566f4 <ftello64@plt+0xfe84f7a8>
   18374:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18378:	blls	cf23e8 <ftello64@plt+0xceb49c>
   1837c:			; <UNDEFINED> instruction: 0xf040405a
   18380:			; <UNDEFINED> instruction: 0x464886da
   18384:	ldc	0, cr11, [sp], #212	; 0xd4
   18388:	pop	{r1, r2, r8, r9, fp, pc}
   1838c:			; <UNDEFINED> instruction: 0xf0418ff0
   18390:	str	r0, [r1, r4, lsl #2]!
   18394:	andsne	lr, r3, #3620864	; 0x374000
   18398:			; <UNDEFINED> instruction: 0xf7ee9815
   1839c:	sxtab16mi	lr, r1, lr, ror #16
   183a0:			; <UNDEFINED> instruction: 0xf0402800
   183a4:			; <UNDEFINED> instruction: 0x4602809a
   183a8:	ldmdage	r8, {r0, r9, sl, lr}
   183ac:	cdp	7, 0, cr15, cr6, cr13, {7}
   183b0:	stmdacs	r0, {r0, r3, ip, pc}
   183b4:	ldrbthi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
   183b8:	blcc	1d5673c <ftello64@plt+0x1d4f7f0>
   183bc:			; <UNDEFINED> instruction: 0xf8529a08
   183c0:			; <UNDEFINED> instruction: 0xf8d88003
   183c4:	ldreq	r3, [r9]
   183c8:	ldrhi	pc, [r0], #256	; 0x100
   183cc:	strdcs	r6, [r1, -r8]
   183d0:			; <UNDEFINED> instruction: 0xf894f020
   183d4:	blcc	1756758 <ftello64@plt+0x174f80c>
   183d8:	blvs	175675c <ftello64@plt+0x174f810>
   183dc:	ldrbtmi	sl, [fp], #-3350	; 0xfffff2ea
   183e0:			; <UNDEFINED> instruction: 0xf8df9306
   183e4:	ldrbtmi	r3, [lr], #-2904	; 0xfffff4a8
   183e8:	mcr	4, 0, r4, cr8, cr11, {3}
   183ec:			; <UNDEFINED> instruction: 0xf8df3a10
   183f0:	ldrbtmi	r3, [fp], #-2896	; 0xfffff4b0
   183f4:	bcc	fe453c1c <ftello64@plt+0xfe44ccd0>
   183f8:	cdpne	0, 13, cr14, cr10, cr7, {0}
   183fc:	ldmdble	lr, {r0, r9, fp, sp}
   18400:	rsbsle	r2, r3, r5, lsl #22
   18404:			; <UNDEFINED> instruction: 0xf0002b06
   18408:	ldmdals	r5, {r0, r2, r5, r6, r7, pc}
   1840c:			; <UNDEFINED> instruction: 0xf7ee4629
   18410:	strmi	lr, [r4], -r2, ror #24
   18414:			; <UNDEFINED> instruction: 0xf0402800
   18418:	blls	5b876c <ftello64@plt+0x5b1820>
   1841c:	mvnle	r2, r3, lsl #22
   18420:	strdcs	r6, [r8, -r8]
   18424:			; <UNDEFINED> instruction: 0xf86af020
   18428:	ldrdcc	pc, [r4], -r8
   1842c:			; <UNDEFINED> instruction: 0xf0402b00
   18430:	blls	5b8738 <ftello64@plt+0x5b17ec>
   18434:	andls	r2, r9, #268435456	; 0x10000000
   18438:	bcs	5ffa8 <ftello64@plt+0x5905c>
   1843c:	ldmvs	r8!, {r5, r6, r7, fp, ip, lr, pc}^
   18440:			; <UNDEFINED> instruction: 0xf0202107
   18444:	mrc	8, 0, APSR_nzcv, cr8, cr11, {2}
   18448:	vmov	s19, fp
   1844c:			; <UNDEFINED> instruction: 0xf04f5a10
   18450:	and	r0, lr, r0, lsl #18
   18454:	ldrdcc	pc, [r0], -r8
   18458:	ldrble	r0, [r7], #-2010	; 0xfffff826
   1845c:	ldmdals	r8, {r0, r3, r5, r9, sl, lr}
   18460:	ldc	7, cr15, [lr], #-952	; 0xfffffc48
   18464:			; <UNDEFINED> instruction: 0x462a68f8
   18468:			; <UNDEFINED> instruction: 0xf020210a
   1846c:			; <UNDEFINED> instruction: 0xf109f875
   18470:	ldmdals	r5, {r0, r8, fp}
   18474:			; <UNDEFINED> instruction: 0xf7ed4649
   18478:	strmi	lr, [r2], r6, lsr #29
   1847c:	suble	r2, ip, r0, lsl #16
   18480:	stmia	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18484:	stmdacs	r0, {r0, r2, r9, sl, lr}
   18488:	ldrbmi	sp, [r1], -r4, ror #3
   1848c:			; <UNDEFINED> instruction: 0xf0154658
   18490:	ldrtmi	pc, [r1], -r5, ror #20	; <UNPREDICTABLE>
   18494:			; <UNDEFINED> instruction: 0xf7ed4650
   18498:	teqlt	r0, ip, ror ip
   1849c:	bne	fe956820 <ftello64@plt+0xfe94f8d4>
   184a0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   184a4:	ldcl	7, cr15, [r4], #-948	; 0xfffffc4c
   184a8:			; <UNDEFINED> instruction: 0xf8dfb940
   184ac:	andcs	r1, r5, #156, 20	; 0x9c000
   184b0:	ldrbtmi	r2, [r9], #-0
   184b4:	ldcl	7, cr15, [r4, #948]!	; 0x3b4
   184b8:	blx	7d4514 <ftello64@plt+0x7cd5c8>
   184bc:			; <UNDEFINED> instruction: 0x465268f8
   184c0:			; <UNDEFINED> instruction: 0xf020210d
   184c4:	ldrb	pc, [r2, r3, ror #16]	; <UNPREDICTABLE>
   184c8:	bl	fe0d6488 <ftello64@plt+0xfe0cf53c>
   184cc:			; <UNDEFINED> instruction: 0xf8df4601
   184d0:	ldrbtmi	r0, [r8], #-2684	; 0xfffff584
   184d4:	blx	10d4530 <ftello64@plt+0x10cd5e4>
   184d8:			; <UNDEFINED> instruction: 0xf7eee721
   184dc:			; <UNDEFINED> instruction: 0x4601eb7a
   184e0:	beq	1b56864 <ftello64@plt+0x1b4f918>
   184e4:			; <UNDEFINED> instruction: 0xf0154478
   184e8:			; <UNDEFINED> instruction: 0xe718fa39
   184ec:	andcs	r6, r0, #248, 16	; 0xf80000
   184f0:			; <UNDEFINED> instruction: 0xf020210f
   184f4:	blls	5d6558 <ftello64@plt+0x5cf60c>
   184f8:			; <UNDEFINED> instruction: 0xf7eee784
   184fc:	strmi	lr, [r1], -sl, ror #22
   18500:	beq	1456884 <ftello64@plt+0x144f938>
   18504:			; <UNDEFINED> instruction: 0xf0154478
   18508:	str	pc, [r8, -r9, lsr #20]
   1850c:	ldrbmi	r4, [r2], -r1, lsl #12
   18510:	beq	453d78 <ftello64@plt+0x44ce2c>
   18514:	blx	feed4570 <ftello64@plt+0xfeecd624>
   18518:			; <UNDEFINED> instruction: 0xf8d8e7a0
   1851c:	cdp	0, 1, cr1, cr9, cr8, {4}
   18520:	cmnlt	r9, r0, lsl sl
   18524:	ldrdcc	pc, [r0], -r8
   18528:			; <UNDEFINED> instruction: 0xf10007db
   1852c:	ldmdals	r8, {r3, r6, r7, r8, r9, pc}
   18530:	bl	ff5d64f0 <ftello64@plt+0xff5cf5a4>
   18534:	ldrdcs	pc, [r8], r8
   18538:	strdcs	r6, [sl, -r8]
   1853c:			; <UNDEFINED> instruction: 0xf80cf020
   18540:	blcs	3f16c <ftello64@plt+0x38220>
   18544:	bicshi	pc, r9, #0
   18548:	movwcc	r9, #6919	; 0x1b07
   1854c:	ldrthi	pc, [sp], #-0	; <UNPREDICTABLE>
   18550:	stmdals	r7, {r3, r4, r8, fp, ip, pc}
   18554:	ldrdls	pc, [ip], -r7
   18558:	mrc2	7, 0, pc, cr2, cr15, {7}
   1855c:	strmi	r2, [r2], -pc, lsl #2
   18560:			; <UNDEFINED> instruction: 0xf01f4648
   18564:	blls	5d84e8 <ftello64@plt+0x5d159c>
   18568:			; <UNDEFINED> instruction: 0xf8dfe74c
   1856c:	andcs	r1, r5, #236, 18	; 0x3b0000
   18570:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18574:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   18578:			; <UNDEFINED> instruction: 0xf7ed4479
   1857c:			; <UNDEFINED> instruction: 0xf015ed92
   18580:	blls	196d3c <ftello64@plt+0x18fdf0>
   18584:	strb	r9, [sl], r4, lsl #6
   18588:	ldm	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1858c:			; <UNDEFINED> instruction: 0xf7ee4604
   18590:			; <UNDEFINED> instruction: 0x2c00e926
   18594:	cmnhi	r2, #0	; <UNPREDICTABLE>
   18598:	adclt	r6, r4, #0, 16
   1859c:	svc	0x0070f7ed
   185a0:	stmdbvc	r0, {r2, r6, ip, sp, lr, pc}^
   185a4:			; <UNDEFINED> instruction: 0xf8df4601
   185a8:	ldrbtmi	r0, [r8], #-2484	; 0xfffff64c
   185ac:			; <UNDEFINED> instruction: 0xf9d6f015
   185b0:	stmdals	r6, {r0, r2, r4, r5, r7, r9, sl, sp, lr, pc}
   185b4:	movwls	r2, #37633	; 0x9301
   185b8:			; <UNDEFINED> instruction: 0xf99ef015
   185bc:			; <UNDEFINED> instruction: 0xe71c9b16
   185c0:			; <UNDEFINED> instruction: 0xf7ee4681
   185c4:	strmi	lr, [r1], -r6, lsl #22
   185c8:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   185cc:			; <UNDEFINED> instruction: 0xf0154478
   185d0:	strt	pc, [r4], r5, asr #19
   185d4:	ssatmi	r9, #2, r2, lsl #16
   185d8:			; <UNDEFINED> instruction: 0xf024b190
   185dc:	strmi	pc, [r4], -r3, asr #17
   185e0:			; <UNDEFINED> instruction: 0xf7eeb170
   185e4:			; <UNDEFINED> instruction: 0x46a1eaf6
   185e8:			; <UNDEFINED> instruction: 0xf8df4601
   185ec:	ldrbtmi	r0, [r8], #-2424	; 0xfffff688
   185f0:			; <UNDEFINED> instruction: 0xf9b4f015
   185f4:			; <UNDEFINED> instruction: 0x462268f8
   185f8:			; <UNDEFINED> instruction: 0xf01f2111
   185fc:	pkhbt	pc, lr, r3, lsl #31	; <UNPREDICTABLE>
   18600:			; <UNDEFINED> instruction: 0xf0839b09
   18604:	blls	1d9610 <ftello64@plt+0x1d26c4>
   18608:	svccc	0x00fff1b3
   1860c:	strcs	fp, [r0], #-3852	; 0xfffff0f4
   18610:	streq	pc, [r1], #-4
   18614:			; <UNDEFINED> instruction: 0xf000b194
   18618:	movwcs	fp, #3082	; 0xc0a
   1861c:			; <UNDEFINED> instruction: 0x461a4631
   18620:	ldmvs	sp!, {r3, r4, r5, r9, sl, lr}^
   18624:			; <UNDEFINED> instruction: 0xffc8f7f2
   18628:	tstcs	r3, r2, lsr r6
   1862c:	strmi	r3, [r3], -r1, lsl #8
   18630:			; <UNDEFINED> instruction: 0xf01f4628
   18634:	ldmdals	r7, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18638:	bl	ed65f4 <ftello64@plt+0xecf6a8>
   1863c:			; <UNDEFINED> instruction: 0x46219815
   18640:	bl	ff756600 <ftello64@plt+0xff74f6b4>
   18644:	andsls	r4, r7, r6, lsl #12
   18648:	mvnle	r2, r0, lsl #16
   1864c:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18650:			; <UNDEFINED> instruction: 0xf8cd4604
   18654:	ldrbtmi	r9, [fp], #-40	; 0xffffffd8
   18658:	bcc	453e84 <ftello64@plt+0x44cf38>
   1865c:	vmov.32	d8[0], sl
   18660:			; <UNDEFINED> instruction: 0xf8df3a90
   18664:	ldrbtmi	r3, [fp], #-2312	; 0xfffff6f8
   18668:	bcc	fe453e94 <ftello64@plt+0xfe44cf48>
   1866c:	vmov.32	d8[0], sl
   18670:			; <UNDEFINED> instruction: 0xf8df3a10
   18674:	ldrbtmi	r3, [fp], #-2300	; 0xfffff704
   18678:			; <UNDEFINED> instruction: 0xf8df930c
   1867c:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
   18680:	cdp	3, 1, cr9, cr8, cr13, {0}
   18684:			; <UNDEFINED> instruction: 0x46212a10
   18688:	bcc	fe453ef0 <ftello64@plt+0xfe44cfa4>
   1868c:	ldmdals	r5, {r8, sl, sp}
   18690:	ldrls	r9, [fp, #-1305]	; 0xfffffae7
   18694:	stc	7, cr15, [ip], {237}	; 0xed
   18698:	stccs	6, cr4, [r0], {2}
   1869c:	sbcshi	pc, r9, r0
   186a0:			; <UNDEFINED> instruction: 0xf0402a00
   186a4:	cmpcs	r8, sl, ror #10
   186a8:			; <UNDEFINED> instruction: 0xf7f44638
   186ac:	ldmvs	r8!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
   186b0:	tstcs	r4, r2, lsr #12
   186b4:			; <UNDEFINED> instruction: 0xff50f01f
   186b8:	ldrdcc	pc, [r0], -r8
   186bc:	ldrle	r0, [r5, #-2008]	; 0xfffff828
   186c0:	bcs	3ef2c <ftello64@plt+0x37fe0>
   186c4:	adchi	pc, r0, #0
   186c8:	beq	453f34 <ftello64@plt+0x44cfe8>
   186cc:			; <UNDEFINED> instruction: 0xf0154621
   186d0:	mrc	9, 0, APSR_nzcv, cr9, cr13, {6}
   186d4:			; <UNDEFINED> instruction: 0x46210a90
   186d8:			; <UNDEFINED> instruction: 0xf9d8f015
   186dc:			; <UNDEFINED> instruction: 0xf7f8981a
   186e0:			; <UNDEFINED> instruction: 0xf8dfffa7
   186e4:	ldrbtmi	r0, [r8], #-2196	; 0xfffff76c
   186e8:	blx	d54744 <ftello64@plt+0xd4d7f8>
   186ec:	strdlt	r6, [r3, #-139]!	; 0xffffff75
   186f0:			; <UNDEFINED> instruction: 0x1019e9dd
   186f4:			; <UNDEFINED> instruction: 0xf966f7f9
   186f8:			; <UNDEFINED> instruction: 0x46052115
   186fc:	ldmvs	r8!, {r1, r9, sl, lr}^
   18700:			; <UNDEFINED> instruction: 0xff44f01f
   18704:			; <UNDEFINED> instruction: 0xf7ed4628
   18708:			; <UNDEFINED> instruction: 0xf10dec8c
   1870c:	ldmdals	r5, {r3, r7, r8, fp}
   18710:	strbmi	r4, [sl], -r1, lsr #12
   18714:	mcrr	7, 14, pc, r0, cr13	; <UNPREDICTABLE>
   18718:	bcs	ec5128 <ftello64@plt+0xebe1dc>
   1871c:	sbchi	pc, r4, r0
   18720:			; <UNDEFINED> instruction: 0xf0402800
   18724:	ldmdals	r5, {r0, r3, r4, r5, r7, pc}
   18728:	bge	7033a0 <ftello64@plt+0x6fc454>
   1872c:			; <UNDEFINED> instruction: 0xf7ed4621
   18730:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   18734:	sbcshi	pc, r1, r0
   18738:	ldmdacs	sl!, {r7, r9, ip, sp, pc}
   1873c:	msrhi	SPSR_s, #64	; 0x40
   18740:	stccs	13, cr9, [r0, #-108]	; 0xffffff94
   18744:	strhi	pc, [ip, #-64]	; 0xffffffc0
   18748:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1874c:	ldmdals	r5, {r0, r2, r3, r4, r8, r9, fp, sp, pc}
   18750:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   18754:	bl	1056714 <ftello64@plt+0x104f7c8>
   18758:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1875c:	adchi	pc, r8, r0, asr #32
   18760:	ldrdcc	pc, [r0], -r8
   18764:			; <UNDEFINED> instruction: 0xf10007da
   18768:	tstcs	r1, r2, asr r2
   1876c:			; <UNDEFINED> instruction: 0xf7ee9815
   18770:			; <UNDEFINED> instruction: 0x4601ea74
   18774:			; <UNDEFINED> instruction: 0xf0002800
   18778:	mrcls	0, 0, r8, cr13, cr8, {6}
   1877c:			; <UNDEFINED> instruction: 0xf7ed4630
   18780:	strmi	lr, [r2], r8, lsl #22
   18784:			; <UNDEFINED> instruction: 0xf0402800
   18788:			; <UNDEFINED> instruction: 0x463080d0
   1878c:	svc	0x00eef7ed
   18790:	rsbsge	pc, r4, sp, asr #17
   18794:			; <UNDEFINED> instruction: 0x46219815
   18798:	b	fe756754 <ftello64@plt+0xfe74f808>
   1879c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   187a0:	subhi	pc, sl, #0
   187a4:	stc2	0, cr15, [ip, #88]!	; 0x58
   187a8:	ldrdcc	pc, [r0], -r8
   187ac:	ldrdls	r0, [r6], -fp
   187b0:	eorshi	pc, r4, #0, 2
   187b4:	blls	1bffd0 <ftello64@plt+0x1b9084>
   187b8:			; <UNDEFINED> instruction: 0x461a4630
   187bc:	svclt	0x00082b00
   187c0:	andls	r4, r6, #44040192	; 0x2a00000
   187c4:	ldc2	7, cr15, [lr], #-968	; 0xfffffc38
   187c8:	tstcs	r9, #3620864	; 0x374000
   187cc:			; <UNDEFINED> instruction: 0x46384631
   187d0:	stc2	7, cr15, [ip, #968]!	; 0x3c8
   187d4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   187d8:	adcshi	pc, sl, r0
   187dc:	svccc	0x00fff1b0
   187e0:	eorshi	pc, r5, #0
   187e4:	ldmib	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   187e8:			; <UNDEFINED> instruction: 0xf8df4601
   187ec:	ldrbtmi	r0, [r8], #-1940	; 0xfffff86c
   187f0:			; <UNDEFINED> instruction: 0xf8b4f015
   187f4:			; <UNDEFINED> instruction: 0xf8dfad26
   187f8:	eorscs	r3, r2, #140, 14	; 0x2300000
   187fc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   18800:			; <UNDEFINED> instruction: 0xf8cd4628
   18804:			; <UNDEFINED> instruction: 0xf7eea000
   18808:			; <UNDEFINED> instruction: 0xf8dfe802
   1880c:	tstcs	r0, ip, ror r7
   18810:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   18814:	ldrtmi	r9, [r8], -r0, lsl #2
   18818:			; <UNDEFINED> instruction: 0xf7f42160
   1881c:			; <UNDEFINED> instruction: 0xf8dffb4b
   18820:	ldmvs	r8!, {r2, r3, r5, r6, r8, r9, sl, sp}^
   18824:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   18828:	mrc2	0, 5, pc, cr0, cr15, {0}
   1882c:	strcc	r9, [r1], #-2073	; 0xfffff7e7
   18830:	bl	ffdd67ec <ftello64@plt+0xffdcf8a0>
   18834:			; <UNDEFINED> instruction: 0xf7ed981a
   18838:			; <UNDEFINED> instruction: 0x4658ebf4
   1883c:	bl	ffc567f8 <ftello64@plt+0xffc4f8ac>
   18840:			; <UNDEFINED> instruction: 0xf7ed981b
   18844:	ldmdals	r7, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   18848:	b	cd6804 <ftello64@plt+0xccf8b8>
   1884c:	tstls	r7, #0, 6
   18850:	addlt	lr, r3, #6029312	; 0x5c0000
   18854:			; <UNDEFINED> instruction: 0xf47f2b3a
   18858:	ldmib	sp, {r0, r1, r5, r8, r9, sl, fp, sp, pc}^
   1885c:	stmdbls	r7, {r0, r3, r8, fp, ip, sp}
   18860:	svccc	0x00fff1b1
   18864:	movwcs	fp, #3860	; 0xf14
   18868:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1886c:			; <UNDEFINED> instruction: 0xf0402b00
   18870:	ldmdals	r5, {r0, r2, r3, r4, sl, pc}
   18874:	b	756834 <ftello64@plt+0x74f8e8>
   18878:			; <UNDEFINED> instruction: 0xf0239811
   1887c:	ldmdals	r2, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   18880:			; <UNDEFINED> instruction: 0xffeef023
   18884:			; <UNDEFINED> instruction: 0xf7f29805
   18888:	ldmdals	r8, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1888c:	b	fee56848 <ftello64@plt+0xfee4f8fc>
   18890:			; <UNDEFINED> instruction: 0xf7ed9804
   18894:	strb	lr, [r9, #-3462]!	; 0xfffff27a
   18898:	ldmib	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1889c:			; <UNDEFINED> instruction: 0xf8df4601
   188a0:	ldrbtmi	r0, [r8], #-1776	; 0xfffff910
   188a4:			; <UNDEFINED> instruction: 0xf85af015
   188a8:			; <UNDEFINED> instruction: 0xf88d2300
   188ac:	ldr	r3, [sl, -r8, lsl #1]!
   188b0:			; <UNDEFINED> instruction: 0xf43f3301
   188b4:			; <UNDEFINED> instruction: 0xf7eeaf6f
   188b8:			; <UNDEFINED> instruction: 0xf04fe98c
   188bc:	strmi	r0, [r1], -r0, lsl #22
   188c0:			; <UNDEFINED> instruction: 0x06d0f8df
   188c4:			; <UNDEFINED> instruction: 0xf0154478
   188c8:			; <UNDEFINED> instruction: 0xf8dff849
   188cc:	ldmvs	r8!, {r2, r3, r6, r7, r9, sl, sp}^
   188d0:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   188d4:	mrc2	0, 2, pc, cr10, cr15, {0}
   188d8:	strtmi	lr, [r1], -r8, lsr #15
   188dc:			; <UNDEFINED> instruction: 0xf7ed9815
   188e0:	strmi	lr, [r6], -ip, lsr #26
   188e4:	cdp	7, 9, cr15, cr10, cr13, {7}
   188e8:	ldrdcc	pc, [r0], -r8
   188ec:			; <UNDEFINED> instruction: 0x460507d9
   188f0:	orrshi	pc, fp, r0, lsl #2
   188f4:			; <UNDEFINED> instruction: 0x46299818
   188f8:	cdp	7, 8, cr15, cr4, cr13, {7}
   188fc:			; <UNDEFINED> instruction: 0xf47f2800
   18900:	cdpcs	15, 0, cr10, cr0, cr3, {1}
   18904:	subshi	pc, r3, #0
   18908:			; <UNDEFINED> instruction: 0x0690f8df
   1890c:			; <UNDEFINED> instruction: 0x46294632
   18910:	bleq	54a54 <ftello64@plt+0x4db08>
   18914:			; <UNDEFINED> instruction: 0xf0154478
   18918:			; <UNDEFINED> instruction: 0xf8dff821
   1891c:	ldmvs	r8!, {r2, r7, r9, sl, sp}^
   18920:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   18924:	mrc2	0, 1, pc, cr2, cr15, {0}
   18928:			; <UNDEFINED> instruction: 0xf8dfe780
   1892c:	strcs	r0, [r0, #-1656]	; 0xfffff988
   18930:	ldrbtmi	r4, [r8], #-1707	; 0xfffff955
   18934:			; <UNDEFINED> instruction: 0xf812f015
   18938:			; <UNDEFINED> instruction: 0xf7ed981d
   1893c:			; <UNDEFINED> instruction: 0xf8dfef18
   18940:	ldmvs	r8!, {r3, r5, r6, r9, sl, sp}^
   18944:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   18948:			; <UNDEFINED> instruction: 0xf01f951d
   1894c:			; <UNDEFINED> instruction: 0xe76dfe1f
   18950:	ldmdbge	r7, {r0, r2, fp, ip, pc}
   18954:	blx	6d6924 <ftello64@plt+0x6cf9d8>
   18958:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1895c:	orrhi	pc, r0, r0, asr #32
   18960:	ldmdals	r7, {r5, r8, r9, fp, sp, pc}
   18964:	ldrmi	r9, [r9], -fp, lsl #6
   18968:			; <UNDEFINED> instruction: 0xff06f7f7
   1896c:	ldrdne	pc, [ip], #136	; 0x88
   18970:	ldrbmi	r9, [r3], -r0, lsr #28
   18974:	andge	pc, r4, sp, asr #17
   18978:	cfmadd32	mvax0, mvfx9, mvfx10, mvfx0
   1897c:			; <UNDEFINED> instruction: 0x46020a10
   18980:	tstcs	r3, r8, lsl #12
   18984:			; <UNDEFINED> instruction: 0xf834f024
   18988:			; <UNDEFINED> instruction: 0xf0002800
   1898c:	bls	1b9094 <ftello64@plt+0x1b2148>
   18990:			; <UNDEFINED> instruction: 0xf8d84651
   18994:			; <UNDEFINED> instruction: 0xf02400cc
   18998:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   1899c:	eorhi	pc, r0, #0
   189a0:	bne	454210 <ftello64@plt+0x44d2c4>
   189a4:	blls	82a2f4 <ftello64@plt+0x8233a8>
   189a8:			; <UNDEFINED> instruction: 0xf8cd2006
   189ac:			; <UNDEFINED> instruction: 0xf023a000
   189b0:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   189b4:	orrhi	pc, sl, r0, asr #32
   189b8:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   189bc:	andcs	r2, r0, r5, lsl #4
   189c0:			; <UNDEFINED> instruction: 0xf7ed4479
   189c4:			; <UNDEFINED> instruction: 0xf014eb6e
   189c8:			; <UNDEFINED> instruction: 0xf89dff97
   189cc:	stmdacs	r0, {r3, r7}
   189d0:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   189d4:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   189d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   189dc:	bl	1856998 <ftello64@plt+0x184fa4c>
   189e0:			; <UNDEFINED> instruction: 0xf8b8f015
   189e4:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   189e8:	andcs	r2, r0, r5, lsl #4
   189ec:			; <UNDEFINED> instruction: 0xf7ed4479
   189f0:	tstcs	r0, r8, asr fp
   189f4:	ldmdals	r7, {r1, r7, r9, sl, lr}
   189f8:	stc2l	7, cr15, [ip, #988]!	; 0x3dc
   189fc:	ldrbmi	r4, [r0], -r1, lsl #12
   18a00:			; <UNDEFINED> instruction: 0xf8a8f015
   18a04:			; <UNDEFINED> instruction: 0x462a68f8
   18a08:			; <UNDEFINED> instruction: 0xf01f210a
   18a0c:	blls	7180a8 <ftello64@plt+0x71115c>
   18a10:			; <UNDEFINED> instruction: 0xf0002b00
   18a14:	ldmdals	r8, {r1, r9, pc}
   18a18:			; <UNDEFINED> instruction: 0xf7ed4629
   18a1c:	strmi	lr, [r2], r4, asr #20
   18a20:			; <UNDEFINED> instruction: 0xf0002800
   18a24:	blls	739074 <ftello64@plt+0x732128>
   18a28:			; <UNDEFINED> instruction: 0xf0002b00
   18a2c:	strtmi	r8, [r8], -lr, lsl #3
   18a30:	stmib	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18a34:	addsmi	r9, r8, #28, 22	; 0x7000
   18a38:	orrhi	pc, r7, r0, asr #32
   18a3c:	ldmdbls	fp, {r1, r9, sl, lr}
   18a40:			; <UNDEFINED> instruction: 0xf7ed4650
   18a44:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   18a48:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
   18a4c:	tstcs	fp, r6, lsl #28
   18a50:	ldmvs	r8!, {r1, r2, r3, ip, pc}^
   18a54:			; <UNDEFINED> instruction: 0xf01f4632
   18a58:	blls	3d805c <ftello64@plt+0x3d1110>
   18a5c:	ldrtmi	r9, [r1], -fp, lsl #16
   18a60:			; <UNDEFINED> instruction: 0xf7ed461a
   18a64:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
   18a68:	cmphi	r6, #64	; 0x40	; <UNPREDICTABLE>
   18a6c:	ldrdcc	pc, [r0], -r8
   18a70:	ldreq	r9, [r8, #2592]	; 0xa20
   18a74:	movthi	pc, #37120	; 0x9100	; <UNPREDICTABLE>
   18a78:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   18a7c:	ldmdals	r5, {r3, r8, fp, ip, pc}
   18a80:			; <UNDEFINED> instruction: 0xf7ed58c9
   18a84:	ldmdals	r5, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   18a88:			; <UNDEFINED> instruction: 0xf7ed4621
   18a8c:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
   18a90:	msrhi	CPSR_fc, #64	; 0x40
   18a94:	blls	1c2b14 <ftello64@plt+0x1bbbc8>
   18a98:	ldrbmi	r9, [r9], -r0
   18a9c:	ldmdals	r7, {r5, r9, fp, ip, pc}
   18aa0:			; <UNDEFINED> instruction: 0xf886f7fa
   18aa4:	stmdals	r0!, {r1, r2, r9, sl, lr}
   18aa8:	stmib	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18aac:			; <UNDEFINED> instruction: 0xf0402e00
   18ab0:	ldmdals	r7, {r2, r3, r6, r7, r8, pc}
   18ab4:			; <UNDEFINED> instruction: 0xf96af7f8
   18ab8:			; <UNDEFINED> instruction: 0xf0402800
   18abc:			; <UNDEFINED> instruction: 0xf8d882ef
   18ac0:	ldrbeq	r3, [r9, r0]
   18ac4:	rschi	pc, r5, #0, 2
   18ac8:	ldmvs	r8!, {r0, r1, r3, r4, r8, sp}^
   18acc:	ldc2	0, cr15, [r6, #-124]	; 0xffffff84
   18ad0:	umullcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   18ad4:			; <UNDEFINED> instruction: 0x464a9917
   18ad8:			; <UNDEFINED> instruction: 0xf8dfb913
   18adc:	ldrbtmi	r2, [sl], #-1248	; 0xfffffb20
   18ae0:	blge	9a22e8 <ftello64@plt+0x99b39c>
   18ae4:	stmib	sp, {r0, r1, r2, r3, r4, fp, sp, pc}^
   18ae8:	andls	r6, r3, r1, lsl #12
   18aec:			; <UNDEFINED> instruction: 0x96004638
   18af0:			; <UNDEFINED> instruction: 0xf7fc930e
   18af4:	strmi	pc, [r2], sp, lsr #29
   18af8:			; <UNDEFINED> instruction: 0xf7f99817
   18afc:	blx	817888 <ftello64@plt+0x81093c>
   18b00:	blcs	1995930 <ftello64@plt+0x198e9e4>
   18b04:	andsge	pc, r8, sp, asr #17
   18b08:	strls	fp, [r6], -r5, lsl #30
   18b0c:	tstcs	r3, r5, asr #2
   18b10:			; <UNDEFINED> instruction: 0x460246b2
   18b14:	andls	fp, pc, fp, lsl #30
   18b18:			; <UNDEFINED> instruction: 0x46384638
   18b1c:			; <UNDEFINED> instruction: 0xf7f4920f
   18b20:	bls	4176ac <ftello64@plt+0x410760>
   18b24:			; <UNDEFINED> instruction: 0xf7ed4610
   18b28:	tstcs	r2, ip, ror sl
   18b2c:			; <UNDEFINED> instruction: 0xf7f79817
   18b30:	strmi	pc, [r6], -r9, lsl #26
   18b34:			; <UNDEFINED> instruction: 0xf7ed200f
   18b38:			; <UNDEFINED> instruction: 0xf89de87c
   18b3c:	cdp	0, 0, cr3, cr10, cr8, {4}
   18b40:			; <UNDEFINED> instruction: 0x46066a10
   18b44:			; <UNDEFINED> instruction: 0xf0402b00
   18b48:			; <UNDEFINED> instruction: 0xf8df819b
   18b4c:			; <UNDEFINED> instruction: 0xf8df2474
   18b50:	ldrbtmi	r3, [sl], #-1140	; 0xfffffb8c
   18b54:	ldmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   18b58:	eorsvs	r7, r0, r2, lsl r9
   18b5c:			; <UNDEFINED> instruction: 0xf89d7132
   18b60:	stmdbls	lr, {r3, r4, r7, sp}
   18b64:			; <UNDEFINED> instruction: 0xf8dfb912
   18b68:	ldrbtmi	r1, [r9], #-1120	; 0xfffffba0
   18b6c:			; <UNDEFINED> instruction: 0x4632981e
   18b70:	tstls	r0, r2, lsl #10
   18b74:			; <UNDEFINED> instruction: 0xf8df9001
   18b78:	cfmvrs	r0, mvf10
   18b7c:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   18b80:	ldc2l	0, cr15, [r0, #104]!	; 0x68
   18b84:	ldrtmi	r4, [r0], -r5, lsl #12
   18b88:	b	12d6b44 <ftello64@plt+0x12cfbf8>
   18b8c:	beq	4543fc <ftello64@plt+0x44d4b0>
   18b90:	b	11d6b4c <ftello64@plt+0x11cfc00>
   18b94:	tstcs	sp, sl, lsr #12
   18b98:			; <UNDEFINED> instruction: 0xf7f44638
   18b9c:	strtmi	pc, [r8], -r3, lsr #21
   18ba0:	b	fd6b5c <ftello64@plt+0xfcfc10>
   18ba4:	ldmvs	r8!, {r1, r2, r8, sl, fp, ip, pc}^
   18ba8:	strtmi	r2, [sl], -r0, lsr #2
   18bac:	ldc2	0, cr15, [sl], #124	; 0x7c
   18bb0:	svceq	0x0000f1ba
   18bb4:	cmnhi	r9, r0	; <UNPREDICTABLE>
   18bb8:			; <UNDEFINED> instruction: 0xf7ee4628
   18bbc:	strmi	lr, [r1], -sl, lsl #16
   18bc0:	streq	pc, [ip], #-2271	; 0xfffff721
   18bc4:			; <UNDEFINED> instruction: 0xf0144478
   18bc8:	adclt	pc, fp, #3216	; 0xc90
   18bcc:	adcsvc	pc, pc, #82837504	; 0x4f00000
   18bd0:	andsmi	r4, r1, r9, lsr #12
   18bd4:	svclt	0x00182b38
   18bd8:	strmi	r2, [sl], -r4, lsr #18
   18bdc:	andcs	fp, r1, #12, 30	; 0x30
   18be0:	blcs	17a13e8 <ftello64@plt+0x179a49c>
   18be4:			; <UNDEFINED> instruction: 0xf042bf08
   18be8:	bcs	193f4 <ftello64@plt+0x124a8>
   18bec:	rsbshi	pc, r6, #0
   18bf0:	mrscs	r2, R8_fiq
   18bf4:			; <UNDEFINED> instruction: 0xf7f44638
   18bf8:	bmi	ffdd75e4 <ftello64@plt+0xffdd0698>
   18bfc:	ldmvs	r8!, {r1, r2, r4, r8, sp}^
   18c00:			; <UNDEFINED> instruction: 0xf01f447a
   18c04:	ldr	pc, [r1], -r3, asr #25
   18c08:	ldrbtmi	r4, [sl], #-2803	; 0xfffff50d
   18c0c:	ldmmi	r3!, {r2, r3, r4, r6, r8, sl, sp, lr, pc}^
   18c10:	bls	76a49c <ftello64@plt+0x763550>
   18c14:			; <UNDEFINED> instruction: 0xf0144478
   18c18:	str	pc, [r6, #3897]!	; 0xf39
   18c1c:	ldmmi	r0!, {r1, r9, sl, lr}^
   18c20:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   18c24:			; <UNDEFINED> instruction: 0xff32f014
   18c28:	strmi	lr, [r2], -r4, asr #11
   18c2c:	strtmi	r4, [r1], -sp, ror #17
   18c30:			; <UNDEFINED> instruction: 0xf0144478
   18c34:	ldrb	pc, [sp], -fp, lsr #30	; <UNPREDICTABLE>
   18c38:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
   18c3c:	mcr2	0, 4, pc, cr14, cr4, {0}	; <UNPREDICTABLE>
   18c40:	ldmvs	r8!, {r1, r3, r5, r6, r7, r9, fp, lr}^
   18c44:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   18c48:	stc2	0, cr15, [r0], #124	; 0x7c
   18c4c:	stmiami	r8!, {r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   18c50:	beq	294d94 <ftello64@plt+0x28de48>
   18c54:	bcc	5575c <ftello64@plt+0x4e810>
   18c58:			; <UNDEFINED> instruction: 0xf0144478
   18c5c:	strb	pc, [r9, #3711]	; 0xe7f	; <UNPREDICTABLE>
   18c60:	svc	0x00b6f7ed
   18c64:	stmiami	r3!, {r0, r9, sl, lr}^
   18c68:			; <UNDEFINED> instruction: 0xf0144478
   18c6c:	bmi	ff8d8650 <ftello64@plt+0xff8d1704>
   18c70:			; <UNDEFINED> instruction: 0x211668f8
   18c74:			; <UNDEFINED> instruction: 0xf01f447a
   18c78:	ldrb	pc, [r7, #3209]	; 0xc89	; <UNPREDICTABLE>
   18c7c:	strtmi	r6, [r1], r0, lsl #16
   18c80:	bl	fffd6c3c <ftello64@plt+0xfffcfcf0>
   18c84:	ldmmi	sp, {r0, r9, sl, lr}^
   18c88:			; <UNDEFINED> instruction: 0xf0144478
   18c8c:	ldmdals	r5, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   18c90:	stmda	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18c94:			; <UNDEFINED> instruction: 0xf0239811
   18c98:	ldmdals	r2, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   18c9c:	stc2l	0, cr15, [r0, #140]!	; 0x8c
   18ca0:			; <UNDEFINED> instruction: 0xf7f19805
   18ca4:	ldmdals	r8, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18ca8:	stmia	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18cac:			; <UNDEFINED> instruction: 0xf7ed4620
   18cb0:			; <UNDEFINED> instruction: 0xf7ffeb78
   18cb4:			; <UNDEFINED> instruction: 0x4648bb5b
   18cb8:			; <UNDEFINED> instruction: 0xf8c8f019
   18cbc:	ldmmi	r0, {r1, r4, r7, r9, sl, sp, lr, pc}^
   18cc0:			; <UNDEFINED> instruction: 0xf0144478
   18cc4:			; <UNDEFINED> instruction: 0xf8d8fee3
   18cc8:	ldrt	r1, [r0], #-136	; 0xffffff78
   18ccc:	andcs	r9, r6, r6, lsl #18
   18cd0:			; <UNDEFINED> instruction: 0xf818f024
   18cd4:			; <UNDEFINED> instruction: 0xf43f2800
   18cd8:	andcs	sl, r6, pc, ror #28
   18cdc:			; <UNDEFINED> instruction: 0xf872f024
   18ce0:			; <UNDEFINED> instruction: 0x4602215a
   18ce4:			; <UNDEFINED> instruction: 0xf7f44638
   18ce8:			; <UNDEFINED> instruction: 0xe665f9fd
   18cec:	ldmdals	r8, {r0, r2, r6, r7, r8, fp, lr}
   18cf0:			; <UNDEFINED> instruction: 0xf7ed4479
   18cf4:			; <UNDEFINED> instruction: 0xf7ffec7c
   18cf8:	blmi	fec07aa4 <ftello64@plt+0xfec00b58>
   18cfc:	bls	63f124 <ftello64@plt+0x6381d8>
   18d00:	stmiapl	r9, {r0, r2, r4, fp, ip, pc}^
   18d04:	ldc	7, cr15, [r4, #-948]	; 0xfffffc4c
   18d08:			; <UNDEFINED> instruction: 0xf7ff9b16
   18d0c:			; <UNDEFINED> instruction: 0x4606bb7b
   18d10:	ldmdals	r7, {r0, r9, sl, lr}
   18d14:			; <UNDEFINED> instruction: 0xf7f7ad26
   18d18:	bmi	fef17e94 <ftello64@plt+0xfef10f48>
   18d1c:	ldrbtmi	r2, [sl], #-267	; 0xfffffef5
   18d20:	strtmi	r4, [r8], -r3, lsl #12
   18d24:	cdp	7, 8, cr15, cr14, cr13, {7}
   18d28:	andcs	r4, r5, #184, 18	; 0x2e0000
   18d2c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   18d30:	ldmib	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d34:			; <UNDEFINED> instruction: 0xf8d84606
   18d38:			; <UNDEFINED> instruction: 0xf02400cc
   18d3c:			; <UNDEFINED> instruction: 0x4629f8d1
   18d40:	ldrtmi	r4, [r0], -r2, lsl #12
   18d44:	mcr2	0, 0, pc, cr10, cr4, {0}	; <UNPREDICTABLE>
   18d48:	ldmibmi	r1!, {r4, r5, r6, r8, sl, sp, lr, pc}
   18d4c:	andcs	r2, r0, r5, lsl #4
   18d50:			; <UNDEFINED> instruction: 0xf7ed4479
   18d54:			; <UNDEFINED> instruction: 0xf014e9a6
   18d58:			; <UNDEFINED> instruction: 0xf8d8fe01
   18d5c:	ldrbeq	r3, [lr, r0]
   18d60:	ldmdbls	fp, {r1, r4, r8, sl, ip, lr, pc}
   18d64:	stmiami	fp!, {r0, r5, r8, ip, sp, pc}
   18d68:	ldrbtmi	r9, [r8], #-2588	; 0xfffff5e4
   18d6c:			; <UNDEFINED> instruction: 0xff26f014
   18d70:	svceq	0x0000f1ba
   18d74:	strtmi	sp, [r8], -r8
   18d78:	svc	0x00fcf7ec
   18d7c:			; <UNDEFINED> instruction: 0x46024651
   18d80:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
   18d84:			; <UNDEFINED> instruction: 0xff1af014
   18d88:			; <UNDEFINED> instruction: 0xf7f99817
   18d8c:	tstcs	r4, r9, lsl sl	; <UNPREDICTABLE>
   18d90:	strmi	r4, [r5], -r2, lsl #12
   18d94:			; <UNDEFINED> instruction: 0xf7f44638
   18d98:	strtmi	pc, [r8], -r5, lsr #19
   18d9c:	stmdb	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18da0:	ldmvs	r8!, {r1, r2, r3, r4, r7, r9, fp, lr}^
   18da4:	ldrbtmi	r2, [sl], #-278	; 0xfffffeea
   18da8:	blx	ffc54e2e <ftello64@plt+0xffc4dee2>
   18dac:	mrcmi	5, 4, lr, cr12, cr14, {1}
   18db0:	str	r4, [r9, #1150]!	; 0x47e
   18db4:	svc	0x000cf7ed
   18db8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   18dbc:	ldmmi	r9, {r0, r9, sl, lr}
   18dc0:			; <UNDEFINED> instruction: 0xf0144478
   18dc4:			; <UNDEFINED> instruction: 0xf7fffdcb
   18dc8:	ldmmi	r7, {r1, r3, r5, r7, r9, fp, ip, sp, pc}
   18dcc:			; <UNDEFINED> instruction: 0xf0144478
   18dd0:	ldmvs	r8!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   18dd4:			; <UNDEFINED> instruction: 0xf01f2109
   18dd8:	blls	5d7c24 <ftello64@plt+0x5d0cd8>
   18ddc:	bllt	4d6de0 <ftello64@plt+0x4cfe94>
   18de0:	andcs	r4, r5, #2392064	; 0x248000
   18de4:			; <UNDEFINED> instruction: 0xf7ed4479
   18de8:			; <UNDEFINED> instruction: 0x4605e95c
   18dec:			; <UNDEFINED> instruction: 0xf7ed9806
   18df0:	ldrdls	lr, [r6], -r0
   18df4:	ldrdeq	pc, [ip], #136	; 0x88
   18df8:			; <UNDEFINED> instruction: 0xf872f024
   18dfc:	strmi	r9, [r2], -r6, lsl #18
   18e00:			; <UNDEFINED> instruction: 0xf0144628
   18e04:	ldr	pc, [r1, #-3499]	; 0xfffff255
   18e08:	tstcs	r6, r9, lsl #21
   18e0c:	ldrbtmi	r6, [sl], #-2296	; 0xfffff708
   18e10:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   18e14:	blx	feed4e9a <ftello64@plt+0xfeecdf4e>
   18e18:	bge	7d22cc <ftello64@plt+0x7cb380>
   18e1c:	andls	r4, r0, #45088768	; 0x2b00000
   18e20:	ldmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   18e24:			; <UNDEFINED> instruction: 0xf7f90217
   18e28:	strmi	pc, [r6], -r3, asr #29
   18e2c:	stmmi	r1, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
   18e30:	stmdbeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   18e34:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   18e38:			; <UNDEFINED> instruction: 0xf0144478
   18e3c:	ldmvs	r8!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
   18e40:			; <UNDEFINED> instruction: 0xf01f2112
   18e44:			; <UNDEFINED> instruction: 0xf7fffb5b
   18e48:	ldrtmi	fp, [r0], -sl, ror #20
   18e4c:	cdp	7, 12, cr15, cr0, cr13, {7}
   18e50:	ldmdami	r9!, {r0, r9, sl, lr}^
   18e54:			; <UNDEFINED> instruction: 0xf0144478
   18e58:	ldmdals	r7, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
   18e5c:			; <UNDEFINED> instruction: 0xf9b0f7f9
   18e60:	strmi	r2, [r2], -r4, lsl #2
   18e64:	ldrtmi	r4, [r8], -r5, lsl #12
   18e68:			; <UNDEFINED> instruction: 0xf93cf7f4
   18e6c:			; <UNDEFINED> instruction: 0xf7ed4628
   18e70:	bmi	1cd31d8 <ftello64@plt+0x1ccc28c>
   18e74:			; <UNDEFINED> instruction: 0x211668f8
   18e78:			; <UNDEFINED> instruction: 0xf01f447a
   18e7c:	ldrb	pc, [r5], #2951	; 0xb87	; <UNPREDICTABLE>
   18e80:	orreq	pc, lr, #1073741827	; 0x40000003
   18e84:	blge	8fda94 <ftello64@plt+0x8f6b48>
   18e88:	blmi	1b7da94 <ftello64@plt+0x1b76b48>
   18e8c:	rscscc	pc, pc, #79	; 0x4f
   18e90:			; <UNDEFINED> instruction: 0xf8cd2101
   18e94:	ldrbtmi	r9, [fp], #-0
   18e98:	ldc	7, cr15, [r8], #948	; 0x3b4
   18e9c:	umullcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   18ea0:			; <UNDEFINED> instruction: 0xf0002b00
   18ea4:	strbmi	r8, [fp], -r7, ror #2
   18ea8:	bmi	19d2814 <ftello64@plt+0x19cb8c8>
   18eac:	mcrmi	1, 3, r2, cr6, cr6, {0}
   18eb0:	ldrbtmi	r6, [sl], #-2296	; 0xfffff708
   18eb4:	blx	1ad4f3a <ftello64@plt+0x1acdfee>
   18eb8:			; <UNDEFINED> instruction: 0xf8cd447e
   18ebc:	ssatmi	r8, #25, r8
   18ec0:	ldmib	sp, {r0, r1, r2, r4, r6, r9, sl, lr}^
   18ec4:	ands	sl, r5, ip, lsl #18
   18ec8:			; <UNDEFINED> instruction: 0x46384631
   18ecc:	stmia	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18ed0:	ldc2	0, cr15, [r2, #-80]	; 0xffffffb0
   18ed4:			; <UNDEFINED> instruction: 0xf0144648
   18ed8:	smuadxcc	r1, sp, lr
   18edc:	ldc2	0, cr15, [ip], {20}
   18ee0:			; <UNDEFINED> instruction: 0xf7f94629
   18ee4:	ldmdami	r9, {r0, r2, r8, fp, ip, sp, lr, pc}^
   18ee8:			; <UNDEFINED> instruction: 0xf0144478
   18eec:			; <UNDEFINED> instruction: 0x4628fe33
   18ef0:	ldc	7, cr15, [ip], #-948	; 0xfffffc4c
   18ef4:			; <UNDEFINED> instruction: 0x46399817
   18ef8:	b	fe8d6eb4 <ftello64@plt+0xfe8cff68>
   18efc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   18f00:	adchi	pc, r6, r0
   18f04:	svccs	0x00002205
   18f08:			; <UNDEFINED> instruction: 0x4651d0de
   18f0c:			; <UNDEFINED> instruction: 0xf7ed2000
   18f10:	ldrb	lr, [sp, r8, asr #17]
   18f14:	andeq	r0, r0, r4, ror #12
   18f18:	andeq	r6, r4, sl, lsr #13
   18f1c:	andeq	r6, r4, r6, lsl #13
   18f20:	andeq	r8, r2, ip, lsl r2
   18f24:	strdeq	ip, [r2], -r8
   18f28:	andeq	lr, r2, r2, asr #4
   18f2c:			; <UNDEFINED> instruction: 0x000465b4
   18f30:	andeq	r0, r0, ip, asr #13
   18f34:	andeq	sp, r2, r2, asr ip
   18f38:	strdeq	fp, [r2], -lr
   18f3c:	andeq	sp, r2, ip, asr ip
   18f40:	ldrdeq	fp, [r2], -r2
   18f44:			; <UNDEFINED> instruction: 0x0002b4b6
   18f48:			; <UNDEFINED> instruction: 0x0002b4ba
   18f4c:	strdeq	sp, [r2], -r2
   18f50:	strdeq	sp, [r2], -ip
   18f54:	andeq	sp, r2, r4, lsr #21
   18f58:	andeq	r8, r2, r0, lsl #2
   18f5c:	andeq	sp, r2, r6, ror #19
   18f60:	andeq	sp, r2, r8, asr #20
   18f64:	ldrdeq	sp, [r2], -r2
   18f68:	andeq	sp, r2, sl, asr #21
   18f6c:	ldrdeq	sp, [r2], -r6
   18f70:	muleq	r2, sl, lr
   18f74:	andeq	sp, r2, r6, lsr #29
   18f78:	strdeq	r3, [r3], -lr
   18f7c:	muleq	r2, sl, sl
   18f80:	andeq	sp, r2, r6, lsl fp
   18f84:	andeq	ip, r2, r6, asr #32
   18f88:	andeq	sp, r2, r6, lsl fp
   18f8c:	andeq	sp, r2, r2, lsl fp
   18f90:			; <UNDEFINED> instruction: 0x0002d8b2
   18f94:	andeq	sp, r2, r8, lsr #19
   18f98:	muleq	r2, r6, r9
   18f9c:	andeq	sp, r2, r0, lsl #17
   18fa0:	muleq	r2, lr, r8
   18fa4:	strdeq	sp, [r2], -sl
   18fa8:	andeq	sp, r2, r2, lsr #18
   18fac:	ldrdeq	sp, [r2], -r0
   18fb0:	andeq	sp, r2, r6, asr #19
   18fb4:	andeq	sp, r2, r8, asr #19
   18fb8:	andeq	r0, r0, ip, ror #12
   18fbc:	andeq	fp, r2, r6, lsr r5
   18fc0:	andeq	r6, r2, r6, ror #5
   18fc4:	andeq	r9, r2, r8, ror #23
   18fc8:	ldrdeq	r9, [r2], -r2
   18fcc:	andeq	sp, r2, r6, lsr r9
   18fd0:	andeq	sp, r2, ip, lsl #18
   18fd4:	andeq	sp, r2, r8, ror #12
   18fd8:	andeq	sp, r2, r6, ror #6
   18fdc:	strdeq	sp, [r2], -r0
   18fe0:	muleq	r2, r6, r6
   18fe4:	andeq	sp, r2, r4, asr #10
   18fe8:	andeq	sp, r2, lr, asr r6
   18fec:	andeq	sp, r2, r2, lsr #12
   18ff0:	muleq	r2, r4, r6
   18ff4:	ldrdeq	sp, [r2], -r8
   18ff8:	andeq	fp, r2, r4, lsl #29
   18ffc:	andeq	sp, r2, r8, lsl #6
   19000:	andeq	sp, r2, r8, lsr #7
   19004:	andeq	sp, r2, r8, lsl r3
   19008:	andeq	sp, r2, sl, lsr r6
   1900c:	andeq	sp, r2, r2, lsr r6
   19010:	andeq	sp, r2, r4, lsl #13
   19014:			; <UNDEFINED> instruction: 0x0002d6b6
   19018:	andeq	sp, r2, sl, lsr #13
   1901c:	andeq	sp, r2, r2, asr #9
   19020:	andeq	r0, r3, r4, lsl #18
   19024:			; <UNDEFINED> instruction: 0x0002a2b0
   19028:	andeq	sp, r2, r0, asr #5
   1902c:	ldrdeq	r6, [r2], -r0
   19030:	andeq	fp, r2, sl, ror #25
   19034:	muleq	r2, ip, r2
   19038:	andeq	sp, r2, r4, lsl r6
   1903c:	strdeq	sp, [r2], -r0
   19040:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   19044:	andeq	sp, r2, r2, asr #12
   19048:	andeq	sp, r2, r4, asr #12
   1904c:	andeq	fp, r2, ip, ror #27
   19050:	bge	87fc84 <ftello64@plt+0x878d38>
   19054:	strbmi	r4, [r7], -fp, asr #18
   19058:	movwls	r9, #2071	; 0x817
   1905c:	movwcs	r4, #5241	; 0x1479
   19060:			; <UNDEFINED> instruction: 0x8018f8dd
   19064:	ldc	7, cr15, [lr], {237}	; 0xed
   19068:	bllt	102a87c <ftello64@plt+0x1023930>
   1906c:	movtlt	r9, #43552	; 0xaa20
   19070:	umullcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   19074:	cmnle	r0, r0, lsl #22
   19078:	smmlaeq	sl, pc, fp, r9	; <UNPREDICTABLE>
   1907c:			; <UNDEFINED> instruction: 0x079bd41c
   19080:	bmi	108e12c <ftello64@plt+0x10871e0>
   19084:	tstcs	sl, sl, ror r4
   19088:			; <UNDEFINED> instruction: 0xf7f44638
   1908c:			; <UNDEFINED> instruction: 0xf7fff82b
   19090:	ldmdami	lr!, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, pc}
   19094:			; <UNDEFINED> instruction: 0xf0144478
   19098:	ldr	pc, [r5, #-3321]	; 0xfffff307
   1909c:	addlt	r4, r3, #60, 20	; 0x3c000
   190a0:	ldrtmi	r2, [r8], -r0, ror #2
   190a4:			; <UNDEFINED> instruction: 0xf7f4447a
   190a8:	str	pc, [r8, #-2081]	; 0xfffff7df
   190ac:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   190b0:	stc2	0, cr15, [r2], #-80	; 0xffffffb0
   190b4:	bllt	ff7970b8 <ftello64@plt+0xff79016c>
   190b8:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
   190bc:	addlt	lr, r2, #59506688	; 0x38c0000
   190c0:	sbcsle	r2, r9, fp, lsl sl
   190c4:			; <UNDEFINED> instruction: 0xf7ed4618
   190c8:	strmi	lr, [r1], -r4, lsl #27
   190cc:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   190d0:	mcrr2	0, 1, pc, r4, cr4	; <UNPREDICTABLE>
   190d4:	bmi	cd301c <ftello64@plt+0xccc0d0>
   190d8:			; <UNDEFINED> instruction: 0xe7d4447a
   190dc:	ldrtmi	r2, [r8], -r7, lsl #2
   190e0:			; <UNDEFINED> instruction: 0xf804f7f4
   190e4:			; <UNDEFINED> instruction: 0xf7ede589
   190e8:			; <UNDEFINED> instruction: 0x4601ed74
   190ec:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   190f0:	ldc2	0, cr15, [r4], #-80	; 0xffffffb0
   190f4:			; <UNDEFINED> instruction: 0xf7ec9820
   190f8:	bmi	b14b10 <ftello64@plt+0xb0dbc4>
   190fc:			; <UNDEFINED> instruction: 0x211668f8
   19100:			; <UNDEFINED> instruction: 0xf01f447a
   19104:			; <UNDEFINED> instruction: 0xf7fffa43
   19108:	stmdbmi	r8!, {r0, r4, r7, r8, r9, fp, ip, sp, pc}
   1910c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   19110:	b	1b570cc <ftello64@plt+0x1b50180>
   19114:	strt	r9, [pc], #2592	; 1911c <ftello64@plt+0x121d0>
   19118:	ldcl	7, cr15, [sl, #-948]	; 0xfffffc4c
   1911c:	stmdami	r4!, {r0, r9, sl, lr}
   19120:			; <UNDEFINED> instruction: 0xf0144478
   19124:	bmi	918198 <ftello64@plt+0x91124c>
   19128:			; <UNDEFINED> instruction: 0x211668f8
   1912c:			; <UNDEFINED> instruction: 0xf01f447a
   19130:			; <UNDEFINED> instruction: 0xf7fffa2d
   19134:			; <UNDEFINED> instruction: 0xf7ecbb7b
   19138:	ldmdbmi	pc, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1913c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19140:	svc	0x00aef7ec
   19144:	blx	ff65519e <ftello64@plt+0xff64e252>
   19148:	ldrdeq	pc, [r0], #136	; 0x88
   1914c:	orrsle	r2, r3, r0, lsl #16
   19150:	andcs	r4, r5, #425984	; 0x68000
   19154:			; <UNDEFINED> instruction: 0xf7ec4479
   19158:			; <UNDEFINED> instruction: 0xf014efa4
   1915c:	str	pc, [fp, sp, asr #23]
   19160:	vpadd.i8	d20, d0, d7
   19164:	ldmdbmi	r7, {r0, r1, r2, r5, r6, r9, ip}
   19168:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
   1916c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19170:	cdp	7, 12, cr15, cr14, cr13, {7}
   19174:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   19178:			; <UNDEFINED> instruction: 0xf8dde4f1
   1917c:			; <UNDEFINED> instruction: 0xf7ff9028
   19180:	svclt	0x0000bb78
   19184:	strdeq	fp, [r2], -ip
   19188:	andeq	ip, r2, r4, lsl #30
   1918c:	strdeq	sp, [r2], -ip
   19190:	ldrdeq	sp, [r2], -ip
   19194:	andeq	sp, r2, r2, asr r0
   19198:			; <UNDEFINED> instruction: 0x0002cebe
   1919c:	andeq	fp, r2, r6, lsr #19
   191a0:	andeq	ip, r2, r8, lsr #29
   191a4:	andeq	sp, r2, r6, asr r3
   191a8:	strdeq	fp, [r2], -r8
   191ac:	andeq	sp, r2, sl, lsr #6
   191b0:	andeq	r9, r2, r0, asr pc
   191b4:	andeq	fp, r2, ip, asr #19
   191b8:	andeq	sp, r2, sl, ror #7
   191bc:	strdeq	sp, [r2], -r4
   191c0:	andeq	sp, r2, sl, asr #8
   191c4:	andeq	sp, r2, r0, rrx
   191c8:	andeq	sp, r2, r2, ror r0
   191cc:	andeq	r9, r2, r6, asr #11
   191d0:	mvnsmi	lr, sp, lsr #18
   191d4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   191d8:	addlt	r4, r2, sp, lsr #24
   191dc:	strmi	r4, [pc], -sp, lsr #20
   191e0:	pushmi	{r2, r3, r4, r5, r6, sl, lr}
   191e4:	orrpl	pc, r0, #54525952	; 0x3400000
   191e8:	stmiapl	r2!, {r7, r9, sl, lr}
   191ec:	movwcc	r4, #17529	; 0x4479
   191f0:	andsvs	r6, sl, r2, lsl r8
   191f4:	andeq	pc, r0, #79	; 0x4f
   191f8:	ldm	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   191fc:	eorsle	r2, r7, r0, lsl #16
   19200:	strmi	sl, [r6], -r1, lsl #26
   19204:	addpl	pc, r0, #1325400064	; 0x4f000000
   19208:	ldrtmi	r2, [r3], -r1, lsl #2
   1920c:			; <UNDEFINED> instruction: 0xf7ed4628
   19210:	strtmi	lr, [r9], -sl, lsl #16
   19214:	strmi	r4, [r2], -r4, lsl #12
   19218:			; <UNDEFINED> instruction: 0xf7ec4638
   1921c:	stccs	14, cr14, [r0], {244}	; 0xf4
   19220:			; <UNDEFINED> instruction: 0x4630d1f0
   19224:	svc	0x007ef7ec
   19228:	ldmiblt	r8, {r2, r9, sl, lr}
   1922c:			; <UNDEFINED> instruction: 0xf7ed4630
   19230:	ldmdbmi	sl, {r3, r4, r5, r7, fp, sp, lr, pc}
   19234:	orrpl	pc, r0, #54525952	; 0x3400000
   19238:	movwcc	r4, #18966	; 0x4a16
   1923c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   19240:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   19244:	qsuble	r4, r1, r1
   19248:			; <UNDEFINED> instruction: 0xf50d4620
   1924c:	andlt	r5, r2, r0, lsl #27
   19250:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19254:	b	ff0d7210 <ftello64@plt+0xff0d02c4>
   19258:	ldrbtcc	pc, [pc], #79	; 19260 <ftello64@plt+0x12314>	; <UNPREDICTABLE>
   1925c:			; <UNDEFINED> instruction: 0xf7ed6800
   19260:			; <UNDEFINED> instruction: 0x4641e910
   19264:	stmdami	lr, {r1, r9, sl, lr}
   19268:			; <UNDEFINED> instruction: 0xf0144478
   1926c:			; <UNDEFINED> instruction: 0xe7ddfb77
   19270:	b	fed5722c <ftello64@plt+0xfed502e0>
   19274:	ldrbtcc	pc, [pc], #79	; 1927c <ftello64@plt+0x12330>	; <UNPREDICTABLE>
   19278:			; <UNDEFINED> instruction: 0xf7ed6800
   1927c:	strbmi	lr, [r1], -r2, lsl #18
   19280:	stmdami	r8, {r1, r9, sl, lr}
   19284:			; <UNDEFINED> instruction: 0xf0144478
   19288:	ldrb	pc, [r2, r9, ror #22]	; <UNPREDICTABLE>
   1928c:	svc	0x0020f7ec
   19290:	andeq	r5, r4, r8, asr #14
   19294:	andeq	r0, r0, r4, ror #12
   19298:	andeq	r7, r2, r4, ror #5
   1929c:	andeq	r5, r4, ip, ror #13
   192a0:	andeq	ip, r2, ip, ror #25
   192a4:			; <UNDEFINED> instruction: 0x0002ccb8
   192a8:	ldrbmi	lr, [r0, sp, lsr #18]!
   192ac:	stclmi	6, cr4, [r0], #-92	; 0xffffffa4
   192b0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   192b4:	addlt	r4, r2, pc, asr sl
   192b8:	sxtab16mi	r4, r8, ip, ror #8
   192bc:			; <UNDEFINED> instruction: 0xf50d495e
   192c0:	stmiapl	r2!, {r7, r8, r9, ip, lr}
   192c4:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   192c8:	ldmdavs	r2, {r1, r7, r9, sl, lr}
   192cc:			; <UNDEFINED> instruction: 0xf04f601a
   192d0:			; <UNDEFINED> instruction: 0xf7ed0200
   192d4:	stcge	8, cr14, [r1, #-328]	; 0xfffffeb8
   192d8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   192dc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   192e0:	addhi	pc, r2, r0
   192e4:	vst1.8	{d20-d22}, [pc :256], r3
   192e8:	smlabbcs	r1, r0, r2, r5
   192ec:			; <UNDEFINED> instruction: 0xf7ec4628
   192f0:			; <UNDEFINED> instruction: 0x4604ef9a
   192f4:	ldrtmi	fp, [r0], -r0, lsr #22
   192f8:	svc	0x0014f7ec
   192fc:	subsle	r2, ip, r0, lsl #16
   19300:	ldmib	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19304:	suble	r2, sp, r0, lsl #16
   19308:			; <UNDEFINED> instruction: 0xf7edb284
   1930c:			; <UNDEFINED> instruction: 0xf044ea68
   19310:	stmdavs	r0, {r6, sl, ip, sp, lr}
   19314:	ldm	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19318:			; <UNDEFINED> instruction: 0x46024651
   1931c:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   19320:	blx	75537a <ftello64@plt+0x74e42e>
   19324:			; <UNDEFINED> instruction: 0xf7ed4630
   19328:			; <UNDEFINED> instruction: 0xf1b9e83c
   1932c:			; <UNDEFINED> instruction: 0xd1250f00
   19330:	ldrtcs	r4, [sl], #-2115	; 0xfffff7bd
   19334:	strcc	pc, [r0], #-704	; 0xfffffd40
   19338:			; <UNDEFINED> instruction: 0xf0144478
   1933c:	ands	pc, sp, pc, lsl #22
   19340:	strtmi	r4, [r9], -r2, lsl #12
   19344:			; <UNDEFINED> instruction: 0xf04f4640
   19348:			; <UNDEFINED> instruction: 0xf7ec0901
   1934c:			; <UNDEFINED> instruction: 0x4622ee5c
   19350:	strtmi	r2, [r9], -r0, lsl #6
   19354:			; <UNDEFINED> instruction: 0xf7ed4638
   19358:			; <UNDEFINED> instruction: 0x4604eb36
   1935c:	sbcle	r2, r1, r0, lsl #16
   19360:	ldc	7, cr15, [r6], #-948	; 0xfffffc4c
   19364:	ldmdami	r7!, {r0, r9, sl, lr}
   19368:			; <UNDEFINED> instruction: 0xf0144478
   1936c:			; <UNDEFINED> instruction: 0x4630faf7
   19370:	cdp	7, 13, cr15, cr8, cr12, {7}
   19374:			; <UNDEFINED> instruction: 0x4630b998
   19378:	ldmda	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1937c:			; <UNDEFINED> instruction: 0xf50d4932
   19380:	bmi	b2e188 <ftello64@plt+0xb2723c>
   19384:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   19388:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1938c:	subsmi	r6, r1, sl, lsl r8
   19390:			; <UNDEFINED> instruction: 0x4620d13d
   19394:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   19398:	pop	{r1, ip, sp, pc}
   1939c:			; <UNDEFINED> instruction: 0xf7ed87f0
   193a0:	bllt	fec53a60 <ftello64@plt+0xfec4cb14>
   193a4:	b	6d7360 <ftello64@plt+0x6d0414>
   193a8:			; <UNDEFINED> instruction: 0xf7ed6800
   193ac:	ldrbmi	lr, [r1], -sl, ror #16
   193b0:	stmdami	r6!, {r1, r9, sl, lr}
   193b4:			; <UNDEFINED> instruction: 0xf0144478
   193b8:			; <UNDEFINED> instruction: 0x4630fad1
   193bc:	svc	0x00f0f7ec
   193c0:	svceq	0x0000f1b9
   193c4:	andcs	sp, r0, #180	; 0xb4
   193c8:			; <UNDEFINED> instruction: 0x46114638
   193cc:			; <UNDEFINED> instruction: 0xf7ed2301
   193d0:			; <UNDEFINED> instruction: 0x4604eafa
   193d4:	sbcsle	r2, r1, r0, lsl #16
   193d8:	bl	ffed7394 <ftello64@plt+0xffed0448>
   193dc:	ldmdami	ip, {r0, r9, sl, lr}
   193e0:			; <UNDEFINED> instruction: 0xf0144478
   193e4:			; <UNDEFINED> instruction: 0xe7c9fabb
   193e8:	stmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   193ec:			; <UNDEFINED> instruction: 0xf044b284
   193f0:	stmdblt	r0, {r6, sl, ip, sp, lr}
   193f4:			; <UNDEFINED> instruction: 0xf7ed4604
   193f8:	stmdavs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   193fc:	stmda	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19400:			; <UNDEFINED> instruction: 0x46024651
   19404:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   19408:	blx	fea55460 <ftello64@plt+0xfea4e514>
   1940c:			; <UNDEFINED> instruction: 0xf7ece7b6
   19410:	addlt	lr, r4, #96, 28	; 0x600
   19414:	stmib	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19418:	strbvc	pc, [r0], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   1941c:			; <UNDEFINED> instruction: 0xf7ed6800
   19420:			; <UNDEFINED> instruction: 0x4651e830
   19424:	stmdami	ip, {r1, r9, sl, lr}
   19428:			; <UNDEFINED> instruction: 0xf0144478
   1942c:			; <UNDEFINED> instruction: 0xe7a2fa97
   19430:	andeq	r5, r4, r0, ror r6
   19434:	andeq	r0, r0, r4, ror #12
   19438:	andeq	r7, r2, sl, lsl #4
   1943c:	andeq	ip, r2, r6, lsr ip
   19440:	andeq	sp, r2, ip, lsl #5
   19444:	andeq	ip, r2, r8, asr sp
   19448:	andeq	r5, r4, r2, lsr #11
   1944c:	andeq	ip, r2, r0, lsr #23
   19450:	andeq	ip, r2, r0, ror #25
   19454:	andeq	ip, r2, r6, lsr fp
   19458:	andeq	ip, r2, ip, lsr #22
   1945c:	blmi	102bd60 <ftello64@plt+0x1024e14>
   19460:	push	{r1, r3, r4, r5, r6, sl, lr}
   19464:	strdlt	r4, [r2], r0
   19468:			; <UNDEFINED> instruction: 0x460758d3
   1946c:	ldmdavs	fp, {r1, r3, r7, r9, sl, lr}
   19470:			; <UNDEFINED> instruction: 0xf04f9301
   19474:	movwcs	r0, #768	; 0x300
   19478:			; <UNDEFINED> instruction: 0xf7f19300
   1947c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   19480:			; <UNDEFINED> instruction: 0x4601d05d
   19484:	ldrtmi	r4, [r8], -r5, lsl #12
   19488:	mrc2	7, 2, pc, cr14, cr1, {7}
   1948c:	bllt	1e2aca4 <ftello64@plt+0x1e23d58>
   19490:	strbtmi	r4, [r8], r1, lsl #13
   19494:	stmdals	r0, {r1, r2, r3, r4, sp, lr, pc}
   19498:			; <UNDEFINED> instruction: 0xf7f72101
   1949c:	ldmdblt	r0!, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   194a0:			; <UNDEFINED> instruction: 0xf7f79800
   194a4:			; <UNDEFINED> instruction: 0x4606f93b
   194a8:	strmi	fp, [r1], -r8, asr #2
   194ac:			; <UNDEFINED> instruction: 0xf7f54638
   194b0:	strmi	pc, [r4], -r5, asr #19
   194b4:	stccs	6, cr4, [r0], {48}	; 0x30
   194b8:			; <UNDEFINED> instruction: 0xf7ecd045
   194bc:	stmdals	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   194c0:	bl	ffdd7478 <ftello64@plt+0xffdd052c>
   194c4:	ldrtmi	r4, [r8], -r9, lsr #12
   194c8:	andls	pc, r0, sp, asr #17
   194cc:	mcr2	7, 3, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   194d0:	stmiblt	r0!, {r2, r9, sl, lr}^
   194d4:	strtmi	r4, [r8], -r1, asr #12
   194d8:	mrrc2	7, 15, pc, r8, cr1	; <UNPREDICTABLE>
   194dc:	stmdacs	r0, {r2, r9, sl, lr}
   194e0:			; <UNDEFINED> instruction: 0xf7edd0d9
   194e4:			; <UNDEFINED> instruction: 0x4601eb76
   194e8:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   194ec:	blx	dd5544 <ftello64@plt+0xdce5f8>
   194f0:			; <UNDEFINED> instruction: 0xf7f14628
   194f4:	bmi	758310 <ftello64@plt+0x7513c4>
   194f8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   194fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19500:	subsmi	r9, sl, r1, lsl #22
   19504:	strtmi	sp, [r0], -r8, lsr #2
   19508:	pop	{r1, ip, sp, pc}
   1950c:	mcrrne	7, 15, r8, r3, cr0
   19510:	stmdale	r6, {r0, r8, r9, fp, sp}
   19514:			; <UNDEFINED> instruction: 0xf7ec9800
   19518:	strtmi	lr, [r8], -ip, asr #23
   1951c:	blx	1c574ea <ftello64@plt+0x1c5059e>
   19520:			; <UNDEFINED> instruction: 0xf7ede7e9
   19524:			; <UNDEFINED> instruction: 0x4601eb56
   19528:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   1952c:	blx	5d5584 <ftello64@plt+0x5ce638>
   19530:			; <UNDEFINED> instruction: 0xf7ec9800
   19534:			; <UNDEFINED> instruction: 0x4628ebbe
   19538:	blx	18d7506 <ftello64@plt+0x18d05ba>
   1953c:	strcs	lr, [r1], #-2011	; 0xfffff825
   19540:	strcc	pc, [r0], #-704	; 0xfffffd40
   19544:			; <UNDEFINED> instruction: 0xf7ece7d7
   19548:	strtmi	lr, [r8], -ip, ror #26
   1954c:	blx	165751a <ftello64@plt+0x16505ce>
   19550:			; <UNDEFINED> instruction: 0xf8ca9b00
   19554:	strb	r3, [lr, r0]
   19558:	ldc	7, cr15, [sl, #944]!	; 0x3b0
   1955c:	andeq	r5, r4, r8, asr #9
   19560:	andeq	r0, r0, r4, ror #12
   19564:	andeq	fp, r2, lr, ror #24
   19568:	andeq	r5, r4, lr, lsr #8
   1956c:	strheq	sp, [r2], -sl
   19570:	svcmi	0x00f0e92d
   19574:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   19578:	tstcs	r2, r6, lsl #22
   1957c:	stmiavs	r0, {r1, r2, r9, sl, lr}^
   19580:	stmib	sp, {r0, r2, r5, r7, ip, sp, pc}^
   19584:			; <UNDEFINED> instruction: 0xf8df3207
   19588:			; <UNDEFINED> instruction: 0xf8df2c84
   1958c:	ldrbtmi	r3, [sl], #-3204	; 0xfffff37c
   19590:	cfldrsls	mvf9, [r4], #-24	; 0xffffffe8
   19594:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19598:			; <UNDEFINED> instruction: 0xf04f9323
   1959c:	movwcs	r0, #768	; 0x300
   195a0:	movwls	r9, #58124	; 0xe30c
   195a4:			; <UNDEFINED> instruction: 0xf01e9310
   195a8:			; <UNDEFINED> instruction: 0xf7f1ff97
   195ac:			; <UNDEFINED> instruction: 0xf8dffac7
   195b0:	ldrbtmi	r3, [fp], #-3172	; 0xfffff39c
   195b4:	strmi	r9, [r2], r5, lsl #6
   195b8:			; <UNDEFINED> instruction: 0xf0002800
   195bc:			; <UNDEFINED> instruction: 0xf8df814d
   195c0:	bls	168728 <ftello64@plt+0x1617dc>
   195c4:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   195c8:	ldrdeq	pc, [ip], #139	; 0x8b
   195cc:	blx	ffc55662 <ftello64@plt+0xffc4e716>
   195d0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   195d4:	tsthi	pc, r0	; <UNPREDICTABLE>
   195d8:	ldrdcs	lr, [sp, -r6]
   195dc:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
   195e0:	ldrbtmi	r3, [fp], #-2304	; 0xfffff700
   195e4:	svclt	0x001863f3
   195e8:	bcs	219f4 <ftello64@plt+0x1aaa8>
   195ec:			; <UNDEFINED> instruction: 0xf8dfd13e
   195f0:	stmdage	sp, {r4, r5, sl, fp, sp}
   195f4:	andls	r4, r0, r3, lsr #12
   195f8:	stmdage	ip, {r1, r3, r4, r5, r6, sl, lr}
   195fc:			; <UNDEFINED> instruction: 0xf820f023
   19600:	strmi	r4, [r5], -r7, lsl #12
   19604:	cmple	r1, r0, lsl #16
   19608:			; <UNDEFINED> instruction: 0xf7eda80e
   1960c:			; <UNDEFINED> instruction: 0x4605ea34
   19610:			; <UNDEFINED> instruction: 0x462cb378
   19614:			; <UNDEFINED> instruction: 0xf7ed4628
   19618:	ldrdls	lr, [r5], -ip
   1961c:			; <UNDEFINED> instruction: 0xf7ec4628
   19620:	stmdbls	r5, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   19624:			; <UNDEFINED> instruction: 0xf8df4602
   19628:	ldrbtmi	r0, [r8], #-3068	; 0xfffff404
   1962c:			; <UNDEFINED> instruction: 0xf996f014
   19630:	stmdals	lr, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}
   19634:	bl	f575f0 <ftello64@plt+0xf506a4>
   19638:			; <UNDEFINED> instruction: 0xf023980c
   1963c:			; <UNDEFINED> instruction: 0x4650f911
   19640:	blx	ff7d760c <ftello64@plt+0xff7d06c0>
   19644:			; <UNDEFINED> instruction: 0xf7ec9810
   19648:			; <UNDEFINED> instruction: 0xf8dfebdc
   1964c:			; <UNDEFINED> instruction: 0xf8df2bdc
   19650:	ldrbtmi	r3, [sl], #-3008	; 0xfffff440
   19654:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19658:	subsmi	r9, sl, r3, lsr #22
   1965c:	ldrbthi	pc, [ip], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   19660:	eorlt	r4, r5, r0, lsr #12
   19664:	blhi	1d4960 <ftello64@plt+0x1cda14>
   19668:	svchi	0x00f0e8bd
   1966c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   19670:			; <UNDEFINED> instruction: 0x4601e7bd
   19674:	ldrdcs	lr, [sp], -sp
   19678:	svc	0x000ef7ec
   1967c:	bllt	2ae98 <ftello64@plt+0x23f4c>
   19680:	andcs	r9, r2, #917504	; 0xe0000
   19684:			; <UNDEFINED> instruction: 0xf7ec4639
   19688:			; <UNDEFINED> instruction: 0x4605ef38
   1968c:			; <UNDEFINED> instruction: 0x4628b318
   19690:			; <UNDEFINED> instruction: 0xf7ed462c
   19694:			; <UNDEFINED> instruction: 0x4601ea9e
   19698:	bleq	fe457a1c <ftello64@plt+0xfe450ad0>
   1969c:			; <UNDEFINED> instruction: 0xf0144478
   196a0:			; <UNDEFINED> instruction: 0xe7b7f9f5
   196a4:			; <UNDEFINED> instruction: 0xf7f79806
   196a8:	bfi	pc, fp, (invalid: 24:2)	; <UNPREDICTABLE>
   196ac:	b	fe457668 <ftello64@plt+0xfe45071c>
   196b0:	smladxcs	r0, ip, r6, r4
   196b4:			; <UNDEFINED> instruction: 0xf8df4601
   196b8:	ldrbtmi	r0, [r8], #-2936	; 0xfffff488
   196bc:			; <UNDEFINED> instruction: 0xf94ef014
   196c0:			; <UNDEFINED> instruction: 0xf7ede7a8
   196c4:	strtmi	lr, [ip], -r6, lsl #21
   196c8:			; <UNDEFINED> instruction: 0xf8df4601
   196cc:	ldrbtmi	r0, [r8], #-2920	; 0xfffff498
   196d0:			; <UNDEFINED> instruction: 0xf9dcf014
   196d4:	andcs	lr, r1, #41418752	; 0x2780000
   196d8:	ldrmi	r9, [r1], -lr, lsl #16
   196dc:	svc	0x000cf7ec
   196e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   196e4:	blls	1cde38 <ftello64@plt+0x1c6eec>
   196e8:			; <UNDEFINED> instruction: 0xf0002b00
   196ec:			; <UNDEFINED> instruction: 0x970b81f6
   196f0:	ldrsbthi	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   196f4:	svceq	0x0000f1b8
   196f8:			; <UNDEFINED> instruction: 0xf8dbd004
   196fc:	blcs	25714 <ftello64@plt+0x1e7c8>
   19700:	rschi	pc, sp, r0, asr #32
   19704:	blcc	c57a88 <ftello64@plt+0xc50b3c>
   19708:	stcls	6, cr4, [r6, #-272]	; 0xfffffef0
   1970c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19710:	movwls	r4, #42107	; 0xa47b
   19714:	eorsle	r2, r7, r0, lsl #24
   19718:	rscvs	r1, ip, r3, lsr #29
   1971c:	vqdmulh.s<illegal width 8>	d2, d0, d9
   19720:	ldm	pc, {r0, r3, r5, r7, pc}^	; <UNPREDICTABLE>
   19724:	subspl	pc, r7, #3
   19728:	strge	sl, [r7, r7, lsr #15]!
   1972c:	strbeq	r4, [r3, #-2125]	; 0xfffff7b3
   19730:	blcc	257ab4 <ftello64@plt+0x250b68>
   19734:	ldrbtmi	r2, [fp], #-523	; 0xfffffdf5
   19738:	ldrdeq	pc, [ip], #139	; 0x8b
   1973c:			; <UNDEFINED> instruction: 0x612b2101
   19740:	blx	ffdd57d4 <ftello64@plt+0xffdce888>
   19744:	stmdacs	r0, {r2, r9, sl, lr}
   19748:	orrshi	pc, r0, r0
   1974c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   19750:	strbmi	r6, [r1], -r8, ror #16
   19754:			; <UNDEFINED> instruction: 0xf810f7f7
   19758:	movwcs	r9, #3090	; 0xc12
   1975c:	strmi	r2, [r2], -r2, lsl #2
   19760:	ldrdeq	pc, [ip], #139	; 0x8b
   19764:	movwls	r9, #5120	; 0x1400
   19768:			; <UNDEFINED> instruction: 0xf942f023
   1976c:	stmdacs	r0, {r2, r9, sl, lr}
   19770:	orrshi	pc, r3, r0
   19774:			; <UNDEFINED> instruction: 0xf109682d
   19778:	vstrcs.16	s0, [r0, #-2]	; <UNPREDICTABLE>
   1977c:	adcshi	pc, r8, r0
   19780:	ldrsbtmi	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   19784:	bicle	r2, r7, r0, lsl #24
   19788:			; <UNDEFINED> instruction: 0xf7ed6868
   1978c:	pkhtbmi	lr, r0, r0, asr #19
   19790:			; <UNDEFINED> instruction: 0xf7ecb328
   19794:	cdpne	15, 8, cr14, cr3, cr4, {2}
   19798:	blcs	271b40 <ftello64@plt+0x26abf4>
   1979c:	ldm	pc, {r0, r1, r2, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   197a0:	ldrls	pc, [r9], #3
   197a4:			; <UNDEFINED> instruction: 0x76767676
   197a8:	addhi	r8, r5, pc, lsl #21
   197ac:	bcc	fe457b30 <ftello64@plt+0xfe450be4>
   197b0:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
   197b4:			; <UNDEFINED> instruction: 0xf8dfe7c0
   197b8:	andcs	r3, r9, #140, 20	; 0x8c000
   197bc:			; <UNDEFINED> instruction: 0xe7bb447b
   197c0:	bcc	fe157b44 <ftello64@plt+0xfe150bf8>
   197c4:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
   197c8:			; <UNDEFINED> instruction: 0xf8dfe7b6
   197cc:	andcs	r3, r3, #128, 20	; 0x80000
   197d0:			; <UNDEFINED> instruction: 0xe7b1447b
   197d4:	bcc	1e57b58 <ftello64@plt+0x1e50c0c>
   197d8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   197dc:			; <UNDEFINED> instruction: 0xf8dfe7ac
   197e0:	andcs	r1, r5, #116, 20	; 0x74000
   197e4:	ldrbtmi	r6, [r9], #-236	; 0xffffff14
   197e8:	bhi	1b57b6c <ftello64@plt+0x1b50c20>
   197ec:	mrrc	7, 14, pc, r8, cr12	; <UNPREDICTABLE>
   197f0:	ldrbtmi	r6, [r8], #2281	; 0x8e9
   197f4:	andcs	r4, r2, r4, lsl #12
   197f8:			; <UNDEFINED> instruction: 0xf7ec9109
   197fc:	strbmi	lr, [r2], -sl, asr #31
   19800:	stmdbls	r9, {r0, r1, r3, r6, r9, sl, lr}
   19804:	strtmi	r9, [r0], -r0
   19808:			; <UNDEFINED> instruction: 0xf876f014
   1980c:	ldrmi	r2, [sl], -r2, lsl #6
   19810:	blls	2b1bc4 <ftello64@plt+0x2aac78>
   19814:			; <UNDEFINED> instruction: 0xf8dfe790
   19818:	andcs	r1, r5, #68, 20	; 0x44000
   1981c:	vshl.s64	q9, <illegal reg q13.5>, #0
   19820:	ldrbtmi	r3, [r9], #-1280	; 0xfffffb00
   19824:	ldc	7, cr15, [ip], #-944	; 0xfffffc50
   19828:			; <UNDEFINED> instruction: 0xf8db4604
   1982c:			; <UNDEFINED> instruction: 0xf02300cc
   19830:			; <UNDEFINED> instruction: 0xf8dffb57
   19834:	ldrbtmi	r1, [r9], #-2604	; 0xfffff5d4
   19838:	strtmi	r4, [r0], -r2, lsl #12
   1983c:			; <UNDEFINED> instruction: 0xf88ef014
   19840:	bcs	857bc4 <ftello64@plt+0x850c78>
   19844:	mvnscs	r4, #48, 12	; 0x3000000
   19848:	vmvn.i32	q10, #655360	; 0x000a0000
   1984c:	cmncs	r0, r0, lsl #6
   19850:			; <UNDEFINED> instruction: 0xf7f3462c
   19854:	ldrb	pc, [sp], fp, lsl #25	; <UNPREDICTABLE>
   19858:	bne	357bdc <ftello64@plt+0x350c90>
   1985c:	strcs	r2, [r1, #-517]	; 0xfffffdfb
   19860:	strcc	pc, [r0, #-704]	; 0xfffffd40
   19864:			; <UNDEFINED> instruction: 0x46574479
   19868:	ldc	7, cr15, [sl], {236}	; 0xec
   1986c:			; <UNDEFINED> instruction: 0xf014462c
   19870:	uxtb16	pc, r5, ror #16	; <UNPREDICTABLE>
   19874:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19878:	andcs	r2, r0, r5, lsl #4
   1987c:	ldmibhi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19880:			; <UNDEFINED> instruction: 0xf7ec4479
   19884:	ldrbtmi	lr, [r8], #3086	; 0xc0e
   19888:	strmi	r6, [r4], -r9, ror #17
   1988c:			; <UNDEFINED> instruction: 0xf8dfe7b3
   19890:	andcs	r1, r5, #228, 18	; 0x390000
   19894:	ldrbtmi	r2, [r9], #-0
   19898:	stc	7, cr15, [r2], {236}	; 0xec
   1989c:	strmi	r6, [r4], -r9, ror #17
   198a0:			; <UNDEFINED> instruction: 0xf8dfe7a9
   198a4:	andcs	r3, fp, #212, 18	; 0x350000
   198a8:	smlsldx	r4, r5, fp, r4
   198ac:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   198b0:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
   198b4:			; <UNDEFINED> instruction: 0xf8dfe740
   198b8:	andcs	r3, r9, #200, 18	; 0x320000
   198bc:			; <UNDEFINED> instruction: 0xe73b447b
   198c0:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   198c4:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
   198c8:			; <UNDEFINED> instruction: 0xf8dfe736
   198cc:	andcs	r3, r3, #188, 18	; 0x2f0000
   198d0:			; <UNDEFINED> instruction: 0xe731447b
   198d4:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   198d8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   198dc:			; <UNDEFINED> instruction: 0xf8dfe72c
   198e0:			; <UNDEFINED> instruction: 0x464109b0
   198e4:			; <UNDEFINED> instruction: 0xf0144478
   198e8:			; <UNDEFINED> instruction: 0xf8dbf807
   198ec:	smlsdx	r9, r4, r0, r8
   198f0:	ldrdcc	pc, [r4], -fp
   198f4:			; <UNDEFINED> instruction: 0xf8dfb1b3
   198f8:			; <UNDEFINED> instruction: 0x9c06599c
   198fc:	andcs	r4, r5, #2097152000	; 0x7d000000
   19900:	andcs	r4, r0, r9, lsr #12
   19904:	bl	ff3578bc <ftello64@plt+0xff350970>
   19908:	stmiavs	r0!, {r0, r7, r9, sl, lr}^
   1990c:	svc	0x0040f7ec
   19910:	ldrtmi	r6, [r9], -r3, lsr #18
   19914:	strmi	r3, [r2], -r1, lsl #14
   19918:			; <UNDEFINED> instruction: 0xf0134648
   1991c:	stmdavs	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   19920:	mvnle	r2, r0, lsl #24
   19924:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19928:	blge	294064 <ftello64@plt+0x28d118>
   1992c:	ldrbtmi	r4, [fp], #-1715	; 0xfffff94d
   19930:	cdp	13, 0, cr9, cr8, cr6, {0}
   19934:	ands	r3, r3, r0, lsl sl
   19938:	ldmdale	lr!, {r1, r4, r5, r8, r9, sl, fp, sp}^
   1993c:			; <UNDEFINED> instruction: 0xf0402f00
   19940:			; <UNDEFINED> instruction: 0x46488111
   19944:	ldmib	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19948:	stmdals	lr, {r0, r3, r5, r8, fp, sp, lr}
   1994c:	bl	ff4d7904 <ftello64@plt+0xff4d09b8>
   19950:	stmdacs	r0, {r2, r9, sl, lr}
   19954:	andhi	pc, r1, #64	; 0x40
   19958:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1995c:	msrhi	CPSR_fsxc, r0
   19960:	tstcs	r0, r8, ror #16
   19964:	blx	2d7948 <ftello64@plt+0x2d09fc>
   19968:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1996c:	mvnhi	pc, r0, asr #32
   19970:	stmdals	lr, {r0, r3, r5, r6, fp, sp, lr}
   19974:	stcl	7, cr15, [lr], {236}	; 0xec
   19978:	stmdacs	r0, {r2, r9, sl, lr}
   1997c:	mvnhi	pc, r0, asr #32
   19980:	ldrdls	pc, [r4], -r5
   19984:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   19988:			; <UNDEFINED> instruction: 0x46489612
   1998c:	stcl	7, cr15, [lr], {236}	; 0xec
   19990:	ldrdvc	pc, [r0], #-139	; 0xffffff75
   19994:	beq	4551fc <ftello64@plt+0x44e2b0>
   19998:			; <UNDEFINED> instruction: 0xf0144639
   1999c:	ldcne	8, cr15, [r8], #476	; 0x1dc
   199a0:	strbmi	sp, [r8], -sl, asr #3
   199a4:			; <UNDEFINED> instruction: 0xf7fa2601
   199a8:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   199ac:	strbmi	sp, [fp], -r5, asr #32
   199b0:			; <UNDEFINED> instruction: 0x46a92730
   199b4:			; <UNDEFINED> instruction: 0x461e4635
   199b8:	strmi	lr, [r8], -sp
   199bc:	blx	17579ac <ftello64@plt+0x1750a60>
   199c0:	orrslt	r9, r0, r2, lsl r9
   199c4:			; <UNDEFINED> instruction: 0xf7ec4630
   199c8:			; <UNDEFINED> instruction: 0x9e12e974
   199cc:	mrcne	4, 3, r9, cr11, cr2, {0}
   199d0:	suble	r2, r8, r0, lsl #30
   199d4:			; <UNDEFINED> instruction: 0x4642461f
   199d8:			; <UNDEFINED> instruction: 0x46584631
   199dc:			; <UNDEFINED> instruction: 0xf88cf7fa
   199e0:	bllt	fea2b1f8 <ftello64@plt+0xfea242ac>
   199e4:	vstrcs.16	s18, [r0, #-36]	; 0xffffffdc	; <UNPREDICTABLE>
   199e8:	ldrbmi	sp, [r0], -r7, ror #3
   199ec:	ldmdb	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   199f0:	ldrtmi	r4, [r0], -r4, lsl #12
   199f4:	ldmdb	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   199f8:	movwcs	r9, #3602	; 0xe12
   199fc:	stccs	3, cr9, [r0], {18}
   19a00:			; <UNDEFINED> instruction: 0xf8ddd0e5
   19a04:	strtmi	sl, [r5], -r4, lsr #32
   19a08:			; <UNDEFINED> instruction: 0x464846b1
   19a0c:			; <UNDEFINED> instruction: 0xf7ec462c
   19a10:			; <UNDEFINED> instruction: 0x4628e950
   19a14:	ldm	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a18:			; <UNDEFINED> instruction: 0xf8df4601
   19a1c:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
   19a20:			; <UNDEFINED> instruction: 0xff9cf013
   19a24:	svcls	0x000b4628
   19a28:	ldm	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a2c:			; <UNDEFINED> instruction: 0xf8df4601
   19a30:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
   19a34:			; <UNDEFINED> instruction: 0xff92f013
   19a38:	strbmi	lr, [r9], -ip, ror #11
   19a3c:			; <UNDEFINED> instruction: 0xf7ed4650
   19a40:			; <UNDEFINED> instruction: 0x4604e8f2
   19a44:	adcsle	r2, r2, r0, lsl #16
   19a48:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   19a4c:	ldrb	r4, [ip, r5, lsr #12]
   19a50:			; <UNDEFINED> instruction: 0x464d4630
   19a54:	stmdb	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a58:			; <UNDEFINED> instruction: 0xf43f1c61
   19a5c:			; <UNDEFINED> instruction: 0xf8ddaf75
   19a60:	strtmi	sl, [r5], -r4, lsr #32
   19a64:			; <UNDEFINED> instruction: 0x464de7de
   19a68:			; <UNDEFINED> instruction: 0xe76a46b1
   19a6c:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19a70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19a74:	bl	557a2c <ftello64@plt+0x550ae0>
   19a78:	stmiavs	r8!, {r0, r1, r9, sl, lr}^
   19a7c:			; <UNDEFINED> instruction: 0xf7ec461d
   19a80:	andls	lr, r5, r8, lsl #29
   19a84:	ldrdeq	pc, [ip], #139	; 0x8b
   19a88:	blx	ad5b1c <ftello64@plt+0xacebd0>
   19a8c:	svcls	0x000b9905
   19a90:	strtmi	r4, [r8], -r2, lsl #12
   19a94:			; <UNDEFINED> instruction: 0xff62f013
   19a98:	strtmi	lr, [r1], -sl, asr #11
   19a9c:			; <UNDEFINED> instruction: 0xf7f66868
   19aa0:	ldcge	13, cr15, [pc, #-612]	; 19844 <ftello64@plt+0x128f8>
   19aa4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19aa8:	svcls	0x000b210b
   19aac:			; <UNDEFINED> instruction: 0x4603447a
   19ab0:			; <UNDEFINED> instruction: 0xf7ec4628
   19ab4:			; <UNDEFINED> instruction: 0xf8dfefc8
   19ab8:	andcs	r1, r5, #244, 14	; 0x3d00000
   19abc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19ac0:	b	ffbd7a78 <ftello64@plt+0xffbd0b2c>
   19ac4:			; <UNDEFINED> instruction: 0xf8db4606
   19ac8:			; <UNDEFINED> instruction: 0xf02300cc
   19acc:	strtmi	pc, [r9], -r9, lsl #20
   19ad0:	ldrtmi	r4, [r0], -r2, lsl #12
   19ad4:			; <UNDEFINED> instruction: 0xff42f013
   19ad8:			; <UNDEFINED> instruction: 0xf8dbe5aa
   19adc:	tstls	r2, #132	; 0x84
   19ae0:			; <UNDEFINED> instruction: 0xf0002800
   19ae4:	ldfged	f0, [r3, #-284]	; 0xfffffee4
   19ae8:	strtmi	r9, [r9], -r6, lsl #20
   19aec:	cdp2	0, 15, cr15, cr14, cr0, {1}
   19af0:			; <UNDEFINED> instruction: 0xf0402800
   19af4:			; <UNDEFINED> instruction: 0xf7f18172
   19af8:	strmi	pc, [r4], -r1, lsr #16
   19afc:			; <UNDEFINED> instruction: 0xf0002800
   19b00:	strmi	r8, [r1], -fp, asr #2
   19b04:	movwcs	r4, #5674	; 0x162a
   19b08:			; <UNDEFINED> instruction: 0xf7f14630
   19b0c:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   19b10:	cmphi	r5, r0	; <UNPREDICTABLE>
   19b14:			; <UNDEFINED> instruction: 0xf8df4601
   19b18:	ldrbtmi	r0, [r8], #-1944	; 0xfffff868
   19b1c:			; <UNDEFINED> instruction: 0xffb6f013
   19b20:			; <UNDEFINED> instruction: 0xf7f14620
   19b24:	ldcls	8, cr15, [r2, #-436]	; 0xfffffe4c
   19b28:			; <UNDEFINED> instruction: 0xf0002d00
   19b2c:	tstcs	r0, r5, lsr r1
   19b30:			; <UNDEFINED> instruction: 0xf7f74628
   19b34:	strmi	pc, [r4], -r3, lsr #18
   19b38:	tstcs	r0, r8, lsr #6
   19b3c:			; <UNDEFINED> instruction: 0xf7f64628
   19b40:	strmi	pc, [r5], -r1, lsl #26
   19b44:			; <UNDEFINED> instruction: 0xf0144620
   19b48:	strtmi	pc, [fp], -r5, ror #28
   19b4c:	mrsls	r2, (UNDEF: 16)
   19b50:			; <UNDEFINED> instruction: 0x4602213d
   19b54:			; <UNDEFINED> instruction: 0xf7f34630
   19b58:	strtmi	pc, [r8], -sp, lsr #19
   19b5c:			; <UNDEFINED> instruction: 0xf7ec4625
   19b60:	ldrb	lr, [r7, #-2656]	; 0xfffff5a0
   19b64:	ldrbmi	r4, [r0], -r9, asr #12
   19b68:	ldmda	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19b6c:	stmdacs	r0, {r2, r9, sl, lr}
   19b70:	svcge	0x006af47f
   19b74:			; <UNDEFINED> instruction: 0xf43f2f01
   19b78:	strbmi	sl, [fp], -r4, ror #29
   19b7c:	strtmi	r3, [r9], r2, lsl #30
   19b80:			; <UNDEFINED> instruction: 0x461e4635
   19b84:			; <UNDEFINED> instruction: 0xf8dfe727
   19b88:	strmi	r2, [r3], -ip, lsr #14
   19b8c:	strtmi	r9, [r9], -r3
   19b90:	ldrbtmi	r9, [sl], #-2
   19b94:	ldrtmi	r9, [r0], -r1
   19b98:			; <UNDEFINED> instruction: 0xf7fb9400
   19b9c:			; <UNDEFINED> instruction: 0x4604fe59
   19ba0:	bicle	r2, sl, r0, lsl #16
   19ba4:	andcs	r2, r1, r4, lsl r1
   19ba8:	cdp	7, 8, cr15, cr4, cr12, {7}
   19bac:	stmdacs	r0, {r1, r2, ip, pc}
   19bb0:	tsthi	ip, #0	; <UNPREDICTABLE>
   19bb4:	subsvs	r9, sp, r6, lsl #22
   19bb8:	movwls	r2, #45825	; 0xb301
   19bbc:			; <UNDEFINED> instruction: 0x465ee598
   19bc0:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   19bc4:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   19bc8:	ldrsbtmi	pc, [r4], fp	; <UNPREDICTABLE>
   19bcc:			; <UNDEFINED> instruction: 0xf8dfbb3c
   19bd0:	strbmi	r7, [r3], -r8, ror #13
   19bd4:			; <UNDEFINED> instruction: 0xf10d9d06
   19bd8:	ldrbtmi	r0, [pc], #-2428	; 19be0 <ftello64@plt+0x12c94>
   19bdc:	ldrmi	r4, [ip], -r0, lsr #13
   19be0:	movwcs	r6, #6248	; 0x1868
   19be4:	ldrtmi	r4, [r9], -sl, asr #12
   19be8:			; <UNDEFINED> instruction: 0xf7ec9400
   19bec:			; <UNDEFINED> instruction: 0x4603ee5c
   19bf0:			; <UNDEFINED> instruction: 0xf0402800
   19bf4:	blls	4ba064 <ftello64@plt+0x4b3118>
   19bf8:			; <UNDEFINED> instruction: 0xf0002b00
   19bfc:			; <UNDEFINED> instruction: 0xf89d8103
   19c00:			; <UNDEFINED> instruction: 0x4630307c
   19c04:	blcs	33db0 <ftello64@plt+0x2ce64>
   19c08:	addshi	pc, r1, r0
   19c0c:			; <UNDEFINED> instruction: 0xff50f00a
   19c10:			; <UNDEFINED> instruction: 0xf0402800
   19c14:	stmdavs	sp!, {r1, r2, r3, r4, r8, pc}
   19c18:	mvnle	r2, r0, lsl #26
   19c1c:	andcs	r4, r0, #160, 12	; 0xa000000
   19c20:			; <UNDEFINED> instruction: 0x4611a810
   19c24:	stmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c28:	strmi	r4, [r5], -r4, lsl #12
   19c2c:			; <UNDEFINED> instruction: 0xf0402800
   19c30:			; <UNDEFINED> instruction: 0xf8db8119
   19c34:	ldreq	r3, [sl]
   19c38:	mrshi	pc, (UNDEF: 29)	; <UNPREDICTABLE>
   19c3c:	and	r2, pc, r0, lsl #10
   19c40:	stcl	7, cr15, [ip], #944	; 0x3b0
   19c44:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   19c48:	sbcshi	pc, r0, r0
   19c4c:	ldmdals	r0, {r0, r9, sl, lr}
   19c50:	stmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c54:			; <UNDEFINED> instruction: 0x463a68f0
   19c58:			; <UNDEFINED> instruction: 0xf01e210a
   19c5c:	strcc	pc, [r1, #-3197]	; 0xfffff383
   19c60:	strtmi	r9, [r9], -lr, lsl #16
   19c64:	b	febd7c1c <ftello64@plt+0xfebd0cd0>
   19c68:	stmdacs	r0, {r0, r7, r9, sl, lr}
   19c6c:	ldmvs	r0!, {r3, r5, r6, r7, r8, ip, lr, pc}^
   19c70:			; <UNDEFINED> instruction: 0xf01e2101
   19c74:	blls	218d88 <ftello64@plt+0x211e3c>
   19c78:	ldmdbls	r0, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
   19c7c:			; <UNDEFINED> instruction: 0xf7ff9808
   19c80:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   19c84:	orrhi	pc, r0, r0
   19c88:			; <UNDEFINED> instruction: 0xf04f9f06
   19c8c:	ldmvs	r9!, {r8, fp}^
   19c90:			; <UNDEFINED> instruction: 0xf7ec9810
   19c94:	strmi	lr, [r5], -r8, lsl #18
   19c98:			; <UNDEFINED> instruction: 0xf7ec68f8
   19c9c:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   19ca0:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   19ca4:			; <UNDEFINED> instruction: 0xf0004603
   19ca8:	strtmi	r8, [sl], -r4, ror #2
   19cac:	strbmi	r9, [r9], -lr, lsl #16
   19cb0:	b	ffd57c68 <ftello64@plt+0xffd50d1c>
   19cb4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19cb8:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   19cbc:			; <UNDEFINED> instruction: 0xf109683f
   19cc0:	svccs	0x00000901
   19cc4:			; <UNDEFINED> instruction: 0xf10dd1e3
   19cc8:	tstcs	r0, ip, ror r9
   19ccc:	strbmi	r9, [r8], -r6, lsl #30
   19cd0:			; <UNDEFINED> instruction: 0xf017910a
   19cd4:	stmdbls	sl, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   19cd8:	eorlt	pc, r4, sp, asr #17
   19cdc:			; <UNDEFINED> instruction: 0x462646b3
   19ce0:	stmdals	lr, {r2, r3, r9, sl, lr}
   19ce4:	strtmi	r4, [r1], -sl, asr #12
   19ce8:	cdp	7, 7, cr15, cr14, cr12, {7}
   19cec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19cf0:	sbchi	pc, r3, r0, asr #32
   19cf4:	strcc	r6, [r1], #-2111	; 0xfffff7c1
   19cf8:	mvnsle	r2, r0, lsl #30
   19cfc:	ldrne	pc, [ip, #2271]!	; 0x8df
   19d00:	stmdals	lr, {r0, r1, r3, r4, r5, r9, sl, lr}
   19d04:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   19d08:			; <UNDEFINED> instruction: 0x465e4634
   19d0c:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   19d10:	stmda	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d14:			; <UNDEFINED> instruction: 0xf0002800
   19d18:	svcls	0x000b80bc
   19d1c:	svc	0x0058f7ec
   19d20:			; <UNDEFINED> instruction: 0xf8df4601
   19d24:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
   19d28:	mrc2	0, 0, pc, cr8, cr3, {0}
   19d2c:			; <UNDEFINED> instruction: 0xf00ae480
   19d30:			; <UNDEFINED> instruction: 0xe76dff9b
   19d34:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   19d38:	svcls	0x000b4605
   19d3c:	strbt	r4, [r9], #-1540	; 0xfffff9fc
   19d40:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   19d44:			; <UNDEFINED> instruction: 0xf7ec4605
   19d48:	svcls	0x000bef44
   19d4c:			; <UNDEFINED> instruction: 0xf8df4601
   19d50:	ldrbtmi	r0, [r8], #-1396	; 0xfffffa8c
   19d54:	mcr2	0, 0, pc, cr2, cr3, {0}	; <UNPREDICTABLE>
   19d58:			; <UNDEFINED> instruction: 0xf8dde45c
   19d5c:	strmi	sl, [r5], -r4, lsr #32
   19d60:	svc	0x0036f7ec
   19d64:	strmi	r9, [r1], -fp, lsl #30
   19d68:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   19d6c:			; <UNDEFINED> instruction: 0xf0134478
   19d70:	strb	pc, [pc], #-3725	; 19d78 <ftello64@plt+0x12e2c>	; <UNPREDICTABLE>
   19d74:			; <UNDEFINED> instruction: 0x4630a912
   19d78:	blx	1c57d7e <ftello64@plt+0x1c50e32>
   19d7c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   19d80:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
   19d84:	andle	r3, r7, r1, lsl #6
   19d88:	svc	0x0022f7ec
   19d8c:			; <UNDEFINED> instruction: 0xf8df4601
   19d90:	ldrbtmi	r0, [r8], #-1340	; 0xfffffac4
   19d94:	mrc2	0, 3, pc, cr10, cr3, {0}
   19d98:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   19d9c:	vabal.s8	q9, d0, d1
   19da0:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
   19da4:	ldc2l	0, cr15, [sl, #76]	; 0x4c
   19da8:			; <UNDEFINED> instruction: 0xf0142011
   19dac:	movwcs	pc, #3379	; 0xd33	; <UNPREDICTABLE>
   19db0:			; <UNDEFINED> instruction: 0x462c213d
   19db4:	ldrtmi	r4, [r0], -r2, lsl #12
   19db8:			; <UNDEFINED> instruction: 0xf87cf7f3
   19dbc:	ldmdbge	r2, {r1, r3, r5, sl, sp, lr, pc}
   19dc0:			; <UNDEFINED> instruction: 0xf7f04620
   19dc4:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   19dc8:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   19dcc:			; <UNDEFINED> instruction: 0xf8df4601
   19dd0:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
   19dd4:	mrc2	0, 2, pc, cr10, cr3, {0}
   19dd8:			; <UNDEFINED> instruction: 0xf7ece6a2
   19ddc:			; <UNDEFINED> instruction: 0x4601eefa
   19de0:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   19de4:			; <UNDEFINED> instruction: 0xf0134478
   19de8:			; <UNDEFINED> instruction: 0xe7d5fdb9
   19dec:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   19df0:	vmvn.i32	d18, #720896	; 0x000b0000
   19df4:	strbmi	r3, [r9], -r0, lsl #8
   19df8:	svcls	0x000b4478
   19dfc:			; <UNDEFINED> instruction: 0xf0134625
   19e00:	str	pc, [r7], #-3501	; 0xfffff253
   19e04:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19e08:	movwls	r2, #20997	; 0x5205
   19e0c:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
   19e10:	stmdb	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19e14:	strmi	r9, [r5], -r5, lsl #22
   19e18:			; <UNDEFINED> instruction: 0xf7ec4618
   19e1c:	svcls	0x000beeda
   19e20:	strtmi	r4, [r8], -r1, lsl #12
   19e24:	ldc2	0, cr15, [sl, #76]	; 0x4c
   19e28:			; <UNDEFINED> instruction: 0xf8dfe402
   19e2c:	andcs	r1, r5, #184, 8	; 0xb8000000
   19e30:	ldrmi	r2, [ip], -r0
   19e34:			; <UNDEFINED> instruction: 0xf7ec4479
   19e38:			; <UNDEFINED> instruction: 0x4605e934
   19e3c:			; <UNDEFINED> instruction: 0xf7ec4620
   19e40:	strmi	lr, [r1], -r8, asr #29
   19e44:			; <UNDEFINED> instruction: 0xf0134628
   19e48:	svcls	0x000bfd89
   19e4c:			; <UNDEFINED> instruction: 0xf7ff4625
   19e50:	strmi	fp, [r4], -r1, ror #23
   19e54:			; <UNDEFINED> instruction: 0xf8dfe7f9
   19e58:	ldmdals	r0, {r4, r7, sl, ip}
   19e5c:			; <UNDEFINED> instruction: 0xf7ec4479
   19e60:	strbt	lr, [fp], r6, asr #23
   19e64:	cdp	7, 11, cr15, cr4, cr12, {7}
   19e68:	strmi	r9, [r1], -fp, lsl #30
   19e6c:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19e70:			; <UNDEFINED> instruction: 0xf0134478
   19e74:			; <UNDEFINED> instruction: 0xf7fffd73
   19e78:			; <UNDEFINED> instruction: 0xf7ecbbcd
   19e7c:	strtmi	lr, [ip], -sl, lsr #29
   19e80:	strmi	r9, [r1], -fp, lsl #30
   19e84:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19e88:			; <UNDEFINED> instruction: 0xf0134478
   19e8c:			; <UNDEFINED> instruction: 0xf7fffd67
   19e90:			; <UNDEFINED> instruction: 0xf8dfbbc1
   19e94:	ldrtmi	r1, [fp], -r0, ror #8
   19e98:	ldrtmi	r9, [sl], -lr, lsl #16
   19e9c:			; <UNDEFINED> instruction: 0xf7ec4479
   19ea0:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   19ea4:	svcge	0x0039f47f
   19ea8:	vmla.f64	d9, d8, d7
   19eac:			; <UNDEFINED> instruction: 0x46d88a10
   19eb0:	blcs	2ba04 <ftello64@plt+0x24ab8>
   19eb4:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19eb8:	mcr	4, 0, r4, cr9, cr11, {3}
   19ebc:			; <UNDEFINED> instruction: 0xf8df3a90
   19ec0:	ldrbtmi	r3, [fp], #-1084	; 0xfffffbc4
   19ec4:	bcc	4556f4 <ftello64@plt+0x44e7a8>
   19ec8:	movtcs	fp, #20244	; 0x4f14
   19ecc:	mcr	3, 0, r2, cr9, cr3, {2}
   19ed0:	blge	3e8718 <ftello64@plt+0x3e17cc>
   19ed4:	bcc	fe4556fc <ftello64@plt+0xfe44e7b0>
   19ed8:	blcs	211ef0 <ftello64@plt+0x20afa4>
   19edc:	blcs	1ce048 <ftello64@plt+0x1c70fc>
   19ee0:	msrhi	SPSR_xc, r0
   19ee4:	bne	fe45574c <ftello64@plt+0xfe44e800>
   19ee8:			; <UNDEFINED> instruction: 0xf7ec980e
   19eec:	strmi	lr, [r2], -r6, lsl #23
   19ef0:			; <UNDEFINED> instruction: 0xf0402800
   19ef4:	blls	3fa4b4 <ftello64@plt+0x3f3568>
   19ef8:	mvnle	r2, r4, lsl #22
   19efc:	blcs	40b20 <ftello64@plt+0x39bd4>
   19f00:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   19f04:	stmdals	r8, {r0, r2, r3, r9, fp, ip, pc}
   19f08:			; <UNDEFINED> instruction: 0xf7ff9910
   19f0c:	strmi	pc, [r4], -sp, asr #19
   19f10:			; <UNDEFINED> instruction: 0xf0402800
   19f14:	ldmvs	r0!, {r1, r3, r4, r5, r6, r7, pc}^
   19f18:			; <UNDEFINED> instruction: 0xf01e2107
   19f1c:	svcls	0x0006faef
   19f20:	ldmdals	r0, {r0, r3, r4, r5, r6, r7, fp, sp, lr}
   19f24:	svc	0x00bef7eb
   19f28:	ldmvs	r8!, {r0, r2, r9, sl, lr}^
   19f2c:	svc	0x0022f7eb
   19f30:	svclt	0x00182800
   19f34:	strmi	r2, [r3], -r0, lsl #26
   19f38:	sbcshi	pc, r6, r0
   19f3c:	strtmi	r9, [sl], -lr, lsl #16
   19f40:			; <UNDEFINED> instruction: 0xf7ec4621
   19f44:	stmdacs	r0, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   19f48:	sbchi	pc, r2, r0, asr #32
   19f4c:	strcc	r6, [r1], #-2111	; 0xfffff7c1
   19f50:	mvnle	r2, r0, lsl #30
   19f54:	strb	r9, [r2, pc, lsl #22]
   19f58:	ldm	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f5c:	cdp	7, 3, cr15, cr8, cr12, {7}
   19f60:	svcls	0x000b462c
   19f64:	stmiami	r6!, {r0, r9, sl, lr}^
   19f68:			; <UNDEFINED> instruction: 0xf0134478
   19f6c:			; <UNDEFINED> instruction: 0xf7fffcf7
   19f70:	stmiami	r4!, {r0, r4, r6, r8, r9, fp, ip, sp, pc}^
   19f74:	vmvn.i32	d18, #720896	; 0x000b0000
   19f78:	svcls	0x000b3400
   19f7c:			; <UNDEFINED> instruction: 0x46254478
   19f80:	stc2l	0, cr15, [ip], #76	; 0x4c
   19f84:	bllt	11d7f88 <ftello64@plt+0x11d103c>
   19f88:	strdcs	r6, [r7, -r0]
   19f8c:	blx	fedd600c <ftello64@plt+0xfedcf0c0>
   19f90:			; <UNDEFINED> instruction: 0x4601e67a
   19f94:			; <UNDEFINED> instruction: 0xf7eca811
   19f98:			; <UNDEFINED> instruction: 0x4604e812
   19f9c:			; <UNDEFINED> instruction: 0xf0402800
   19fa0:			; <UNDEFINED> instruction: 0xf8d880fb
   19fa4:	ldreq	r3, [fp]
   19fa8:	addhi	pc, ip, r0, lsl #2
   19fac:	stmdbls	r5, {r1, r2, r4, r6, r7, r8, r9, fp, lr}
   19fb0:	stmdals	lr, {r0, r4, r9, fp, ip, pc}
   19fb4:			; <UNDEFINED> instruction: 0xf8dd58c9
   19fb8:			; <UNDEFINED> instruction: 0xf7eca018
   19fbc:	andcs	lr, r0, #190464	; 0x2e800
   19fc0:			; <UNDEFINED> instruction: 0x211468f0
   19fc4:			; <UNDEFINED> instruction: 0xf01e9212
   19fc8:	vstrls	s30, [r6, #-796]	; 0xfffffce4
   19fcc:	ldmdals	r1, {r0, r3, r5, r6, r7, fp, sp, lr}
   19fd0:	cdp	7, 8, cr15, cr6, cr12, {7}
   19fd4:	ldmvs	r0!, {r1, r3, r5, r6, r7, fp, sp, lr}^
   19fd8:			; <UNDEFINED> instruction: 0xf01e210b
   19fdc:	stmdavs	sp!, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   19fe0:	mvnsle	r2, r0, lsl #26
   19fe4:	strtmi	r9, [r1], -lr, lsl #16
   19fe8:	cdp	7, 5, cr15, cr12, cr11, {7}
   19fec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   19ff0:	sbchi	pc, r5, r0, asr #32
   19ff4:	ldrdcc	pc, [ip], -sl
   19ff8:			; <UNDEFINED> instruction: 0xf8da4630
   19ffc:	bls	45e014 <ftello64@plt+0x4570c8>
   1a000:	bhi	5563c <ftello64@plt+0x4e6f0>
   1a004:	mcr2	7, 6, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   1a008:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a00c:	adchi	pc, sl, r0, asr #32
   1a010:			; <UNDEFINED> instruction: 0x46219a12
   1a014:			; <UNDEFINED> instruction: 0xf7ec980e
   1a018:			; <UNDEFINED> instruction: 0x4607e8fa
   1a01c:			; <UNDEFINED> instruction: 0xf7ec9812
   1a020:	svccs	0x0000e800
   1a024:	addhi	pc, r9, r0, asr #32
   1a028:	ldrdeq	pc, [r4], -sl
   1a02c:			; <UNDEFINED> instruction: 0xf7f62102
   1a030:	strmi	pc, [r7], -r9, lsl #21
   1a034:	rsbsle	r2, r4, r0, lsl #16
   1a038:			; <UNDEFINED> instruction: 0xf8da4629
   1a03c:			; <UNDEFINED> instruction: 0xf7f60004
   1a040:			; <UNDEFINED> instruction: 0xf8dafb9b
   1a044:	cdp	0, 1, cr3, cr9, cr12, {0}
   1a048:	smladls	r1, r0, sl, r1
   1a04c:	andls	pc, r0, sp, asr #17
   1a050:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx2
   1a054:			; <UNDEFINED> instruction: 0xf0190a90
   1a058:			; <UNDEFINED> instruction: 0x4605fbbd
   1a05c:			; <UNDEFINED> instruction: 0x4638b310
   1a060:			; <UNDEFINED> instruction: 0xf7eb3401
   1a064:			; <UNDEFINED> instruction: 0x462aefde
   1a068:			; <UNDEFINED> instruction: 0x46302133
   1a06c:			; <UNDEFINED> instruction: 0xf83af7f3
   1a070:			; <UNDEFINED> instruction: 0xf7eb4628
   1a074:			; <UNDEFINED> instruction: 0xf8daefd6
   1a078:	ldmvs	r0!, {r2, sp}^
   1a07c:			; <UNDEFINED> instruction: 0x21272300
   1a080:	blx	fec56100 <ftello64@plt+0xfec4f1b4>
   1a084:	ldrdge	pc, [r0], -sl
   1a088:	svceq	0x0000f1ba
   1a08c:	ldmvs	r0!, {r3, r4, r5, ip, lr, pc}^
   1a090:	tstcs	r4, r2, lsr #12
   1a094:	tstls	r2, #0, 6
   1a098:	blx	17d6118 <ftello64@plt+0x17cf1cc>
   1a09c:			; <UNDEFINED> instruction: 0xf7ec9811
   1a0a0:			; <UNDEFINED> instruction: 0xe792ebd8
   1a0a4:	bl	ad805c <ftello64@plt+0xad1110>
   1a0a8:	sbcsle	r2, r8, r0, lsl #16
   1a0ac:	ldrtmi	fp, [r8], -r3, lsl #5
   1a0b0:	strbvc	pc, [r0, -r3, asr #32]	; <UNPREDICTABLE>
   1a0b4:	svc	0x00b4f7eb
   1a0b8:			; <UNDEFINED> instruction: 0x46da9811
   1a0bc:	cdp	7, 10, cr15, cr0, cr11, {7}
   1a0c0:			; <UNDEFINED> instruction: 0xe6c2463c
   1a0c4:	bne	455934 <ftello64@plt+0x44e9e8>
   1a0c8:			; <UNDEFINED> instruction: 0xf7ec9811
   1a0cc:			; <UNDEFINED> instruction: 0xe76dea90
   1a0d0:			; <UNDEFINED> instruction: 0xf7ec4605
   1a0d4:			; <UNDEFINED> instruction: 0x46daed7e
   1a0d8:	strmi	r9, [r1], -fp, lsl #30
   1a0dc:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   1a0e0:	ldc2	0, cr15, [ip], #-76	; 0xffffffb4
   1a0e4:	blt	fe5980e8 <ftello64@plt+0xfe59119c>
   1a0e8:	ldrtcs	r4, [fp], #-2185	; 0xfffff777
   1a0ec:	strcc	pc, [r0], #-704	; 0xfffffd40
   1a0f0:	ldrbtmi	r9, [r8], #-3851	; 0xfffff0f5
   1a0f4:			; <UNDEFINED> instruction: 0x462546da
   1a0f8:	ldc2	0, cr15, [r0], #-76	; 0xffffffb4
   1a0fc:	blt	fe2d8100 <ftello64@plt+0xfe2d11b4>
   1a100:			; <UNDEFINED> instruction: 0xf7eb9811
   1a104:	blls	415b04 <ftello64@plt+0x40ebb8>
   1a108:	ldrbmi	lr, [sl], r9, ror #13
   1a10c:	blmi	fe093b88 <ftello64@plt+0xfe08cc3c>
   1a110:	adccs	pc, r9, #64, 4
   1a114:	stmmi	r1, {r7, r8, fp, lr}
   1a118:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1a11c:			; <UNDEFINED> instruction: 0xf7ec4478
   1a120:			; <UNDEFINED> instruction: 0xf248eef8
   1a124:	vmov.i32	q8, #393216	; 0x00060000
   1a128:	ldmdals	r1, {sl, ip, sp}
   1a12c:	svcls	0x000b46da
   1a130:			; <UNDEFINED> instruction: 0xf7eb4625
   1a134:			; <UNDEFINED> instruction: 0xf7ffee66
   1a138:	ldrbmi	fp, [r3], -sp, ror #20
   1a13c:	ldmdavs	sl, {r0, r1, r2, r5, r8, sp}^
   1a140:	ldmvs	r0!, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1a144:			; <UNDEFINED> instruction: 0xf01e46da
   1a148:	ldrtmi	pc, [r8], -sp, asr #20	; <UNPREDICTABLE>
   1a14c:	stcl	7, cr15, [r0, #-944]	; 0xfffffc50
   1a150:			; <UNDEFINED> instruction: 0x4601463c
   1a154:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
   1a158:	stc2	0, cr15, [r0], {19}
   1a15c:			; <UNDEFINED> instruction: 0xf7eb9811
   1a160:			; <UNDEFINED> instruction: 0xe672ee50
   1a164:			; <UNDEFINED> instruction: 0x21274653
   1a168:			; <UNDEFINED> instruction: 0x4603685a
   1a16c:			; <UNDEFINED> instruction: 0x46da68f0
   1a170:	blx	e561f0 <ftello64@plt+0xe4f2a4>
   1a174:			; <UNDEFINED> instruction: 0xf7eb9811
   1a178:	ldrtmi	lr, [ip], -r4, asr #28
   1a17c:			; <UNDEFINED> instruction: 0xf7ece665
   1a180:	ldrbmi	lr, [sl], r8, lsr #26
   1a184:			; <UNDEFINED> instruction: 0x4601463c
   1a188:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   1a18c:	ldc2l	0, cr15, [lr], #-76	; 0xffffffb4
   1a190:			; <UNDEFINED> instruction: 0xf7eb9811
   1a194:			; <UNDEFINED> instruction: 0xe658ee36
   1a198:	ldc	7, cr15, [sl, #-944]	; 0xfffffc50
   1a19c:			; <UNDEFINED> instruction: 0x460146da
   1a1a0:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   1a1a4:	blx	ff6d61fa <ftello64@plt+0xff6cf2ae>
   1a1a8:	stmdals	ip, {r0, r1, r2, r3, r6, r9, sl, sp, lr, pc}
   1a1ac:			; <UNDEFINED> instruction: 0xf02246da
   1a1b0:			; <UNDEFINED> instruction: 0x4604fad9
   1a1b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a1b8:	adcshi	pc, ip, r0, asr #32
   1a1bc:	strdcs	r6, [r8, -r0]!
   1a1c0:			; <UNDEFINED> instruction: 0xf99cf01e
   1a1c4:	svcls	0x000b4859
   1a1c8:			; <UNDEFINED> instruction: 0xf0134478
   1a1cc:			; <UNDEFINED> instruction: 0xf7fffb95
   1a1d0:	strmi	fp, [r5], -pc, lsr #20
   1a1d4:	ldcl	7, cr15, [ip], #944	; 0x3b0
   1a1d8:	svcls	0x000b46da
   1a1dc:	strmi	r4, [r1], -ip, lsr #12
   1a1e0:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   1a1e4:	mrrc2	0, 1, pc, r2, cr3	; <UNPREDICTABLE>
   1a1e8:	blt	5581ec <ftello64@plt+0x5512a0>
   1a1ec:	b	fe1d81a4 <ftello64@plt+0xfe1d1258>
   1a1f0:			; <UNDEFINED> instruction: 0xf0002800
   1a1f4:	addlt	r8, r3, #169	; 0xa9
   1a1f8:			; <UNDEFINED> instruction: 0xf0434628
   1a1fc:	svcls	0x00067540
   1a200:	ldcl	7, cr15, [r6, #-940]	; 0xfffffc54
   1a204:			; <UNDEFINED> instruction: 0xf7ff462c
   1a208:	svclt	0x0000ba05
   1a20c:	muleq	r4, sl, r3
   1a210:	andeq	r0, r0, r4, ror #12
   1a214:	andeq	r5, r4, r6, ror r3
   1a218:	andeq	r0, r0, ip, asr #13
   1a21c:	andeq	sp, r2, lr, asr #1
   1a220:	strheq	sp, [r2], -r8
   1a224:	andeq	sp, r2, r6, ror #7
   1a228:	ldrdeq	r5, [r4], -r6
   1a22c:	andeq	sp, r2, r4, lsr #32
   1a230:	andeq	ip, r2, sl, lsl #18
   1a234:	andeq	ip, r2, r2, lsl r9
   1a238:	andeq	fp, r2, r8, lsr ip
   1a23c:	ldrdeq	ip, [r2], -lr
   1a240:	andeq	ip, r2, sl, lsr #29
   1a244:	andeq	ip, r2, r8, lsl #29
   1a248:	andeq	ip, r2, r6, ror #28
   1a24c:	andeq	ip, r2, r4, lsr lr
   1a250:	andeq	fp, r2, lr, ror #22
   1a254:	andeq	sp, r2, lr, asr #4
   1a258:	andeq	pc, r2, r2, lsl sl	; <UNPREDICTABLE>
   1a25c:	andeq	ip, r2, r2, asr lr
   1a260:	andeq	ip, r2, r2, ror #28
   1a264:	andeq	ip, r2, r4, asr lr
   1a268:	andeq	r6, r2, r4, lsl lr
   1a26c:			; <UNDEFINED> instruction: 0x0002d1b4
   1a270:	andeq	pc, r2, lr, ror r9	; <UNPREDICTABLE>
   1a274:	muleq	r2, lr, r1
   1a278:	andeq	ip, r2, ip, ror #26
   1a27c:	andeq	ip, r2, sl, lsr #27
   1a280:	andeq	ip, r2, r8, lsl #27
   1a284:	andeq	ip, r2, r6, ror #26
   1a288:	andeq	ip, r2, r4, lsr sp
   1a28c:	andeq	fp, r2, lr, ror #20
   1a290:			; <UNDEFINED> instruction: 0x0002ceb4
   1a294:	andeq	ip, r2, r0, asr #29
   1a298:	ldrdeq	ip, [r2], -sl
   1a29c:	andeq	ip, r2, lr, lsl #28
   1a2a0:	andeq	ip, r2, sl, lsl lr
   1a2a4:	andeq	r5, r2, r2, asr #12
   1a2a8:	andeq	ip, r2, ip, lsr #17
   1a2ac:	andeq	ip, r2, r2, lsr #17
   1a2b0:	andeq	ip, r2, sl, lsl ip
   1a2b4:	andeq	pc, r2, r2, lsr #22
   1a2b8:	andeq	sl, r2, lr, ror r9
   1a2bc:			; <UNDEFINED> instruction: 0x000251b2
   1a2c0:	andeq	ip, r2, lr, lsr #24
   1a2c4:	muleq	r2, r6, sl
   1a2c8:	andeq	ip, r2, ip, lsl #22
   1a2cc:	andeq	ip, r2, r6, asr r9
   1a2d0:	ldrdeq	ip, [r2], -sl
   1a2d4:	andeq	ip, r2, lr, lsl #19
   1a2d8:	andeq	ip, r2, ip, lsr #18
   1a2dc:	andeq	r9, r2, ip, asr #23
   1a2e0:	muleq	r2, r2, sl
   1a2e4:	andeq	ip, r2, ip, ror #20
   1a2e8:	andeq	ip, r2, r4, ror sl
   1a2ec:	andeq	r9, r2, r0, lsl #4
   1a2f0:	andeq	ip, r2, r4, lsr #21
   1a2f4:	andeq	r5, r2, r0
   1a2f8:	andeq	ip, r2, r0, lsr fp
   1a2fc:	strdeq	ip, [r2], -r6
   1a300:	muleq	r2, ip, r9
   1a304:	andeq	ip, r2, r0, ror #18
   1a308:	andeq	r0, r0, ip, ror #12
   1a30c:	andeq	ip, r2, r6, lsr #16
   1a310:	andeq	ip, r2, sl, ror #15
   1a314:	andeq	ip, r2, ip, asr r9
   1a318:	andeq	ip, r2, r2, lsl #17
   1a31c:	muleq	r2, r0, r8
   1a320:	andeq	ip, r2, lr, ror #16
   1a324:			; <UNDEFINED> instruction: 0x0002c2ba
   1a328:	andeq	r8, r2, lr, asr #29
   1a32c:	andeq	ip, r2, r4, lsr r8
   1a330:	muleq	r2, lr, r7
   1a334:	mcrr	7, 14, pc, ip, cr12	; <UNPREDICTABLE>
   1a338:	strmi	r9, [r1], -fp, lsl #30
   1a33c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1a340:	blx	356396 <ftello64@plt+0x34f44a>
   1a344:	stmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a348:			; <UNDEFINED> instruction: 0xf7eb4628
   1a34c:			; <UNDEFINED> instruction: 0xf7ffecb2
   1a350:	svclt	0x0000b970
   1a354:	andeq	fp, r2, r2, lsl #27
   1a358:	svcmi	0x00f0e92d
   1a35c:	stmdavs	r0, {r1, r2, r9, sl, lr}^
   1a360:	umulllt	r4, r3, r8, r6
   1a364:			; <UNDEFINED> instruction: 0xf8d02300
   1a368:			; <UNDEFINED> instruction: 0xf8c8a050
   1a36c:	stmdbcs	r0, {ip, sp}
   1a370:	ldmvs	r3!, {r0, r1, r3, r4, r5, r6, ip, lr, pc}^
   1a374:	cmnle	r8, r0, lsl #22
   1a378:			; <UNDEFINED> instruction: 0x46934592
   1a37c:	ldmvs	r3!, {r0, r2, r3, r4, r5, r6, fp, ip, lr, pc}
   1a380:	ldmibvs	r4!, {r0, r3, r7, r9, sl, lr}^
   1a384:	ldmib	r6, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}^
   1a388:	adcmi	r3, r3, #1310720	; 0x140000
   1a38c:			; <UNDEFINED> instruction: 0x1e63d915
   1a390:	and	r4, r5, pc, lsl r4
   1a394:	svceq	0x0001f807
   1a398:	ldmdbvs	r3!, {r0, sl, ip, sp}^
   1a39c:	stmdble	ip, {r0, r1, r5, r7, r9, lr}
   1a3a0:			; <UNDEFINED> instruction: 0xf7ec6830
   1a3a4:	mcrrne	10, 13, lr, r3, cr0
   1a3a8:	mvnsle	r4, r5, lsl #12
   1a3ac:			; <UNDEFINED> instruction: 0xf7eb6830
   1a3b0:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   1a3b4:	movwcs	sp, #4444	; 0x115c
   1a3b8:	ldrhvs	r6, [r4, #3]!
   1a3bc:	ldrbmi	r4, [r8], -r3, lsr #11
   1a3c0:	svclt	0x00284651
   1a3c4:			; <UNDEFINED> instruction: 0xf0234620
   1a3c8:	blx	5a01e <ftello64@plt+0x530d2>
   1a3cc:	svccs	0x0000f70a
   1a3d0:	ldmvs	r5!, {r0, r2, r4, r5, r8, ip, lr, pc}
   1a3d4:	eorle	r2, lr, r0, lsl #26
   1a3d8:			; <UNDEFINED> instruction: 0x46204651
   1a3dc:			; <UNDEFINED> instruction: 0xf98ef024
   1a3e0:	ldmibvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}
   1a3e4:	svclt	0x009442a2
   1a3e8:	andcs	r2, r1, #0, 4
   1a3ec:	smlatbeq	r1, sl, fp, lr
   1a3f0:	svclt	0x00d82900
   1a3f4:	orrslt	r2, r2, r0, lsl #4
   1a3f8:	sbclt	r4, pc, #587202560	; 0x23000000
   1a3fc:			; <UNDEFINED> instruction: 0xf8004618
   1a400:	bne	ff0b900c <ftello64@plt+0xff0b20c0>
   1a404:	ldmdbvs	r5!, {r0, r4, r7, r9, lr}^
   1a408:	streq	pc, [r1], #-260	; 0xfffffefc
   1a40c:	andcs	fp, r0, #212, 30	; 0x350
   1a410:	adcmi	r2, r5, #268435456	; 0x10000000
   1a414:	andcs	fp, r0, #152, 30	; 0x260
   1a418:	mvnsle	r2, r0, lsl #20
   1a41c:	ldmdavs	r0!, {r0, r1, r4, r5, r7, r8, fp, sp, lr}^
   1a420:	strtmi	r4, [r2], -r9, asr #12
   1a424:	stmvs	r0, {r8, sl, sp}
   1a428:			; <UNDEFINED> instruction: 0xf7eb9400
   1a42c:	movwcs	lr, #7666	; 0x1df2
   1a430:	andmi	pc, r0, r8, asr #17
   1a434:			; <UNDEFINED> instruction: 0x462860f3
   1a438:	pop	{r0, r1, ip, sp, pc}
   1a43c:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1a440:	ldmibvs	r3!, {r0, r3, r6, r9, sl, lr}
   1a444:	strcs	r4, [r0, #-1594]	; 0xfffff9c6
   1a448:	strls	r6, [r0, -r0, lsl #17]
   1a44c:	stcl	7, cr15, [r0, #940]!	; 0x3ac
   1a450:	andvc	pc, r0, r8, asr #17
   1a454:	andeq	lr, r6, #3506176	; 0x358000
   1a458:	stmibne	r1, {r1, r4, r6, r7, r8, r9, fp, ip}^
   1a45c:			; <UNDEFINED> instruction: 0xf7eb61f2
   1a460:			; <UNDEFINED> instruction: 0x4628ed16
   1a464:	pop	{r0, r1, ip, sp, pc}
   1a468:			; <UNDEFINED> instruction: 0xf04f8ff0
   1a46c:			; <UNDEFINED> instruction: 0xe7e235ff
   1a470:	ldmib	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a474:	teqvs	r3, r3, lsl #16
   1a478:	bmi	1143f4 <ftello64@plt+0x10d4a8>
   1a47c:	stmdami	r3, {r0, r1, r4, r5, r6, r7, r8, sp}
   1a480:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1a484:	blx	ffa564da <ftello64@plt+0xffa4f58e>
   1a488:	ldrdeq	ip, [r2], -r0
   1a48c:	strdeq	ip, [r2], -lr
   1a490:	svcmi	0x00f0e92d
   1a494:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
   1a498:	strcs	r8, [r0], #-2820	; 0xfffff4fc
   1a49c:	stmdapl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a4a0:			; <UNDEFINED> instruction: 0xf8df4606
   1a4a4:	strmi	r3, [pc], -ip, asr #16
   1a4a8:			; <UNDEFINED> instruction: 0x4621447d
   1a4ac:			; <UNDEFINED> instruction: 0x4690b09b
   1a4b0:	beq	e568ec <ftello64@plt+0xe4f9a0>
   1a4b4:	eorcs	r5, r0, #15400960	; 0xeb0000
   1a4b8:	ldmdavs	fp, {r4, r6, r9, sl, lr}
   1a4bc:			; <UNDEFINED> instruction: 0xf04f9319
   1a4c0:	strls	r0, [r6], #-768	; 0xfffffd00
   1a4c4:	strmi	lr, [r8], #-2509	; 0xfffff633
   1a4c8:	ldmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a4cc:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1a4d0:	ldmvs	r0!, {r0, r8, sp}^
   1a4d4:	movwls	r4, #9339	; 0x247b
   1a4d8:			; <UNDEFINED> instruction: 0xfffef01d
   1a4dc:			; <UNDEFINED> instruction: 0xf0002f00
   1a4e0:			; <UNDEFINED> instruction: 0x463b815f
   1a4e4:	ldmdavs	fp, {r0, r1, sp, lr, pc}
   1a4e8:			; <UNDEFINED> instruction: 0xf0002b00
   1a4ec:	ldmvs	ip, {r0, r3, r4, r6, r8, pc}
   1a4f0:	mvnsle	r2, r0, lsl #24
   1a4f4:	ldrtmi	r4, [sp], -r2, lsr #12
   1a4f8:	andcc	r6, r1, #2949120	; 0x2d0000
   1a4fc:	mvnsle	r2, r0, lsl #26
   1a500:	strdcs	r6, [r3, -r0]!
   1a504:			; <UNDEFINED> instruction: 0xf828f01e
   1a508:	blx	6584d2 <ftello64@plt+0x651586>
   1a50c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1a510:	addshi	pc, r5, r0
   1a514:	ubfxne	pc, pc, #17, #1
   1a518:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1a51c:	svc	0x002cf7eb
   1a520:	stmdacs	r0, {r7, r9, sl, lr}
   1a524:	stmdage	r8, {r3, r4, r5, r6, ip, lr, pc}
   1a528:	b	10584e0 <ftello64@plt+0x1051594>
   1a52c:			; <UNDEFINED> instruction: 0x4604b330
   1a530:			; <UNDEFINED> instruction: 0xf7ec9809
   1a534:	stmdals	r6, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1a538:			; <UNDEFINED> instruction: 0xf992f022
   1a53c:			; <UNDEFINED> instruction: 0xf7eb9808
   1a540:	ldrbmi	lr, [r8], -r0, lsr #24
   1a544:	blx	175850e <ftello64@plt+0x17515c2>
   1a548:			; <UNDEFINED> instruction: 0xf7eb4628
   1a54c:	strbmi	lr, [r0], -sl, ror #26
   1a550:	svc	0x0026f7eb
   1a554:			; <UNDEFINED> instruction: 0xf7eb9814
   1a558:			; <UNDEFINED> instruction: 0xf8dfed64
   1a55c:			; <UNDEFINED> instruction: 0xf8df27a0
   1a560:	ldrbtmi	r3, [sl], #-1936	; 0xfffff870
   1a564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a568:	subsmi	r9, sl, r9, lsl fp
   1a56c:			; <UNDEFINED> instruction: 0x83a7f040
   1a570:	andslt	r4, fp, r0, lsr #12
   1a574:	blhi	155870 <ftello64@plt+0x14e924>
   1a578:	svchi	0x00f0e8bd
   1a57c:			; <UNDEFINED> instruction: 0x1780f8df
   1a580:	stmdals	r8, {r1, r4, r6, r9, sl, lr}
   1a584:			; <UNDEFINED> instruction: 0xf7eb4479
   1a588:	strmi	lr, [r4], -r8, ror #23
   1a58c:	bicle	r2, pc, r0, lsl #16
   1a590:	ldrdcs	lr, [sp, -r6]
   1a594:			; <UNDEFINED> instruction: 0x376cf8df
   1a598:			; <UNDEFINED> instruction: 0xf8cd3900
   1a59c:	ldrbtmi	r8, [fp], #-56	; 0xffffffc8
   1a5a0:	svclt	0x001863f3
   1a5a4:	tstlt	sl, r1, lsl #2
   1a5a8:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   1a5ac:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
   1a5b0:	strbmi	sl, [fp], -r7, lsl #16
   1a5b4:	ldrbtmi	r9, [sl], #-0
   1a5b8:			; <UNDEFINED> instruction: 0xf022a806
   1a5bc:	strmi	pc, [r4], -r1, asr #16
   1a5c0:	stmdage	r9, {r3, r8, r9, fp, ip, sp, pc}
   1a5c4:	b	15d857c <ftello64@plt+0x15d1630>
   1a5c8:	lslsle	r2, r0, #16
   1a5cc:	ldrdcs	lr, [r7, -sp]
   1a5d0:			; <UNDEFINED> instruction: 0xf7eb9809
   1a5d4:	strmi	lr, [r1], r2, ror #30
   1a5d8:			; <UNDEFINED> instruction: 0xf0402800
   1a5dc:	ldmvs	r0!, {r0, r2, r3, r4, r5, r6, r7, pc}^
   1a5e0:			; <UNDEFINED> instruction: 0xf01d2107
   1a5e4:	stmdals	r9, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a5e8:	andcs	r4, r3, #34603008	; 0x2100000
   1a5ec:	svc	0x0084f7eb
   1a5f0:			; <UNDEFINED> instruction: 0x4604b390
   1a5f4:	b	ffb585ac <ftello64@plt+0xffb51660>
   1a5f8:			; <UNDEFINED> instruction: 0xf8df4601
   1a5fc:	ldrbtmi	r0, [r8], #-1808	; 0xfffff8f0
   1a600:	blx	1156654 <ftello64@plt+0x114f708>
   1a604:			; <UNDEFINED> instruction: 0xf7ece794
   1a608:	strmi	lr, [r1], -r4, ror #21
   1a60c:			; <UNDEFINED> instruction: 0x0700f8df
   1a610:			; <UNDEFINED> instruction: 0xf0134478
   1a614:	str	pc, [fp, r3, lsr #19]
   1a618:	ldmda	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a61c:	addlt	fp, r0, #16, 2
   1a620:	strbvc	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1a624:	ldm	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a628:	stmdavs	r0, {r8, sl, sp}
   1a62c:	svc	0x0028f7eb
   1a630:			; <UNDEFINED> instruction: 0xf8df4601
   1a634:	ldrbtmi	r0, [r8], #-1760	; 0xfffff920
   1a638:			; <UNDEFINED> instruction: 0xf990f013
   1a63c:			; <UNDEFINED> instruction: 0xf8dfe778
   1a640:	andcs	r1, r5, #216, 12	; 0xd800000
   1a644:	strtmi	r2, [r8], r1, lsl #8
   1a648:	vmvn.i32	q10, #589824	; 0x00090000
   1a64c:			; <UNDEFINED> instruction: 0xf7eb3400
   1a650:			; <UNDEFINED> instruction: 0xf013ed28
   1a654:	strb	pc, [fp, -r3, lsl #19]!	; <UNPREDICTABLE>
   1a658:	stmdals	r9, {r0, r9, sp}
   1a65c:			; <UNDEFINED> instruction: 0xf7eb4611
   1a660:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   1a664:	bls	ced80 <ftello64@plt+0xc7e34>
   1a668:	ssatcc	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   1a66c:			; <UNDEFINED> instruction: 0xf8d358d3
   1a670:			; <UNDEFINED> instruction: 0xf8d3906c
   1a674:	movwls	r4, #12492	; 0x30cc
   1a678:			; <UNDEFINED> instruction: 0xf7ec4648
   1a67c:	andls	lr, r2, sl, lsr #17
   1a680:			; <UNDEFINED> instruction: 0xf7ec4648
   1a684:	bls	d502c <ftello64@plt+0xce0e0>
   1a688:	strmi	r2, [r3], -r1, lsl #2
   1a68c:			; <UNDEFINED> instruction: 0xf0224620
   1a690:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1a694:	sbchi	pc, fp, r0
   1a698:			; <UNDEFINED> instruction: 0xf8d39b03
   1a69c:			; <UNDEFINED> instruction: 0xf02200cc
   1a6a0:	stmdacs	r0, {r0, r1, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   1a6a4:	adchi	pc, r2, r0
   1a6a8:	andcs	r2, r1, r4, asr r1
   1a6ac:	bl	ff1d8660 <ftello64@plt+0xff1d1714>
   1a6b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a6b4:	rscshi	pc, sl, #0
   1a6b8:			; <UNDEFINED> instruction: 0xf8d39b03
   1a6bc:			; <UNDEFINED> instruction: 0xf8c0a06c
   1a6c0:	ldrbmi	sl, [r0], -r0
   1a6c4:	stm	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a6c8:	ldrbmi	r4, [r0], -r4, lsl #12
   1a6cc:			; <UNDEFINED> instruction: 0xf7ec606c
   1a6d0:			; <UNDEFINED> instruction: 0x2c00ea42
   1a6d4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1a6d8:			; <UNDEFINED> instruction: 0xf0004681
   1a6dc:			; <UNDEFINED> instruction: 0xf5b480bf
   1a6e0:	qadd8mi	r7, r0, r7
   1a6e4:	sbchi	pc, r6, r0
   1a6e8:	teqne	r3, #64, 4	; <UNPREDICTABLE>
   1a6ec:			; <UNDEFINED> instruction: 0xf000429c
   1a6f0:			; <UNDEFINED> instruction: 0xf7ec80c1
   1a6f4:			; <UNDEFINED> instruction: 0x1e43e9b4
   1a6f8:	blcs	7f32a0 <ftello64@plt+0x7ec354>
   1a6fc:	sbchi	pc, r8, r0, lsl #4
   1a700:			; <UNDEFINED> instruction: 0xf7eb6868
   1a704:	mcrne	15, 2, lr, cr3, cr6, {6}
   1a708:	blcs	7f3bb0 <ftello64@plt+0x7ecc64>
   1a70c:	sbchi	pc, r0, r0, lsl #4
   1a710:	blcs	2f52c4 <ftello64@plt+0x2ee378>
   1a714:	addshi	pc, r1, #64, 6
   1a718:			; <UNDEFINED> instruction: 0xf1056869
   1a71c:	strbmi	r0, [sl], -r8
   1a720:			; <UNDEFINED> instruction: 0xf7eb2301
   1a724:	andls	lr, r2, r0, asr #29
   1a728:			; <UNDEFINED> instruction: 0xf0402800
   1a72c:			; <UNDEFINED> instruction: 0xf8df8290
   1a730:			; <UNDEFINED> instruction: 0xf105a5f0
   1a734:	strcs	r0, [r8], #-2316	; 0xfffff6f4
   1a738:	ldrbtmi	r9, [sl], #1540	; 0x604
   1a73c:	andcs	r6, r1, #954368	; 0xe9000
   1a740:			; <UNDEFINED> instruction: 0xf7ec4648
   1a744:	bvs	ffad56b4 <ftello64@plt+0xfface768>
   1a748:	strbmi	r6, [r9], -r8, lsr #17
   1a74c:	bl	ff6d8700 <ftello64@plt+0xff6d17b4>
   1a750:	strmi	fp, [r6], -r3, lsl #5
   1a754:			; <UNDEFINED> instruction: 0xf0402b2b
   1a758:	andcs	r8, r5, #161	; 0xa1
   1a75c:	andcs	r4, r0, r1, asr r6
   1a760:	ldc	7, cr15, [lr], {235}	; 0xeb
   1a764:			; <UNDEFINED> instruction: 0xf8c8f013
   1a768:	mvnle	r3, r1, lsl #24
   1a76c:			; <UNDEFINED> instruction: 0x96024634
   1a770:			; <UNDEFINED> instruction: 0xf7ec9802
   1a774:	strmi	lr, [r1], -lr, lsr #20
   1a778:	streq	pc, [r8, #2271]!	; 0x8df
   1a77c:			; <UNDEFINED> instruction: 0xf0134478
   1a780:	stmiavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   1a784:	b	ffad873c <ftello64@plt+0xffad17f0>
   1a788:	adcvs	r2, fp, r0, lsl #6
   1a78c:			; <UNDEFINED> instruction: 0xf7ec9802
   1a790:	strmi	lr, [r1], -r0, lsr #20
   1a794:	ldreq	pc, [r0, #2271]	; 0x8df
   1a798:			; <UNDEFINED> instruction: 0xf0134478
   1a79c:			; <UNDEFINED> instruction: 0xe6c7f8df
   1a7a0:	strne	pc, [r8, #2271]	; 0x8df
   1a7a4:	andcs	r2, r0, r5, lsl #4
   1a7a8:	ldrbtmi	r2, [r9], #-1033	; 0xfffffbf7
   1a7ac:			; <UNDEFINED> instruction: 0xf7eb4680
   1a7b0:	vmvn.i32	q15, #2303	; 0x000008ff
   1a7b4:			; <UNDEFINED> instruction: 0xf0133400
   1a7b8:			; <UNDEFINED> instruction: 0xf8dff8d1
   1a7bc:	teqcs	lr, r4, ror r5
   1a7c0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1a7c4:			; <UNDEFINED> instruction: 0xf7f24645
   1a7c8:	ldmvs	r0!, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   1a7cc:			; <UNDEFINED> instruction: 0x21234642
   1a7d0:	mcr2	0, 6, pc, cr2, cr13, {0}	; <UNPREDICTABLE>
   1a7d4:	strt	r4, [fp], r3, asr #13
   1a7d8:	ldmib	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a7dc:	strmi	r4, [r1], -ip, asr #12
   1a7e0:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1a7e4:			; <UNDEFINED> instruction: 0xf0134478
   1a7e8:	ssat	pc, #2, r1, asr #18	; <UNPREDICTABLE>
   1a7ec:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1a7f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1a7f4:	mrrc	7, 14, pc, r4, cr11	; <UNPREDICTABLE>
   1a7f8:	strmi	r9, [r4], -r3, lsl #22
   1a7fc:	ldrdeq	pc, [ip], #131	; 0x83
   1a800:	blx	1bd6892 <ftello64@plt+0x1bcf946>
   1a804:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
   1a808:			; <UNDEFINED> instruction: 0x46024479
   1a80c:			; <UNDEFINED> instruction: 0xf0134620
   1a810:			; <UNDEFINED> instruction: 0xf8dff8a5
   1a814:	ldrbtcs	r2, [fp], #1324	; 0x52c
   1a818:			; <UNDEFINED> instruction: 0x46234630
   1a81c:	vmvn.i32	q10, #655360	; 0x000a0000
   1a820:	cmncs	r0, r0, lsl #6
   1a824:	stc2	7, cr15, [r2], #968	; 0x3c8
   1a828:	strcc	pc, [r0], #-704	; 0xfffffd40
   1a82c:			; <UNDEFINED> instruction: 0xf8dfe680
   1a830:	andcs	r1, r5, #20, 10	; 0x5000000
   1a834:	vaddhn.i16	d18, q0, q6
   1a838:	ldrbtmi	r3, [r9], #-1024	; 0xfffffc00
   1a83c:	ldc	7, cr15, [r0], #-940	; 0xfffffc54
   1a840:	vfnmsvs.f64	d25, d9, d3
   1a844:	strmi	r9, [r6], -r2, lsl #2
   1a848:	ldrdeq	pc, [ip], #131	; 0x83
   1a84c:	blx	12568de <ftello64@plt+0x124f992>
   1a850:	strmi	r9, [r2], -r2, lsl #18
   1a854:			; <UNDEFINED> instruction: 0xf0134630
   1a858:	strbt	pc, [r9], -r1, lsl #17	; <UNPREDICTABLE>
   1a85c:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1a860:	vorr.i32	q9, #1024	; 0x00000400
   1a864:	ldrbmi	r3, [r1], -r0, lsl #6
   1a868:	movwls	r4, #9336	; 0x2478
   1a86c:			; <UNDEFINED> instruction: 0xf013461c
   1a870:			; <UNDEFINED> instruction: 0xe78bf875
   1a874:	vorr.i32	q9, #1024	; 0x00000400
   1a878:	movwls	r3, #8960	; 0x2300
   1a87c:			; <UNDEFINED> instruction: 0xf018461c
   1a880:			; <UNDEFINED> instruction: 0x4601fc1d
   1a884:	strbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1a888:			; <UNDEFINED> instruction: 0xf0134478
   1a88c:	ldrb	pc, [sp, -r7, ror #16]!	; <UNPREDICTABLE>
   1a890:	vbic.i32	d18, #2816	; 0x00000b00
   1a894:	movwls	r3, #8960	; 0x2300
   1a898:			; <UNDEFINED> instruction: 0xe777461c
   1a89c:	strmi	r9, [r1], r4, lsl #28
   1a8a0:	stmdacs	r0, {r1, ip, pc}
   1a8a4:	andshi	pc, r6, #64	; 0x40
   1a8a8:	ldrteq	pc, [r0], #-261	; 0xfffffefb	; <UNPREDICTABLE>
   1a8ac:	strtmi	r6, [r0], -r9, lsr #26
   1a8b0:	ldmib	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a8b4:	stmiavs	r8!, {r1, r3, r5, r8, sl, fp, sp, lr}
   1a8b8:			; <UNDEFINED> instruction: 0xf7eb4621
   1a8bc:	ldrdls	lr, [r2], -r0
   1a8c0:			; <UNDEFINED> instruction: 0xf0402800
   1a8c4:	strtmi	r8, [r2], -sp, asr #3
   1a8c8:	stmdavs	r9!, {r0, r1, r3, r5, r8, sl, fp, sp, lr}
   1a8cc:			; <UNDEFINED> instruction: 0xf7eb9809
   1a8d0:	strmi	lr, [r4], -r4, ror #29
   1a8d4:			; <UNDEFINED> instruction: 0xf0402800
   1a8d8:	stfvsd	f0, [fp, #-476]!	; 0xfffffe24
   1a8dc:	rscsvc	pc, sl, pc, asr #8
   1a8e0:	blx	3fd26 <ftello64@plt+0x38dda>
   1a8e4:	andsls	pc, r3, r3
   1a8e8:	stmib	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a8ec:	stmdacs	r0, {r2, r4, ip, pc}
   1a8f0:	mvnshi	pc, r0
   1a8f4:			; <UNDEFINED> instruction: 0x2124682a
   1a8f8:			; <UNDEFINED> instruction: 0x46a268f0
   1a8fc:	mcr2	0, 2, pc, cr6, cr13, {0}	; <UNPREDICTABLE>
   1a900:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1a904:	andcs	r6, r3, #6881280	; 0x690000
   1a908:	andcs	r4, r6, fp, ror r4
   1a90c:	bcc	fe456134 <ftello64@plt+0xfe44f1e8>
   1a910:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1a914:	mcr	4, 0, r4, cr9, cr11, {3}
   1a918:			; <UNDEFINED> instruction: 0xf0223a10
   1a91c:	blge	318ea0 <ftello64@plt+0x311f54>
   1a920:	stmdalt	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a924:	ldrdhi	pc, [ip], -sp
   1a928:	bcc	456150 <ftello64@plt+0x44f204>
   1a92c:	cdp	0, 1, cr9, cr8, cr2, {0}
   1a930:	ldmdavs	r8!, {r4, r9, fp, ip}^
   1a934:			; <UNDEFINED> instruction: 0xff20f7f5
   1a938:	ldrdmi	pc, [ip], #136	; 0x88
   1a93c:	andcs	r2, r0, #0, 6
   1a940:	blls	2ff548 <ftello64@plt+0x2f85fc>
   1a944:	strmi	r4, [r1], r1, lsl #12
   1a948:			; <UNDEFINED> instruction: 0xf0214620
   1a94c:	strmi	pc, [r4], -r5, asr #31
   1a950:			; <UNDEFINED> instruction: 0xf0002800
   1a954:	blls	bacfc <ftello64@plt+0xb3db0>
   1a958:			; <UNDEFINED> instruction: 0xf0402b00
   1a95c:	movwcs	r8, #216	; 0xd8
   1a960:	ldmdavs	r8!, {r1, r8, r9, ip, pc}^
   1a964:	movwls	r2, #41728	; 0xa300
   1a968:	mcrr	7, 14, pc, r4, cr11	; <UNPREDICTABLE>
   1a96c:	stmdacs	r0, {r2, r9, sl, lr}
   1a970:	tsthi	pc, r0	; <UNPREDICTABLE>
   1a974:	ldrmi	r2, [sl], -r0, lsl #6
   1a978:			; <UNDEFINED> instruction: 0xf7ec4619
   1a97c:	strmi	lr, [r3], -ip, lsl #21
   1a980:			; <UNDEFINED> instruction: 0xf0002800
   1a984:			; <UNDEFINED> instruction: 0x462280fc
   1a988:	tstcs	r0, ip, lsl #16
   1a98c:	bl	2d8940 <ftello64@plt+0x2d19f4>
   1a990:	strtmi	r4, [r0], -r3, lsl #13
   1a994:			; <UNDEFINED> instruction: 0xf7eb465c
   1a998:			; <UNDEFINED> instruction: 0xf1bbeb44
   1a99c:			; <UNDEFINED> instruction: 0xf0400f00
   1a9a0:	bvs	ffafad28 <ftello64@plt+0xffaf3ddc>
   1a9a4:	subseq	r3, r8, r0, lsr #6
   1a9a8:	stmib	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a9ac:	stmdacs	r0, {r2, r9, sl, lr}
   1a9b0:	orrhi	pc, r9, r0
   1a9b4:	movgt	pc, #14614528	; 0xdf0000
   1a9b8:			; <UNDEFINED> instruction: 0xf8df4686
   1a9bc:	ldrbtmi	r9, [ip], #928	; 0x3a0
   1a9c0:	ldm	ip!, {r0, r3, r4, r5, r6, r7, sl, lr}
   1a9c4:	eorvs	r0, r0, pc
   1a9c8:	adcvs	r6, r2, r1, rrx
   1a9cc:			; <UNDEFINED> instruction: 0x0007e8bc
   1a9d0:			; <UNDEFINED> instruction: 0xf8bc60e3
   1a9d4:			; <UNDEFINED> instruction: 0xf89c3000
   1a9d8:			; <UNDEFINED> instruction: 0x6120c002
   1a9dc:	andeq	pc, ip, r5, lsl #2
   1a9e0:	cmnvs	r1, r3, lsr #7
   1a9e4:	bvs	ffa73074 <ftello64@plt+0xffa6c128>
   1a9e8:	svcgt	0x001ef80e
   1a9ec:			; <UNDEFINED> instruction: 0xf0174672
   1a9f0:	strtmi	pc, [r0], -r7, asr #29
   1a9f4:	cdp	7, 3, cr15, cr2, cr11, {7}
   1a9f8:			; <UNDEFINED> instruction: 0x46224659
   1a9fc:	vmlaeq.f64	d14, d0, d4
   1aa00:	stcne	6, cr4, [r3, #-528]	; 0xfffffdf0
   1aa04:	ldrdeq	pc, [r0], -r9
   1aa08:	mulls	r4, r9, r8
   1aa0c:	andeq	pc, ip, r4, asr #16
   1aa10:			; <UNDEFINED> instruction: 0xf88ea80d
   1aa14:			; <UNDEFINED> instruction: 0xf7eb9004
   1aa18:	strmi	lr, [r3], r6, asr #21
   1aa1c:			; <UNDEFINED> instruction: 0xf7eb4620
   1aa20:			; <UNDEFINED> instruction: 0x9c0deb00
   1aa24:	svceq	0x0000f1bb
   1aa28:	adcshi	pc, r4, r0, asr #32
   1aa2c:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1aa30:	bls	32c2bc <ftello64@plt+0x325370>
   1aa34:			; <UNDEFINED> instruction: 0xf7eb4648
   1aa38:	strmi	lr, [r2], -r6, lsl #25
   1aa3c:	ldrmi	r4, [r4], -r0, lsr #12
   1aa40:	b	fe0589f4 <ftello64@plt+0xfe051aa8>
   1aa44:			; <UNDEFINED> instruction: 0xf7eb980c
   1aa48:			; <UNDEFINED> instruction: 0xb1a4ea7e
   1aa4c:			; <UNDEFINED> instruction: 0x8014f8dd
   1aa50:			; <UNDEFINED> instruction: 0xf8dd46a1
   1aa54:	ldmdavs	sl!, {r4, ip, sp, pc}^
   1aa58:	ldmvs	r0!, {r0, r1, r3, r6, r9, sl, lr}^
   1aa5c:			; <UNDEFINED> instruction: 0xf01d2125
   1aa60:	strbmi	pc, [r8], -r1, asr #27	; <UNPREDICTABLE>
   1aa64:	ldm	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aa68:			; <UNDEFINED> instruction: 0x46024651
   1aa6c:	ldrbtmi	r4, [r8], #-2236	; 0xfffff744
   1aa70:			; <UNDEFINED> instruction: 0xff74f012
   1aa74:			; <UNDEFINED> instruction: 0x4622e55c
   1aa78:	stmdbge	sl, {r0, r2, r3, fp, ip, pc}
   1aa7c:	blx	fe9d6ad4 <ftello64@plt+0xfe9cfb88>
   1aa80:	stmdals	sp, {r2, r9, sl, lr}
   1aa84:	b	17d8a38 <ftello64@plt+0x17d1aec>
   1aa88:			; <UNDEFINED> instruction: 0xf0402c00
   1aa8c:	ldmdavs	r9!, {r0, r2, r5, r8, pc}^
   1aa90:			; <UNDEFINED> instruction: 0xf7eb9809
   1aa94:	stmdacs	r0, {r1, r3, r4, r9, fp, sp, lr, pc}
   1aa98:	addshi	pc, lr, r0, asr #32
   1aa9c:	ldrbmi	r9, [r1], -sl, lsl #20
   1aaa0:			; <UNDEFINED> instruction: 0xf7eb9809
   1aaa4:	strmi	lr, [r4], -sl, asr #29
   1aaa8:			; <UNDEFINED> instruction: 0xf7eb980a
   1aaac:	ldmdavs	sl!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   1aab0:			; <UNDEFINED> instruction: 0x462368f0
   1aab4:			; <UNDEFINED> instruction: 0xf01d2125
   1aab8:	stccs	13, cr15, [r0], {149}	; 0x95
   1aabc:	adchi	pc, r1, r0, asr #32
   1aac0:			; <UNDEFINED> instruction: 0xf10a683f
   1aac4:	svccs	0x00000a01
   1aac8:	svcge	0x0031f47f
   1aacc:	strbmi	r9, [pc], -r2, lsl #22
   1aad0:	stmdalt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1aad4:	andcs	fp, r6, r3, ror #2
   1aad8:			; <UNDEFINED> instruction: 0xf974f022
   1aadc:			; <UNDEFINED> instruction: 0x46022158
   1aae0:			; <UNDEFINED> instruction: 0xf7f24630
   1aae4:	strd	pc, [r3], -pc	; <UNPREDICTABLE>
   1aae8:	blcs	1c1724 <ftello64@plt+0x1ba7d8>
   1aaec:	addshi	pc, r4, r0
   1aaf0:	ldrtmi	r9, [r9], -r9, lsl #16
   1aaf4:	stc	7, cr15, [r0, #940]	; 0x3ac
   1aaf8:	stmdacs	r0, {r2, r9, sl, lr}
   1aafc:			; <UNDEFINED> instruction: 0xf7ecd0f4
   1ab00:	strmi	lr, [r1], -r8, ror #16
   1ab04:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
   1ab08:			; <UNDEFINED> instruction: 0xffc0f012
   1ab0c:	movwcs	lr, #1296	; 0x510
   1ab10:	movwls	r4, #1609	; 0x649
   1ab14:	blls	2e331c <ftello64@plt+0x2dc3d0>
   1ab18:			; <UNDEFINED> instruction: 0xf0212006
   1ab1c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1ab20:	svcge	0x001df43f
   1ab24:			; <UNDEFINED> instruction: 0x4601e71d
   1ab28:			; <UNDEFINED> instruction: 0xf7f56878
   1ab2c:			; <UNDEFINED> instruction: 0xf10dfd53
   1ab30:			; <UNDEFINED> instruction: 0xee180b58
   1ab34:			; <UNDEFINED> instruction: 0x210b2a90
   1ab38:	ldrbmi	r4, [r8], -r3, lsl #12
   1ab3c:	svc	0x0082f7eb
   1ab40:	bne	4563ac <ftello64@plt+0x44f460>
   1ab44:	strtmi	r2, [r0], -r5, lsl #4
   1ab48:	b	fead8afc <ftello64@plt+0xfead1bb0>
   1ab4c:			; <UNDEFINED> instruction: 0xf8d84604
   1ab50:			; <UNDEFINED> instruction: 0xf02200cc
   1ab54:	ldrbmi	pc, [r9], -r5, asr #19	; <UNPREDICTABLE>
   1ab58:	strtmi	r4, [r0], -r2, lsl #12
   1ab5c:	mcr2	0, 6, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
   1ab60:			; <UNDEFINED> instruction: 0x4620e6f9
   1ab64:			; <UNDEFINED> instruction: 0x8014f8dd
   1ab68:			; <UNDEFINED> instruction: 0xf8dd46d9
   1ab6c:			; <UNDEFINED> instruction: 0xf7ecb010
   1ab70:			; <UNDEFINED> instruction: 0x4601e830
   1ab74:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
   1ab78:	mrc2	0, 7, pc, cr0, cr2, {0}
   1ab7c:	ldmdami	fp!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   1ab80:	vmvn.i32	d18, #720896	; 0x000b0000
   1ab84:	ldmib	sp, {sl, ip, sp}^
   1ab88:	ldrbtmi	fp, [r8], #-2052	; 0xfffff7fc
   1ab8c:			; <UNDEFINED> instruction: 0xf01246a1
   1ab90:	strb	pc, [r0, -r5, ror #29]!	; <UNPREDICTABLE>
   1ab94:			; <UNDEFINED> instruction: 0xf8dd465c
   1ab98:			; <UNDEFINED> instruction: 0x46208014
   1ab9c:			; <UNDEFINED> instruction: 0xb010f8dd
   1aba0:	ldmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aba4:	strmi	r4, [r1], -r1, lsr #13
   1aba8:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   1abac:	mrc2	0, 6, pc, cr6, cr2, {0}
   1abb0:	ldmdami	r0!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}^
   1abb4:	vaddhn.i16	d18, q0, <illegal reg q4.5>
   1abb8:	ldmib	sp, {sl, ip, sp}^
   1abbc:	ldrbtmi	fp, [r8], #-2052	; 0xfffff7fc
   1abc0:			; <UNDEFINED> instruction: 0xf01246a1
   1abc4:	strb	pc, [r6, -fp, asr #29]	; <UNPREDICTABLE>
   1abc8:	stmda	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1abcc:	stmdami	sl!, {r0, r9, sl, lr}^
   1abd0:			; <UNDEFINED> instruction: 0xf0124478
   1abd4:	strt	pc, [fp], #3779	; 0xec3
   1abd8:	ldmdavs	sl!, {r0, r1, r9, sl, lr}^
   1abdc:			; <UNDEFINED> instruction: 0x21254604
   1abe0:	ldmib	sp, {r4, r5, r6, r7, fp, sp, lr}^
   1abe4:			; <UNDEFINED> instruction: 0xf01db804
   1abe8:			; <UNDEFINED> instruction: 0x4620fcfd
   1abec:	svc	0x00f0f7eb
   1abf0:	stmdami	r2!, {r0, r9, sl, lr}^
   1abf4:			; <UNDEFINED> instruction: 0xf0124478
   1abf8:	stmdals	sl, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1abfc:	b	458bb0 <ftello64@plt+0x451c64>
   1ac00:			; <UNDEFINED> instruction: 0x4620e496
   1ac04:	stmdalt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1ac08:	svc	0x00e2f7eb
   1ac0c:	ldmdami	ip, {r0, r9, sl, lr}^
   1ac10:			; <UNDEFINED> instruction: 0xf0124478
   1ac14:	str	pc, [fp], #3747	; 0xea3
   1ac18:	stmdacs	r0, {r1, r4, fp, ip, pc}
   1ac1c:	stmdals	r6, {r1, r2, r4, r5, r8, ip, lr, pc}
   1ac20:	stc2	0, cr15, [r0, #132]!	; 0x84
   1ac24:	bllt	122c43c <ftello64@plt+0x12254f0>
   1ac28:	strdcs	r6, [r6, -r0]!
   1ac2c:	stc2l	0, cr15, [r6], #-116	; 0xffffff8c
   1ac30:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   1ac34:	mcr2	0, 3, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
   1ac38:	ldmdami	r3, {r1, r3, r4, r5, r6, sl, sp, lr, pc}^
   1ac3c:	stmdavs	r9!, {r2, r4, r6, sl, sp}
   1ac40:	strcc	pc, [r0], #-704	; 0xfffffd40
   1ac44:	strls	r4, [r2], #-1144	; 0xfffffb88
   1ac48:	mcr2	0, 4, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
   1ac4c:			; <UNDEFINED> instruction: 0xf7ebe59e
   1ac50:	strmi	lr, [r1], -r0, asr #31
   1ac54:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   1ac58:	mcr2	0, 4, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
   1ac5c:	ldr	r9, [r5, #3074]	; 0xc02
   1ac60:	svc	0x00b6f7eb
   1ac64:	stmdami	sl, {r0, r9, sl, lr}^
   1ac68:			; <UNDEFINED> instruction: 0xf0124478
   1ac6c:	stmiavs	r8!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1ac70:			; <UNDEFINED> instruction: 0xf7ec9c02
   1ac74:			; <UNDEFINED> instruction: 0xf8c5e874
   1ac78:	str	r9, [r7, #8]
   1ac7c:	svc	0x00a8f7eb
   1ac80:	stmdami	r4, {r0, r9, sl, lr}^
   1ac84:			; <UNDEFINED> instruction: 0xf0124478
   1ac88:	ldrb	pc, [r1], #-3689	; 0xfffff197	; <UNPREDICTABLE>
   1ac8c:	bl	ffe58c40 <ftello64@plt+0xffe51cf4>
   1ac90:	stmdami	r1, {r0, r9, sl, lr}^
   1ac94:			; <UNDEFINED> instruction: 0xf0124478
   1ac98:	ldmdals	r2, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1ac9c:	b	ff9d8c50 <ftello64@plt+0xff9d1d04>
   1aca0:			; <UNDEFINED> instruction: 0xf43f2800
   1aca4:	vqdmulh.s<illegal width 8>	d26, d0, d0[1]
   1aca8:	strb	r3, [r0], #-0
   1acac:	stc	7, cr15, [r6, #-940]!	; 0xfffffc54
   1acb0:	addlt	fp, r0, #56, 2
   1acb4:	movtvc	pc, #64	; 0x40	; <UNPREDICTABLE>
   1acb8:	ldrmi	r9, [ip], -r2, lsl #6
   1acbc:			; <UNDEFINED> instruction: 0xf7ebe566
   1acc0:	ldrtcs	lr, [r0], #-2568	; 0xfffff5f8
   1acc4:			; <UNDEFINED> instruction: 0xf7ebe5ff
   1acc8:	tstlt	r8, sl, lsl sp
   1accc:	andcc	pc, r0, r0, asr #5
   1acd0:	strt	r4, [r7], r3, lsl #13
   1acd4:	strb	r9, [fp, #-3074]	; 0xfffff3fe
   1acd8:	stmdalt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1acdc:	ldrt	r4, [sl], r1, lsr #13
   1ace0:	stc	7, cr15, [ip, #-940]	; 0xfffffc54
   1ace4:			; <UNDEFINED> instruction: 0xf43f2800
   1ace8:	ldrb	sl, [ip, r2, lsr #24]
   1acec:	andeq	r4, r4, r0, lsl #9
   1acf0:	andeq	r0, r0, r4, ror #12
   1acf4:	andeq	r4, r4, r4, asr r4
   1acf8:			; <UNDEFINED> instruction: 0x00025fb6
   1acfc:	andeq	r4, r4, r6, asr #7
   1ad00:			; <UNDEFINED> instruction: 0xfffffdd1
   1ad04:	strdeq	ip, [r2], -r6
   1ad08:	ldrdeq	ip, [r2], -lr
   1ad0c:	andeq	ip, r2, r2, asr #1
   1ad10:			; <UNDEFINED> instruction: 0x0002b9b4
   1ad14:	andeq	fp, r2, sl, asr r9
   1ad18:	andeq	r6, r2, r0, lsr r0
   1ad1c:	andeq	r0, r0, ip, asr #13
   1ad20:	andeq	ip, r2, r2, lsl #8
   1ad24:	andeq	ip, r2, r0, ror #7
   1ad28:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   1ad2c:	andeq	ip, r2, sl, lsl #11
   1ad30:	andeq	r7, r2, sl, ror pc
   1ad34:	strdeq	fp, [r2], -ip
   1ad38:	andeq	fp, r2, r2, lsl #29
   1ad3c:	muleq	r2, r0, lr
   1ad40:	andeq	fp, r2, r0, lsl #29
   1ad44:	andeq	r4, r2, r6, asr #16
   1ad48:	andeq	ip, r2, r0, asr #4
   1ad4c:	andeq	ip, r2, ip, lsr r2
   1ad50:	andeq	fp, r2, r0, asr sl
   1ad54:	ldrdeq	ip, [r2], -r4
   1ad58:	andeq	ip, r2, r6, lsl #5
   1ad5c:	andeq	ip, r2, r4, lsr #5
   1ad60:	andeq	ip, r2, lr, lsl r2
   1ad64:	andeq	fp, r2, sl, ror lr
   1ad68:	andeq	r8, r2, r6, lsl #11
   1ad6c:	andeq	r8, r2, sl, asr #10
   1ad70:	andeq	ip, r2, r2, asr #1
   1ad74:	andeq	ip, r2, r6, rrx
   1ad78:	andeq	fp, r2, ip, ror #31
   1ad7c:	andeq	ip, r2, r4, asr #1
   1ad80:	andeq	ip, r2, ip, asr #1
   1ad84:	andeq	ip, r2, sl, ror #1
   1ad88:			; <UNDEFINED> instruction: 0x0002beb0
   1ad8c:			; <UNDEFINED> instruction: 0x0002bebe
   1ad90:	andeq	fp, r2, r0, lsl pc
   1ad94:	andeq	fp, r2, ip, lsr r4
   1ad98:	andeq	ip, r2, ip, rrx
   1ad9c:	mvnsmi	lr, #737280	; 0xb4000
   1ada0:	ldrmi	fp, [r8], r5, lsl #1
   1ada4:	bcs	419e0 <ftello64@plt+0x3aa94>
   1ada8:	stmvs	r5, {r5, r6, ip, lr, pc}
   1adac:	bl	fecec5d0 <ftello64@plt+0xfece5684>
   1adb0:	cmple	fp, #276	; 0x114
   1adb4:	blne	16f5fcc <ftello64@plt+0x16ef080>
   1adb8:	teqlt	r4, #143654912	; 0x8900000
   1adbc:	ble	142b874 <ftello64@plt+0x1424928>
   1adc0:	ldrteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   1adc4:	strmi	r3, [r6], #-2305	; 0xfffff6ff
   1adc8:	stceq	0, cr15, [r0], {79}	; 0x4f
   1adcc:			; <UNDEFINED> instruction: 0xf10c3401
   1add0:	adcmi	r0, r5, #16384	; 0x4000
   1add4:	svc	0x0001f811
   1add8:	svclt	0x00d446cc
   1addc:	andcs	r2, r1, r0
   1ade0:			; <UNDEFINED> instruction: 0xf806454a
   1ade4:	svclt	0x0098eb01
   1ade8:	stmdacs	r0, {sp}
   1adec:	addsmi	sp, sp, #-2147483589	; 0x8000003b
   1adf0:	adcmi	sp, r5, #60, 16	; 0x3c0000
   1adf4:	blls	3d2348 <ftello64@plt+0x3cb3fc>
   1adf8:			; <UNDEFINED> instruction: 0x601864bc
   1adfc:			; <UNDEFINED> instruction: 0xf8c82600
   1ae00:	ldrtmi	r9, [r0], -r0
   1ae04:	pop	{r0, r2, ip, sp, pc}
   1ae08:	addsmi	r8, sl, #240, 6	; 0xc0000003
   1ae0c:	svclt	0x00284629
   1ae10:			; <UNDEFINED> instruction: 0x4610461a
   1ae14:			; <UNDEFINED> instruction: 0xf0234616
   1ae18:	stmdbcs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   1ae1c:	ldrtmi	sp, [r4], #-307	; 0xfffffecd
   1ae20:	andmi	pc, r0, r8, asr #17
   1ae24:	adcsmi	fp, r5, #939524097	; 0x38000001
   1ae28:	bvs	1f50fcc <ftello64@plt+0x1f4a080>
   1ae2c:	stmdaeq	r8!, {r0, r1, r2, r8, ip, sp, lr, pc}
   1ae30:			; <UNDEFINED> instruction: 0x464b68f8
   1ae34:			; <UNDEFINED> instruction: 0x96004632
   1ae38:	suble	r2, r2, r0, lsl #24
   1ae3c:	strtmi	r9, [r9], #-2316	; 0xfffff6f4
   1ae40:	cdp	7, 3, cr15, cr6, cr11, {7}
   1ae44:	strbmi	r4, [r1], -sl, lsr #12
   1ae48:			; <UNDEFINED> instruction: 0xf7eb980c
   1ae4c:	blls	3550d4 <ftello64@plt+0x34e188>
   1ae50:	strbmi	r4, [r0], -sl, lsr #12
   1ae54:			; <UNDEFINED> instruction: 0xf7eb1999
   1ae58:	blls	3d50c8 <ftello64@plt+0x3ce17c>
   1ae5c:			; <UNDEFINED> instruction: 0x2600601e
   1ae60:	addsmi	lr, sp, #7
   1ae64:			; <UNDEFINED> instruction: 0xf04fbf98
   1ae68:	ldmdble	r8, {r8, fp}
   1ae6c:	vmvn.i32	d18, #184549376	; 0x0b000000
   1ae70:	ldrtmi	r3, [r0], -r0, lsl #12
   1ae74:	pop	{r0, r2, ip, sp, pc}
   1ae78:	blls	3bbe40 <ftello64@plt+0x3b4ef4>
   1ae7c:	andsvs	r4, lr, r0, lsr r6
   1ae80:	pop	{r0, r2, ip, sp, pc}
   1ae84:	blx	17be4e <ftello64@plt+0x174f02>
   1ae88:	strmi	pc, [sl], -r0, lsl #12
   1ae8c:			; <UNDEFINED> instruction: 0xf10764b9
   1ae90:	bl	25af78 <ftello64@plt+0x25402c>
   1ae94:			; <UNDEFINED> instruction: 0xf7eb0106
   1ae98:	ldcvs	8, cr14, [ip], #488	; 0x1e8
   1ae9c:	bvs	1f14da0 <ftello64@plt+0x1f0de54>
   1aea0:			; <UNDEFINED> instruction: 0xf1072200
   1aea4:	ldrtvs	r0, [sl], #296	; 0x128
   1aea8:	bls	3c967c <ftello64@plt+0x3c2730>
   1aeac:	strls	r6, [r0, #-19]	; 0xffffffed
   1aeb0:	teqeq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   1aeb4:			; <UNDEFINED> instruction: 0x462a68f8
   1aeb8:	ldcl	7, cr15, [sl, #940]!	; 0x3ac
   1aebc:	rsbsvs	r2, fp, #67108864	; 0x4000000
   1aec0:	stmdbls	ip, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1aec4:	stmdbeq	r5, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   1aec8:	ldcl	7, cr15, [r2, #940]!	; 0x3ac
   1aecc:	strtmi	r9, [sl], -ip, lsl #22
   1aed0:	bl	ec7d8 <ftello64@plt+0xe588c>
   1aed4:	strtmi	r0, [r6], -r9, lsl #2
   1aed8:	ldmda	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aedc:			; <UNDEFINED> instruction: 0xf8c39b0e
   1aee0:	movwcs	r9, #4096	; 0x1000
   1aee4:			; <UNDEFINED> instruction: 0xe7c4627b
   1aee8:	strtmi	r9, [sl], -ip, lsl #16
   1aeec:			; <UNDEFINED> instruction: 0xf7eb9103
   1aef0:	blls	3d5030 <ftello64@plt+0x3ce0e4>
   1aef4:	andsvs	r9, sp, r3, lsl #18
   1aef8:	blmi	154e64 <ftello64@plt+0x14df18>
   1aefc:	stmdbmi	r4, {r1, r3, r4, r6, r7, r9, sp}
   1af00:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   1af04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1af08:	stmda	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af0c:	andeq	ip, r2, sl, lsr r1
   1af10:	andeq	fp, r2, r8, asr lr
   1af14:	andeq	fp, r2, sl, ror #28
   1af18:	svcmi	0x00f0e92d
   1af1c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   1af20:	movwcs	r8, #2826	; 0xb0a
   1af24:	bvc	1592a8 <ftello64@plt+0x15235c>
   1af28:	ldrmi	r4, [r6], -ip, lsl #12
   1af2c:	ldrbtmi	r4, [pc], #-1561	; 1af34 <ftello64@plt+0x13fe8>
   1af30:	adcslt	r2, fp, ip, asr #4
   1af34:			; <UNDEFINED> instruction: 0x4628ad14
   1af38:	bpl	fe456764 <ftello64@plt+0xfe44f818>
   1af3c:	ldmibpl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1af40:	stmdavs	sp!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}
   1af44:			; <UNDEFINED> instruction: 0xf04f9539
   1af48:			; <UNDEFINED> instruction: 0xf8df0500
   1af4c:	stmib	sp, {r3, r5, r6, r7, r8, fp, ip, lr}^
   1af50:	movwls	r3, #49928	; 0xc308
   1af54:	ldc	7, cr15, [r4], {235}	; 0xeb
   1af58:	ldrdeq	pc, [ip], -sl
   1af5c:			; <UNDEFINED> instruction: 0xf01d2103
   1af60:	ldrbtmi	pc, [sp], #-2747	; 0xfffff545	; <UNPREDICTABLE>
   1af64:			; <UNDEFINED> instruction: 0xf7ef9507
   1af68:	strmi	pc, [r3], r9, ror #27
   1af6c:			; <UNDEFINED> instruction: 0xf0002800
   1af70:			; <UNDEFINED> instruction: 0xf8df82fa
   1af74:	strtmi	r1, [r0], -r4, asr #19
   1af78:			; <UNDEFINED> instruction: 0xf7eb4479
   1af7c:	strdls	lr, [r2], -lr	; <UNPREDICTABLE>
   1af80:			; <UNDEFINED> instruction: 0xf0002800
   1af84:	ldmib	sl, {r0, r1, r3, r7, r8, r9, pc}^
   1af88:	stmdbcc	r0, {r0, r1, r3, r8, r9, ip}
   1af8c:	tstcs	r1, r8, lsl pc
   1af90:			; <UNDEFINED> instruction: 0xf041b10b
   1af94:			; <UNDEFINED> instruction: 0xf8da0102
   1af98:	blcs	27040 <ftello64@plt+0x200f4>
   1af9c:	bls	cf548 <ftello64@plt+0xc85fc>
   1afa0:	stmdage	r8, {r1, r3, r8, r9, fp, sp, pc}
   1afa4:	blx	feb57030 <ftello64@plt+0xfeb500e4>
   1afa8:	strmi	r4, [r5], -r4, lsl #12
   1afac:			; <UNDEFINED> instruction: 0xf0402800
   1afb0:	ldmib	sl, {r2, r3, r4, r8, r9, pc}^
   1afb4:	stmdbcc	r0, {r0, r2, r3, r8, ip, sp}
   1afb8:	tstcs	r1, r8, lsl pc
   1afbc:			; <UNDEFINED> instruction: 0xf041b10b
   1afc0:			; <UNDEFINED> instruction: 0xf8da0102
   1afc4:	stmdage	fp, {r2, r3, r4, r5, sp}
   1afc8:	andls	r4, r0, r3, lsr r6
   1afcc:			; <UNDEFINED> instruction: 0xf021a809
   1afd0:			; <UNDEFINED> instruction: 0x4604fb37
   1afd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1afd8:	stmdage	ip, {r1, r2, r3, r6, r8, ip, lr, pc}
   1afdc:	stcl	7, cr15, [sl, #-940]	; 0xfffffc54
   1afe0:	strmi	r4, [r5], -r4, lsl #12
   1afe4:	cmple	pc, r0, lsl #16
   1afe8:	andne	lr, sl, #3620864	; 0x374000
   1afec:			; <UNDEFINED> instruction: 0xf7eb980c
   1aff0:			; <UNDEFINED> instruction: 0x4604ea54
   1aff4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1aff8:			; <UNDEFINED> instruction: 0x83a3f040
   1affc:	ldrdeq	pc, [ip], -sl
   1b000:			; <UNDEFINED> instruction: 0xf01d2101
   1b004:			; <UNDEFINED> instruction: 0xf8dffa7b
   1b008:	ldrbtmi	r3, [fp], #-2356	; 0xfffff6cc
   1b00c:	bcc	45683c <ftello64@plt+0x44f8f0>
   1b010:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b014:	mcr	4, 0, r4, cr10, cr11, {3}
   1b018:	blge	369a60 <ftello64@plt+0x362b14>
   1b01c:	bcc	456848 <ftello64@plt+0x44f8fc>
   1b020:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b024:	mcr	4, 0, r4, cr11, cr11, {3}
   1b028:			; <UNDEFINED> instruction: 0xf8df3a10
   1b02c:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
   1b030:	bcc	fe456864 <ftello64@plt+0xfe44f918>
   1b034:	blcs	1d3044 <ftello64@plt+0x1cc0f8>
   1b038:	bichi	pc, r0, #0
   1b03c:	bne	4568a8 <ftello64@plt+0x44f95c>
   1b040:			; <UNDEFINED> instruction: 0xf7eb980c
   1b044:	strmi	lr, [r2], -r8, asr #28
   1b048:	stmdacs	r0, {r2, r9, sl, lr}
   1b04c:			; <UNDEFINED> instruction: 0x83adf040
   1b050:	svcne	0x00199b0d
   1b054:	tsteq	r4, r1, lsr r0	; <UNPREDICTABLE>
   1b058:	blcs	18f1ac <ftello64@plt+0x188260>
   1b05c:	strmi	sp, [r1], -fp, ror #3
   1b060:			; <UNDEFINED> instruction: 0xf7ea980b
   1b064:	blls	7967d4 <ftello64@plt+0x78f888>
   1b068:			; <UNDEFINED> instruction: 0xf0402b00
   1b06c:	blls	37bd38 <ftello64@plt+0x374dec>
   1b070:			; <UNDEFINED> instruction: 0xf041e7e1
   1b074:	ldr	r0, [r2, r4, lsl #2]
   1b078:	stc	7, cr15, [sl, #940]!	; 0x3ac
   1b07c:			; <UNDEFINED> instruction: 0xf8df4601
   1b080:	ldrbtmi	r0, [r8], #-2252	; 0xfffff734
   1b084:	stc2l	0, cr15, [sl], #-72	; 0xffffffb8
   1b088:	ldrdeq	pc, [ip], -sl
   1b08c:	tstcs	sl, r2, lsr #12
   1b090:	blx	125710c <ftello64@plt+0x12501c0>
   1b094:	tstcs	r7, r0, lsl #4
   1b098:			; <UNDEFINED> instruction: 0xf7f24650
   1b09c:	strtmi	pc, [r0], -r3, lsr #16
   1b0a0:	ldc	7, cr15, [r6, #940]	; 0x3ac
   1b0a4:	strtmi	r9, [r0], -r3
   1b0a8:	b	fecd905c <ftello64@plt+0xfecd2110>
   1b0ac:	strmi	r9, [r2], -r3, lsl #18
   1b0b0:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b0b4:			; <UNDEFINED> instruction: 0xf0124478
   1b0b8:	stmdals	ip, {r0, r4, r6, sl, fp, ip, sp, lr, pc}
   1b0bc:	ldcl	7, cr15, [r8, #940]!	; 0x3ac
   1b0c0:			; <UNDEFINED> instruction: 0xf0219808
   1b0c4:	stmdals	r9, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1b0c8:	blx	ff2d7156 <ftello64@plt+0xff2d020a>
   1b0cc:			; <UNDEFINED> instruction: 0xf7ef4658
   1b0d0:	stmdals	r2, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1b0d4:	stmdb	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0d8:	tstlt	r8, r7, lsl r8
   1b0dc:	cdp	7, 3, cr15, cr14, cr11, {7}
   1b0e0:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0e4:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b0e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b0ec:	blls	e7515c <ftello64@plt+0xe6e210>
   1b0f0:			; <UNDEFINED> instruction: 0xf040405a
   1b0f4:			; <UNDEFINED> instruction: 0x46288419
   1b0f8:	ldc	0, cr11, [sp], #236	; 0xec
   1b0fc:	pop	{r1, r3, r8, r9, fp, pc}
   1b100:			; <UNDEFINED> instruction: 0xf8da8ff0
   1b104:	tstcs	r7, ip
   1b108:			; <UNDEFINED> instruction: 0xf9f8f01d
   1b10c:	stmdals	ip, {r1, r8, sp}
   1b110:	stc	7, cr15, [r2, #940]!	; 0x3ac
   1b114:			; <UNDEFINED> instruction: 0xf7eb4606
   1b118:			; <UNDEFINED> instruction: 0x4605eb5c
   1b11c:			; <UNDEFINED> instruction: 0xf7eb4630
   1b120:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
   1b124:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   1b128:			; <UNDEFINED> instruction: 0xf0004607
   1b12c:			; <UNDEFINED> instruction: 0xf8df837a
   1b130:	strtmi	r0, [r1], -r8, lsr #16
   1b134:	ldrtmi	r9, [fp], -r7, lsl #24
   1b138:	stmdapl	r0!, {r1, r3, r5, r9, sl, lr}
   1b13c:			; <UNDEFINED> instruction: 0xf8d09003
   1b140:			; <UNDEFINED> instruction: 0xf02100cc
   1b144:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   1b148:	cmphi	r2, #0	; <UNPREDICTABLE>
   1b14c:			; <UNDEFINED> instruction: 0x4629463a
   1b150:			; <UNDEFINED> instruction: 0xf0212006
   1b154:	strtmi	pc, [sl], -r3, asr #26
   1b158:	strmi	r2, [r3], -ip, lsl #2
   1b15c:	ldrdeq	pc, [ip], -sl
   1b160:			; <UNDEFINED> instruction: 0xf01d9305
   1b164:			; <UNDEFINED> instruction: 0x4628f9f9
   1b168:	ldrpl	lr, [r4, -sp, asr #19]
   1b16c:	b	fe859120 <ftello64@plt+0xfe8521d4>
   1b170:	andsls	r2, r6, r0, lsl r8
   1b174:	orrshi	pc, r1, #0, 4
   1b178:	stmdals	ip, {r3, r4, r8, r9, fp, sp, pc}
   1b17c:			; <UNDEFINED> instruction: 0x46192210
   1b180:	bcc	fe4569b8 <ftello64@plt+0xfe44fa6c>
   1b184:			; <UNDEFINED> instruction: 0xf7ebab1c
   1b188:	strmi	lr, [r4], -r8, lsl #23
   1b18c:			; <UNDEFINED> instruction: 0xf0402800
   1b190:	blge	3fbf80 <ftello64@plt+0x3f5034>
   1b194:	strmi	sl, [r1], -lr, lsl #20
   1b198:	cdp	8, 0, cr9, cr8, cr12, {0}
   1b19c:			; <UNDEFINED> instruction: 0xf88d3a90
   1b1a0:	mcr	0, 0, r4, cr8, cr12, {4}
   1b1a4:			; <UNDEFINED> instruction: 0xf7ea2a10
   1b1a8:	strmi	lr, [r5], -r4, lsl #30
   1b1ac:	ldrdeq	pc, [ip], -sl
   1b1b0:	tstcs	r7, r2, lsr #12
   1b1b4:			; <UNDEFINED> instruction: 0xf9d0f01d
   1b1b8:			; <UNDEFINED> instruction: 0xf0402d00
   1b1bc:	bls	3bb75c <ftello64@plt+0x3b4810>
   1b1c0:	bcs	40608 <ftello64@plt+0x396bc>
   1b1c4:	msrhi	SPSR_fsxc, r0
   1b1c8:	beq	456a38 <ftello64@plt+0x44faec>
   1b1cc:			; <UNDEFINED> instruction: 0xf0124621
   1b1d0:			; <UNDEFINED> instruction: 0x4621fc5d
   1b1d4:	beq	fe456a44 <ftello64@plt+0xfe44faf8>
   1b1d8:	mrrc2	0, 1, pc, r8, cr2	; <UNPREDICTABLE>
   1b1dc:			; <UNDEFINED> instruction: 0xf7f6980f
   1b1e0:	vnmls.f32	s30, s22, s15
   1b1e4:			; <UNDEFINED> instruction: 0xf0120a10
   1b1e8:			; <UNDEFINED> instruction: 0xf8dafcb5
   1b1ec:	cmnlt	fp, ip
   1b1f0:	ldrdne	lr, [lr], -sp
   1b1f4:	blx	ff9d91d6 <ftello64@plt+0xff9d228a>
   1b1f8:			; <UNDEFINED> instruction: 0x46052118
   1b1fc:			; <UNDEFINED> instruction: 0xf8da4602
   1b200:			; <UNDEFINED> instruction: 0xf01d000c
   1b204:	strtmi	pc, [r8], -r3, asr #19
   1b208:	svc	0x000af7ea
   1b20c:			; <UNDEFINED> instruction: 0xf7ef4658
   1b210:	ldmib	sp, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   1b214:	ldrbmi	r2, [r9], -lr, lsl #6
   1b218:			; <UNDEFINED> instruction: 0xf7f04650
   1b21c:	stmdacs	r0, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
   1b220:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   1b224:			; <UNDEFINED> instruction: 0x4658ab10
   1b228:	ldrmi	r9, [r9], -r4, lsl #6
   1b22c:	stc2	7, cr15, [lr, #956]!	; 0x3bc
   1b230:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1b234:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   1b238:	ldmdals	r0, {r0, r1, r4, r8, fp, sp, pc}
   1b23c:			; <UNDEFINED> instruction: 0xf9caf7f5
   1b240:	cdp	15, 1, cr10, cr11, cr7, {1}
   1b244:			; <UNDEFINED> instruction: 0x21112a90
   1b248:	vmov.32	d12[0], r9
   1b24c:			; <UNDEFINED> instruction: 0x46067a10
   1b250:			; <UNDEFINED> instruction: 0x96004638
   1b254:			; <UNDEFINED> instruction: 0xf7eb9612
   1b258:			; <UNDEFINED> instruction: 0xf8dfebf6
   1b25c:	ldrtmi	r3, [sl], -r0, lsl #14
   1b260:	ldrbmi	r2, [r0], -pc, lsl #2
   1b264:	strls	r4, [r1, #-1147]	; 0xfffffb85
   1b268:			; <UNDEFINED> instruction: 0xf7f19300
   1b26c:			; <UNDEFINED> instruction: 0xf8dafe23
   1b270:	bls	41b2a8 <ftello64@plt+0x41435c>
   1b274:	tstcs	r3, fp, lsr #12
   1b278:			; <UNDEFINED> instruction: 0xf9b4f01d
   1b27c:			; <UNDEFINED> instruction: 0xf7f59810
   1b280:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   1b284:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   1b288:	ldcge	8, cr9, [r1, #-64]	; 0xffffffc0
   1b28c:			; <UNDEFINED> instruction: 0xf7f59506
   1b290:			; <UNDEFINED> instruction: 0xf04ffa45
   1b294:	strmi	r0, [r7], -r0, lsl #18
   1b298:			; <UNDEFINED> instruction: 0xf7f69810
   1b29c:	qsub8mi	pc, r9, sp	; <UNPREDICTABLE>
   1b2a0:	ldmdals	r0, {r7, r9, sl, lr}
   1b2a4:	blx	1a59280 <ftello64@plt+0x1a52334>
   1b2a8:			; <UNDEFINED> instruction: 0xf8d39b03
   1b2ac:	blls	45f5e4 <ftello64@plt+0x458698>
   1b2b0:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b2b4:	strmi	r4, [r2], -fp, asr #12
   1b2b8:	strmi	r4, [r8], -r6, lsl #12
   1b2bc:			; <UNDEFINED> instruction: 0xf0212101
   1b2c0:			; <UNDEFINED> instruction: 0x4605fb97
   1b2c4:			; <UNDEFINED> instruction: 0xf0002800
   1b2c8:	blls	17b9f8 <ftello64@plt+0x174aac>
   1b2cc:			; <UNDEFINED> instruction: 0xf0402b00
   1b2d0:	stmdals	lr, {r2, r4, r7, r8, pc}
   1b2d4:	cdp	7, 10, cr15, cr4, cr10, {7}
   1b2d8:			; <UNDEFINED> instruction: 0xf7ea980f
   1b2dc:	ldmdals	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
   1b2e0:	stcl	7, cr15, [r6], #936	; 0x3a8
   1b2e4:			; <UNDEFINED> instruction: 0xf0002f00
   1b2e8:	stmdals	ip, {r0, r2, r4, r5, r7, pc}
   1b2ec:			; <UNDEFINED> instruction: 0xf7eb4621
   1b2f0:	pkhbtmi	lr, r1, r0, lsl #18
   1b2f4:			; <UNDEFINED> instruction: 0xf0002800
   1b2f8:	blls	1bb668 <ftello64@plt+0x1b471c>
   1b2fc:	bls	12cbe8 <ftello64@plt+0x125c9c>
   1b300:	ldrls	r2, [r0, #-1280]	; 0xfffffb00
   1b304:	strmi	r9, [r3], -r1, lsl #6
   1b308:	ldrbmi	r9, [r0], -r0, lsl #4
   1b30c:			; <UNDEFINED> instruction: 0xf7f24642
   1b310:			; <UNDEFINED> instruction: 0x4606fe71
   1b314:			; <UNDEFINED> instruction: 0xf0402800
   1b318:	blls	fb914 <ftello64@plt+0xf49c8>
   1b31c:	ldmdavs	sp, {r0, r4, r9, fp, ip, pc}
   1b320:	streq	pc, [r4, #-21]	; 0xffffffeb
   1b324:	sbcshi	pc, r3, r0, asr #32
   1b328:	movweq	pc, #32802	; 0x8022	; <UNPREDICTABLE>
   1b32c:	svclt	0x00182a20
   1b330:			; <UNDEFINED> instruction: 0xf0402b10
   1b334:	ldmib	sp, {r0, r1, r3, r4, r6, r7, pc}^
   1b338:	ldmdage	r7, {r2, r4, r9, ip}
   1b33c:			; <UNDEFINED> instruction: 0xf7eb2300
   1b340:			; <UNDEFINED> instruction: 0x4606e8b2
   1b344:			; <UNDEFINED> instruction: 0xf0402800
   1b348:	ldmib	sp, {r0, r2, r5, r8, pc}^
   1b34c:	ldmdals	r7, {r4, r9, ip}
   1b350:	strtmi	r1, [r9], #-2898	; 0xfffff4ae
   1b354:	ldcl	7, cr15, [r6, #936]	; 0x3a8
   1b358:	strmi	fp, [r6], -r5, lsl #5
   1b35c:			; <UNDEFINED> instruction: 0xf0002d2b
   1b360:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, pc}
   1b364:	andhi	pc, pc, #64	; 0x40
   1b368:	bne	fe456be0 <ftello64@plt+0xfe44fc94>
   1b36c:	ldmdals	r7, {r2, r3, r4, r9, fp, ip, pc}
   1b370:	b	1d59324 <ftello64@plt+0x1d523d8>
   1b374:			; <UNDEFINED> instruction: 0xf7ea9810
   1b378:			; <UNDEFINED> instruction: 0x4648ee54
   1b37c:	cdp	7, 5, cr15, cr0, cr10, {7}
   1b380:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1b384:	bcs	fe456bf0 <ftello64@plt+0xfe44fca4>
   1b388:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
   1b38c:	mcrr	7, 14, pc, r4, cr10	; <UNPREDICTABLE>
   1b390:	blcs	41fac <ftello64@plt+0x3b060>
   1b394:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   1b398:	tstcs	r9, r0, lsl #4
   1b39c:	ldrdeq	pc, [ip], -sl
   1b3a0:			; <UNDEFINED> instruction: 0xf01d3401
   1b3a4:			; <UNDEFINED> instruction: 0x4638f8bf
   1b3a8:	cdp	7, 3, cr15, cr10, cr10, {7}
   1b3ac:			; <UNDEFINED> instruction: 0xf7ea4640
   1b3b0:			; <UNDEFINED> instruction: 0xf8daee38
   1b3b4:	blcs	273ec <ftello64@plt+0x204a0>
   1b3b8:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
   1b3bc:	strpl	pc, [r4, #2271]!	; 0x8df
   1b3c0:			; <UNDEFINED> instruction: 0xf8dd9f04
   1b3c4:	ldrbtmi	r8, [sp], #-24	; 0xffffffe8
   1b3c8:	andcs	lr, r0, r8
   1b3cc:	stc	7, cr15, [r0], {235}	; 0xeb
   1b3d0:	strmi	r4, [r2], -r1, lsr #12
   1b3d4:			; <UNDEFINED> instruction: 0xf0124628
   1b3d8:	strcc	pc, [r1], #-2753	; 0xfffff53f
   1b3dc:	stmdals	ip, {r0, r1, r6, r9, sl, lr}
   1b3e0:			; <UNDEFINED> instruction: 0x4621463a
   1b3e4:	stcl	7, cr15, [r4, #936]!	; 0x3a8
   1b3e8:	strmi	r1, [r6], -r3, asr #24
   1b3ec:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   1b3f0:	ldrdeq	pc, [ip], -sl
   1b3f4:	tstcs	r7, r2, lsr #12
   1b3f8:			; <UNDEFINED> instruction: 0xf8aef01d
   1b3fc:	mvnle	r2, r0, lsl #28
   1b400:			; <UNDEFINED> instruction: 0x1010e9dd
   1b404:	blx	ff7d93e4 <ftello64@plt+0xff7d2498>
   1b408:			; <UNDEFINED> instruction: 0x46022118
   1b40c:			; <UNDEFINED> instruction: 0xf8da4606
   1b410:			; <UNDEFINED> instruction: 0xf01d000c
   1b414:			; <UNDEFINED> instruction: 0x4630f8bb
   1b418:	cdp	7, 0, cr15, cr2, cr10, {7}
   1b41c:			; <UNDEFINED> instruction: 0xf7ea9810
   1b420:	ldmdals	r1, {r9, sl, fp, sp, lr, pc}
   1b424:	ldcl	7, cr15, [ip, #936]!	; 0x3a8
   1b428:			; <UNDEFINED> instruction: 0xf7ebe7d7
   1b42c:			; <UNDEFINED> instruction: 0x4601ebd2
   1b430:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   1b434:			; <UNDEFINED> instruction: 0xf0124478
   1b438:	movwcs	pc, #2705	; 0xa91	; <UNPREDICTABLE>
   1b43c:	ldrmi	r9, [pc], -lr, lsl #16
   1b440:			; <UNDEFINED> instruction: 0xf7ea9305
   1b444:	stmdals	pc, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1b448:	stcl	7, cr15, [sl, #936]!	; 0x3a8
   1b44c:			; <UNDEFINED> instruction: 0xf7ea9810
   1b450:			; <UNDEFINED> instruction: 0x46b8ec30
   1b454:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   1b458:	stcl	7, cr15, [r2, #936]!	; 0x3a8
   1b45c:			; <UNDEFINED> instruction: 0xf7ea4640
   1b460:	cdp	13, 1, cr14, cr8, cr0, {7}
   1b464:			; <UNDEFINED> instruction: 0x46212a10
   1b468:	bcc	fe456cd0 <ftello64@plt+0xfe44fd84>
   1b46c:	stmdals	ip, {r8, sl, sp}
   1b470:	addspl	pc, ip, sp, lsl #17
   1b474:	ldc	7, cr15, [ip, #936]	; 0x3a8
   1b478:	strmi	r1, [r5], -r2, asr #24
   1b47c:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {3}
   1b480:	vmov.i32	d18, #65536	; 0x00010000
   1b484:	strtmi	r3, [r5], -r0, lsl #8
   1b488:			; <UNDEFINED> instruction: 0x4628e5fe
   1b48c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b490:	bl	fe7d9444 <ftello64@plt+0xfe7d24f8>
   1b494:	strbmi	r4, [r7], -r1, lsr #12
   1b498:			; <UNDEFINED> instruction: 0xf8df4602
   1b49c:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
   1b4a0:	blx	17574f0 <ftello64@plt+0x17505a4>
   1b4a4:			; <UNDEFINED> instruction: 0xf8dfe7d6
   1b4a8:	ldrbtmi	r2, [sl], #-1224	; 0xfffffb38
   1b4ac:			; <UNDEFINED> instruction: 0xf8dfe68c
   1b4b0:	strtmi	r0, [r1], -r4, asr #9
   1b4b4:			; <UNDEFINED> instruction: 0xf0124478
   1b4b8:			; <UNDEFINED> instruction: 0xe7cbfa51
   1b4bc:	bl	fe259470 <ftello64@plt+0xfe252524>
   1b4c0:			; <UNDEFINED> instruction: 0xf8df4601
   1b4c4:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
   1b4c8:	blx	1257518 <ftello64@plt+0x12505cc>
   1b4cc:			; <UNDEFINED> instruction: 0xf8dfe7b5
   1b4d0:	ldmdbls	r0, {r2, r3, r5, r7, sl}
   1b4d4:			; <UNDEFINED> instruction: 0xf0124478
   1b4d8:	bls	49a2a4 <ftello64@plt+0x493358>
   1b4dc:	movweq	pc, #32802	; 0x8022	; <UNPREDICTABLE>
   1b4e0:	svclt	0x00182a20
   1b4e4:	svclt	0x00082b10
   1b4e8:	andsle	r4, sl, r5, lsr r6
   1b4ec:	ldmdals	r0, {r1, r2, r9, fp, sp}
   1b4f0:	adchi	pc, r2, r0, asr #4
   1b4f4:	blx	fed79510 <ftello64@plt+0xfed725c4>
   1b4f8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   1b4fc:	vstrpl.16	s3, [r1, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
   1b500:	svclt	0x00082902
   1b504:	andle	r3, r3, r1, lsl #10
   1b508:	adcmi	lr, sl, #150	; 0x96
   1b50c:	cmphi	r3, r0, asr #4	; <UNPREDICTABLE>
   1b510:	svcne	0x0001f813
   1b514:	strcc	r4, [r1, #-1582]	; 0xfffff9d2
   1b518:	mvnsle	r2, r0, lsl #18
   1b51c:	vhsub.s8	d20, d16, d26
   1b520:	blls	fb754 <ftello64@plt+0xf4808>
   1b524:	smmlaeq	r9, fp, r8, r6
   1b528:	svcge	0x0005f57f
   1b52c:	blne	14c1974 <ftello64@plt+0x14baa28>
   1b530:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b534:	ldrbtmi	r4, [r8], #-1065	; 0xfffffbd7
   1b538:	blx	105758a <ftello64@plt+0x105063e>
   1b53c:	mcrge	6, 1, lr, cr12, cr11, {7}
   1b540:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b544:	eorscs	r9, r2, #0
   1b548:			; <UNDEFINED> instruction: 0x4630447b
   1b54c:			; <UNDEFINED> instruction: 0xf7eb2101
   1b550:			; <UNDEFINED> instruction: 0xf8dfe95e
   1b554:			; <UNDEFINED> instruction: 0x46332434
   1b558:	ldrbtmi	r2, [sl], #-352	; 0xfffffea0
   1b55c:	strls	r4, [r0, #-1616]	; 0xfffff9b0
   1b560:	stc2	7, cr15, [r8], #964	; 0x3c4
   1b564:			; <UNDEFINED> instruction: 0xf8dfe690
   1b568:	andcs	r1, r5, #36, 8	; 0x24000000
   1b56c:	vabal.s8	q9, d0, d1
   1b570:	ldrbtmi	r3, [r9], #-1280	; 0xfffffb00
   1b574:	ldc	7, cr15, [r4, #936]	; 0x3a8
   1b578:			; <UNDEFINED> instruction: 0xf012462c
   1b57c:			; <UNDEFINED> instruction: 0xf8daf9ef
   1b580:	andcs	r0, r1, #12
   1b584:	vorr.i32	d18, #10	; 0x0000000a
   1b588:			; <UNDEFINED> instruction: 0xf01c3200
   1b58c:			; <UNDEFINED> instruction: 0xf8cdffcb
   1b590:	ldrb	fp, [pc, #-8]!	; 1b590 <ftello64@plt+0x14644>
   1b594:	bl	759548 <ftello64@plt+0x7525fc>
   1b598:			; <UNDEFINED> instruction: 0x4601b2b5
   1b59c:	ldrbtmi	r4, [r8], #-2300	; 0xfffff704
   1b5a0:			; <UNDEFINED> instruction: 0xf9dcf012
   1b5a4:			; <UNDEFINED> instruction: 0xf7ea9810
   1b5a8:			; <UNDEFINED> instruction: 0x4648ed3c
   1b5ac:	ldc	7, cr15, [r8, #-936]!	; 0xfffffc58
   1b5b0:			; <UNDEFINED> instruction: 0xf7eb4630
   1b5b4:	strmi	lr, [r1], -lr, lsl #22
   1b5b8:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
   1b5bc:			; <UNDEFINED> instruction: 0xf99cf012
   1b5c0:	tstle	r4, r1, lsl sp
   1b5c4:	umullscc	pc, ip, sp, r8	; <UNPREDICTABLE>
   1b5c8:			; <UNDEFINED> instruction: 0xf0402b00
   1b5cc:			; <UNDEFINED> instruction: 0xf8da80e6
   1b5d0:	ldrtmi	r0, [r2], -ip
   1b5d4:	strcc	r2, [r1], #-281	; 0xfffffee7
   1b5d8:			; <UNDEFINED> instruction: 0xffa4f01c
   1b5dc:			; <UNDEFINED> instruction: 0xf7ea4638
   1b5e0:	strbmi	lr, [r0], -r0, lsr #26
   1b5e4:	ldc	7, cr15, [ip, #-936]	; 0xfffffc58
   1b5e8:			; <UNDEFINED> instruction: 0xf7ebe73b
   1b5ec:			; <UNDEFINED> instruction: 0x4601eaf2
   1b5f0:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
   1b5f4:			; <UNDEFINED> instruction: 0xf9b2f012
   1b5f8:	blls	494b18 <ftello64@plt+0x48dbcc>
   1b5fc:	ldrtmi	r4, [r1], -sl, asr #12
   1b600:			; <UNDEFINED> instruction: 0xf8cd2006
   1b604:			; <UNDEFINED> instruction: 0xf0219000
   1b608:	vmlsne.f16	s30, s6, s15	; <UNPREDICTABLE>
   1b60c:	movwcs	fp, #7960	; 0x1f18
   1b610:	ldrb	r9, [lr], -r5, lsl #6
   1b614:	b	ff7595c8 <ftello64@plt+0xff75267c>
   1b618:			; <UNDEFINED> instruction: 0x4601b2b5
   1b61c:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
   1b620:			; <UNDEFINED> instruction: 0xf99cf012
   1b624:			; <UNDEFINED> instruction: 0x2006e7be
   1b628:	blx	ff3576b6 <ftello64@plt+0xff35076a>
   1b62c:			; <UNDEFINED> instruction: 0x46022159
   1b630:			; <UNDEFINED> instruction: 0xf7f14650
   1b634:	ssat	pc, #16, r7, asr #26	; <UNPREDICTABLE>
   1b638:	ldcl	7, cr15, [r2], #936	; 0x3a8
   1b63c:			; <UNDEFINED> instruction: 0xf7ea4648
   1b640:	ldrshcs	lr, [r2], #-192	; 0xffffff40
   1b644:	andcc	pc, r0, r0, asr #5
   1b648:			; <UNDEFINED> instruction: 0xf7eb2652
   1b64c:	vmull.s<illegal width 8>	q15, d16, d2[0]
   1b650:	strmi	r3, [r1], -r0, lsl #12
   1b654:	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
   1b658:			; <UNDEFINED> instruction: 0xf94ef012
   1b65c:			; <UNDEFINED> instruction: 0x4601e7b7
   1b660:			; <UNDEFINED> instruction: 0xf7f49810
   1b664:	mcrge	15, 1, pc, cr12, cr7, {5}	; <UNPREDICTABLE>
   1b668:	smlabtcs	fp, lr, sl, r4
   1b66c:	ldrbtmi	r9, [sl], #-1285	; 0xfffffafb
   1b670:	ldrtmi	r4, [r0], -r3, lsl #12
   1b674:	stmib	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b678:	andcs	r4, r5, #3325952	; 0x32c000
   1b67c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b680:	stc	7, cr15, [lr, #-936]	; 0xfffffc58
   1b684:	strmi	r9, [r5], -r3, lsl #22
   1b688:	ldrdeq	pc, [ip], #131	; 0x83
   1b68c:	stc2	0, cr15, [r8], #-132	; 0xffffff7c
   1b690:			; <UNDEFINED> instruction: 0x46024631
   1b694:			; <UNDEFINED> instruction: 0xf0124628
   1b698:	ldr	pc, [sl], -pc, lsr #18
   1b69c:	stmda	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6a0:			; <UNDEFINED> instruction: 0xf7eb4604
   1b6a4:	stccs	8, cr14, [r0], {156}	; 0x9c
   1b6a8:	stmdavs	r0, {r2, r3, r4, r6, ip, lr, pc}
   1b6ac:			; <UNDEFINED> instruction: 0xf7eab2a4
   1b6b0:			; <UNDEFINED> instruction: 0xf044eee8
   1b6b4:	strtmi	r7, [r5], -r0, asr #8
   1b6b8:	ldmmi	ip!, {r0, r9, sl, lr}
   1b6bc:			; <UNDEFINED> instruction: 0xf0124478
   1b6c0:			; <UNDEFINED> instruction: 0xf8daf94d
   1b6c4:	strtmi	r0, [r2], -ip
   1b6c8:			; <UNDEFINED> instruction: 0xf01c211a
   1b6cc:	strbt	pc, [r1], #3883	; 0xf2b	; <UNPREDICTABLE>
   1b6d0:	blge	ec1f30 <ftello64@plt+0xebafe4>
   1b6d4:			; <UNDEFINED> instruction: 0xf8134413
   1b6d8:	mcrcs	12, 0, r6, cr0, cr1, {3}
   1b6dc:	rschi	pc, r1, r0
   1b6e0:	vrshr.s64	d20, d18, #64
   1b6e4:	stmdals	fp, {r1, r2, r3, r4, r6, r7, pc}
   1b6e8:	ldmdbge	lr, {r1, r4, r7, r8, r9, fp, ip}
   1b6ec:	ldmdb	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6f0:	stmdacs	r0, {r2, r9, sl, lr}
   1b6f4:	sbcshi	pc, lr, r0, asr #32
   1b6f8:	blne	fe501f58 <ftello64@plt+0xfe4fb00c>
   1b6fc:			; <UNDEFINED> instruction: 0xf77f429a
   1b700:	mrc	12, 0, sl, cr9, cr6, {5}
   1b704:			; <UNDEFINED> instruction: 0x33271a90
   1b708:			; <UNDEFINED> instruction: 0xf10d440b
   1b70c:	ldrmi	r0, [r1], #-375	; 0xfffffe89
   1b710:	addmi	lr, fp, #2
   1b714:	cfstrsge	mvf15, [fp], #252	; 0xfc
   1b718:	svccs	0x0001f813
   1b71c:	ldrhtle	r4, [r8], #34	; 0x22
   1b720:	strbcs	r4, [pc, #-2211]	; 1ae85 <ftello64@plt+0x13f39>
   1b724:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1b728:			; <UNDEFINED> instruction: 0xf0124478
   1b72c:	subcs	pc, pc, #376832	; 0x5c000
   1b730:	ldrdeq	pc, [ip], -sl
   1b734:	andcc	pc, r0, #192, 4
   1b738:			; <UNDEFINED> instruction: 0x462c211a
   1b73c:	mrc2	0, 7, pc, cr2, cr12, {0}
   1b740:			; <UNDEFINED> instruction: 0xf7ebe4a8
   1b744:	strmi	lr, [r1], -r6, asr #20
   1b748:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
   1b74c:			; <UNDEFINED> instruction: 0xf99ef012
   1b750:	ldmibmi	r9, {r1, r3, r4, r7, sl, sp, lr, pc}
   1b754:	andcs	r2, r0, r5, lsl #4
   1b758:			; <UNDEFINED> instruction: 0xf7ea4479
   1b75c:			; <UNDEFINED> instruction: 0xf012eca2
   1b760:	str	pc, [r1], -fp, asr #17
   1b764:	stcls	8, cr6, [r2], {-0}
   1b768:	cdp	7, 8, cr15, cr10, cr10, {7}
   1b76c:	strmi	r4, [r1], -r5, lsr #12
   1b770:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
   1b774:			; <UNDEFINED> instruction: 0xf8f2f012
   1b778:	ldrdeq	pc, [ip], -sl
   1b77c:	tstcs	sl, r2, lsr #12
   1b780:	mrc2	0, 6, pc, cr0, cr12, {0}
   1b784:			; <UNDEFINED> instruction: 0xf7ebe499
   1b788:	strmi	lr, [r1], -r4, lsr #20
   1b78c:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
   1b790:			; <UNDEFINED> instruction: 0xf8e4f012
   1b794:	ldcne	7, cr14, [r5], #24
   1b798:	cfmsub32	mvax6, mvfx14, mvfx12, mvfx0
   1b79c:	movwcs	r2, #2576	; 0xa10
   1b7a0:			; <UNDEFINED> instruction: 0x46502113
   1b7a4:	blx	fe1d9772 <ftello64@plt+0xfe1d2826>
   1b7a8:			; <UNDEFINED> instruction: 0x4605e711
   1b7ac:	b	459760 <ftello64@plt+0x452814>
   1b7b0:	stmmi	r4, {r0, r9, sl, lr}
   1b7b4:			; <UNDEFINED> instruction: 0xf0124478
   1b7b8:	strbt	pc, [r5], #-2409	; 0xfffff697	; <UNPREDICTABLE>
   1b7bc:			; <UNDEFINED> instruction: 0xf0209809
   1b7c0:			; <UNDEFINED> instruction: 0x4605ffd1
   1b7c4:	ldmdblt	r8, {r2, r9, sl, lr}^
   1b7c8:	tstcs	r8, r2, lsl #12
   1b7cc:			; <UNDEFINED> instruction: 0xf7f14650
   1b7d0:			; <UNDEFINED> instruction: 0xf8dafc89
   1b7d4:	strtmi	r0, [sl], -ip
   1b7d8:			; <UNDEFINED> instruction: 0xf01c211a
   1b7dc:	strbt	pc, [ip], #-3747	; 0xfffff15d	; <UNPREDICTABLE>
   1b7e0:	ldmib	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b7e4:	ldmdami	r8!, {r0, r9, sl, lr}^
   1b7e8:			; <UNDEFINED> instruction: 0xf0124478
   1b7ec:	strb	pc, [fp], #-2231	; 0xfffff749	; <UNPREDICTABLE>
   1b7f0:	andcs	r4, r5, #1933312	; 0x1d8000
   1b7f4:			; <UNDEFINED> instruction: 0xf7ea4479
   1b7f8:			; <UNDEFINED> instruction: 0x4604ec54
   1b7fc:			; <UNDEFINED> instruction: 0xf7eb4628
   1b800:	blls	1159d0 <ftello64@plt+0x10ea84>
   1b804:	vabal.s8	q9, d0, d12
   1b808:	andls	r3, r4, r0, lsl #10
   1b80c:	ldrdeq	pc, [ip], #131	; 0x83
   1b810:	blx	19d789e <ftello64@plt+0x19d0952>
   1b814:	strmi	r9, [r2], -r4, lsl #18
   1b818:			; <UNDEFINED> instruction: 0xf0124620
   1b81c:	andcs	pc, ip, #10420224	; 0x9f0000
   1b820:	cdpcs	7, 0, cr14, cr0, cr6, {4}
   1b824:	stmdami	sl!, {r0, r3, r6, ip, lr, pc}^
   1b828:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1b82c:			; <UNDEFINED> instruction: 0xf896f012
   1b830:	ldrtmi	r4, [r0], -r8, ror #18
   1b834:			; <UNDEFINED> instruction: 0xf7ea4479
   1b838:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
   1b83c:	stcge	0, cr13, [ip], #-432	; 0xfffffe50
   1b840:	eorscs	r4, r2, #103424	; 0x19400
   1b844:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   1b848:	ldrbcs	r4, [r4, #-1568]	; 0xfffff9e0
   1b84c:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1b850:			; <UNDEFINED> instruction: 0xf7ea9500
   1b854:	bmi	18977cc <ftello64@plt+0x1890880>
   1b858:	andcs	r4, r0, r3, lsr #12
   1b85c:	andls	r4, r1, sl, ror r4
   1b860:	ldrbmi	r2, [r0], -r0, ror #2
   1b864:	strtmi	r9, [ip], -r0, lsl #12
   1b868:	blx	959836 <ftello64@plt+0x9528ea>
   1b86c:	ldrdeq	pc, [ip], -sl
   1b870:	tstcs	lr, r2, lsr r6
   1b874:	mcr2	0, 4, pc, cr10, cr12, {0}	; <UNPREDICTABLE>
   1b878:	ldrdeq	pc, [ip], -sl
   1b87c:	tstcs	sl, sl, lsr #12
   1b880:	mrc2	0, 2, pc, cr0, cr12, {0}
   1b884:	strmi	lr, [r5], -r6, lsl #8
   1b888:	stmib	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b88c:	ldmdami	r4, {r0, r9, sl, lr}^
   1b890:			; <UNDEFINED> instruction: 0xf0124478
   1b894:			; <UNDEFINED> instruction: 0xf7fff863
   1b898:	ldrcs	fp, [fp, #-3063]!	; 0xfffff409
   1b89c:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1b8a0:	ldmdami	r0, {r1, r2, r3, r4, sl, sp, lr, pc}^
   1b8a4:	strbcs	r4, [pc, #-1585]	; 1b27b <ftello64@plt+0x1432f>
   1b8a8:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1b8ac:			; <UNDEFINED> instruction: 0xf0124478
   1b8b0:			; <UNDEFINED> instruction: 0xe73cf855
   1b8b4:			; <UNDEFINED> instruction: 0xf7ff4605
   1b8b8:	svcmi	0x004bbbe7
   1b8bc:	stmdami	fp, {r2, r3, r5, r9, sl, fp, sp, pc}^
   1b8c0:	ldrbtmi	r2, [pc], #-1338	; 1b8c8 <ftello64@plt+0x1497c>
   1b8c4:	strcc	pc, [r0, #-704]	; 0xfffffd40
   1b8c8:			; <UNDEFINED> instruction: 0x46394478
   1b8cc:			; <UNDEFINED> instruction: 0xf846f012
   1b8d0:	andcs	r4, r5, #1163264	; 0x11c000
   1b8d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b8d8:	bl	ff8d9888 <ftello64@plt+0xff8d293c>
   1b8dc:			; <UNDEFINED> instruction: 0xf80cf012
   1b8e0:	eorscs	r4, r2, #68, 22	; 0x11000
   1b8e4:	ldrbtmi	r2, [fp], #-340	; 0xfffffeac
   1b8e8:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
   1b8ec:	tstls	r0, r0, lsr r6
   1b8f0:			; <UNDEFINED> instruction: 0xf7ea2101
   1b8f4:	bmi	105772c <ftello64@plt+0x10507e0>
   1b8f8:	cmncs	r0, r3, lsr r6
   1b8fc:			; <UNDEFINED> instruction: 0x4650447a
   1b900:	strls	r9, [r1], #-1792	; 0xfffff900
   1b904:	blx	ff5d98d0 <ftello64@plt+0xff5d2984>
   1b908:			; <UNDEFINED> instruction: 0xf8da4622
   1b90c:	tstcs	lr, ip
   1b910:	mrc2	0, 1, pc, cr12, cr12, {0}
   1b914:	smladx	fp, sl, r2, r2
   1b918:	andcs	r4, r5, #56, 18	; 0xe0000
   1b91c:			; <UNDEFINED> instruction: 0xf7ea4479
   1b920:			; <UNDEFINED> instruction: 0xf011ebc0
   1b924:	str	pc, [sl, r9, ror #31]
   1b928:	bl	ff4d98d8 <ftello64@plt+0xff4d298c>
   1b92c:	strdeq	r3, [r4], -sl
   1b930:	andeq	r0, r0, r4, ror #12
   1b934:	andeq	r3, r4, r6, asr #19
   1b938:	andeq	r5, r2, r8, asr r5
   1b93c:	ldrdeq	fp, [r2], -r2
   1b940:	andeq	fp, r2, r0, ror #27
   1b944:	andeq	r0, r3, r0, asr #17
   1b948:	ldrdeq	fp, [r2], -sl
   1b94c:	andeq	sl, r2, r2, asr #30
   1b950:	andeq	fp, r2, r4, ror #29
   1b954:	andeq	r3, r4, r0, asr #16
   1b958:	andeq	r0, r0, ip, asr #13
   1b95c:	ldrdeq	r7, [r2], -r8
   1b960:			; <UNDEFINED> instruction: 0xfffffa0f
   1b964:	strdeq	fp, [r2], -r2
   1b968:	ldrdeq	sl, [r2], -r0
   1b96c:	andeq	fp, r2, sl, lsl r9
   1b970:	andeq	sl, r2, r6, asr #21
   1b974:	andeq	fp, r2, r8, lsr #19
   1b978:	andeq	sl, r2, sl, ror lr
   1b97c:	ldrdeq	fp, [r2], -ip
   1b980:	muleq	r2, r6, r9
   1b984:	strdeq	r9, [r2], -ip
   1b988:			; <UNDEFINED> instruction: 0x0002b8ba
   1b98c:	andeq	r5, r2, r6, lsl #2
   1b990:	andeq	fp, r2, lr, lsr r9
   1b994:	andeq	fp, r2, lr, asr sl
   1b998:			; <UNDEFINED> instruction: 0x0002a9b6
   1b99c:	andeq	fp, r2, lr, ror #16
   1b9a0:	andeq	fp, r2, r2, asr #19
   1b9a4:	andeq	sl, r2, sl, ror #25
   1b9a8:	andeq	fp, r2, sl, lsr #15
   1b9ac:	ldrdeq	sl, [r2], -r4
   1b9b0:	andeq	fp, r2, r8, asr r8
   1b9b4:	muleq	r2, r6, r8
   1b9b8:	andeq	fp, r2, r4, lsr #15
   1b9bc:	andeq	sl, r2, lr, lsl r8
   1b9c0:			; <UNDEFINED> instruction: 0x0002b7ba
   1b9c4:	andeq	sl, r2, r0, ror #16
   1b9c8:	ldrdeq	sl, [r2], -r8
   1b9cc:	andeq	r3, r2, ip, lsl #17
   1b9d0:	andeq	fp, r2, lr, ror r2
   1b9d4:	muleq	r2, ip, r7
   1b9d8:	strdeq	r8, [r2], -lr
   1b9dc:	andeq	fp, r2, r0, ror #14
   1b9e0:	andeq	fp, r2, r0, lsl r5
   1b9e4:			; <UNDEFINED> instruction: 0x0002b6b4
   1b9e8:	andeq	sp, r2, r2, asr #18
   1b9ec:	andeq	fp, r2, r0, ror #3
   1b9f0:	andeq	fp, r2, lr, lsl #14
   1b9f4:	andeq	r8, r2, lr, asr pc
   1b9f8:	andeq	fp, r2, r0, asr #13
   1b9fc:	andeq	fp, r2, r4, ror #8
   1ba00:	addlt	fp, sl, r0, ror r5
   1ba04:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
   1ba08:			; <UNDEFINED> instruction: 0xf8dfae02
   1ba0c:	strmi	ip, [ip], -r4, lsl #1
   1ba10:	blmi	82ce10 <ftello64@plt+0x825ec4>
   1ba14:	strmi	r9, [r5], -r0, lsl #4
   1ba18:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1ba1c:			; <UNDEFINED> instruction: 0x4630447b
   1ba20:	tstcs	r1, r9, lsl r2
   1ba24:	ldrdgt	pc, [r0], -ip
   1ba28:	eorgt	pc, r4, sp, asr #17
   1ba2c:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ba30:	cdp	7, 14, cr15, cr12, cr10, {7}
   1ba34:	strtmi	fp, [r0], -ip, ror #2
   1ba38:			; <UNDEFINED> instruction: 0xf7f42102
   1ba3c:	stmdavc	r3, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   1ba40:	blcs	11ad258 <ftello64@plt+0x11a630c>
   1ba44:	strmi	sp, [r2], -r4, lsl #2
   1ba48:	svccc	0x0001f812
   1ba4c:	rscsle	r2, fp, r6, asr #22
   1ba50:	ldrtmi	fp, [r2], -r3, lsr #3
   1ba54:	tstcs	r0, r3, lsr #12
   1ba58:	tstls	r0, r8, lsr #12
   1ba5c:			; <UNDEFINED> instruction: 0xf7f12120
   1ba60:	strtmi	pc, [r0], -r9, lsr #20
   1ba64:	b	ff759a14 <ftello64@plt+0xff752ac8>
   1ba68:	blmi	26e29c <ftello64@plt+0x267350>
   1ba6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ba70:	blls	275ae0 <ftello64@plt+0x26eb94>
   1ba74:	qaddle	r4, sl, r6
   1ba78:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   1ba7c:	ldrmi	r4, [ip], -r0, lsr #12
   1ba80:	b	ff3d9a30 <ftello64@plt+0xff3d2ae4>
   1ba84:			; <UNDEFINED> instruction: 0xf7eae7e5
   1ba88:	svclt	0x0000eb24
   1ba8c:	andeq	r2, r4, r8, lsl pc
   1ba90:	andeq	r0, r0, r4, ror #12
   1ba94:	andeq	r8, r2, r8, lsr #28
   1ba98:			; <UNDEFINED> instruction: 0x00042ebc
   1ba9c:			; <UNDEFINED> instruction: 0x4605b570
   1baa0:	strmi	fp, [r8], -r2, lsl #1
   1baa4:	ldrmi	r2, [r6], -r2, lsl #2
   1baa8:	stc2l	7, cr15, [ip, #-976]	; 0xfffffc30
   1baac:	ldmdblt	r6!, {r2, r9, sl, lr}^
   1bab0:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   1bab4:	tstcs	r0, r8, lsr #12
   1bab8:	tstls	r0, r3, lsr #12
   1babc:			; <UNDEFINED> instruction: 0xf7f1211f
   1bac0:			; <UNDEFINED> instruction: 0x4620f9f9
   1bac4:	pop	{r1, ip, sp, pc}
   1bac8:			; <UNDEFINED> instruction: 0xf7ea4070
   1bacc:	blmi	20a570 <ftello64@plt+0x203624>
   1bad0:	tstcs	lr, r0, lsl #4
   1bad4:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   1bad8:	strtmi	r4, [r8], -r2, lsl #12
   1badc:			; <UNDEFINED> instruction: 0xf9eaf7f1
   1bae0:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   1bae4:	svclt	0x0000e7e6
   1bae8:	andeq	r6, r2, sl, lsl #25
   1baec:	andeq	fp, r2, r6, ror r5
   1baf0:	andeq	r7, r2, lr, asr #28
   1baf4:	svcmi	0x00f0e92d
   1baf8:	blhi	156fb4 <ftello64@plt+0x150068>
   1bafc:			; <UNDEFINED> instruction: 0x8644f8df
   1bb00:			; <UNDEFINED> instruction: 0xe644f8df
   1bb04:			; <UNDEFINED> instruction: 0xf2ad44f8
   1bb08:			; <UNDEFINED> instruction: 0xf10d4dac
   1bb0c:	svcge	0x00160b74
   1bb10:	blge	640354 <ftello64@plt+0x639408>
   1bb14:	ldcge	7, cr9, [sl, #-44]	; 0xffffffd4
   1bb18:	cdpge	3, 1, cr9, cr11, cr8, {0}
   1bb1c:	blge	740f48 <ftello64@plt+0x739ffc>
   1bb20:	strmi	r9, [r5], -r6, lsl #12
   1bb24:	movwcs	r9, #775	; 0x307
   1bb28:	cfstr32ge	mvfx9, [r0], #-40	; 0xffffffd8
   1bb2c:	and	pc, lr, r8, asr r8	; <UNPREDICTABLE>
   1bb30:	beq	1557f6c <ftello64@plt+0x1551020>
   1bb34:	strtmi	r4, [r0], -lr, lsl #12
   1bb38:	ldrd	pc, [r0], -lr
   1bb3c:	strt	pc, [r4], #2253	; 0x8cd
   1bb40:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   1bb44:	andcc	lr, r0, #3325952	; 0x32c000
   1bb48:	vst1.8	{d25-d26}, [pc], r8
   1bb4c:			; <UNDEFINED> instruction: 0xf8cb5180
   1bb50:	svcge	0x00135008
   1bb54:			; <UNDEFINED> instruction: 0xf8ca461d
   1bb58:	andsvs	r3, r3, r0
   1bb5c:	stmiaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bb60:	tstls	r6, #36864	; 0x9000
   1bb64:	bls	1b3bb8 <ftello64@plt+0x1acc6c>
   1bb68:	bls	1f3bbc <ftello64@plt+0x1ecc70>
   1bb6c:			; <UNDEFINED> instruction: 0xf0176013
   1bb70:	and	pc, r9, r1, ror lr	; <UNPREDICTABLE>
   1bb74:	svccc	0x0000f5b5
   1bb78:	ldmdavs	sl!, {r1, r2, r3, r4, r6, r9, ip, lr, pc}
   1bb7c:	strtmi	r4, [r0], -r1, asr #12
   1bb80:	mrc2	0, 4, pc, cr12, cr7, {0}
   1bb84:	ldrmi	r6, [sp], #-2107	; 0xfffff7c5
   1bb88:	vst1.8	{d20-d22}, [pc :256], fp
   1bb8c:	strbmi	r6, [r1], -r0, lsl #5
   1bb90:			; <UNDEFINED> instruction: 0xf7ea4630
   1bb94:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   1bb98:	addlt	sp, r2, #236	; 0xec
   1bb9c:	mvnsvc	pc, #70254592	; 0x4300000
   1bba0:	pkhbtmi	r4, r1, sl, lsl #5
   1bba4:			; <UNDEFINED> instruction: 0xf8dfd05c
   1bba8:	andcs	r1, r5, #164, 10	; 0x29000000
   1bbac:	ldrbtmi	r2, [r9], #-0
   1bbb0:			; <UNDEFINED> instruction: 0xf7ea4605
   1bbb4:			; <UNDEFINED> instruction: 0xee09ea76
   1bbb8:			; <UNDEFINED> instruction: 0x46065a10
   1bbbc:			; <UNDEFINED> instruction: 0xf7eb4648
   1bbc0:	strmi	lr, [r1], -r8, lsl #16
   1bbc4:			; <UNDEFINED> instruction: 0xf0114630
   1bbc8:	blls	31b6f4 <ftello64@plt+0x3147a8>
   1bbcc:			; <UNDEFINED> instruction: 0xf7ea6818
   1bbd0:	blls	1d6478 <ftello64@plt+0x1cf52c>
   1bbd4:			; <UNDEFINED> instruction: 0xf7ea6818
   1bbd8:			; <UNDEFINED> instruction: 0xf8dae9b6
   1bbdc:			; <UNDEFINED> instruction: 0xf7ea0000
   1bbe0:	blls	296468 <ftello64@plt+0x28f51c>
   1bbe4:			; <UNDEFINED> instruction: 0xf7eb6818
   1bbe8:			; <UNDEFINED> instruction: 0x4628e8ba
   1bbec:	b	659b9c <ftello64@plt+0x652c50>
   1bbf0:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1bbf4:	b	559ba4 <ftello64@plt+0x552c58>
   1bbf8:	strtmi	r2, [r0], -r0, lsl #2
   1bbfc:	mcr2	0, 7, pc, cr10, cr7, {0}	; <UNPREDICTABLE>
   1bc00:	b	3d9bb0 <ftello64@plt+0x3d2c64>
   1bc04:	beq	457470 <ftello64@plt+0x450524>
   1bc08:	b	2d9bb8 <ftello64@plt+0x2d2c6c>
   1bc0c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   1bc10:			; <UNDEFINED> instruction: 0xf8dfb9eb
   1bc14:			; <UNDEFINED> instruction: 0xf8df253c
   1bc18:	ldrbtmi	r3, [sl], #-1328	; 0xfffffad0
   1bc1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bc20:	strtcc	pc, [r4], #2269	; 0x8dd
   1bc24:			; <UNDEFINED> instruction: 0xf040405a
   1bc28:	strbmi	r8, [r8], -sl, lsl #5
   1bc2c:	sfmmi	f7, 1, [ip, #52]!	; 0x34
   1bc30:	blhi	156f2c <ftello64@plt+0x14ffe0>
   1bc34:	svchi	0x00f0e8bd
   1bc38:	ldreq	pc, [r8, #-2271]	; 0xfffff721
   1bc3c:			; <UNDEFINED> instruction: 0xf04f2180
   1bc40:	vmul.f<illegal width 8>	d16, d0, d3[0]
   1bc44:	ldrbtmi	r3, [r8], #-2304	; 0xfffff700
   1bc48:	mcr2	0, 4, pc, cr8, cr1, {0}	; <UNPREDICTABLE>
   1bc4c:			; <UNDEFINED> instruction: 0xf8dfe7ab
   1bc50:	movwcs	r2, #46344	; 0xb508
   1bc54:	cmncs	r0, sl, lsl #16
   1bc58:			; <UNDEFINED> instruction: 0xf7f1447a
   1bc5c:	ldrb	pc, [r8, r7, asr #20]	; <UNPREDICTABLE>
   1bc60:			; <UNDEFINED> instruction: 0x4620ae14
   1bc64:			; <UNDEFINED> instruction: 0xf0174631
   1bc68:	mcr	14, 0, pc, cr9, cr5, {5}	; <UNPREDICTABLE>
   1bc6c:	stmdacs	r0, {r4, r9, fp}
   1bc70:	andshi	pc, r4, #0
   1bc74:	svccs	0x001d6837
   1bc78:			; <UNDEFINED> instruction: 0x81a4f240
   1bc7c:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1bc80:	mrc	2, 0, r2, cr9, cr2, {0}
   1bc84:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   1bc88:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc8c:			; <UNDEFINED> instruction: 0xf0402800
   1bc90:	mrc	1, 0, r8, cr9, cr9, {4}
   1bc94:	ldrcs	r3, [r2, #-2576]	; 0xfffff5f0
   1bc98:			; <UNDEFINED> instruction: 0xf8133311
   1bc9c:	strtmi	r2, [r9], -r1, lsl #30
   1bca0:	bcs	2a90ac <ftello64@plt+0x2a2160>
   1bca4:	adcmi	sp, pc, #3
   1bca8:	ldfnep	f5, [sp], #-988	; 0xfffffc24
   1bcac:	adcmi	r4, pc, #59768832	; 0x3900000
   1bcb0:	vnmls.f16	s26, s18, s10
   1bcb4:	vldrpl	s7, [fp, #-64]	; 0xffffffc0
   1bcb8:	svclt	0x00082b0a
   1bcbc:			; <UNDEFINED> instruction: 0xf8df1c8d
   1bcc0:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
   1bcc4:	blx	bd7d00 <ftello64@plt+0xbd0db4>
   1bcc8:	andcs	r4, r0, #87031808	; 0x5300000
   1bccc:	stmdals	sl, {r0, r9, sl, lr}
   1bcd0:			; <UNDEFINED> instruction: 0xffa0f7f2
   1bcd4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1bcd8:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
   1bcdc:	bcc	457548 <ftello64@plt+0x4505fc>
   1bce0:			; <UNDEFINED> instruction: 0xf8cd6831
   1bce4:	blne	1287cec <ftello64@plt+0x1280da0>
   1bce8:	blls	1e2250 <ftello64@plt+0x1db304>
   1bcec:			; <UNDEFINED> instruction: 0xf8df9301
   1bcf0:			; <UNDEFINED> instruction: 0xf8da3474
   1bcf4:	ldrbtmi	r2, [fp], #-0
   1bcf8:	stc2	0, cr15, [r8, #20]
   1bcfc:			; <UNDEFINED> instruction: 0xf8da4605
   1bd00:			; <UNDEFINED> instruction: 0xf7ea0000
   1bd04:			; <UNDEFINED> instruction: 0xf8cae98e
   1bd08:	stccs	0, cr9, [r0, #-0]
   1bd0c:	mvnhi	pc, r0
   1bd10:	strbmi	r6, [r8], -sl, ror #16
   1bd14:	ldmib	r5, {r0, r1, r3, r5, fp, sp, lr}^
   1bd18:	cdp	7, 0, cr8, cr9, cr3, {0}
   1bd1c:	stmiavs	sl!, {r4, r7, r9, fp, sp}
   1bd20:	andls	r9, lr, #16, 6	; 0x40000000
   1bd24:	andls	r6, sp, #3833856	; 0x3a8000
   1bd28:	svc	0x0070f7ea
   1bd2c:	strbmi	r4, [r8], -r6, lsl #12
   1bd30:	svc	0x006cf7ea
   1bd34:	strbmi	r4, [r8], -r3, lsl #12
   1bd38:	bcc	fe457560 <ftello64@plt+0xfe450614>
   1bd3c:	svc	0x0066f7ea
   1bd40:	strbmi	r4, [r8], -r3, lsl #12
   1bd44:	bcc	45756c <ftello64@plt+0x450620>
   1bd48:	svc	0x0060f7ea
   1bd4c:	ldrtmi	r4, [r9], -r2, asr #12
   1bd50:	ldrtmi	r4, [r0], -r1, lsl #13
   1bd54:	ldmib	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bd58:			; <UNDEFINED> instruction: 0x46309910
   1bd5c:	svc	0x00e2f7e9
   1bd60:	stmdacs	r0, {r2, r3, ip, pc}
   1bd64:	orrhi	pc, r3, r0, asr #32
   1bd68:	ldrtmi	r4, [r8], -r1, asr #12
   1bd6c:	svc	0x00daf7e9
   1bd70:	ldcle	8, cr2, [r9, #-0]
   1bd74:	ldrbtmi	r4, [r8], #-2300	; 0xfffff704
   1bd78:	ldc2	0, cr15, [lr, #68]!	; 0x44
   1bd7c:			; <UNDEFINED> instruction: 0xf7e94638
   1bd80:			; <UNDEFINED> instruction: 0x4641ef7c
   1bd84:			; <UNDEFINED> instruction: 0x46389011
   1bd88:	svc	0x003af7e9
   1bd8c:			; <UNDEFINED> instruction: 0x46409b11
   1bd90:			; <UNDEFINED> instruction: 0xf7e94619
   1bd94:	blls	497a74 <ftello64@plt+0x490b28>
   1bd98:			; <UNDEFINED> instruction: 0xf7ea4618
   1bd9c:	stmdals	sp, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1bda0:	ldrtmi	r4, [r9], -r2, asr #12
   1bda4:	svc	0x00fef7ea
   1bda8:	ldrtmi	r2, [r9], -r1, lsl #4
   1bdac:			; <UNDEFINED> instruction: 0xf7ea4630
   1bdb0:	movwcs	lr, #2144	; 0x860
   1bdb4:			; <UNDEFINED> instruction: 0x46314618
   1bdb8:	ldrtmi	r9, [r2], -r0, lsl #6
   1bdbc:	bcc	fe457628 <ftello64@plt+0xfe4506dc>
   1bdc0:	ldm	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bdc4:	ldrtmi	r2, [r0], -r0, lsl #2
   1bdc8:	cdp	7, 13, cr15, cr12, cr10, {7}
   1bdcc:			; <UNDEFINED> instruction: 0xf0002800
   1bdd0:	andcs	r8, r1, #1073741847	; 0x40000017
   1bdd4:	ldrtmi	r4, [r0], -r1, asr #12
   1bdd8:	stmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bddc:	ldrmi	r2, [r8], -r0, lsl #6
   1bde0:	movwls	r4, #1585	; 0x631
   1bde4:	mrc	6, 0, r4, cr9, cr2, {1}
   1bde8:			; <UNDEFINED> instruction: 0xf7ea3a90
   1bdec:	smlabtcs	r0, sl, r8, lr
   1bdf0:			; <UNDEFINED> instruction: 0xf7ea4630
   1bdf4:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   1bdf8:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   1bdfc:	beq	fe457664 <ftello64@plt+0xfe450718>
   1be00:	ldrtmi	r2, [r9], -r1, lsl #4
   1be04:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1be08:	beq	457670 <ftello64@plt+0x450724>
   1be0c:	strbmi	r2, [r1], -r1, lsl #4
   1be10:	stmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1be14:	bcs	45767c <ftello64@plt+0x450730>
   1be18:	bne	fe457680 <ftello64@plt+0xfe450734>
   1be1c:			; <UNDEFINED> instruction: 0xf7ea4648
   1be20:	vnmla.f16	s28, s18, s24
   1be24:			; <UNDEFINED> instruction: 0x464a1a90
   1be28:			; <UNDEFINED> instruction: 0xf7ea4630
   1be2c:	stmdbls	lr, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1be30:			; <UNDEFINED> instruction: 0xf7e94630
   1be34:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1be38:	sbchi	pc, r8, r0, asr #32
   1be3c:			; <UNDEFINED> instruction: 0x46424639
   1be40:			; <UNDEFINED> instruction: 0xf7ea4630
   1be44:	stmdbls	sp, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1be48:			; <UNDEFINED> instruction: 0xf7e94630
   1be4c:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1be50:	rschi	pc, r5, r0, asr #32
   1be54:	blcs	42a8c <ftello64@plt+0x3bb40>
   1be58:	rschi	pc, r5, r0, asr #32
   1be5c:	svcne	0x002e4630
   1be60:	ldcl	7, cr15, [r2, #-936]	; 0xfffffc58
   1be64:	beq	fe4576cc <ftello64@plt+0xfe450780>
   1be68:	stcl	7, cr15, [lr, #-936]	; 0xfffffc58
   1be6c:	beq	4576d4 <ftello64@plt+0x450788>
   1be70:	stcl	7, cr15, [sl, #-936]	; 0xfffffc58
   1be74:			; <UNDEFINED> instruction: 0xf7ea4648
   1be78:	bls	3d73a0 <ftello64@plt+0x3d0454>
   1be7c:	stmdbls	ip, {r0, r2, r3, r8, r9, fp, ip, pc}
   1be80:	bmi	feec068c <ftello64@plt+0xfeeb9740>
   1be84:	stmib	sp, {r2, r8, r9, ip, pc}^
   1be88:	ldrbtmi	r7, [sl], #-2050	; 0xfffff7fe
   1be8c:	bls	575c8 <ftello64@plt+0x5067c>
   1be90:	ldreq	pc, [ip, -r5, lsl #2]
   1be94:	stmdals	r6, {r4, r8, r9, fp, ip, pc}
   1be98:			; <UNDEFINED> instruction: 0xf7ea9105
   1be9c:			; <UNDEFINED> instruction: 0x4681edba
   1bea0:	svceq	0x0004f856
   1bea4:	ldc	7, cr15, [r0, #-936]!	; 0xfffffc58
   1bea8:	ldrhle	r4, [r9, #39]!	; 0x27
   1beac:			; <UNDEFINED> instruction: 0xf7ea4628
   1beb0:			; <UNDEFINED> instruction: 0xf1b9e8b8
   1beb4:			; <UNDEFINED> instruction: 0xf0400f00
   1beb8:	blls	1bc2a8 <ftello64@plt+0x1b535c>
   1bebc:	tstls	ip, r4, lsr #18
   1bec0:			; <UNDEFINED> instruction: 0xf7ea6818
   1bec4:	stmdbls	ip, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   1bec8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1becc:	tsthi	r3, r0	; <UNPREDICTABLE>
   1bed0:	andscs	r4, r4, #10944512	; 0xa70000
   1bed4:	ldrbtmi	sl, [r8], #-3607	; 0xfffff1e9
   1bed8:	mrc2	0, 3, pc, cr0, cr1, {0}
   1bedc:	bls	301efc <ftello64@plt+0x2fafb0>
   1bee0:	tstcs	r1, r3, lsr r6
   1bee4:			; <UNDEFINED> instruction: 0xf0136800
   1bee8:	pkhbtmi	pc, r1, pc, lsl #17	; <UNPREDICTABLE>
   1beec:			; <UNDEFINED> instruction: 0xf0402800
   1bef0:	svcls	0x000680fa
   1bef4:	ldmdavs	r8!, {r0, r3, r4, r8, sl, fp, sp, pc}
   1bef8:	stmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1befc:	bls	22d828 <ftello64@plt+0x2268dc>
   1bf00:	stmdals	sl, {r0, r1, r3, r5, r9, sl, lr}
   1bf04:	andls	pc, r0, r7, asr #17
   1bf08:			; <UNDEFINED> instruction: 0xff2cf7f2
   1bf0c:	strmi	r4, [r1], pc, asr #12
   1bf10:			; <UNDEFINED> instruction: 0xf0402800
   1bf14:			; <UNDEFINED> instruction: 0xf8dd80d6
   1bf18:	andcs	r8, r7, #36	; 0x24
   1bf1c:	ldrmi	r4, [r1], -r3, lsl #12
   1bf20:			; <UNDEFINED> instruction: 0xf7ea4640
   1bf24:	strmi	lr, [r1], r0, asr #21
   1bf28:			; <UNDEFINED> instruction: 0xf0402800
   1bf2c:	stmdavs	sl!, {r1, r5, r6, r7, pc}
   1bf30:			; <UNDEFINED> instruction: 0xf8d89d08
   1bf34:	stmdavs	r9!, {}	; <UNPREDICTABLE>
   1bf38:	svc	0x00e4f7e9
   1bf3c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1bf40:	sbcshi	pc, r7, r0, asr #32
   1bf44:			; <UNDEFINED> instruction: 0xf7ea6828
   1bf48:	ldmdavs	r7!, {r2, r3, r5, r6, fp, sp, lr, pc}
   1bf4c:	andls	pc, r0, r5, asr #17
   1bf50:	ldrtmi	r3, [r8], -r8, lsl #14
   1bf54:	cdp	7, 11, cr15, cr2, cr9, {7}
   1bf58:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1bf5c:	rschi	pc, r6, r0
   1bf60:			; <UNDEFINED> instruction: 0x46016836
   1bf64:	ldrtmi	r9, [sl], -fp, lsl #22
   1bf68:	ldmdavs	fp, {r0, r3, fp, ip, pc}
   1bf6c:	strls	r6, [r0], -r0, lsl #16
   1bf70:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf74:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1bf78:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1bf7c:	ldmdavs	r0!, {r0, r1, r3, r9, sl, fp, ip, pc}
   1bf80:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf84:			; <UNDEFINED> instruction: 0xf8c69b09
   1bf88:	ldmdavs	r8, {ip, pc}
   1bf8c:	cdp	7, 14, cr15, cr6, cr10, {7}
   1bf90:	ldrdcc	lr, [r9], -sp
   1bf94:			; <UNDEFINED> instruction: 0x4629463a
   1bf98:	andls	pc, r0, r3, asr #17
   1bf9c:			; <UNDEFINED> instruction: 0xff6cf7f2
   1bfa0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1bfa4:	adcshi	pc, r0, r0, asr #32
   1bfa8:	ldmdavs	r9, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   1bfac:	ldmdbvs	sl, {r3, r4, r9, sl, lr}
   1bfb0:	tstcc	r1, fp, asr r9
   1bfb4:	andvs	r3, r1, r1, lsl #4
   1bfb8:	tstvs	r2, r1, lsl #6
   1bfbc:			; <UNDEFINED> instruction: 0xf8db6143
   1bfc0:	str	r9, [r2], -r0
   1bfc4:	ldrbt	r2, [sl], -r0, lsl #10
   1bfc8:	ldrb	r2, [lr, #1280]!	; 0x500
   1bfcc:	bcs	457834 <ftello64@plt+0x4508e8>
   1bfd0:	mrc	6, 0, r4, cr8, cr0, {1}
   1bfd4:			; <UNDEFINED> instruction: 0xf7ea1a90
   1bfd8:	smlabtcs	r0, ip, sl, lr
   1bfdc:			; <UNDEFINED> instruction: 0x464a4633
   1bfe0:	tstls	r0, r0, lsr r6
   1bfe4:	svc	0x00ccf7e9
   1bfe8:	bne	fe457854 <ftello64@plt+0xfe450908>
   1bfec:			; <UNDEFINED> instruction: 0x46304632
   1bff0:	cdp	7, 13, cr15, cr8, cr10, {7}
   1bff4:	ldrtmi	r9, [r0], -lr, lsl #18
   1bff8:	cdp	7, 9, cr15, cr4, cr9, {7}
   1bffc:			; <UNDEFINED> instruction: 0xf43f2800
   1c000:	ldmdami	ip, {r0, r2, r3, r4, r8, r9, sl, fp, sp, pc}^
   1c004:			; <UNDEFINED> instruction: 0xf0114478
   1c008:	ldrtmi	pc, [r9], -r9, lsr #25	; <UNPREDICTABLE>
   1c00c:	ldrtmi	r4, [r0], -r2, asr #12
   1c010:	cdp	7, 12, cr15, cr8, cr10, {7}
   1c014:	ldrtmi	r9, [r0], -sp, lsl #18
   1c018:	cdp	7, 8, cr15, cr4, cr9, {7}
   1c01c:	ldmdami	r6, {r3, r4, r8, ip, sp, pc}^
   1c020:			; <UNDEFINED> instruction: 0xf0114478
   1c024:	ldmdami	r5, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   1c028:	ldrbtmi	r1, [r8], #-3887	; 0xfffff0d1
   1c02c:	stc2l	0, cr15, [r4], #-68	; 0xffffffbc
   1c030:			; <UNDEFINED> instruction: 0xf7ea4630
   1c034:	cdp	12, 1, cr14, cr8, cr10, {3}
   1c038:			; <UNDEFINED> instruction: 0xf7ea0a90
   1c03c:	cdp	12, 1, cr14, cr8, cr6, {3}
   1c040:			; <UNDEFINED> instruction: 0xf7ea0a10
   1c044:	strbmi	lr, [r8], -r2, ror #24
   1c048:	mrrc	7, 14, pc, lr, cr10	; <UNPREDICTABLE>
   1c04c:	ldreq	pc, [ip], -r5, lsl #2
   1c050:	svceq	0x0004f857
   1c054:	mrrc	7, 14, pc, r8, cr10	; <UNPREDICTABLE>
   1c058:	ldrhle	r4, [r9, #39]!	; 0x27
   1c05c:			; <UNDEFINED> instruction: 0xf04f4628
   1c060:			; <UNDEFINED> instruction: 0xf7e90907
   1c064:			; <UNDEFINED> instruction: 0xf2c0efde
   1c068:	strcs	r3, [r0, #-2304]	; 0xfffff700
   1c06c:	stmdami	r4, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}^
   1c070:	movwls	r2, #49921	; 0xc301
   1c074:			; <UNDEFINED> instruction: 0xf0114478
   1c078:			; <UNDEFINED> instruction: 0xe675fc71
   1c07c:	blls	32e188 <ftello64@plt+0x32723c>
   1c080:	movwcc	r4, #5240	; 0x1478
   1c084:			; <UNDEFINED> instruction: 0xf011930c
   1c088:			; <UNDEFINED> instruction: 0xe6b7fc37
   1c08c:	blls	32e18c <ftello64@plt+0x327240>
   1c090:	movwcc	r4, #5240	; 0x1478
   1c094:			; <UNDEFINED> instruction: 0xf011930c
   1c098:	ldr	pc, [sl], r1, ror #24
   1c09c:	bl	bda04c <ftello64@plt+0xbd3100>
   1c0a0:			; <UNDEFINED> instruction: 0xf43f2800
   1c0a4:	addlt	sl, r0, #14784	; 0x39c0
   1c0a8:	stmdbvc	r0, {r6, ip, sp, lr, pc}^
   1c0ac:			; <UNDEFINED> instruction: 0x4648e57b
   1c0b0:			; <UNDEFINED> instruction: 0xf7ea2500
   1c0b4:	strmi	lr, [r1], -lr, lsl #27
   1c0b8:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   1c0bc:	mcrr2	0, 1, pc, lr, cr1	; <UNPREDICTABLE>
   1c0c0:			; <UNDEFINED> instruction: 0xf7eae583
   1c0c4:	ldrtmi	lr, [sp], -r6, lsl #27
   1c0c8:	ldmdami	r1!, {r0, r9, sl, lr}
   1c0cc:			; <UNDEFINED> instruction: 0xf0114478
   1c0d0:	ldrb	pc, [sl, #-3141]!	; 0xfffff3bb	; <UNPREDICTABLE>
   1c0d4:			; <UNDEFINED> instruction: 0xf04f482f
   1c0d8:	vmul.f<illegal width 8>	d16, d0, d1[0]
   1c0dc:	ldrbtmi	r3, [r8], #-2304	; 0xfffff700
   1c0e0:	ldc2	0, cr15, [ip], #-68	; 0xffffffbc
   1c0e4:	stmdami	ip!, {r0, r4, r5, r6, r8, sl, sp, lr, pc}
   1c0e8:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   1c0ec:	ldc2	0, cr15, [r6], #-68	; 0xffffffbc
   1c0f0:	ldrtmi	lr, [sp], -fp, ror #10
   1c0f4:	stmdami	r9!, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
   1c0f8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c0fc:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c100:			; <UNDEFINED> instruction: 0xf0114478
   1c104:	strb	pc, [r0, #-3115]!	; 0xfffff3d5	; <UNPREDICTABLE>
   1c108:	vhsub.s8	d27, d24, d2
   1c10c:	addsmi	r0, sl, #-1946157056	; 0x8c000000
   1c110:	cfldrdge	mvd15, [fp, #-508]	; 0xfffffe04
   1c114:	ldmdavs	r9, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   1c118:	ldmdbvs	sl, {r3, r4, r9, sl, lr}
   1c11c:			; <UNDEFINED> instruction: 0x3101699b
   1c120:	andvs	r3, r1, r1, lsl #4
   1c124:	tstvs	r2, r1, lsl #6
   1c128:	strb	r6, [r8, -r3, lsl #3]
   1c12c:	b	ff9da0dc <ftello64@plt+0xff9d3190>
   1c130:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1c134:	cfstrdge	mvd15, [r9, #-252]	; 0xffffff04
   1c138:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c13c:			; <UNDEFINED> instruction: 0xf7e9e545
   1c140:	svclt	0x0000efc8
   1c144:	andeq	r2, r4, r4, lsr #28
   1c148:	andeq	r0, r0, r4, ror #12
   1c14c:	andeq	fp, r2, r2, asr r1
   1c150:	andeq	r2, r4, lr, lsl #26
   1c154:	andeq	fp, r2, lr, lsl #8
   1c158:	ldrdeq	fp, [r2], -r8
   1c15c:	strdeq	fp, [r2], -r2
   1c160:	andeq	fp, r2, sl, asr #7
   1c164:	andeq	r0, r0, r7, lsr r9
   1c168:	muleq	r2, lr, r3
   1c16c:			; <UNDEFINED> instruction: 0x0002b3b6
   1c170:	andeq	r7, r2, lr, asr r2
   1c174:	andeq	fp, r2, r0, ror #2
   1c178:	andeq	fp, r2, r4, ror #2
   1c17c:	andeq	fp, r2, r6, ror r1
   1c180:	andeq	fp, r2, r8, lsl #1
   1c184:	andeq	fp, r2, r8, asr #1
   1c188:	muleq	r2, ip, r0
   1c18c:	andeq	fp, r2, r6, lsl #2
   1c190:	andeq	fp, r2, r8, asr #2
   1c194:	andeq	sl, r2, lr, ror #31
   1c198:	andeq	fp, r2, r2, lsl #2
   1c19c:	andeq	r7, r2, r8, lsl r0
   1c1a0:	ldrbmi	lr, [r0, sp, lsr #18]!
   1c1a4:	ldrmi	r4, [r6], -pc, lsl #12
   1c1a8:	bmi	1e2d9f4 <ftello64@plt+0x1e26aa8>
   1c1ac:	blmi	1e2dc14 <ftello64@plt+0x1e26cc8>
   1c1b0:	ldrbtmi	fp, [sl], #-136	; 0xffffff78
   1c1b4:			; <UNDEFINED> instruction: 0xf8df4605
   1c1b8:	ldmpl	r3, {r2, r3, r4, r6, r7, r8, ip, pc}^
   1c1bc:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   1c1c0:			; <UNDEFINED> instruction: 0xf04f9307
   1c1c4:			; <UNDEFINED> instruction: 0xf7f90300
   1c1c8:	strmi	pc, [r4], -r3, asr #24
   1c1cc:	cmple	r0, r0, lsl #16
   1c1d0:	blcs	36a84 <ftello64@plt+0x2fb38>
   1c1d4:	blge	1906d8 <ftello64@plt+0x18978c>
   1c1d8:	ldrtmi	r2, [r1], -r0, lsl #4
   1c1dc:			; <UNDEFINED> instruction: 0xf7ef4628
   1c1e0:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1c1e4:	blls	1907e0 <ftello64@plt+0x189894>
   1c1e8:	blcs	40208 <ftello64@plt+0x392bc>
   1c1ec:	addhi	pc, fp, r0
   1c1f0:	ldrtmi	r4, [r1], -r2, lsl #12
   1c1f4:			; <UNDEFINED> instruction: 0xf7ff4628
   1c1f8:	tstlt	r7, r1, asr ip	; <UNPREDICTABLE>
   1c1fc:	movwcc	r6, #6331	; 0x18bb
   1c200:	blmi	19744f4 <ftello64@plt+0x196d5a8>
   1c204:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1c208:	blcs	7637c <ftello64@plt+0x6f430>
   1c20c:	addhi	pc, sp, r0, asr #6
   1c210:	blcs	42e2c <ftello64@plt+0x3bee0>
   1c214:	addshi	pc, r0, r0
   1c218:	svceq	0x0000f1b8
   1c21c:	addshi	pc, r4, r0
   1c220:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   1c224:	blx	1a58272 <ftello64@plt+0x1a51326>
   1c228:	ldrtmi	sl, [r1], -r6, lsl #20
   1c22c:			; <UNDEFINED> instruction: 0xf7f74628
   1c230:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
   1c234:			; <UNDEFINED> instruction: 0xf1b8d14a
   1c238:	stcls	15, cr0, [r6], {49}	; 0x31
   1c23c:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   1c240:	addshi	pc, r5, r0
   1c244:	strtmi	r4, [r8], -r2, lsr #12
   1c248:			; <UNDEFINED> instruction: 0xf7ff2100
   1c24c:	stmdals	r6, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c250:	stc	7, cr15, [lr, #-932]!	; 0xfffffc5c
   1c254:	bmi	14d4344 <ftello64@plt+0x14cd3f8>
   1c258:	andls	r4, r3, r3, lsl #12
   1c25c:	andls	r4, r2, r1, lsr r6
   1c260:	andls	r4, r1, sl, ror r4
   1c264:	strls	r4, [r0], #-1576	; 0xfffff9d8
   1c268:	blx	ffcda254 <ftello64@plt+0xffcd3308>
   1c26c:	stmdacs	r0, {r2, r9, sl, lr}
   1c270:	bvs	a5053c <ftello64@plt+0xa495f0>
   1c274:	bvc	2019bb8 <ftello64@plt+0x2012c6c>
   1c278:	beq	2d6a90 <ftello64@plt+0x2cfb44>
   1c27c:			; <UNDEFINED> instruction: 0xf1bab988
   1c280:	adcle	r0, r8, r9, lsr pc
   1c284:	andcs	r4, r5, #1163264	; 0x11c000
   1c288:			; <UNDEFINED> instruction: 0xf7e94479
   1c28c:			; <UNDEFINED> instruction: 0xf011ef0a
   1c290:	ldmdblt	pc!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1c294:			; <UNDEFINED> instruction: 0xf1a2b2a2
   1c298:	blx	fec9cb30 <ftello64@plt+0xfec95be4>
   1c29c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1c2a0:	stmdbmi	r1, {r4, sp, lr, pc}^
   1c2a4:	andcs	r2, r0, r5, lsl #4
   1c2a8:			; <UNDEFINED> instruction: 0xf7e94479
   1c2ac:			; <UNDEFINED> instruction: 0xf011eefa
   1c2b0:	tstlt	r7, r5, asr fp	; <UNPREDICTABLE>
   1c2b4:	movwcc	r6, #6395	; 0x18fb
   1c2b8:			; <UNDEFINED> instruction: 0xf1ba60fb
   1c2bc:	svclt	0x00080f39
   1c2c0:	mvnle	r2, r2, lsl #4
   1c2c4:			; <UNDEFINED> instruction: 0x46284631
   1c2c8:	blx	fe6da2ce <ftello64@plt+0xfe6d3382>
   1c2cc:	blmi	c2ebb0 <ftello64@plt+0xc27c64>
   1c2d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c2d4:	blls	1f6344 <ftello64@plt+0x1ef3f8>
   1c2d8:	cmple	r5, sl, asr r0
   1c2dc:	pop	{r3, ip, sp, pc}
   1c2e0:	ldmdbmi	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c2e4:	andcs	r2, r0, r5, lsl #4
   1c2e8:			; <UNDEFINED> instruction: 0xf7e94479
   1c2ec:			; <UNDEFINED> instruction: 0xf011eeda
   1c2f0:	tstlt	r7, r5, lsr fp	; <UNPREDICTABLE>
   1c2f4:	movwcc	r6, #6395	; 0x18fb
   1c2f8:			; <UNDEFINED> instruction: 0x463160fb
   1c2fc:	andcs	r4, r4, #40, 12	; 0x2800000
   1c300:	blx	1fda306 <ftello64@plt+0x1fd33ba>
   1c304:	andcs	lr, r1, #59244544	; 0x3880000
   1c308:			; <UNDEFINED> instruction: 0x46284631
   1c30c:	blx	ff1da312 <ftello64@plt+0xff1d33c6>
   1c310:			; <UNDEFINED> instruction: 0xf43f2f00
   1c314:	ldmdavs	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1c318:	rsbsvs	r3, fp, r1, lsl #6
   1c31c:			; <UNDEFINED> instruction: 0xf8594b1e
   1c320:	ldmdavs	fp, {r0, r1, ip, sp}^
   1c324:			; <UNDEFINED> instruction: 0xf73f2b01
   1c328:	blcs	480fc <ftello64@plt+0x411b0>
   1c32c:	svcge	0x007cf43f
   1c330:	blcs	42f4c <ftello64@plt+0x3c000>
   1c334:	svcge	0x0078f47f
   1c338:	svceq	0x0000f1b8
   1c33c:	ldmdami	sp, {r1, r4, ip, lr, pc}
   1c340:			; <UNDEFINED> instruction: 0xf0114478
   1c344:			; <UNDEFINED> instruction: 0xe76ffad9
   1c348:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   1c34c:	blx	ff558398 <ftello64@plt+0xff55144c>
   1c350:	ldrtmi	sl, [r1], -r6, lsl #20
   1c354:			; <UNDEFINED> instruction: 0xf7f74628
   1c358:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1c35c:	stflsd	f5, [r6], {182}	; 0xb6
   1c360:	strb	r2, [pc, -r1, lsl #6]!
   1c364:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1c368:	blx	ff1d83b4 <ftello64@plt+0xff1d1468>
   1c36c:	ldmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c370:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1c374:	cdp	7, 9, cr15, cr4, cr9, {7}
   1c378:	blx	ffc583c4 <ftello64@plt+0xffc51478>
   1c37c:	strtmi	r4, [r8], -r1, lsr #12
   1c380:			; <UNDEFINED> instruction: 0xf7ff2203
   1c384:			; <UNDEFINED> instruction: 0xe762fb3d
   1c388:	cdp	7, 10, cr15, cr2, cr9, {7}
   1c38c:	andeq	r2, r4, r6, ror r7
   1c390:	andeq	r0, r0, r4, ror #12
   1c394:	andeq	r2, r4, ip, ror #14
   1c398:	andeq	r0, r0, ip, asr #13
   1c39c:	andeq	fp, r2, r2, asr r0
   1c3a0:	andeq	sp, r2, r4, asr r4
   1c3a4:	andeq	fp, r2, ip, asr #32
   1c3a8:	andeq	fp, r2, ip, lsr #32
   1c3ac:	andeq	r2, r4, r8, asr r6
   1c3b0:	ldrdeq	sl, [r2], -r0
   1c3b4:	andeq	sl, r2, r8, asr pc
   1c3b8:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   1c3bc:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   1c3c0:	andeq	r8, r2, lr, asr #7
   1c3c4:	svcmi	0x00f0e92d
   1c3c8:	ldrmi	r4, [r0], -r6, lsl #12
   1c3cc:	blmi	fe3aee08 <ftello64@plt+0xfe3a7ebc>
   1c3d0:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   1c3d4:	addlt	r4, r9, sp, lsl #19
   1c3d8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1c3dc:	movwls	r6, #30747	; 0x781b
   1c3e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c3e4:	movwls	r2, #8960	; 0x2300
   1c3e8:	movwcc	lr, #18893	; 0x49cd
   1c3ec:	svc	0x00c4f7e9
   1c3f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1c3f4:	rschi	pc, r7, r0
   1c3f8:	ldrdcc	lr, [fp, -r6]
   1c3fc:	blcc	36ecc <ftello64@plt+0x2ff80>
   1c400:	movwcs	fp, #7960	; 0x1f18
   1c404:	svclt	0x00182900
   1c408:	bcs	24818 <ftello64@plt+0x1d8cc>
   1c40c:	addshi	pc, sp, r0, asr #32
   1c410:	stmdage	r2, {r0, r3, r4, r8, r9, lr}
   1c414:			; <UNDEFINED> instruction: 0xf041ab03
   1c418:	strbmi	r0, [sl], -r8, lsl #2
   1c41c:			; <UNDEFINED> instruction: 0xf870f020
   1c420:	stmdacs	r0, {r7, r9, sl, lr}
   1c424:	sbchi	pc, r1, r0, asr #32
   1c428:	ldrdge	pc, [r4, #143]!	; 0x8f
   1c42c:	ldrdlt	pc, [r4, #143]!	; 0x8f
   1c430:			; <UNDEFINED> instruction: 0xf8cd44fa
   1c434:	ldrbtmi	r9, [fp], #4
   1c438:	stmdage	r4, {r2, r5, sp, lr, pc}
   1c43c:	stmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c440:	stmdacs	r0, {r2, r9, sl, lr}
   1c444:	adchi	pc, lr, r0, asr #32
   1c448:	ldrdne	lr, [r3], -sp
   1c44c:	stmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c450:	stmdacs	r0, {r2, r9, sl, lr}
   1c454:	adchi	pc, r6, r0, asr #32
   1c458:	strtmi	r6, [r3], -r8, lsr #16
   1c45c:	strtmi	r9, [r9], -r4, lsl #20
   1c460:	ldrtmi	r1, [r0], -r7, asr #24
   1c464:			; <UNDEFINED> instruction: 0xf04f602f
   1c468:			; <UNDEFINED> instruction: 0xf7ff0801
   1c46c:	andcs	pc, r0, #2448	; 0x990
   1c470:	ldrmi	r9, [r1], -r3, lsl #16
   1c474:	ldcl	7, cr15, [sl, #932]	; 0x3a4
   1c478:			; <UNDEFINED> instruction: 0xf0209802
   1c47c:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
   1c480:	addshi	pc, r0, r0, asr #32
   1c484:	strcs	r9, [r0], #-2053	; 0xfffff7fb
   1c488:	ldc	7, cr15, [r2], {234}	; 0xea
   1c48c:	strls	r9, [r5], #-2052	; 0xfffff7fc
   1c490:	stc	7, cr15, [lr], {233}	; 0xe9
   1c494:	strls	r9, [r4], #-2051	; 0xfffff7fd
   1c498:	svc	0x00ccf7e9
   1c49c:	andsle	r2, r4, r2, lsl #16
   1c4a0:	andle	r2, r8, r7, lsl #16
   1c4a4:	sbcle	r2, r8, r0, lsl #16
   1c4a8:	ldrtcs	r4, [sl], #-1616	; 0xfffff9b0
   1c4ac:	blx	15d84f8 <ftello64@plt+0x15d15ac>
   1c4b0:	strcc	pc, [r0], #-704	; 0xfffffd40
   1c4b4:	stmdbls	r3, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1c4b8:	ldrtmi	r4, [r0], -sl, lsr #12
   1c4bc:	blx	6da4c2 <ftello64@plt+0x6d3576>
   1c4c0:	svclt	0x00081e04
   1c4c4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c4c8:	stmdage	r5, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1c4cc:	b	ff4da47c <ftello64@plt+0xff4d3530>
   1c4d0:	stmdacs	r0, {r2, r9, sl, lr}
   1c4d4:	strmi	sp, [r2], -r6, ror #2
   1c4d8:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   1c4dc:	svc	0x00dcf7e9
   1c4e0:	stmdacs	r0, {r2, r9, sl, lr}
   1c4e4:	addhi	pc, r1, r0, asr #32
   1c4e8:	and	sl, r1, r6, lsl #30
   1c4ec:	andle	r2, lr, r6, lsl #22
   1c4f0:	ldrtmi	r9, [r9], -r5, lsl #16
   1c4f4:	bl	ffbda4a4 <ftello64@plt+0xffbd3558>
   1c4f8:	bllt	122dd10 <ftello64@plt+0x1226dc4>
   1c4fc:	blcs	14311c <ftello64@plt+0x13c1d0>
   1c500:			; <UNDEFINED> instruction: 0x4658d1f4
   1c504:			; <UNDEFINED> instruction: 0xf9f8f011
   1c508:	blcs	1c3128 <ftello64@plt+0x1bc1dc>
   1c50c:			; <UNDEFINED> instruction: 0x2700d1f0
   1c510:			; <UNDEFINED> instruction: 0xe00d46b9
   1c514:	movwcs	r6, #2089	; 0x829
   1c518:	mcrrne	7, 0, r3, r8, cr1
   1c51c:	eorvs	r4, r8, r9, lsr #12
   1c520:			; <UNDEFINED> instruction: 0xf7ff4630
   1c524:	stmdals	r4, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1c528:	bl	ff0da4d4 <ftello64@plt+0xff0d3588>
   1c52c:	andsls	pc, r0, sp, asr #17
   1c530:	ldrtmi	r9, [r9], -r5, lsl #16
   1c534:	stcl	7, cr15, [r2], #-936	; 0xfffffc58
   1c538:	andls	r4, r4, r2, lsl #12
   1c53c:	mvnle	r2, r0, lsl #16
   1c540:	eorsle	r2, fp, r0, lsl #30
   1c544:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c548:			; <UNDEFINED> instruction: 0xf043e791
   1c54c:	ldrb	r0, [pc, -r4, lsl #6]
   1c550:	ldrdls	pc, [r4], -sp
   1c554:	bl	f5a504 <ftello64@plt+0xf535b8>
   1c558:	stmdami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   1c55c:			; <UNDEFINED> instruction: 0xf0114478
   1c560:			; <UNDEFINED> instruction: 0xf1b8f9fd
   1c564:	andle	r0, r5, r0, lsl #30
   1c568:			; <UNDEFINED> instruction: 0xf643b2a2
   1c56c:	addsmi	r7, sl, #-67108861	; 0xfc000003
   1c570:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   1c574:			; <UNDEFINED> instruction: 0xf7ea9805
   1c578:	stmdals	r4, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   1c57c:	bl	fe65a528 <ftello64@plt+0xfe6535dc>
   1c580:			; <UNDEFINED> instruction: 0xf0209802
   1c584:	strbmi	pc, [r8], -pc, asr #16	; <UNPREDICTABLE>
   1c588:	svc	0x000af7e9
   1c58c:	blmi	7aee20 <ftello64@plt+0x7a7ed4>
   1c590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c594:	blls	1f6604 <ftello64@plt+0x1ef6b8>
   1c598:	teqle	r0, sl, asr r0
   1c59c:	andlt	r4, r9, r0, lsr #12
   1c5a0:	svchi	0x00f0e8bd
   1c5a4:	ldrdls	pc, [r4], -sp
   1c5a8:			; <UNDEFINED> instruction: 0xf7eae7db
   1c5ac:			; <UNDEFINED> instruction: 0x4644eb12
   1c5b0:	ldmdami	fp, {r0, r9, sl, lr}
   1c5b4:			; <UNDEFINED> instruction: 0xf0114478
   1c5b8:			; <UNDEFINED> instruction: 0xe7dbf9d1
   1c5bc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   1c5c0:			; <UNDEFINED> instruction: 0xf9ccf011
   1c5c4:			; <UNDEFINED> instruction: 0xf7eae753
   1c5c8:			; <UNDEFINED> instruction: 0x464ce89a
   1c5cc:	addlt	fp, r0, #16, 2
   1c5d0:	strbvc	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1c5d4:	stmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c5d8:			; <UNDEFINED> instruction: 0xf7e96800
   1c5dc:			; <UNDEFINED> instruction: 0x4601ef52
   1c5e0:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   1c5e4:			; <UNDEFINED> instruction: 0xf9baf011
   1c5e8:			; <UNDEFINED> instruction: 0xf8dde7c4
   1c5ec:			; <UNDEFINED> instruction: 0xf7ea9004
   1c5f0:			; <UNDEFINED> instruction: 0x4601eaf0
   1c5f4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   1c5f8:			; <UNDEFINED> instruction: 0xf9b0f011
   1c5fc:			; <UNDEFINED> instruction: 0xf7e9e7b1
   1c600:	svclt	0x0000ed68
   1c604:	andeq	r2, r4, r6, asr r5
   1c608:	andeq	r0, r0, r4, ror #12
   1c60c:	strdeq	r4, [r2], -r6
   1c610:	andeq	sl, r2, r8, lsl #30
   1c614:	andeq	sl, r2, lr, asr #29
   1c618:			; <UNDEFINED> instruction: 0x00029ab8
   1c61c:	muleq	r4, r8, r3
   1c620:	strdeq	r9, [r2], -r4
   1c624:	andeq	sl, r2, r2, ror #26
   1c628:	andeq	r9, r2, lr, lsr #19
   1c62c:	andeq	r9, r2, sl, ror #19
   1c630:			; <UNDEFINED> instruction: 0x4616b570
   1c634:	addlt	r4, r2, r0, lsr #20
   1c638:	strmi	r4, [r4], -r0, lsr #22
   1c63c:			; <UNDEFINED> instruction: 0x4668447a
   1c640:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   1c644:	movwls	r6, #6171	; 0x181b
   1c648:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c64c:	ldmda	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c650:	stmdavs	r3!, {r3, r5, r6, r8, ip, sp, pc}
   1c654:	bmi	6c8b88 <ftello64@plt+0x6c1c3c>
   1c658:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   1c65c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c660:	subsmi	r9, sl, r1, lsl #22
   1c664:	andlt	sp, r2, r6, lsr #2
   1c668:	eorvs	fp, r0, r0, ror sp
   1c66c:			; <UNDEFINED> instruction: 0x4629e7f3
   1c670:	ldrtmi	r9, [r2], -r0, lsl #16
   1c674:	bl	ff25a624 <ftello64@plt+0xff2536d8>
   1c678:	cmnlt	r8, r5, lsl #12
   1c67c:	b	fea5a62c <ftello64@plt+0xfea536e0>
   1c680:	ldmdami	r0, {r0, r9, sl, lr}
   1c684:			; <UNDEFINED> instruction: 0xf0114478
   1c688:	stmdavs	r3!, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   1c68c:	eorvs	fp, r5, r3, lsl #18
   1c690:			; <UNDEFINED> instruction: 0xf7e99800
   1c694:	ldrb	lr, [lr, lr, lsl #22]
   1c698:	ldrdne	lr, [r1], -r4
   1c69c:	tstlt	r1, r0, lsl #20
   1c6a0:	movwcc	r6, #6155	; 0x180b
   1c6a4:	movwcs	r6, #11
   1c6a8:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1c6ac:			; <UNDEFINED> instruction: 0xf7e99800
   1c6b0:	ldrb	lr, [r0, r0, lsl #22]
   1c6b4:	stc	7, cr15, [ip, #-932]	; 0xfffffc5c
   1c6b8:	andeq	r2, r4, ip, ror #5
   1c6bc:	andeq	r0, r0, r4, ror #12
   1c6c0:	andeq	r2, r4, lr, asr #5
   1c6c4:	andeq	r6, r2, ip, asr r2
   1c6c8:	strdlt	fp, [r9], #80	; 0x50	; <UNPREDICTABLE>
   1c6cc:	strmi	r4, [r6], -fp, asr #24
   1c6d0:	ldrbtmi	r4, [ip], #-2635	; 0xfffff5b5
   1c6d4:	stmiapl	r2!, {r0, r1, r3, r6, r8, r9, fp, lr}
   1c6d8:			; <UNDEFINED> instruction: 0x460c447b
   1c6dc:	rsbls	r6, r7, #1179648	; 0x120000
   1c6e0:	andeq	pc, r0, #79	; 0x4f
   1c6e4:	ldmpl	fp, {r3, r6, r9, fp, lr}
   1c6e8:	stccs	8, cr6, [r0, #-628]	; 0xfffffd8c
   1c6ec:	stmiavs	r3!, {r0, r2, r3, r5, ip, lr, pc}^
   1c6f0:	ldrdcs	lr, [r5, -r4]
   1c6f4:	stmdbvs	r7!, {r8, sl, sp}
   1c6f8:	stmiavs	r0!, {r0, r1, r3, r8, ip, pc}
   1c6fc:	ldmib	r4, {r1, r3, r9, ip, pc}^
   1c700:	sfmge	f1, 4, [pc], {-0}
   1c704:	blmi	1081340 <ftello64@plt+0x107a3f4>
   1c708:	strtmi	r9, [r0], -r4
   1c70c:	andls	r4, r2, #2063597568	; 0x7b000000
   1c710:	vst4.8	{d25,d27,d29,d31}, [pc], r0
   1c714:	smlatbcs	r1, pc, r2, r7	; <UNPREDICTABLE>
   1c718:	stmib	sp, {r0, r3, r8, r9, sl, ip, pc}^
   1c71c:	stmib	sp, {r0, r1, r2, r8, sl, ip, lr}^
   1c720:	strls	r5, [r3, #-1285]	; 0xfffffafb
   1c724:	strls	r9, [ip, #-1281]	; 0xfffffaff
   1c728:	ldmda	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c72c:	ldrtmi	r4, [r0], -r2, lsr #12
   1c730:			; <UNDEFINED> instruction: 0xf7f02121
   1c734:	bmi	ddba98 <ftello64@plt+0xdd4b4c>
   1c738:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   1c73c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c740:	subsmi	r9, sl, r7, ror #22
   1c744:	rsblt	sp, r9, r8, asr r1
   1c748:	ldmdbmi	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1c74c:	strtmi	r2, [r8], -r5, lsl #4
   1c750:			; <UNDEFINED> instruction: 0xf7e94479
   1c754:	stmdavs	r1!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   1c758:			; <UNDEFINED> instruction: 0xf8cef011
   1c75c:	blcs	368f0 <ftello64@plt+0x2f9a4>
   1c760:	stmiavs	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}
   1c764:	stmdbvs	r3!, {r0, r1, r7, r8, r9, fp, ip, sp, pc}
   1c768:	stmdbvs	r3!, {r0, r1, r5, r8, r9, fp, ip, sp, pc}^
   1c76c:	stmibvs	r3!, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
   1c770:	stmiavs	r3!, {r0, r1, r5, r6, r8, fp, ip, sp, pc}^
   1c774:	adcsle	r2, fp, r0, lsl #22
   1c778:	andcs	r4, r5, #638976	; 0x9c000
   1c77c:	ldrbtmi	r2, [r9], #-0
   1c780:	stc	7, cr15, [lr], {233}	; 0xe9
   1c784:			; <UNDEFINED> instruction: 0xf01168e1
   1c788:			; <UNDEFINED> instruction: 0xe7b0f8b7
   1c78c:	andcs	r4, r5, #573440	; 0x8c000
   1c790:	ldrbtmi	r2, [r9], #-0
   1c794:	stc	7, cr15, [r4], {233}	; 0xe9
   1c798:			; <UNDEFINED> instruction: 0xf01169a1
   1c79c:	strb	pc, [r8, sp, lsr #17]!	; <UNPREDICTABLE>
   1c7a0:	andcs	r4, r5, #507904	; 0x7c000
   1c7a4:	ldrbtmi	r2, [r9], #-0
   1c7a8:	ldcl	7, cr15, [sl], #-932	; 0xfffffc5c
   1c7ac:			; <UNDEFINED> instruction: 0xf0116961
   1c7b0:	ldrb	pc, [ip, r3, lsr #17]	; <UNPREDICTABLE>
   1c7b4:	andcs	r4, r5, #442368	; 0x6c000
   1c7b8:	ldrbtmi	r2, [r9], #-0
   1c7bc:	ldcl	7, cr15, [r0], #-932	; 0xfffffc5c
   1c7c0:			; <UNDEFINED> instruction: 0xf0116921
   1c7c4:	bfi	pc, r9, (invalid: 17:16)	; <UNPREDICTABLE>
   1c7c8:	andcs	r4, r5, #376832	; 0x5c000
   1c7cc:	ldrbtmi	r2, [r9], #-0
   1c7d0:	stcl	7, cr15, [r6], #-932	; 0xfffffc5c
   1c7d4:			; <UNDEFINED> instruction: 0xf01168a1
   1c7d8:	strb	pc, [r4, pc, lsl #17]	; <UNPREDICTABLE>
   1c7dc:	andcs	r4, r5, #311296	; 0x4c000
   1c7e0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c7e4:	mrrc	7, 14, pc, ip, cr9	; <UNPREDICTABLE>
   1c7e8:			; <UNDEFINED> instruction: 0xf0116861
   1c7ec:	ldmdami	r0, {r0, r2, r7, fp, ip, sp, lr, pc}
   1c7f0:			; <UNDEFINED> instruction: 0xf0114478
   1c7f4:	ldr	pc, [r4, pc, lsr #19]!
   1c7f8:	stcl	7, cr15, [sl], #-932	; 0xfffffc5c
   1c7fc:	andeq	r2, r4, r6, asr r2
   1c800:	andeq	r0, r0, r4, ror #12
   1c804:	andeq	r2, r4, r0, asr r2
   1c808:	andeq	r0, r0, ip, asr #13
   1c80c:	andeq	sl, r2, r0, lsr sp
   1c810:	andeq	r2, r4, lr, ror #3
   1c814:	andeq	sl, r2, r0, lsl ip
   1c818:	muleq	r2, lr, ip
   1c81c:	andeq	sl, r2, sl, ror #24
   1c820:	andeq	sl, r2, r6, lsr ip
   1c824:	andeq	sl, r2, r2, lsl #24
   1c828:	andeq	sl, r2, lr, asr #23
   1c82c:	muleq	r2, lr, fp
   1c830:	strdeq	pc, [r2], -r4
   1c834:	svcmi	0x00f0e92d
   1c838:	stmibmi	r7!, {r1, r3, r7, r9, sl, lr}
   1c83c:	blmi	fea08b28 <ftello64@plt+0xfea01bdc>
   1c840:	ldrbtmi	sl, [r9], #-3083	; 0xfffff3f5
   1c844:	stmiapl	fp, {r0, r2, r9, sl, lr}^
   1c848:	teqls	r7, #1769472	; 0x1b0000
   1c84c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c850:	rsbvs	r2, r3, r0, lsl #6
   1c854:	stmib	r4, {r0, r1, r3, r8, r9, ip, pc}^
   1c858:	stmib	r4, {r1, r8, r9, ip, sp}^
   1c85c:			; <UNDEFINED> instruction: 0x61a33304
   1c860:			; <UNDEFINED> instruction: 0xf0002a00
   1c864:	movwls	r8, #37040	; 0x90b0
   1c868:			; <UNDEFINED> instruction: 0xf968f7ee
   1c86c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1c870:	sbcshi	pc, r8, r0
   1c874:			; <UNDEFINED> instruction: 0xf7ee2101
   1c878:	ldmibmi	r9, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
   1c87c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   1c880:	ldcl	7, cr15, [sl, #-932]!	; 0xfffffc5c
   1c884:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1c888:	tsthi	r4, r0	; <UNPREDICTABLE>
   1c88c:			; <UNDEFINED> instruction: 0xf10d4b95
   1c890:	ldrbtmi	r0, [fp], #-2424	; 0xfffff688
   1c894:	blmi	fe5414b4 <ftello64@plt+0xfe53a568>
   1c898:	movwls	r4, #21627	; 0x547b
   1c89c:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   1c8a0:	ldrbmi	r9, [sl], -r4, lsl #6
   1c8a4:	strbmi	r2, [r8], -r3, ror #2
   1c8a8:	svc	0x005af7e9
   1c8ac:	rsble	r2, r3, r0, lsl #16
   1c8b0:			; <UNDEFINED> instruction: 0x3078f89d
   1c8b4:	strbmi	fp, [r8], -fp, asr #2
   1c8b8:	cdp	7, 13, cr15, cr0, cr9, {7}
   1c8bc:	ldrmi	sl, [r8], #-2872	; 0xfffff4c8
   1c8c0:	stclcc	8, cr15, [r9], #-64	; 0xffffffc0
   1c8c4:			; <UNDEFINED> instruction: 0xf0402b0a
   1c8c8:	strbmi	r8, [r8], -r1, asr #1
   1c8cc:			; <UNDEFINED> instruction: 0xf8f4f00d
   1c8d0:			; <UNDEFINED> instruction: 0x3078f89d
   1c8d4:	rscle	r2, r4, r0, lsl #22
   1c8d8:	blls	308528 <ftello64@plt+0x3015dc>
   1c8dc:	strbmi	r2, [r8], -r0, lsl #4
   1c8e0:	movwcc	r4, #5689	; 0x1639
   1c8e4:			; <UNDEFINED> instruction: 0xf01e930b
   1c8e8:	strmi	pc, [r0], r1, lsl #16
   1c8ec:			; <UNDEFINED> instruction: 0xf0402800
   1c8f0:			; <UNDEFINED> instruction: 0x46308090
   1c8f4:	blx	fe9da8b6 <ftello64@plt+0xfe9d396a>
   1c8f8:			; <UNDEFINED> instruction: 0x4631463a
   1c8fc:	strtmi	r2, [r8], -r1, lsl #6
   1c900:	blx	feb5a8c2 <ftello64@plt+0xfeb53976>
   1c904:	strbmi	r4, [r1], -r2, asr #12
   1c908:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1c90c:	stmdals	r9, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
   1c910:	stmib	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c914:	ldrtmi	sl, [r0], -r9, lsl #18
   1c918:			; <UNDEFINED> instruction: 0xf7ee9709
   1c91c:			; <UNDEFINED> instruction: 0x4680fa37
   1c920:	cmnle	r7, r0, lsl #16
   1c924:	strmi	r4, [r1], -r2, lsl #12
   1c928:	ldrtmi	sl, [r0], -sl, lsl #22
   1c92c:	blx	135a8ec <ftello64@plt+0x13539a0>
   1c930:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1c934:	addhi	pc, lr, r0, asr #32
   1c938:	andne	lr, r9, #3620864	; 0x374000
   1c93c:	andeq	pc, r2, #18
   1c940:	andcs	sp, r2, #125	; 0x7d
   1c944:	andls	r4, r2, r3, lsl #12
   1c948:	strtmi	r9, [r8], -r0
   1c94c:	andcs	r9, r1, #268435456	; 0x10000000
   1c950:	stc2l	7, cr15, [ip, #-952]!	; 0xfffffc48
   1c954:			; <UNDEFINED> instruction: 0xf0402800
   1c958:	stmdbls	r9, {r2, r4, r7, pc}
   1c95c:	strtmi	r2, [r8], -r1, lsl #4
   1c960:			; <UNDEFINED> instruction: 0xf89cf7ff
   1c964:	ldrbmi	r9, [sl], -ip, lsl #22
   1c968:	strbmi	r2, [r8], -r3, ror #2
   1c96c:	movwls	r3, #49921	; 0xc301
   1c970:	cdp	7, 15, cr15, cr6, cr9, {7}
   1c974:	orrsle	r2, fp, r0, lsl #16
   1c978:			; <UNDEFINED> instruction: 0xf7e94658
   1c97c:			; <UNDEFINED> instruction: 0x4607ebd4
   1c980:			; <UNDEFINED> instruction: 0xf0402800
   1c984:	stmdals	r9, {r0, r1, r2, r7, pc}
   1c988:	ldmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c98c:			; <UNDEFINED> instruction: 0xf7ee4630
   1c990:			; <UNDEFINED> instruction: 0x4658f937
   1c994:	stc	7, cr15, [r4, #-932]	; 0xfffffc5c
   1c998:	strtmi	r4, [r8], -r1, lsr #12
   1c99c:	mrc2	7, 4, pc, cr4, cr15, {7}
   1c9a0:	andcs	fp, r0, r7, ror #3
   1c9a4:	mrc2	0, 4, pc, cr4, cr0, {0}
   1c9a8:	ldmdbmi	r1, {r6, r7, r8, fp, ip, sp, pc}^
   1c9ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1c9b0:	bl	1dda95c <ftello64@plt+0x1dd3a10>
   1c9b4:	ldrtmi	r4, [r8], -r4, lsl #12
   1c9b8:	stmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c9bc:	strtmi	r4, [r0], -r1, lsl #12
   1c9c0:			; <UNDEFINED> instruction: 0xffccf010
   1c9c4:	strtmi	lr, [r1], -sl
   1c9c8:			; <UNDEFINED> instruction: 0xf7ff4652
   1c9cc:			; <UNDEFINED> instruction: 0x4621fcfb
   1c9d0:	strtmi	r4, [r8], -r7, lsl #12
   1c9d4:	mrc2	7, 3, pc, cr8, cr15, {7}
   1c9d8:	mvnle	r2, r0, lsl #30
   1c9dc:	blmi	fef2f8 <ftello64@plt+0xfe83ac>
   1c9e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c9e4:	blls	df6a54 <ftello64@plt+0xdefb08>
   1c9e8:	cmnle	r3, sl, asr r0
   1c9ec:	eorslt	r4, r9, r8, lsr r6
   1c9f0:	svchi	0x00f0e8bd
   1c9f4:	stmia	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c9f8:	stmdals	r4, {r0, r9, sl, lr}
   1c9fc:			; <UNDEFINED> instruction: 0xffaef010
   1ca00:	andcs	r4, r1, #59768832	; 0x3900000
   1ca04:			; <UNDEFINED> instruction: 0xf7fe4628
   1ca08:	blls	3dc9fc <ftello64@plt+0x3d5ab0>
   1ca0c:	movwls	r3, #58113	; 0xe301
   1ca10:	andcs	lr, r0, #18612224	; 0x11c0000
   1ca14:	ldrmi	r4, [r1], -r8, lsr #12
   1ca18:			; <UNDEFINED> instruction: 0xfff2f7fe
   1ca1c:	movwcc	r9, #6926	; 0x1b0e
   1ca20:	ldr	r9, [lr, -lr, lsl #6]!
   1ca24:	andcs	r4, r5, #52, 18	; 0xd0000
   1ca28:	ldrbeq	pc, [r6, -r8, asr #4]	; <UNPREDICTABLE>
   1ca2c:	ldrbtmi	r4, [r9], #-1715	; 0xfffff94d
   1ca30:	strcc	pc, [r0, -r0, asr #5]
   1ca34:	bl	d5a9e0 <ftello64@plt+0xd53a94>
   1ca38:			; <UNDEFINED> instruction: 0xff90f010
   1ca3c:	strtmi	lr, [r8], -r3, lsr #15
   1ca40:			; <UNDEFINED> instruction: 0xf82cf7ff
   1ca44:	movwcc	r9, #6925	; 0x1b0d
   1ca48:	str	r9, [sl, -sp, lsl #6]!
   1ca4c:	vqdmlsl.s<illegal width 8>	q9, d0, d1[4]
   1ca50:	ldr	r3, [r8, r0, lsl #14]
   1ca54:	stmdbls	r5, {r0, r2, r9, sp}
   1ca58:			; <UNDEFINED> instruction: 0xf7e94640
   1ca5c:	andls	lr, r7, r2, lsr #22
   1ca60:			; <UNDEFINED> instruction: 0xf7ea4638
   1ca64:	blls	216d44 <ftello64@plt+0x20fdf8>
   1ca68:	ldrmi	r4, [r8], -r1, lsl #12
   1ca6c:			; <UNDEFINED> instruction: 0xff76f010
   1ca70:	strbmi	r9, [r2], -r9, lsl #18
   1ca74:			; <UNDEFINED> instruction: 0xf7ff4628
   1ca78:	blls	3daac4 <ftello64@plt+0x3d3b78>
   1ca7c:	movwls	r3, #58113	; 0xe301
   1ca80:			; <UNDEFINED> instruction: 0xf7eae70f
   1ca84:	strmi	lr, [r1], -r6, lsr #17
   1ca88:			; <UNDEFINED> instruction: 0xf0109806
   1ca8c:	stmdbls	r9, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1ca90:			; <UNDEFINED> instruction: 0xe7b7463a
   1ca94:	cdp	7, 3, cr15, cr2, cr9, {7}
   1ca98:	tstlt	r0, r7, lsl #12
   1ca9c:	andcc	pc, r0, r0, asr #5
   1caa0:			; <UNDEFINED> instruction: 0xf7ea4607
   1caa4:			; <UNDEFINED> instruction: 0x4651e896
   1caa8:	ldmdami	r4, {r1, r9, sl, lr}
   1caac:			; <UNDEFINED> instruction: 0xf0104478
   1cab0:			; <UNDEFINED> instruction: 0xe768ff55
   1cab4:	cdp	7, 2, cr15, cr2, cr9, {7}
   1cab8:	tstlt	r0, r7, lsl #12
   1cabc:	andcc	pc, r0, r0, asr #5
   1cac0:			; <UNDEFINED> instruction: 0xf7ea4607
   1cac4:	ldrbmi	lr, [r1], -r6, lsl #17
   1cac8:	stmdami	sp, {r1, r9, sl, lr}
   1cacc:			; <UNDEFINED> instruction: 0xf0104478
   1cad0:	ldrb	pc, [r8, -r5, asr #30]	; <UNPREDICTABLE>
   1cad4:	b	fff5aa80 <ftello64@plt+0xfff53b34>
   1cad8:	andeq	r2, r4, r6, ror #1
   1cadc:	andeq	r0, r0, r4, ror #12
   1cae0:	andeq	r8, r2, r6, asr #30
   1cae4:	andeq	r3, r2, sl, lsl #29
   1cae8:	andeq	r3, r2, r8, asr #28
   1caec:	ldrdeq	sl, [r2], -r6
   1caf0:	andeq	sl, r2, r2, lsl #22
   1caf4:	andeq	r1, r4, r8, asr #30
   1caf8:	andeq	r3, r2, sl, asr #24
   1cafc:	andeq	sl, r2, r8, ror #19
   1cb00:	andeq	r2, r2, r0, lsl r1
   1cb04:	ldrbmi	lr, [r0, sp, lsr #18]!
   1cb08:	ldcmi	6, cr4, [r0], #-612	; 0xfffffd9c
   1cb0c:	blmi	c48d34 <ftello64@plt+0xc41de8>
   1cb10:	beq	1591a0 <ftello64@plt+0x152254>
   1cb14:			; <UNDEFINED> instruction: 0x466f447c
   1cb18:	strmi	r4, [r0], lr, lsl #12
   1cb1c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cb20:			; <UNDEFINED> instruction: 0xf04f9307
   1cb24:	movwcs	r0, #768	; 0x300
   1cb28:	movwls	r6, #123	; 0x7b
   1cb2c:	movwcc	lr, #10695	; 0x29c7
   1cb30:	movwcc	lr, #18887	; 0x49c7
   1cb34:	movtlt	r6, #37307	; 0x91bb
   1cb38:	svceq	0x0004f85a
   1cb3c:	ldrtmi	r4, [r9], -r8, asr #15
   1cb40:	strmi	r4, [r5], -r2, lsl #12
   1cb44:			; <UNDEFINED> instruction: 0xf7ff4640
   1cb48:			; <UNDEFINED> instruction: 0x4604fc3d
   1cb4c:			; <UNDEFINED> instruction: 0xf7ea4628
   1cb50:			; <UNDEFINED> instruction: 0x1c63e996
   1cb54:	blx	fed4c7a8 <ftello64@plt+0xfed4585c>
   1cb58:	andcs	pc, r1, #132, 4	; 0x40000008
   1cb5c:	ldmdbeq	r2, {sl, sp}^
   1cb60:	svclt	0x00083e01
   1cb64:	bcs	2536c <ftello64@plt+0x1e420>
   1cb68:	ldrtmi	sp, [r9], -r6, ror #3
   1cb6c:			; <UNDEFINED> instruction: 0xf7ff4640
   1cb70:	ldmiblt	r4!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1cb74:	blmi	5af3d8 <ftello64@plt+0x5a848c>
   1cb78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cb7c:	blls	1f6bec <ftello64@plt+0x1efca0>
   1cb80:	qsuble	r4, sl, r1
   1cb84:	andlt	r4, r8, r0, lsr #12
   1cb88:			; <UNDEFINED> instruction: 0x87f0e8bd
   1cb8c:	ldrtmi	r4, [r9], -sl, lsl #12
   1cb90:	ldc2	7, cr15, [r8], {255}	; 0xff
   1cb94:			; <UNDEFINED> instruction: 0x46044639
   1cb98:			; <UNDEFINED> instruction: 0xf7ff4640
   1cb9c:	stccs	13, cr15, [r0], {149}	; 0x95
   1cba0:	andcs	sp, r0, r8, ror #1
   1cba4:	ldc2	0, cr15, [r4, #64]	; 0x40
   1cba8:	mvnle	r2, r0, lsl #16
   1cbac:	andcs	r4, r5, #163840	; 0x28000
   1cbb0:			; <UNDEFINED> instruction: 0xf7e94479
   1cbb4:			; <UNDEFINED> instruction: 0x4605ea76
   1cbb8:			; <UNDEFINED> instruction: 0xf7ea4620
   1cbbc:	strmi	lr, [r1], -sl, lsl #16
   1cbc0:			; <UNDEFINED> instruction: 0xf0104628
   1cbc4:	ldrb	pc, [r5, fp, asr #29]	; <UNPREDICTABLE>
   1cbc8:	b	fe0dab74 <ftello64@plt+0xfe0d3c28>
   1cbcc:	andeq	r1, r4, r4, lsl lr
   1cbd0:	andeq	r0, r0, r4, ror #12
   1cbd4:			; <UNDEFINED> instruction: 0x00041db0
   1cbd8:	andeq	sl, r2, r0, lsl #18
   1cbdc:	mvnsmi	lr, #737280	; 0xb4000
   1cbe0:			; <UNDEFINED> instruction: 0xf8df4607
   1cbe4:	addlt	r9, r3, r0, lsr #2
   1cbe8:			; <UNDEFINED> instruction: 0x811cf8df
   1cbec:	ldrbtmi	r4, [r9], #1549	; 0x60d
   1cbf0:	ldrbtmi	r2, [r8], #1536	; 0x600
   1cbf4:	cdpcs	0, 0, cr14, cr0, cr14, {0}
   1cbf8:	streq	pc, [r1], -r6, lsl #2
   1cbfc:	strbmi	fp, [r8], -ip, lsl #30
   1cc00:			; <UNDEFINED> instruction: 0xf7e94640
   1cc04:			; <UNDEFINED> instruction: 0x4628eefa
   1cc08:			; <UNDEFINED> instruction: 0xf7f54621
   1cc0c:			; <UNDEFINED> instruction: 0x4620fa71
   1cc10:	b	1dabbc <ftello64@plt+0x1d3c70>
   1cc14:			; <UNDEFINED> instruction: 0x46384631
   1cc18:	ldmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cc1c:	strmi	r4, [r4], -r9, lsr #12
   1cc20:	mvnle	r2, r0, lsl #16
   1cc24:			; <UNDEFINED> instruction: 0xf7e9200a
   1cc28:	ldmdami	r8!, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1cc2c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1cc30:	cdp	7, 14, cr15, cr2, cr9, {7}
   1cc34:			; <UNDEFINED> instruction: 0xf7e94638
   1cc38:			; <UNDEFINED> instruction: 0x4606ec3c
   1cc3c:	stmdavc	r3, {r3, r5, r8, ip, sp, pc}
   1cc40:	eorsle	r2, r9, r8, lsr #22
   1cc44:			; <UNDEFINED> instruction: 0xf7e94630
   1cc48:			; <UNDEFINED> instruction: 0xf8dfe9ec
   1cc4c:	strtmi	r9, [r9], -r4, asr #1
   1cc50:	ldrdhi	pc, [r0], #143	; 0x8f
   1cc54:			; <UNDEFINED> instruction: 0xf7e9200a
   1cc58:	ldrbtmi	lr, [r9], #2968	; 0xb98
   1cc5c:			; <UNDEFINED> instruction: 0x260044f8
   1cc60:	cdpcs	0, 0, cr14, cr0, cr14, {0}
   1cc64:	streq	pc, [r1], -r6, lsl #2
   1cc68:	strbmi	fp, [r8], -ip, lsl #30
   1cc6c:			; <UNDEFINED> instruction: 0xf7e94640
   1cc70:	strtmi	lr, [r8], -r4, asr #29
   1cc74:			; <UNDEFINED> instruction: 0xf7f54621
   1cc78:			; <UNDEFINED> instruction: 0x4620fa3b
   1cc7c:	ldmib	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc80:			; <UNDEFINED> instruction: 0x46384631
   1cc84:	bl	ff75ac30 <ftello64@plt+0xff753ce4>
   1cc88:	strmi	r4, [r4], -r9, lsr #12
   1cc8c:	mvnle	r2, r0, lsl #16
   1cc90:			; <UNDEFINED> instruction: 0xf7e9200a
   1cc94:			; <UNDEFINED> instruction: 0x4638eb7a
   1cc98:	stc2l	7, cr15, [r0, #-972]	; 0xfffffc34
   1cc9c:			; <UNDEFINED> instruction: 0xb3204604
   1cca0:			; <UNDEFINED> instruction: 0x4628491d
   1cca4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   1cca8:	ldmda	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ccac:	andlt	r4, r3, r0, lsr #12
   1ccb0:	mvnsmi	lr, #12386304	; 0xbd0000
   1ccb4:	ldmiblt	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ccb8:	mcrrne	8, 4, r7, r1, cr3
   1ccbc:	svclt	0x00182b3a
   1ccc0:	svclt	0x000a2b00
   1ccc4:	andcs	r2, r1, #0, 4
   1ccc8:	andsle	r4, r1, r4, lsl r6
   1cccc:	and	r2, r5, sl
   1ccd0:	svccc	0x0001f811
   1ccd4:	svclt	0x00182b00
   1ccd8:	andle	r2, r9, sl, lsr fp
   1ccdc:	sbcslt	r3, sl, #48, 22	; 0xc000
   1cce0:	blx	2750e <ftello64@plt+0x205c2>
   1cce4:	ldmible	r3!, {r2, sl, ip, sp}^
   1cce8:	andlt	lr, r3, ip, lsr #15
   1ccec:	mvnshi	lr, #12386304	; 0xbd0000
   1ccf0:			; <UNDEFINED> instruction: 0xd1a72b3a
   1ccf4:	mrscc	r2, SP_irq
   1ccf8:	strtmi	r4, [r8], -r2, lsr #12
   1ccfc:			; <UNDEFINED> instruction: 0xf7e99300
   1cd00:	ldr	lr, [pc, r2, ror #19]
   1cd04:	andeq	sl, r2, r6, ror #17
   1cd08:	strdeq	sl, [r2], -r2
   1cd0c:	andeq	sl, r2, r6, ror #17
   1cd10:	muleq	r2, sl, r8
   1cd14:	andeq	sl, r2, r8, lsr #17
   1cd18:	andeq	sl, r2, lr, ror r8
   1cd1c:	svcmi	0x00f0e92d
   1cd20:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   1cd24:	strmi	r8, [r6], -r2, lsl #22
   1cd28:	vst4.8	{d18,d20,d22,d24}, [pc], r4
   1cd2c:	strcs	r5, [r0], #-128	; 0xffffff80
   1cd30:	bcs	fe458558 <ftello64@plt+0xfe45160c>
   1cd34:	addslt	r4, r1, sl, ror #21
   1cd38:	movwls	r4, #17530	; 0x447a
   1cd3c:	ldmpl	r3, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
   1cd40:	movwls	r6, #63515	; 0xf81b
   1cd44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cd48:	strls	r9, [r8], #-1030	; 0xfffffbfa
   1cd4c:	ldc	7, cr15, [r2, #932]!	; 0x3a4
   1cd50:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1cd54:			; <UNDEFINED> instruction: 0x81adf000
   1cd58:	cdp2	7, 15, cr15, cr0, cr13, {7}
   1cd5c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1cd60:	cmnhi	r9, r0	; <UNPREDICTABLE>
   1cd64:	strtmi	r9, [r0], -r4, lsl #22
   1cd68:	blcs	43d80 <ftello64@plt+0x3ce34>
   1cd6c:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   1cd70:	andcc	r6, r1, r4, lsr #16
   1cd74:	mvnsle	r2, r0, lsl #24
   1cd78:	teqcs	r0, fp	; <illegal shifter operand>
   1cd7c:	beq	c58ec0 <ftello64@plt+0xc51f74>
   1cd80:	movwls	r4, #9339	; 0x247b
   1cd84:	ldc	7, cr15, [r6, #932]	; 0x3a4
   1cd88:	stcls	6, cr9, [r4, #-12]
   1cd8c:	strmi	r9, [r0], r2, lsl #28
   1cd90:	stmdavs	sp!, {r1, sp, lr, pc}
   1cd94:	orrslt	r3, sp, r1, lsl #8
   1cd98:	bleq	2591b4 <ftello64@plt+0x252268>
   1cd9c:	blx	2a55a6 <ftello64@plt+0x29e65a>
   1cda0:	ldrbmi	r8, [r8], -r4, lsl #2
   1cda4:	stc2	0, cr15, [r2, #116]!	; 0x74
   1cda8:	rscsle	r2, r2, r0, lsl #16
   1cdac:	svc	0x0010f7e9
   1cdb0:			; <UNDEFINED> instruction: 0x46024659
   1cdb4:			; <UNDEFINED> instruction: 0xf0104630
   1cdb8:	stmdavs	sp!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1cdbc:	mvnle	r2, r0, lsl #26
   1cdc0:	strbmi	r9, [r3], -r3, lsl #28
   1cdc4:			; <UNDEFINED> instruction: 0xf0002c00
   1cdc8:	ldmdavs	sl, {r0, r1, r3, r5, r8, pc}
   1cdcc:	smlatbeq	r9, r2, r1, pc	; <UNPREDICTABLE>
   1cdd0:	svclt	0x00182a10
   1cdd4:	stmdale	r9, {r1, r8, fp, sp}
   1cdd8:	teqcc	r0, #4194304	; 0x400000
   1cddc:	mvnsle	r4, ip, lsr #5
   1cde0:	smlatbcs	r1, r2, r6, r4
   1cde4:			; <UNDEFINED> instruction: 0xf7ed4638
   1cde8:	and	pc, r2, r1, ror pc	; <UNPREDICTABLE>
   1cdec:	strtmi	r4, [r2], ip, lsr #5
   1cdf0:	blmi	fefd11d4 <ftello64@plt+0xfefca288>
   1cdf4:	ldrtmi	r4, [r9], -r2, asr #12
   1cdf8:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   1cdfc:	blmi	fef41a18 <ftello64@plt+0xfef3aacc>
   1ce00:	strls	r2, [r3], #-1024	; 0xfffffc00
   1ce04:	mrc	4, 0, r4, cr8, cr11, {3}
   1ce08:	vmov	s17, fp
   1ce0c:			; <UNDEFINED> instruction: 0x46533a10
   1ce10:			; <UNDEFINED> instruction: 0xf924f7ee
   1ce14:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1ce18:	blls	1512f8 <ftello64@plt+0x14a3ac>
   1ce1c:	rsble	r2, fp, r0, lsl #22
   1ce20:	ldrtmi	sl, [r8], -r8, lsl #18
   1ce24:			; <UNDEFINED> instruction: 0xffb2f7ed
   1ce28:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1ce2c:	strmi	sp, [r1], -lr, ror #2
   1ce30:	stmdals	r8, {r1, r3, r9, fp, sp, pc}
   1ce34:	blx	1ddae08 <ftello64@plt+0x1dd3ebc>
   1ce38:	mlapl	r9, sp, r8, pc	; <UNPREDICTABLE>
   1ce3c:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   1ce40:	streq	pc, [pc, #-5]	; 1ce43 <ftello64@plt+0x15ef7>
   1ce44:	strne	lr, [r3, #-2629]	; 0xfffff5bb
   1ce48:	eormi	pc, r5, r9, asr r8	; <UNPREDICTABLE>
   1ce4c:	rsble	r2, r6, r0, lsl #24
   1ce50:	msreq	CPSR_fc, sp, lsl #2
   1ce54:	stmdavs	r4!, {r0, r1, sp, lr, pc}
   1ce58:			; <UNDEFINED> instruction: 0x2c009902
   1ce5c:	stcne	0, cr13, [r0, #-380]!	; 0xfffffe84
   1ce60:	tstls	r2, r3, lsl r2
   1ce64:	stmia	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ce68:	mvnsle	r2, r0, lsl #16
   1ce6c:			; <UNDEFINED> instruction: 0xf7e89808
   1ce70:	movwcs	lr, #3872	; 0xf20
   1ce74:	ldrbmi	r9, [r3], -r8, lsl #6
   1ce78:	ldrtmi	r4, [r9], -r2, asr #12
   1ce7c:			; <UNDEFINED> instruction: 0xf7ee4630
   1ce80:	strmi	pc, [r3], -sp, ror #17
   1ce84:	sbcle	r2, r8, r0, lsl #16
   1ce88:	blcs	69a94 <ftello64@plt+0x62b48>
   1ce8c:	sbcshi	pc, r2, r0, asr #4
   1ce90:	cdp	7, 9, cr15, cr14, cr9, {7}
   1ce94:	ldmmi	r7, {r0, r9, sl, lr}
   1ce98:			; <UNDEFINED> instruction: 0xf0104478
   1ce9c:	stmdals	r6, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1cea0:	ldc2l	0, cr15, [lr], {31}
   1cea4:			; <UNDEFINED> instruction: 0xf7e89808
   1cea8:	strbmi	lr, [r0], -r4, lsl #30
   1ceac:	ldm	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ceb0:			; <UNDEFINED> instruction: 0xf7ed4638
   1ceb4:			; <UNDEFINED> instruction: 0xf509fea5
   1ceb8:			; <UNDEFINED> instruction: 0x363c567f
   1cebc:	streq	pc, [r4, #-425]	; 0xfffffe57
   1cec0:	svcmi	0x0004f855
   1cec4:	strtmi	fp, [r0], -ip, lsr #2
   1cec8:			; <UNDEFINED> instruction: 0xf7e96824
   1cecc:	stccs	8, cr14, [r0], {170}	; 0xaa
   1ced0:	adcmi	sp, lr, #1073741886	; 0x4000003e
   1ced4:			; <UNDEFINED> instruction: 0x4648d1f4
   1ced8:	stmia	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cedc:	blmi	fe06f8fc <ftello64@plt+0xfe0689b0>
   1cee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cee4:	blls	3f6f54 <ftello64@plt+0x3f0008>
   1cee8:			; <UNDEFINED> instruction: 0xf040405a
   1ceec:	andslt	r8, r1, r0, ror #1
   1cef0:	blhi	d81ec <ftello64@plt+0xd12a0>
   1cef4:	svchi	0x00f0e8bd
   1cef8:	stmdbge	r8, {r1, r4, r8, r9, sp}
   1cefc:	andcc	pc, r0, r8, asr #17
   1cf00:			; <UNDEFINED> instruction: 0xf7ed4638
   1cf04:	strmi	pc, [r3], -r3, asr #30
   1cf08:	addsle	r2, r0, r0, lsl #16
   1cf0c:	cdp	7, 6, cr15, cr0, cr9, {7}
   1cf10:	ldmdami	sl!, {r0, r9, sl, lr}^
   1cf14:			; <UNDEFINED> instruction: 0xf0104478
   1cf18:	stmdals	r6, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
   1cf1c:	andscs	lr, r8, r0, asr #15
   1cf20:	cdp	7, 12, cr15, cr12, cr8, {7}
   1cf24:			; <UNDEFINED> instruction: 0xf0002800
   1cf28:			; <UNDEFINED> instruction: 0xf8dd80b2
   1cf2c:			; <UNDEFINED> instruction: 0xf8dd3029
   1cf30:			; <UNDEFINED> instruction: 0xf8dd102d
   1cf34:	subvs	r2, r3, r1, lsr r0
   1cf38:	ldrsbtcc	pc, [r5], -sp	; <UNPREDICTABLE>
   1cf3c:	sbcvs	r6, r2, r1, lsl #1
   1cf40:	ldrhtne	pc, [r9], -sp	; <UNPREDICTABLE>
   1cf44:	mlascs	fp, sp, r8, pc	; <UNPREDICTABLE>
   1cf48:			; <UNDEFINED> instruction: 0xf8596103
   1cf4c:	addhi	r3, r1, #37	; 0x25
   1cf50:	andvs	r7, r3, r2, lsl #11
   1cf54:	eoreq	pc, r5, r9, asr #16
   1cf58:	tstlt	r3, r3, lsl #22
   1cf5c:	blcs	37e30 <ftello64@plt+0x30ee4>
   1cf60:	stmdals	r8, {r5, r6, ip, lr, pc}
   1cf64:			; <UNDEFINED> instruction: 0xf7e9a909
   1cf68:			; <UNDEFINED> instruction: 0x4605ee98
   1cf6c:	rsbsle	r2, r9, r0, lsl #16
   1cf70:	ldrhlt	r6, [r3, #-179]	; 0xffffff4d
   1cf74:	blcs	43b88 <ftello64@plt+0x3cc3c>
   1cf78:	stmdals	r8, {r0, r1, r6, r8, ip, lr, pc}
   1cf7c:			; <UNDEFINED> instruction: 0xf7ff4659
   1cf80:	ldrbmi	pc, [r9], -sp, lsr #28	; <UNPREDICTABLE>
   1cf84:			; <UNDEFINED> instruction: 0xf7e9200a
   1cf88:	blls	1d7790 <ftello64@plt+0x1d0844>
   1cf8c:	andcc	r9, r1, #12288	; 0x3000
   1cf90:	bicslt	r9, r3, r3, lsl #4
   1cf94:	strtmi	r9, [r9], -r9, lsl #20
   1cf98:			; <UNDEFINED> instruction: 0xf7e99807
   1cf9c:	stmdacs	r0, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   1cfa0:	blvs	fed1153c <ftello64@plt+0xfed0a5f0>
   1cfa4:			; <UNDEFINED> instruction: 0xf43f2b00
   1cfa8:	stmdals	r6, {r0, r5, r6, r8, r9, sl, fp, sp, pc}
   1cfac:	blx	ff6d9032 <ftello64@plt+0xff6d20e6>
   1cfb0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1cfb4:	stmdals	r6, {r0, r1, r5, r6, r8, ip, lr, pc}
   1cfb8:	mrrc2	0, 1, pc, r2, cr15	; <UNPREDICTABLE>
   1cfbc:	strls	r9, [r6, #-2056]	; 0xfffff7f8
   1cfc0:	cdp	7, 7, cr15, cr6, cr8, {7}
   1cfc4:	movwls	r2, #33536	; 0x8300
   1cfc8:	ldmib	r6, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   1cfcc:	bls	169408 <ftello64@plt+0x1624bc>
   1cfd0:	mvnsvs	r3, #0, 18
   1cfd4:	tstcs	r1, r8, lsl pc
   1cfd8:			; <UNDEFINED> instruction: 0xf041b10b
   1cfdc:	bge	1dd3ec <ftello64@plt+0x1d64a0>
   1cfe0:	andls	sl, r0, #393216	; 0x60000
   1cfe4:	mrc	6, 0, r4, cr8, cr11, {2}
   1cfe8:			; <UNDEFINED> instruction: 0xf01f2a10
   1cfec:	stmdacs	r0, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   1cff0:			; <UNDEFINED> instruction: 0xf7e9d0d0
   1cff4:	strmi	lr, [r1], -lr, ror #27
   1cff8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   1cffc:	stc2	0, cr15, [lr], #64	; 0x40
   1d000:	ldrbmi	lr, [r9], -fp, lsl #15
   1d004:			; <UNDEFINED> instruction: 0xf7e9200a
   1d008:	ldr	lr, [r6, r0, asr #19]!
   1d00c:	andcs	r2, r1, r0, lsr r1
   1d010:	mrrc	7, 14, pc, r0, cr9	; <UNPREDICTABLE>
   1d014:	beq	99158 <ftello64@plt+0x9220c>
   1d018:	pkhbtmi	r2, r0, r1, lsl #6
   1d01c:	strbt	r6, [r8], r3
   1d020:	strbt	r4, [r6], r2, lsr #13
   1d024:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   1d028:	stc2l	0, cr15, [r6], #-64	; 0xffffffc0
   1d02c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   1d030:	stc2l	0, cr15, [r2], #-64	; 0xffffffc0
   1d034:	stmdacs	r0, {r1, r2, fp, ip, pc}
   1d038:	svcge	0x0032f43f
   1d03c:	blx	fe4d90c2 <ftello64@plt+0xfe4d2176>
   1d040:			; <UNDEFINED> instruction: 0xf43f2800
   1d044:			; <UNDEFINED> instruction: 0xf7e9af6a
   1d048:	strmi	lr, [r1], -r4, asr #27
   1d04c:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   1d050:	stc2	0, cr15, [r4], {16}
   1d054:	stmdami	lr!, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   1d058:	ldrbtmi	r4, [r8], #-1720	; 0xfffff948
   1d05c:	ldc2l	0, cr15, [lr], #-64	; 0xffffffc0
   1d060:	ldr	r9, [sp, -r6, lsl #16]
   1d064:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   1d068:	ldc2l	0, cr15, [r8], #-64	; 0xffffffc0
   1d06c:			; <UNDEFINED> instruction: 0xf7e9e755
   1d070:			; <UNDEFINED> instruction: 0x4601edb0
   1d074:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   1d078:	ldc2l	0, cr15, [r0], #-64	; 0xffffffc0
   1d07c:			; <UNDEFINED> instruction: 0xf7e9e74d
   1d080:	strmi	lr, [r1], -r8, lsr #27
   1d084:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   1d088:	stc2l	0, cr15, [r8], #-64	; 0xffffffc0
   1d08c:			; <UNDEFINED> instruction: 0xf7e9e745
   1d090:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   1d094:	svcge	0x0060f43f
   1d098:			; <UNDEFINED> instruction: 0xf040b280
   1d09c:			; <UNDEFINED> instruction: 0xf7e97040
   1d0a0:			; <UNDEFINED> instruction: 0x4601ed98
   1d0a4:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   1d0a8:	mrrc2	0, 1, pc, r8, cr0	; <UNPREDICTABLE>
   1d0ac:			; <UNDEFINED> instruction: 0xf7e9e735
   1d0b0:			; <UNDEFINED> instruction: 0xf7e9e810
   1d0b4:	stmdavs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   1d0b8:	stmib	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0bc:	ldmdami	r9, {r0, r9, sl, lr}
   1d0c0:			; <UNDEFINED> instruction: 0xf0104478
   1d0c4:	stmdals	r6, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   1d0c8:	blx	ff2d914e <ftello64@plt+0xff2d2202>
   1d0cc:			; <UNDEFINED> instruction: 0xf7e89808
   1d0d0:			; <UNDEFINED> instruction: 0x4648edf0
   1d0d4:	svc	0x00a4f7e8
   1d0d8:			; <UNDEFINED> instruction: 0xf7ed4648
   1d0dc:	usat	pc, #29, r1, lsl #27	; <UNPREDICTABLE>
   1d0e0:	strdeq	r1, [r4], -r0
   1d0e4:	andeq	r0, r0, r4, ror #12
   1d0e8:	andeq	r3, r2, r8, asr #20
   1d0ec:	andeq	sl, r2, lr, lsl #16
   1d0f0:	andeq	sl, r2, r4, lsl #16
   1d0f4:	andeq	r3, r2, r8, asr #18
   1d0f8:	andeq	r1, r4, r8, asr #20
   1d0fc:	andeq	r8, r2, r4, asr #4
   1d100:	andeq	r8, r2, sl, asr #31
   1d104:	andeq	sl, r2, r2, ror #10
   1d108:	muleq	r2, lr, r5
   1d10c:	andeq	r9, r2, r2, ror r0
   1d110:	andeq	r3, r2, sl, asr r7
   1d114:	andeq	sl, r2, r6, lsl #11
   1d118:	andeq	lr, r2, sl, lsr #9
   1d11c:	andeq	r9, r2, sl, lsr r0
   1d120:			; <UNDEFINED> instruction: 0x0002a4b6
   1d124:	andeq	sl, r2, r4, ror r4
   1d128:	svcmi	0x00f0e92d
   1d12c:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   1d130:	ldrmi	r8, [r8], r4, lsl #22
   1d134:			; <UNDEFINED> instruction: 0x2650f8df
   1d138:			; <UNDEFINED> instruction: 0xf8df2500
   1d13c:			; <UNDEFINED> instruction: 0x46073650
   1d140:	sxtab16mi	r4, sl, sl, ror #8
   1d144:			; <UNDEFINED> instruction: 0xf8dfb097
   1d148:	ldmpl	r3, {r3, r6, r9, sl, ip, sp, pc}^
   1d14c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   1d150:			; <UNDEFINED> instruction: 0xf04f9315
   1d154:	strls	r0, [r9, #-768]	; 0xfffffd00
   1d158:			; <UNDEFINED> instruction: 0xf7ed950b
   1d15c:	strmi	pc, [r4], -pc, ror #25
   1d160:			; <UNDEFINED> instruction: 0xf0002800
   1d164:	teqcs	r0, r9, lsl r1
   1d168:			; <UNDEFINED> instruction: 0xf7e92001
   1d16c:	strmi	lr, [r6], -r4, lsr #23
   1d170:			; <UNDEFINED> instruction: 0xf0002800
   1d174:	strmi	r8, [r1], -sp, ror #5
   1d178:	ldrbmi	r4, [r0], -sl, lsr #12
   1d17c:	blx	fedd91fa <ftello64@plt+0xfedd22ae>
   1d180:	cmple	sl, r0, lsl #16
   1d184:	ldrtmi	r2, [r2], -r1, lsl #6
   1d188:	ldrtmi	r4, [r8], -r1, lsr #12
   1d18c:			; <UNDEFINED> instruction: 0xff66f7ed
   1d190:	bllt	162e9ac <ftello64@plt+0x1627a60>
   1d194:	strtmi	sl, [r0], -fp, lsl #18
   1d198:	ldc2l	7, cr15, [r8, #948]!	; 0x3b4
   1d19c:			; <UNDEFINED> instruction: 0xf0402800
   1d1a0:	ldfged	f0, [r4, #-84]	; 0xffffffac
   1d1a4:			; <UNDEFINED> instruction: 0x4629e011
   1d1a8:	tstls	r4, #32, 12	; 0x2000000
   1d1ac:	stc2l	7, cr15, [lr, #948]!	; 0x3b4
   1d1b0:			; <UNDEFINED> instruction: 0xf0402800
   1d1b4:	ldmdbls	r4, {r2, r3, r4, r5, r6, r7, pc}
   1d1b8:			; <UNDEFINED> instruction: 0xf7f3980b
   1d1bc:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1d1c0:	rscshi	pc, r2, r0
   1d1c4:			; <UNDEFINED> instruction: 0xf7e89814
   1d1c8:	movwcs	lr, #7540	; 0x1d74
   1d1cc:			; <UNDEFINED> instruction: 0x46214632
   1d1d0:			; <UNDEFINED> instruction: 0xf7ed4638
   1d1d4:	strmi	pc, [r3], -r3, asr #30
   1d1d8:	rscle	r2, r4, r0, lsl #16
   1d1dc:	andle	r1, r5, r2, asr #24
   1d1e0:			; <UNDEFINED> instruction: 0xf643b281
   1d1e4:	addsmi	r7, r1, #-268435441	; 0xf000000f
   1d1e8:	rschi	pc, r4, r0, asr #32
   1d1ec:			; <UNDEFINED> instruction: 0xf7f3980b
   1d1f0:	mulls	r2, r5, sl
   1d1f4:	stmdbls	r2, {r5, r8, ip, sp, pc}
   1d1f8:			; <UNDEFINED> instruction: 0xf7f14638
   1d1fc:			; <UNDEFINED> instruction: 0xb3a8fb1f
   1d200:	vmov.i32	d18, #1	; 0x00000001
   1d204:			; <UNDEFINED> instruction: 0xf7e93000
   1d208:	ldrbmi	lr, [r1], -r4, ror #25
   1d20c:			; <UNDEFINED> instruction: 0xf8df4602
   1d210:	ldrbtmi	r0, [r8], #-1412	; 0xfffffa7c
   1d214:	blx	fe8d925e <ftello64@plt+0xfe8d2312>
   1d218:			; <UNDEFINED> instruction: 0xf7e9e009
   1d21c:			; <UNDEFINED> instruction: 0x4651ecda
   1d220:	strmi	r9, [r2], -r2, lsl #10
   1d224:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1d228:			; <UNDEFINED> instruction: 0xf0104478
   1d22c:	stmdals	r9, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1d230:	blx	5d92b6 <ftello64@plt+0x5d236a>
   1d234:			; <UNDEFINED> instruction: 0xf7e8980b
   1d238:	stmdals	r2, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   1d23c:	cdp	7, 15, cr15, cr0, cr8, {7}
   1d240:			; <UNDEFINED> instruction: 0xf7e84630
   1d244:	strtmi	lr, [r0], -lr, ror #29
   1d248:	ldc2l	7, cr15, [sl], {237}	; 0xed
   1d24c:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1d250:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   1d254:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d258:	blls	5772c8 <ftello64@plt+0x57037c>
   1d25c:			; <UNDEFINED> instruction: 0xf040405a
   1d260:	andslt	r8, r7, r6, lsl #5
   1d264:	blhi	158560 <ftello64@plt+0x151614>
   1d268:	svchi	0x00f0e8bd
   1d26c:	stmdbge	ip, {r0, r1, r3, fp, ip, pc}
   1d270:	ldc	7, cr15, [r2, #-932]	; 0xfffffc5c
   1d274:	stmdacs	r0, {r0, r1, ip, pc}
   1d278:	mvnshi	pc, r0
   1d27c:	stmdbcs	r0, {r0, r3, r4, r5, r7, r8, r9, fp, sp, lr}
   1d280:	adchi	pc, sp, r0, asr #32
   1d284:	svceq	0x0000f1b8
   1d288:			; <UNDEFINED> instruction: 0xf8dfd17c
   1d28c:	ldrbtmi	r2, [sl], #-1300	; 0xfffffaec
   1d290:	blvs	1ef6280 <ftello64@plt+0x1eef334>
   1d294:	svclt	0x00183900
   1d298:	tstlt	fp, r1, lsl #2
   1d29c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   1d2a0:	strbmi	sl, [fp], -sl, lsl #16
   1d2a4:	stmdage	r9, {ip, pc}
   1d2a8:			; <UNDEFINED> instruction: 0xf9caf01f
   1d2ac:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d2b0:			; <UNDEFINED> instruction: 0x81bff040
   1d2b4:			; <UNDEFINED> instruction: 0xf7f4980b
   1d2b8:	stcls	15, cr15, [ip, #-956]	; 0xfffffc44
   1d2bc:	bge	387efc <ftello64@plt+0x380fb0>
   1d2c0:			; <UNDEFINED> instruction: 0xf8cd2101
   1d2c4:			; <UNDEFINED> instruction: 0xf8cd9034
   1d2c8:	stmib	sp, {r2, r3, r4, r5, ip, pc}^
   1d2cc:			; <UNDEFINED> instruction: 0xf8cd9911
   1d2d0:	strls	r9, [r4, #-76]	; 0xffffffb4
   1d2d4:	ldrtmi	r4, [r8], -r4, lsl #13
   1d2d8:	bgt	fe458b00 <ftello64@plt+0xfe451bb4>
   1d2dc:	stc2l	7, cr15, [r2, #-964]	; 0xfffffc3c
   1d2e0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1d2e4:			; <UNDEFINED> instruction: 0x81adf040
   1d2e8:	stmdbls	r2, {r4, r9, fp, sp, pc}
   1d2ec:	blge	401af4 <ftello64@plt+0x3faba8>
   1d2f0:	bcs	fe458b58 <ftello64@plt+0xfe451c0c>
   1d2f4:			; <UNDEFINED> instruction: 0xf7f14638
   1d2f8:			; <UNDEFINED> instruction: 0x4682fdfd
   1d2fc:			; <UNDEFINED> instruction: 0xf0002800
   1d300:	blx	7fd534 <ftello64@plt+0x7f65e8>
   1d304:	strbmi	pc, [r8], -sl, lsl #23	; <UNPREDICTABLE>
   1d308:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d30c:	cdp	7, 8, cr15, cr8, cr8, {7}
   1d310:			; <UNDEFINED> instruction: 0xf7e89812
   1d314:	ldmdals	r1, {r3, r4, r9, sl, fp, sp, lr, pc}
   1d318:	stc	7, cr15, [r0, #-932]!	; 0xfffffc5c
   1d31c:			; <UNDEFINED> instruction: 0xf7e8980f
   1d320:	stmdals	sp, {r7, r9, sl, fp, sp, lr, pc}
   1d324:	cdp	7, 7, cr15, cr12, cr8, {7}
   1d328:	svceq	0x000bf1bb
   1d32c:	orrshi	pc, r3, r0
   1d330:	svceq	0x0000f1ba
   1d334:	orrshi	pc, r5, r0, asr #32
   1d338:			; <UNDEFINED> instruction: 0xee189a14
   1d33c:	andls	r0, r3, #144, 20	; 0x90000
   1d340:	cdp	7, 6, cr15, cr14, cr8, {7}
   1d344:	strbmi	r9, [r1], -r3, lsl #20
   1d348:			; <UNDEFINED> instruction: 0xf7e9980a
   1d34c:	strmi	lr, [r1], r2, lsl #22
   1d350:			; <UNDEFINED> instruction: 0xf7e84640
   1d354:			; <UNDEFINED> instruction: 0xf1b9ee66
   1d358:			; <UNDEFINED> instruction: 0xf0400f00
   1d35c:	blvs	feefd9a0 <ftello64@plt+0xfeef6a54>
   1d360:	stmdals	r9, {r0, r1, r4, r6, r8, ip, sp, pc}
   1d364:			; <UNDEFINED> instruction: 0xf9fef01f
   1d368:			; <UNDEFINED> instruction: 0xf0402800
   1d36c:	stmdals	r9, {r4, r7, r8, pc}
   1d370:	blx	1dd93f4 <ftello64@plt+0x1dd24a8>
   1d374:	eorge	pc, r4, sp, asr #17
   1d378:			; <UNDEFINED> instruction: 0xf7e8980b
   1d37c:	movwcs	lr, #3226	; 0xc9a
   1d380:	ldrb	r9, [r4, -fp, lsl #6]
   1d384:	svceq	0x0001f1b8
   1d388:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   1d38c:	ldrcc	pc, [r4], #-2271	; 0xfffff721
   1d390:	mvnsvs	r4, #2063597568	; 0x7b000000
   1d394:			; <UNDEFINED> instruction: 0xe77c461a
   1d398:	streq	pc, [ip], #-2271	; 0xfffff721
   1d39c:	strls	r4, [r2], #-1574	; 0xfffff9da
   1d3a0:			; <UNDEFINED> instruction: 0xf0104478
   1d3a4:			; <UNDEFINED> instruction: 0xe742fadb
   1d3a8:			; <UNDEFINED> instruction: 0xf7e89814
   1d3ac:	cmncs	fp, #33280	; 0x8200
   1d3b0:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1d3b4:	movwcs	r4, #1560	; 0x618
   1d3b8:			; <UNDEFINED> instruction: 0xf7e99302
   1d3bc:	ldrbmi	lr, [r1], -sl, lsl #24
   1d3c0:	ldmmi	sl!, {r1, r9, sl, lr}^
   1d3c4:			; <UNDEFINED> instruction: 0xf0104478
   1d3c8:	ldr	pc, [r0, -r9, asr #21]!
   1d3cc:	stc	7, cr15, [r0], {233}	; 0xe9
   1d3d0:	strmi	r9, [r1], -r2, lsl #10
   1d3d4:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
   1d3d8:	blx	ff059420 <ftello64@plt+0xff0524d4>
   1d3dc:	stmdals	fp, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   1d3e0:			; <UNDEFINED> instruction: 0xf7ff4649
   1d3e4:			; <UNDEFINED> instruction: 0x4649fbfb
   1d3e8:			; <UNDEFINED> instruction: 0xf7e8200a
   1d3ec:	blmi	ffc9932c <ftello64@plt+0xffc923e0>
   1d3f0:			; <UNDEFINED> instruction: 0xf85b6bb9
   1d3f4:	cdpvs	0, 9, cr3, cr10, cr3, {0}
   1d3f8:			; <UNDEFINED> instruction: 0xf43f2a00
   1d3fc:	stmdbcs	r0, {r0, r1, r6, r8, r9, sl, fp, sp, pc}
   1d400:	svcge	0x0040f43f
   1d404:	svceq	0x0000f1b8
   1d408:	stmibmi	fp!, {r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   1d40c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1d410:	ldcl	7, cr15, [lr], #-932	; 0xfffffc5c
   1d414:			; <UNDEFINED> instruction: 0xe7386bb9
   1d418:	strmi	r2, [r3], -r7, lsl #4
   1d41c:	ldmdage	r1, {r0, r4, r9, sl, lr}
   1d420:	stmda	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d424:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1d428:	svcge	0x006bf47f
   1d42c:	andne	lr, sp, #3620864	; 0x374000
   1d430:			; <UNDEFINED> instruction: 0xf7e89811
   1d434:	strmi	lr, [r2], r8, ror #26
   1d438:			; <UNDEFINED> instruction: 0xf47f2800
   1d43c:	stmdals	sp, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
   1d440:	stcl	7, cr15, [lr, #928]!	; 0x3a0
   1d444:			; <UNDEFINED> instruction: 0xf8cd9a10
   1d448:	bcs	605520 <ftello64@plt+0x5fe5d4>
   1d44c:	msrhi	(UNDEF: 39), r0
   1d450:	andls	r3, r5, #8, 20	; 0x8000
   1d454:			; <UNDEFINED> instruction: 0xf7e84610
   1d458:	bls	1993d0 <ftello64@plt+0x192484>
   1d45c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d460:	orrhi	pc, r7, r0
   1d464:	ldmib	sp, {r0, r9, sl, lr}^
   1d468:	blls	3f14b0 <ftello64@plt+0x3ea564>
   1d46c:	strls	r9, [r0, #-517]	; 0xfffffdfb
   1d470:	bl	7db41c <ftello64@plt+0x7d44d0>
   1d474:	strmi	r9, [r2], r5, lsl #20
   1d478:			; <UNDEFINED> instruction: 0xf47f2800
   1d47c:	stmdals	pc, {r1, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   1d480:			; <UNDEFINED> instruction: 0xf7e89205
   1d484:	ldmdals	r1, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1d488:	eorsge	pc, ip, sp, asr #17
   1d48c:	stcl	7, cr15, [r6], #-932	; 0xfffffc5c
   1d490:	msrgt	CPSR_f, #14614528	; 0xdf0000
   1d494:			; <UNDEFINED> instruction: 0xf8cd4653
   1d498:	ldmdage	r2, {r2, r6, sp, pc}
   1d49c:	strbmi	r9, [r9], -r5, lsl #20
   1d4a0:	andpl	pc, ip, fp, asr r8	; <UNPREDICTABLE>
   1d4a4:			; <UNDEFINED> instruction: 0xf7e99500
   1d4a8:			; <UNDEFINED> instruction: 0x4682ed3a
   1d4ac:			; <UNDEFINED> instruction: 0xf47f2800
   1d4b0:	stmibmi	r3, {r3, r5, r8, r9, sl, fp, sp, pc}^
   1d4b4:	ldmdals	r2, {r1, r9, sl, lr}
   1d4b8:			; <UNDEFINED> instruction: 0xf7e84479
   1d4bc:	strmi	lr, [r1], sl, asr #30
   1d4c0:			; <UNDEFINED> instruction: 0xf0002800
   1d4c4:			; <UNDEFINED> instruction: 0xf7e8810a
   1d4c8:	ldcge	12, cr14, [r4, #-576]	; 0xfffffdc0
   1d4cc:	bpl	fe458cf8 <ftello64@plt+0xfe451dac>
   1d4d0:	beq	458cf8 <ftello64@plt+0x451dac>
   1d4d4:	beq	458d00 <ftello64@plt+0x451db4>
   1d4d8:			; <UNDEFINED> instruction: 0xf7e84648
   1d4dc:	mrc	13, 0, lr, cr8, cr4, {1}
   1d4e0:			; <UNDEFINED> instruction: 0x462a0a10
   1d4e4:			; <UNDEFINED> instruction: 0xf7e82100
   1d4e8:	stmdacs	r0, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
   1d4ec:	rscshi	pc, r1, r0
   1d4f0:	bcs	103d48 <ftello64@plt+0xfcdfc>
   1d4f4:	rschi	pc, sp, r0, asr #32
   1d4f8:	ldrbtmi	r4, [r9], #-2482	; 0xfffff64e
   1d4fc:	ldc	7, cr15, [ip, #928]	; 0x3a0
   1d500:			; <UNDEFINED> instruction: 0xf0402800
   1d504:	smlattcs	r4, r6, r0, r8
   1d508:			; <UNDEFINED> instruction: 0xf7e92009
   1d50c:			; <UNDEFINED> instruction: 0xee08e9d4
   1d510:	stmdacs	r0, {r4, r9, fp}
   1d514:	sbcshi	pc, sp, r0
   1d518:	ldrbmi	r4, [r1], fp, lsr #23
   1d51c:	ldrdge	pc, [r8], -sp
   1d520:			; <UNDEFINED> instruction: 0xf8cd447b
   1d524:	movwls	r8, #20504	; 0x5018
   1d528:			; <UNDEFINED> instruction: 0xf8cd4680
   1d52c:	cmncs	lr, #28
   1d530:	blcs	b6ef44 <ftello64@plt+0xb67ff8>
   1d534:	mrc	0, 0, sp, cr9, cr6, {0}
   1d538:	andcs	r0, r1, #16, 20	; 0x10000
   1d53c:			; <UNDEFINED> instruction: 0xf7e89905
   1d540:	strmi	lr, [r5], -r8, lsl #30
   1d544:	andcs	fp, r5, #72, 2
   1d548:			; <UNDEFINED> instruction: 0xf7e82101
   1d54c:			; <UNDEFINED> instruction: 0x4603efb8
   1d550:			; <UNDEFINED> instruction: 0xf8c84628
   1d554:			; <UNDEFINED> instruction: 0xf7e83000
   1d558:			; <UNDEFINED> instruction: 0xf8d8ecf6
   1d55c:	blcs	29564 <ftello64@plt+0x22618>
   1d560:	adchi	pc, r4, r0
   1d564:			; <UNDEFINED> instruction: 0xf1089a05
   1d568:			; <UNDEFINED> instruction: 0xf8120804
   1d56c:	andls	r3, r5, #1, 30
   1d570:	bicsle	r2, lr, r0, lsl #22
   1d574:	beq	458de0 <ftello64@plt+0x451e94>
   1d578:	andge	pc, r8, sp, asr #17
   1d57c:	movwls	r4, #22218	; 0x56ca
   1d580:	ldmib	sp, {r0, r3, r4, r6, r7, r9, sl, lr}^
   1d584:			; <UNDEFINED> instruction: 0xf7e88b06
   1d588:	blls	198908 <ftello64@plt+0x1919bc>
   1d58c:	bpl	458df4 <ftello64@plt+0x451ea8>
   1d590:			; <UNDEFINED> instruction: 0xf7e94618
   1d594:	vmov.s16	lr, d8[0]
   1d598:	andcs	r3, r1, #16, 20	; 0x10000
   1d59c:	ldrsbvs	r6, [r8, #-137]	; 0xffffff77
   1d5a0:	stcl	7, cr15, [r6], #-928	; 0xfffffc60
   1d5a4:	stmiavs	r9!, {r1, r3, r5, r6, r8, fp, sp, lr}
   1d5a8:			; <UNDEFINED> instruction: 0xf7e84610
   1d5ac:	blls	198a4c <ftello64@plt+0x191b00>
   1d5b0:			; <UNDEFINED> instruction: 0xf7e94618
   1d5b4:	stmdbvs	r9!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
   1d5b8:			; <UNDEFINED> instruction: 0x61a82201
   1d5bc:	mrrc	7, 14, pc, r8, cr8	; <UNPREDICTABLE>
   1d5c0:	stmiavs	r9!, {r1, r3, r5, r7, r8, fp, sp, lr}
   1d5c4:			; <UNDEFINED> instruction: 0xf7e84610
   1d5c8:	ldmdals	r2, {r3, r4, r8, sl, fp, sp, lr, pc}
   1d5cc:	ldc	7, cr15, [sl], #928	; 0x3a0
   1d5d0:	tstls	r2, #5120	; 0x1400
   1d5d4:	svceq	0x0000f1b8
   1d5d8:	addhi	pc, pc, r0
   1d5dc:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx1
   1d5e0:	vmov	r2, s17
   1d5e4:			; <UNDEFINED> instruction: 0xf0070a10
   1d5e8:	movwcs	pc, #6249	; 0x1869	; <UNPREDICTABLE>
   1d5ec:	movwcc	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1d5f0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   1d5f4:	ldrmi	fp, [sl], r8, lsl #30
   1d5f8:			; <UNDEFINED> instruction: 0xf7e82000
   1d5fc:	ldmdals	r2, {r1, r4, r8, sl, fp, sp, lr, pc}
   1d600:	stc	7, cr15, [r0], #928	; 0x3a0
   1d604:	bcc	458e6c <ftello64@plt+0x451f20>
   1d608:	ldmdavs	r8, {r1, r8, sl, fp, ip, pc}
   1d60c:			; <UNDEFINED> instruction: 0xf7e9b130
   1d610:			; <UNDEFINED> instruction: 0xf859e97c
   1d614:	stmdacs	r0, {r2, r8, r9, sl, fp}
   1d618:	strls	sp, [r2, #-505]	; 0xfffffe07
   1d61c:	beq	458e84 <ftello64@plt+0x451f38>
   1d620:	blx	fe2dbea6 <ftello64@plt+0xfe2d4f5a>
   1d624:	ldcl	7, cr15, [ip], #928	; 0x3a0
   1d628:	bmi	1a57004 <ftello64@plt+0x1a500b8>
   1d62c:	mvnsvs	r4, #2046820352	; 0x7a000000
   1d630:			; <UNDEFINED> instruction: 0xf7e9e62f
   1d634:	strmi	lr, [r1], -lr, asr #21
   1d638:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   1d63c:			; <UNDEFINED> instruction: 0xf98ef010
   1d640:			; <UNDEFINED> instruction: 0xf7e9e5f5
   1d644:	blx	818164 <ftello64@plt+0x811218>
   1d648:	strmi	pc, [r1], -sl, lsl #23
   1d64c:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   1d650:			; <UNDEFINED> instruction: 0xf984f010
   1d654:	bmi	1856fb8 <ftello64@plt+0x185006c>
   1d658:	tstcs	r1, r8, lsr r6
   1d65c:			; <UNDEFINED> instruction: 0xf7ef447a
   1d660:	strbmi	pc, [r0], -r1, asr #26	; <UNPREDICTABLE>
   1d664:	ldcl	7, cr15, [ip], {232}	; 0xe8
   1d668:	beq	fe458ed0 <ftello64@plt+0xfe451f84>
   1d66c:	ldcl	7, cr15, [r8], {232}	; 0xe8
   1d670:	ldmdami	sl, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
   1d674:			; <UNDEFINED> instruction: 0xf0104478
   1d678:	ldrb	pc, [r8, #2417]	; 0x971	; <UNPREDICTABLE>
   1d67c:			; <UNDEFINED> instruction: 0xf7e94648
   1d680:	strmi	lr, [r1], -r8, lsr #21
   1d684:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
   1d688:			; <UNDEFINED> instruction: 0xf968f010
   1d68c:			; <UNDEFINED> instruction: 0xf7e9e5cf
   1d690:	strmi	lr, [r1], -r0, lsr #21
   1d694:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   1d698:			; <UNDEFINED> instruction: 0xf960f010
   1d69c:			; <UNDEFINED> instruction: 0xf04fe5c7
   1d6a0:	ldrbmi	r0, [r1], fp, lsl #23
   1d6a4:			; <UNDEFINED> instruction: 0xf2c046da
   1d6a8:	strt	r3, [ip], -r0, lsl #20
   1d6ac:	bcc	458f14 <ftello64@plt+0x451fc8>
   1d6b0:			; <UNDEFINED> instruction: 0xf8cd46d9
   1d6b4:	stcls	0, cr10, [r2, #-32]	; 0xffffffe0
   1d6b8:	teqlt	r0, r8, lsl r8
   1d6bc:	stmdb	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d6c0:	svceq	0x0004f859
   1d6c4:	mvnsle	r2, r0, lsl #16
   1d6c8:	cfmul32	mvfx9, mvfx8, mvfx2
   1d6cc:			; <UNDEFINED> instruction: 0xf7e80a10
   1d6d0:	cdp	12, 1, cr14, cr9, cr8, {5}
   1d6d4:			; <UNDEFINED> instruction: 0xf7e80a10
   1d6d8:	ldmdals	r2, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
   1d6dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d6e0:	ldc	7, cr15, [r0], #-928	; 0xfffffc60
   1d6e4:			; <UNDEFINED> instruction: 0xf04f4840
   1d6e8:			; <UNDEFINED> instruction: 0xf8cd0b07
   1d6ec:	ldrbtmi	r8, [r8], #-72	; 0xffffffb8
   1d6f0:			; <UNDEFINED> instruction: 0xf01046c1
   1d6f4:			; <UNDEFINED> instruction: 0x46daf933
   1d6f8:	ldmdami	ip!, {r0, r2, r9, sl, sp, lr, pc}
   1d6fc:			; <UNDEFINED> instruction: 0xf00b4478
   1d700:	blge	51cb4c <ftello64@plt+0x515c00>
   1d704:	strmi	r2, [r1], -r1, lsl #4
   1d708:			; <UNDEFINED> instruction: 0xf7f14638
   1d70c:	strmi	pc, [r2], r3, lsl #21
   1d710:			; <UNDEFINED> instruction: 0xf47f2800
   1d714:	stcl	15, cr10, [sp, #452]	; 0x1c4
   1d718:	stmdami	r6!, {r0, r9, fp, ip, pc}
   1d71c:	bls	144370 <ftello64@plt+0x13d424>
   1d720:	andgt	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   1d724:	vnmls.f16	s18, s16, s6
   1d728:			; <UNDEFINED> instruction: 0xf8dc0a10
   1d72c:	strls	r5, [r0, #-104]	; 0xffffff98
   1d730:			; <UNDEFINED> instruction: 0xffe6f005
   1d734:	ldmdals	r3, {r7, r9, sl, lr}
   1d738:	ldcl	7, cr15, [r2], #-928	; 0xfffffc60
   1d73c:	vsubw.s8	q9, q0, d1
   1d740:			; <UNDEFINED> instruction: 0xf8cd3300
   1d744:			; <UNDEFINED> instruction: 0xf1b8a04c
   1d748:	svclt	0x00080f00
   1d74c:			; <UNDEFINED> instruction: 0xe753469a
   1d750:	svc	0x00d4f7e8
   1d754:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1d758:	movwcs	r3, #0
   1d75c:			; <UNDEFINED> instruction: 0xf7e99302
   1d760:			; <UNDEFINED> instruction: 0x4601ea38
   1d764:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   1d768:			; <UNDEFINED> instruction: 0xf8f8f010
   1d76c:			; <UNDEFINED> instruction: 0xf7e8e55f
   1d770:			; <UNDEFINED> instruction: 0xf7e8ecb0
   1d774:	strmi	lr, [r2], r4, asr #31
   1d778:	blx	809c00 <ftello64@plt+0x802cb4>
   1d77c:			; <UNDEFINED> instruction: 0xf04bfb80
   1d780:	strb	r7, [r0, #2624]	; 0xa40
   1d784:	ldr	r4, [lr, #1667]!	; 0x683
   1d788:	andeq	r1, r4, r8, ror #15
   1d78c:	andeq	r0, r0, r4, ror #12
   1d790:	ldrdeq	r1, [r4], -ip
   1d794:	andeq	sl, r2, r2, asr r4
   1d798:	andeq	r3, r2, r0, lsr #11
   1d79c:	ldrdeq	r1, [r4], -r4
   1d7a0:	andeq	sl, r2, r6, lsl #7
   1d7a4:	andeq	sl, r2, ip, lsl #5
   1d7a8:	andeq	r3, r2, r4, lsl r4
   1d7ac:	andeq	r3, r2, r4, lsl #8
   1d7b0:	andeq	r7, r2, r2, lsl #27
   1d7b4:	andeq	r0, r0, ip, asr #13
   1d7b8:	andeq	sl, r2, r2, ror r2
   1d7bc:	andeq	r0, r0, r0, ror r6
   1d7c0:	andeq	sl, r2, r8, ror #3
   1d7c4:	andeq	r2, r2, r2, lsl #31
   1d7c8:	andeq	sl, r2, ip, lsl #2
   1d7cc:	strdeq	r9, [r2], -r4
   1d7d0:	andeq	r8, r2, sl, lsl #19
   1d7d4:	andeq	r9, r2, r6, asr #23
   1d7d8:	muleq	r2, r0, r0
   1d7dc:	andeq	r9, r2, r8, ror pc
   1d7e0:	andeq	r8, r2, sl, lsr sl
   1d7e4:	andeq	r8, r2, sl, lsr #20
   1d7e8:	andeq	sl, r2, r2, lsl r0
   1d7ec:			; <UNDEFINED> instruction: 0x00029fb0
   1d7f0:	ldrdeq	r9, [r2], -r2
   1d7f4:	svcmi	0x00f0e92d
   1d7f8:	vpush	{s8-s201}
   1d7fc:	blmi	ff0c0414 <ftello64@plt+0xff0b94c8>
   1d800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d804:	ldmdavs	fp, {r0, r1, r2, r3, r4, r7, ip, sp, pc}
   1d808:			; <UNDEFINED> instruction: 0xf04f931d
   1d80c:	blmi	fefde414 <ftello64@plt+0xfefd74c8>
   1d810:	movwls	r4, #5243	; 0x147b
   1d814:			; <UNDEFINED> instruction: 0xf0002900
   1d818:	blmi	fef7ddc4 <ftello64@plt+0xfef76e78>
   1d81c:	cdp	14, 0, cr10, cr8, cr7, {0}
   1d820:	ldrbtmi	r0, [fp], #-2704	; 0xfffff570
   1d824:	bcc	459050 <ftello64@plt+0x452104>
   1d828:	ldrbtmi	r4, [fp], #-3002	; 0xfffff446
   1d82c:	bcc	fe459058 <ftello64@plt+0xfe45210c>
   1d830:			; <UNDEFINED> instruction: 0x469a4633
   1d834:			; <UNDEFINED> instruction: 0xf106460e
   1d838:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   1d83c:	ldrbmi	r4, [r1], -r2, lsr #12
   1d840:	strls	r4, [r5], #-1600	; 0xfffff9c0
   1d844:			; <UNDEFINED> instruction: 0xf852f01d
   1d848:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1d84c:			; <UNDEFINED> instruction: 0xf7edd15b
   1d850:			; <UNDEFINED> instruction: 0x4605f975
   1d854:			; <UNDEFINED> instruction: 0xf0002800
   1d858:	blls	1fdd50 <ftello64@plt+0x1f6e04>
   1d85c:	andeq	pc, r9, #-1073741784	; 0xc0000028
   1d860:	svclt	0x00182b10
   1d864:	stmdble	r8!, {r1, r9, fp, sp}^
   1d868:	movwcs	r4, #5633	; 0x1601
   1d86c:	beq	fe4590d4 <ftello64@plt+0xfe452188>
   1d870:			; <UNDEFINED> instruction: 0xf7ed4652
   1d874:			; <UNDEFINED> instruction: 0x4604fbf3
   1d878:			; <UNDEFINED> instruction: 0xf0002800
   1d87c:	mrc	0, 0, r8, cr8, cr12, {5}
   1d880:			; <UNDEFINED> instruction: 0x1c637a90
   1d884:			; <UNDEFINED> instruction: 0xf04fbf06
   1d888:	vqdmlal.s<illegal width 8>	q8, d0, d9
   1d88c:	strtmi	r3, [r1], r0, lsl #18
   1d890:	stmibmi	r1!, {r0, r1, r3, r6, r7, r9, sl, lr}
   1d894:	andcs	r2, r0, r5, lsl #4
   1d898:			; <UNDEFINED> instruction: 0xf7e84479
   1d89c:	strmi	lr, [r4], -r2, lsl #24
   1d8a0:			; <UNDEFINED> instruction: 0xf7e94648
   1d8a4:			; <UNDEFINED> instruction: 0x4641e996
   1d8a8:	strtmi	r4, [r0], -r2, lsl #12
   1d8ac:			; <UNDEFINED> instruction: 0xf856f010
   1d8b0:			; <UNDEFINED> instruction: 0x46384a9a
   1d8b4:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   1d8b8:			; <UNDEFINED> instruction: 0xf7ef212d
   1d8bc:			; <UNDEFINED> instruction: 0x4628fafb
   1d8c0:			; <UNDEFINED> instruction: 0xf99ef7ed
   1d8c4:			; <UNDEFINED> instruction: 0xf7e89805
   1d8c8:	ldmibmi	r5, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1d8cc:	andcs	r2, r0, r5, lsl #4
   1d8d0:			; <UNDEFINED> instruction: 0xf7e84479
   1d8d4:	strmi	lr, [r4], -r6, ror #23
   1d8d8:			; <UNDEFINED> instruction: 0xf7e94648
   1d8dc:			; <UNDEFINED> instruction: 0x4641e97a
   1d8e0:	strtmi	r4, [r0], -r2, lsl #12
   1d8e4:			; <UNDEFINED> instruction: 0xf83af010
   1d8e8:	blmi	fe1f0328 <ftello64@plt+0xfe1e93dc>
   1d8ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d8f0:	blls	777960 <ftello64@plt+0x770a14>
   1d8f4:			; <UNDEFINED> instruction: 0xf040405a
   1d8f8:	ldrbmi	r8, [r8], -r2, lsl #2
   1d8fc:	ldc	0, cr11, [sp], #124	; 0x7c
   1d900:	pop	{r2, r8, r9, fp, pc}
   1d904:	stmibmi	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d908:	strmi	r2, [r1], r5, lsl #4
   1d90c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d910:			; <UNDEFINED> instruction: 0xf7e84625
   1d914:	strmi	lr, [r6], -r6, asr #23
   1d918:			; <UNDEFINED> instruction: 0xf7e94658
   1d91c:			; <UNDEFINED> instruction: 0x4641e95a
   1d920:	ldrtmi	r4, [r0], -r2, lsl #12
   1d924:			; <UNDEFINED> instruction: 0xf81af010
   1d928:	vnmls.f32	s8, s17, s0
   1d92c:			; <UNDEFINED> instruction: 0x46230a90
   1d930:			; <UNDEFINED> instruction: 0x212d447a
   1d934:	blx	fefdb8f8 <ftello64@plt+0xfefd49ac>
   1d938:	smlabtcs	r1, r1, r7, lr
   1d93c:			; <UNDEFINED> instruction: 0xf9c6f7ed
   1d940:	beq	fe4591a8 <ftello64@plt+0xfe45225c>
   1d944:	ldrbmi	r2, [r2], -r1, lsl #6
   1d948:			; <UNDEFINED> instruction: 0xf7ed4629
   1d94c:	strmi	pc, [r4], -r7, lsl #23
   1d950:	orrsle	r2, r4, r0, lsl #16
   1d954:	strtmi	sl, [r8], -r5, lsl #18
   1d958:	blx	65b914 <ftello64@plt+0x6549c8>
   1d95c:	stmdacs	r0, {r2, r9, sl, lr}
   1d960:	strtmi	sp, [r8], -sp, lsl #3
   1d964:			; <UNDEFINED> instruction: 0xf9d4f7ed
   1d968:			; <UNDEFINED> instruction: 0xf0402800
   1d96c:	cdp	0, 1, cr8, cr8, cr14, {4}
   1d970:			; <UNDEFINED> instruction: 0xf8dd7a90
   1d974:	and	r9, r9, r4
   1d978:	cdp	3, 1, cr11, cr9, cr4, {2}
   1d97c:	andcs	r1, r5, #16, 20	; 0x10000
   1d980:	bl	fe3db928 <ftello64@plt+0xfe3d49dc>
   1d984:			; <UNDEFINED> instruction: 0xf00f4641
   1d988:	stccc	15, cr15, [r1], {183}	; 0xb7
   1d98c:			; <UNDEFINED> instruction: 0xf7ed4628
   1d990:	movwcs	pc, #7001	; 0x1b59	; <UNPREDICTABLE>
   1d994:			; <UNDEFINED> instruction: 0x46294652
   1d998:			; <UNDEFINED> instruction: 0xf7ed4638
   1d99c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1d9a0:	addhi	pc, sl, r0, asr #32
   1d9a4:			; <UNDEFINED> instruction: 0xf184fab4
   1d9a8:	stmdbeq	r9, {r3, r5, r9, sl, lr}^
   1d9ac:	blx	ff35b968 <ftello64@plt+0xff354a1c>
   1d9b0:			; <UNDEFINED> instruction: 0xf0402800
   1d9b4:	blmi	17bdbe8 <ftello64@plt+0x17b6c9c>
   1d9b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1d9bc:	blcs	37b30 <ftello64@plt+0x30be4>
   1d9c0:	stfcsd	f5, [r0], {218}	; 0xda
   1d9c4:	mvf<illegal precision>z	f5, f1
   1d9c8:	mul	r9, r0, sl
   1d9cc:	bne	fe459238 <ftello64@plt+0xfe4522ec>
   1d9d0:			; <UNDEFINED> instruction: 0xf7e82205
   1d9d4:	strbmi	lr, [r1], -r6, ror #22
   1d9d8:	bvc	fe459200 <ftello64@plt+0xfe4522b4>
   1d9dc:			; <UNDEFINED> instruction: 0xff8cf00f
   1d9e0:			; <UNDEFINED> instruction: 0xf7ed4628
   1d9e4:	stmdals	r5, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   1d9e8:	stmdb	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d9ec:	mcrcs	8, 0, r6, cr0, cr6, {1}
   1d9f0:	svcge	0x0021f47f
   1d9f4:	stmdbge	r5, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1d9f8:			; <UNDEFINED> instruction: 0xf7ed4628
   1d9fc:	strmi	pc, [r4], -r7, asr #19
   1da00:			; <UNDEFINED> instruction: 0xf47f2800
   1da04:	blge	5096fc <ftello64@plt+0x5027b0>
   1da08:	svcge	0x00064601
   1da0c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1da10:			; <UNDEFINED> instruction: 0x4603461a
   1da14:	bcs	45923c <ftello64@plt+0x4522f0>
   1da18:	strls	r9, [r0, -r5, lsl #16]
   1da1c:	stc2	7, cr15, [r2], {242}	; 0xf2
   1da20:	bvc	fe459288 <ftello64@plt+0xfe45233c>
   1da24:	andlt	pc, r8, sp, asr #17
   1da28:	cfmsub32	mvax0, mvfx9, mvfx8, mvfx3
   1da2c:	vmovls	s0, fp
   1da30:	stmdacs	r0, {r0, r1, r2, r4, sp, lr, pc}
   1da34:			; <UNDEFINED> instruction: 0x4631d158
   1da38:	movwls	r4, #26152	; 0x6628
   1da3c:			; <UNDEFINED> instruction: 0xf9a6f7ed
   1da40:	bllt	fe62f254 <ftello64@plt+0xfe628308>
   1da44:	strbmi	r4, [sl], -r1, lsl #12
   1da48:			; <UNDEFINED> instruction: 0xf7f29806
   1da4c:	stmdals	r6, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1da50:	stmdb	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1da54:			; <UNDEFINED> instruction: 0x46492214
   1da58:			; <UNDEFINED> instruction: 0xf7e84658
   1da5c:	bllt	a5861c <ftello64@plt+0xa516d0>
   1da60:	movwcs	r3, #5121	; 0x1401
   1da64:			; <UNDEFINED> instruction: 0x46294652
   1da68:			; <UNDEFINED> instruction: 0xf7ed4638
   1da6c:	mcrrne	10, 15, pc, r2, cr7	; <UNPREDICTABLE>
   1da70:	bicsle	r4, lr, r3, lsl #12
   1da74:			; <UNDEFINED> instruction: 0xf8dd4628
   1da78:	cdpls	0, 0, cr11, cr3, cr8, {0}
   1da7c:	bvc	fe4592a4 <ftello64@plt+0xfe452358>
   1da80:			; <UNDEFINED> instruction: 0xf946f7ed
   1da84:			; <UNDEFINED> instruction: 0xf43f2800
   1da88:	stmdbmi	sl!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1da8c:	andcs	r4, r5, #135266304	; 0x8100000
   1da90:	ldrbtmi	r2, [r9], #-0
   1da94:			; <UNDEFINED> instruction: 0xf7e846cb
   1da98:	strmi	lr, [r4], -r4, lsl #22
   1da9c:			; <UNDEFINED> instruction: 0xf7e94648
   1daa0:			; <UNDEFINED> instruction: 0x4601e898
   1daa4:			; <UNDEFINED> instruction: 0xf00f4620
   1daa8:	smusd	r8, r9, pc	; <UNPREDICTABLE>
   1daac:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   1dab0:	stmdbcc	r0, {r6, r7, r9, ip, sp, lr, pc}
   1dab4:	strbt	r4, [ip], fp, asr #13
   1dab8:			; <UNDEFINED> instruction: 0xf7e94681
   1dabc:	strbmi	lr, [fp], sl, lsl #17
   1dac0:	ldmdami	sp, {r0, r9, sl, lr}
   1dac4:			; <UNDEFINED> instruction: 0xf00f4478
   1dac8:	ldrbt	pc, [r8], r9, asr #30	; <UNPREDICTABLE>
   1dacc:	strmi	r4, [r1], r3, lsl #13
   1dad0:	ldmdami	sl, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1dad4:			; <UNDEFINED> instruction: 0xf00f4478
   1dad8:	ldrbmi	pc, [r8], -r1, asr #30	; <UNPREDICTABLE>
   1dadc:			; <UNDEFINED> instruction: 0xf890f7ed
   1dae0:			; <UNDEFINED> instruction: 0xf7e89805
   1dae4:	str	lr, [r1, r6, ror #17]
   1dae8:	strb	r4, [sl], r4, lsl #12
   1daec:			; <UNDEFINED> instruction: 0xf04f4814
   1daf0:	vbic.i16	d16, #2560	; 0x0a00
   1daf4:	ldrbtmi	r3, [r8], #-2816	; 0xfffff500
   1daf8:			; <UNDEFINED> instruction: 0xff30f00f
   1dafc:			; <UNDEFINED> instruction: 0xf7e8e6f4
   1db00:	svclt	0x0000eae8
   1db04:	andeq	r1, r4, r8, lsr #2
   1db08:	andeq	r0, r0, r4, ror #12
   1db0c:	andeq	r1, r4, r8, lsl r1
   1db10:	andeq	r9, r2, r6, lsr pc
   1db14:	andeq	r9, r2, r6, asr pc
   1db18:	andeq	r9, r2, r0, lsr #29
   1db1c:	andeq	r8, r2, r2, ror #2
   1db20:	andeq	r9, r2, ip, asr #29
   1db24:	andeq	r1, r4, ip, lsr r0
   1db28:	andeq	r9, r2, sl, lsr #28
   1db2c:	andeq	r6, r2, r0
   1db30:	andeq	r0, r0, ip, asr #13
   1db34:	andeq	r2, r2, sl, lsl #24
   1db38:	strdeq	r2, [r2], -r4
   1db3c:	andeq	r2, r2, r0, ror #25
   1db40:	andeq	r9, r2, lr, lsr #24
   1db44:	stmvs	r3, {r3, r5, r6, r8, ip, sp, pc}
   1db48:	mulle	r3, r9, r2
   1db4c:	stmdacs	r0, {fp, sp, lr}
   1db50:			; <UNDEFINED> instruction: 0x4770d1f9
   1db54:	andle	r2, r5, r3, lsl #18
   1db58:	andcs	r3, sl, #12
   1db5c:			; <UNDEFINED> instruction: 0xf7e82100
   1db60:	ldrbmi	fp, [r0, -pc, ror #26]!
   1db64:	ldrbmi	r6, [r0, -r0, asr #17]!
   1db68:	svcmi	0x00f0e92d
   1db6c:	blhi	159028 <ftello64@plt+0x1520dc>
   1db70:	stcge	0, cr11, [lr, #-860]	; 0xfffffca4
   1db74:	andls	sl, ip, #15, 28	; 0xf0
   1db78:	blcs	fe45befc <ftello64@plt+0xfe454fb0>
   1db7c:			; <UNDEFINED> instruction: 0xf8df930a
   1db80:	ldrbtmi	r3, [sl], #-2960	; 0xfffff470
   1db84:	stmib	sp, {r0, r3, r8, sl, ip, pc}^
   1db88:	ldmpl	r3, {r0, r1, r2, r9, sl}^
   1db8c:	cmpls	r5, #1769472	; 0x1b0000
   1db90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1db94:	stmib	sp, {r8, r9, sp}^
   1db98:			; <UNDEFINED> instruction: 0xf8df330e
   1db9c:	ldrbtmi	r3, [fp], #-2936	; 0xfffff488
   1dba0:	teqlt	r1, fp, lsl #6
   1dba4:	strmi	r4, [fp], -ip, lsl #12
   1dba8:			; <UNDEFINED> instruction: 0xb182689a
   1dbac:	blcs	37c20 <ftello64@plt+0x30cd4>
   1dbb0:			; <UNDEFINED> instruction: 0xf8dfd1fa
   1dbb4:	vqdmulh.s<illegal width 8>	<illegal reg q9.5>, q0, q10
   1dbb8:			; <UNDEFINED> instruction: 0xf8df12bf
   1dbbc:			; <UNDEFINED> instruction: 0xf8df1b60
   1dbc0:	ldrbtmi	r0, [fp], #-2912	; 0xfffff4a0
   1dbc4:	cmncc	r8, #2030043136	; 0x79000000
   1dbc8:			; <UNDEFINED> instruction: 0xf7e94478
   1dbcc:	strtmi	lr, [r0], -r2, lsr #19
   1dbd0:	orrslt	r6, r3, r3, lsl #17
   1dbd4:	stmdacs	r0, {fp, sp, lr}
   1dbd8:	stmiavs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1dbdc:			; <UNDEFINED> instruction: 0xf0002800
   1dbe0:	stmdavs	r4!, {r0, r1, r2, r9, pc}
   1dbe4:	mvnsle	r2, r0, lsl #24
   1dbe8:	blne	e5bf6c <ftello64@plt+0xe55020>
   1dbec:	strtmi	r2, [r0], -r5, lsl #4
   1dbf0:			; <UNDEFINED> instruction: 0xf7e84479
   1dbf4:	stmdavs	r3!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}^
   1dbf8:			; <UNDEFINED> instruction: 0x4698deff
   1dbfc:	andcc	r7, ip, r3, lsl #22
   1dc00:	blcs	26c8c8 <ftello64@plt+0x26597c>
   1dc04:	mvnhi	pc, r0, asr #4
   1dc08:	stc	7, cr15, [r6], #-928	; 0xfffffc60
   1dc0c:	bllt	22f4a8 <ftello64@plt+0x22855c>
   1dc10:			; <UNDEFINED> instruction: 0xb12b68ab
   1dc14:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1dc18:	stmiavs	fp!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
   1dc1c:	mvnsle	r2, r0, lsl #22
   1dc20:	blcs	3c8d4 <ftello64@plt+0x35988>
   1dc24:			; <UNDEFINED> instruction: 0xf8dfd0d9
   1dc28:			; <UNDEFINED> instruction: 0xf1051b00
   1dc2c:	andcs	r0, r5, #12
   1dc30:			; <UNDEFINED> instruction: 0xf7e94479
   1dc34:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
   1dc38:	stfvcp	f5, [fp], #-828	; 0xfffffcc4
   1dc3c:	sbcle	r2, ip, r0, lsl #22
   1dc40:	andseq	pc, r1, r5, lsl #2
   1dc44:	stmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dc48:			; <UNDEFINED> instruction: 0xf380fab0
   1dc4c:	ldmdbeq	fp, {r0, r2, ip, pc}^
   1dc50:	and	r9, r5, r6, lsl #6
   1dc54:	svclt	0x00181e43
   1dc58:	movwls	r2, #25345	; 0x6301
   1dc5c:	movwls	r2, #21248	; 0x5300
   1dc60:	blcs	44880 <ftello64@plt+0x3d934>
   1dc64:			; <UNDEFINED> instruction: 0x4623d1b9
   1dc68:	stmdbcs	r1, {r0, r3, r4, r7, fp, sp, lr}
   1dc6c:	ldmdavs	fp, {r0, r1, r5, ip, lr, pc}
   1dc70:	mvnsle	r2, r0, lsl #22
   1dc74:	movtvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1dc78:	strtmi	r9, [r7], -sp, lsl #6
   1dc7c:	blcs	f7f70 <ftello64@plt+0xf1024>
   1dc80:	ldmdavs	pc!, {r0, r2, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   1dc84:	mvnsle	r2, r0, lsl #30
   1dc88:	ldmvs	r3!, {r1, r2, r5, r9, sl, lr}
   1dc8c:	subsle	r2, r2, r4, lsl #22
   1dc90:	mcrcs	8, 0, r6, cr0, cr6, {1}
   1dc94:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1dc98:			; <UNDEFINED> instruction: 0xf0002b04
   1dc9c:	stmdavs	r4!, {r3, r4, r6, r8, pc}
   1dca0:	mvnsle	r2, r0, lsl #24
   1dca4:	bne	fe15c028 <ftello64@plt+0xfe1550dc>
   1dca8:	strtmi	r2, [r0], -r5, lsl #4
   1dcac:			; <UNDEFINED> instruction: 0xf7e84479
   1dcb0:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   1dcb4:			; <UNDEFINED> instruction: 0x4620deff
   1dcb8:			; <UNDEFINED> instruction: 0xff44f7ff
   1dcbc:	orrvs	pc, r0, #160, 10	; 0x28000000
   1dcc0:			; <UNDEFINED> instruction: 0xf5b3900d
   1dcc4:	ldmible	r8, {r6, r8, r9, sl, fp, sp, lr}^
   1dcc8:	blcs	448e4 <ftello64@plt+0x3d998>
   1dccc:	stmiavs	r3!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   1dcd0:			; <UNDEFINED> instruction: 0xf0002b01
   1dcd4:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r8, r9, pc}
   1dcd8:	mvnsle	r2, r0, lsl #24
   1dcdc:	bne	145c060 <ftello64@plt+0x1455114>
   1dce0:	strtmi	r2, [r0], -r5, lsl #4
   1dce4:			; <UNDEFINED> instruction: 0xf7e84479
   1dce8:	stmdavs	r3!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   1dcec:			; <UNDEFINED> instruction: 0xf8dfdeff
   1dcf0:			; <UNDEFINED> instruction: 0xf1075a44
   1dcf4:			; <UNDEFINED> instruction: 0xf8df030c
   1dcf8:	vnmlage.f32	s18, s20, s0
   1dcfc:	bge	f5c080 <ftello64@plt+0xf55134>
   1dd00:	ldrbtmi	r4, [r9], #1149	; 0x47d
   1dd04:	ldrbtmi	r9, [sl], #794	; 0x31a
   1dd08:			; <UNDEFINED> instruction: 0xf89be002
   1dd0c:	stmdblt	fp, {ip, sp}^
   1dd10:	ldrtmi	r4, [r0], -r9, lsr #12
   1dd14:	bl	ff95bcbc <ftello64@plt+0xff954d70>
   1dd18:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1dd1c:			; <UNDEFINED> instruction: 0xf8c7d1f5
   1dd20:	ldr	r8, [r1, ip]!
   1dd24:			; <UNDEFINED> instruction: 0xf00c4649
   1dd28:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   1dd2c:	orrhi	pc, sp, r0, asr #32
   1dd30:	stmdaeq	r1, {r3, r6, ip, sp, lr, pc}
   1dd34:	blvc	d17cec <ftello64@plt+0xd10da0>
   1dd38:	adcle	r2, ip, r0, lsl #22
   1dd3c:			; <UNDEFINED> instruction: 0xf10d360c
   1dd40:	blge	460648 <ftello64@plt+0x4596fc>
   1dd44:	ldrtmi	r2, [r0], -r0, lsl #2
   1dd48:	mcr	6, 0, r4, cr9, cr2, {2}
   1dd4c:			; <UNDEFINED> instruction: 0xf7e93a10
   1dd50:	stmdacs	r0, {r1, r2, r3, r4, fp, sp, lr, pc}
   1dd54:			; <UNDEFINED> instruction: 0xf8dfd179
   1dd58:	vmls.f16	s6, s17, s17
   1dd5c:			; <UNDEFINED> instruction: 0xf8dfaa10
   1dd60:	strmi	r8, [r1], r4, ror #19
   1dd64:	stmibvc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1dd68:	ldrbtmi	r4, [r8], #1147	; 0x47b
   1dd6c:	ldrbtmi	r9, [pc], #-1028	; 1dd74 <ftello64@plt+0x16e28>
   1dd70:	bcc	fe459598 <ftello64@plt+0xfe45264c>
   1dd74:	strbmi	r9, [r9], -r4, lsl #22
   1dd78:	ldmdavs	fp, {r0, sp, lr, pc}
   1dd7c:	ldmvs	sl, {r0, r1, r3, r6, r8, ip, sp, pc}
   1dd80:	mvnsle	r2, r5, lsl #20
   1dd84:	stmdbcs	r0, {r1, r3, r6, r9, sl, fp, ip}
   1dd88:	ldmdavs	fp, {r1, r3, r4, r5, r6, ip, lr, pc}
   1dd8c:	blcs	2f5d8 <ftello64@plt+0x2868c>
   1dd90:	mrc	1, 0, sp, cr8, cr5, {7}
   1dd94:			; <UNDEFINED> instruction: 0x9c04aa10
   1dd98:	stmiavs	fp!, {r0, r2, r5, r9, sl, lr}
   1dd9c:			; <UNDEFINED> instruction: 0xf0002b08
   1dda0:	stmdavs	sp!, {r0, r1, r2, r4, r5, r6, r7, pc}
   1dda4:	mvnsle	r2, r0, lsl #26
   1dda8:	ldmvs	r3!, {r1, r2, r5, r9, sl, lr}
   1ddac:			; <UNDEFINED> instruction: 0xf0002b09
   1ddb0:	ldmdavs	r6!, {r2, r3, r4, r5, r6, r7, pc}
   1ddb4:	mvnsle	r2, r0, lsl #28
   1ddb8:	stmvs	fp, {r0, r5, r9, sl, lr}
   1ddbc:			; <UNDEFINED> instruction: 0xf0002b0a
   1ddc0:	stmdavs	r9, {r1, r2, r3, r6, r8, pc}
   1ddc4:	mvnsle	r2, r0, lsl #18
   1ddc8:	stmvs	fp, {r0, r5, r9, sl, lr}
   1ddcc:			; <UNDEFINED> instruction: 0xf0002b0b
   1ddd0:	stmdavs	r9, {r0, r5, r6, r8, pc}
   1ddd4:	mvnsle	r2, r0, lsl #18
   1ddd8:	ldmvs	r3, {r1, r5, r9, sl, lr}
   1dddc:			; <UNDEFINED> instruction: 0xf0002b0c
   1dde0:	ldmdavs	r2, {r2, r4, r5, r6, r8, pc}
   1dde4:	mvnsle	r2, r0, lsl #20
   1dde8:	stmvs	r3, {r5, r9, sl, lr}
   1ddec:			; <UNDEFINED> instruction: 0xf0002b0d
   1ddf0:	stmdavs	r0, {r1, r3, r7, r8, pc}
   1ddf4:	mvnsle	r2, r0, lsl #16
   1ddf8:	stmvs	fp, {r0, r5, r9, sl, lr}
   1ddfc:			; <UNDEFINED> instruction: 0xf0002b0e
   1de00:	stmdavs	r9, {r0, r5, r7, r8, pc}
   1de04:	mvnsle	r2, r0, lsl #18
   1de08:	ldmvs	r3, {r1, r5, r9, sl, lr}
   1de0c:			; <UNDEFINED> instruction: 0xf0002b0f
   1de10:	ldmdavs	r2, {r2, r6, r7, r8, pc}
   1de14:	mvnsle	r2, r0, lsl #20
   1de18:			; <UNDEFINED> instruction: 0xf8df4617
   1de1c:			; <UNDEFINED> instruction: 0xf8df8930
   1de20:	ldrbtmi	r9, [r8], #2352	; 0x930
   1de24:			; <UNDEFINED> instruction: 0x463d44f9
   1de28:	and	r4, r3, r0, lsr #12
   1de2c:	stmdacs	r0, {fp, sp, lr}
   1de30:	subshi	pc, r4, #0
   1de34:	blcs	438048 <ftello64@plt+0x4310fc>
   1de38:	mcrne	1, 3, sp, cr11, cr8, {7}
   1de3c:			; <UNDEFINED> instruction: 0xf0002d00
   1de40:			; <UNDEFINED> instruction: 0x461d81d6
   1de44:	stmdavs	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1de48:	stmiavs	r3!, {r2, r4, r8, ip, sp, pc}
   1de4c:	mvnsle	r2, r4, lsl #22
   1de50:	andcs	fp, r5, #128, 4
   1de54:			; <UNDEFINED> instruction: 0xf00028a5
   1de58:			; <UNDEFINED> instruction: 0xf8df82fa
   1de5c:	ldrbtmi	r1, [r9], #-2296	; 0xfffff708
   1de60:			; <UNDEFINED> instruction: 0xf7e82000
   1de64:			; <UNDEFINED> instruction: 0xf8dae91e
   1de68:	stmdavs	r1!, {ip, sp}^
   1de6c:			; <UNDEFINED> instruction: 0xf00f4632
   1de70:	stmdals	r5, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1de74:			; <UNDEFINED> instruction: 0xf7e8265a
   1de78:			; <UNDEFINED> instruction: 0xf2c0e8d4
   1de7c:	rsbs	r3, r6, r0, lsl #12
   1de80:	pkhbtmi	r7, fp, sp, lsl #22
   1de84:	addle	r2, r4, r0, lsl #26
   1de88:	streq	pc, [ip], -r3, lsl #2
   1de8c:	beq	39a2a0 <ftello64@plt+0x393354>
   1de90:			; <UNDEFINED> instruction: 0x462c465b
   1de94:	ldrmi	r4, [sp], -fp, lsr #13
   1de98:	orrslt	lr, r5, #11
   1de9c:	strbmi	r4, [r0], -r1, lsr #12
   1dea0:	ldc	7, cr15, [r8], {232}	; 0xe8
   1dea4:	suble	r2, r2, r0, lsl #16
   1dea8:	mulmi	r0, sl, r8
   1deac:			; <UNDEFINED> instruction: 0xf10ab154
   1deb0:	strteq	r0, [r0], -r1, lsl #20
   1deb4:	cfstrdcs	mvd13, [r0], {59}	; 0x3b
   1deb8:	strcc	sp, [r1, #-495]	; 0xfffffe11
   1debc:	mulmi	r0, sl, r8
   1dec0:	mvnsle	r2, r0, lsl #24
   1dec4:	ldrbmi	r4, [sp], -fp, lsr #12
   1dec8:	strbeq	pc, [r0, #-421]	; 0xfffffe5b	; <UNPREDICTABLE>
   1decc:			; <UNDEFINED> instruction: 0xf585fab5
   1ded0:	blcs	6048c <ftello64@plt+0x59540>
   1ded4:			; <UNDEFINED> instruction: 0xf045bf18
   1ded8:	bllt	115f2e4 <ftello64@plt+0x1158398>
   1dedc:			; <UNDEFINED> instruction: 0xf7e84630
   1dee0:	ldrtmi	lr, [r0], #-3006	; 0xfffff442
   1dee4:	stccc	8, cr15, [r1], {16}
   1dee8:	svclt	0x00182b2e
   1deec:	andsle	r2, lr, r0, asr #22
   1def0:	bne	fe459758 <ftello64@plt+0xfe45280c>
   1def4:			; <UNDEFINED> instruction: 0xf7e74630
   1def8:	stmiblt	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   1defc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1df00:			; <UNDEFINED> instruction: 0x4621e738
   1df04:			; <UNDEFINED> instruction: 0xf7e84638
   1df08:			; <UNDEFINED> instruction: 0x3c2bebe6
   1df0c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1df10:	svclt	0x00182800
   1df14:	ldmdblt	r4, {sl, sp}^
   1df18:	mulmi	r0, sl, r8
   1df1c:			; <UNDEFINED> instruction: 0x0623b13c
   1df20:	beq	9a350 <ftello64@plt+0x93404>
   1df24:	cfstrdcs	mvd13, [r0], {3}
   1df28:	strcc	sp, [r1, #-491]	; 0xfffffe15
   1df2c:	stcls	7, cr14, [r4], {198}	; 0xc6
   1df30:	and	r4, r3, fp, asr #12
   1df34:	stccs	8, cr6, [r0], {36}	; 0x24
   1df38:	rsbhi	pc, fp, #1
   1df3c:	bcs	1781cc <ftello64@plt+0x171280>
   1df40:	mrcne	1, 2, sp, cr9, cr8, {7}
   1df44:			; <UNDEFINED> instruction: 0xf0002b00
   1df48:			; <UNDEFINED> instruction: 0x460b82be
   1df4c:			; <UNDEFINED> instruction: 0xf8dfe7f2
   1df50:	andcs	r1, r5, #8, 16	; 0x80000
   1df54:	ldrbtmi	r2, [r9], #-0
   1df58:	stmia	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1df5c:			; <UNDEFINED> instruction: 0xf00f6861
   1df60:	stmdals	r5, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1df64:	ldmda	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1df68:	vmov.i32	q9, #167772160	; 0x0a000000
   1df6c:			; <UNDEFINED> instruction: 0xf8df3600
   1df70:			; <UNDEFINED> instruction: 0xf8df27ec
   1df74:	ldrbtmi	r3, [sl], #-1948	; 0xfffff864
   1df78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1df7c:	subsmi	r9, sl, r5, asr fp
   1df80:	eorshi	pc, sl, #65	; 0x41
   1df84:	subslt	r4, r7, r0, lsr r6
   1df88:	blhi	159284 <ftello64@plt+0x152338>
   1df8c:	svchi	0x00f0e8bd
   1df90:	vmlacs.f64	d7, d0, d30
   1df94:			; <UNDEFINED> instruction: 0xf8dfd057
   1df98:	strcc	r1, [ip, #-1992]	; 0xfffff838
   1df9c:			; <UNDEFINED> instruction: 0x46284479
   1dfa0:	cdp	7, 15, cr15, cr6, cr7, {7}
   1dfa4:			; <UNDEFINED> instruction: 0x4605bb98
   1dfa8:	blvc	d17ba8 <ftello64@plt+0xd10c5c>
   1dfac:			; <UNDEFINED> instruction: 0xf43f2b00
   1dfb0:	strcc	sl, [ip], -r3, lsl #30
   1dfb4:	bcc	459820 <ftello64@plt+0x4528d4>
   1dfb8:	tstcs	r0, r2, asr r6
   1dfbc:			; <UNDEFINED> instruction: 0xf7e84630
   1dfc0:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1dfc4:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
   1dfc8:	blcs	27825c <ftello64@plt+0x271310>
   1dfcc:	stmdavs	r4!, {r1, ip, lr, pc}
   1dfd0:	mvnsle	r2, r0, lsl #24
   1dfd4:	andcs	fp, r5, #128, 4
   1dfd8:			; <UNDEFINED> instruction: 0xf00028a5
   1dfdc:			; <UNDEFINED> instruction: 0xf8df8278
   1dfe0:	ldrbtmi	r1, [r9], #-1924	; 0xfffff87c
   1dfe4:	andcs	lr, sl, #60, 14	; 0xf00000
   1dfe8:			; <UNDEFINED> instruction: 0xf7e74641
   1dfec:	str	lr, [sp], -ip, ror #29
   1dff0:			; <UNDEFINED> instruction: 0x1774f8df
   1dff4:	ldrbcs	r2, [sl], -r5, lsl #4
   1dff8:	strcc	pc, [r0], -r0, asr #5
   1dffc:			; <UNDEFINED> instruction: 0xf7e84479
   1e000:	stmdavs	r1!, {r4, r6, fp, sp, lr, pc}^
   1e004:	stc2	0, cr15, [sl], #60	; 0x3c
   1e008:			; <UNDEFINED> instruction: 0xf815e7b1
   1e00c:			; <UNDEFINED> instruction: 0xf0266f01
   1e010:			; <UNDEFINED> instruction: 0xf1a60320
   1e014:	blcc	105e8dc <ftello64@plt+0x1057990>
   1e018:	svclt	0x00882a09
   1e01c:	ldmible	r4!, {r0, r2, r8, r9, fp, sp}^
   1e020:			; <UNDEFINED> instruction: 0xf43f2e00
   1e024:	stmiavs	r3!, {r0, r6, r7, r9, sl, fp, sp, pc}
   1e028:			; <UNDEFINED> instruction: 0xf0002b08
   1e02c:	stmdavs	r4!, {r0, r1, r2, r5, r6, r7, r8, pc}
   1e030:	mvnsle	r2, r0, lsl #24
   1e034:			; <UNDEFINED> instruction: 0x1734f8df
   1e038:	strtmi	r2, [r0], -r5, lsl #4
   1e03c:			; <UNDEFINED> instruction: 0xf7e84479
   1e040:	stmdavs	r3!, {r4, r5, fp, sp, lr, pc}^
   1e044:			; <UNDEFINED> instruction: 0x4635deff
   1e048:	ldrbmi	lr, [r1], -lr, lsr #13
   1e04c:			; <UNDEFINED> instruction: 0xf00b4658
   1e050:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1e054:	msrhi	CPSR_fsc, r0, asr #32
   1e058:	stmdaeq	r2, {r3, r6, ip, sp, lr, pc}
   1e05c:	blvc	3179c4 <ftello64@plt+0x310a78>
   1e060:			; <UNDEFINED> instruction: 0xf43f2b00
   1e064:			; <UNDEFINED> instruction: 0x310caeb1
   1e068:			; <UNDEFINED> instruction: 0xf0132000
   1e06c:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   1e070:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1e074:	blcs	2b8308 <ftello64@plt+0x2b13bc>
   1e078:	orrhi	pc, r3, r0
   1e07c:	stccs	8, cr6, [r0], {36}	; 0x24
   1e080:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1e084:	andcs	r1, r5, #236, 12	; 0xec00000
   1e088:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e08c:	stmda	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e090:	cdple	8, 15, cr6, cr15, cr3, {3}
   1e094:	blcs	3ccc8 <ftello64@plt+0x35d7c>
   1e098:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {1}
   1e09c:	andcs	r3, r0, ip, lsl #2
   1e0a0:	blx	10da0f4 <ftello64@plt+0x10d31a8>
   1e0a4:			; <UNDEFINED> instruction: 0xf47f2800
   1e0a8:	stmiavs	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, sp, pc}
   1e0ac:			; <UNDEFINED> instruction: 0xf0002b0b
   1e0b0:	stmdavs	r4!, {r2, r3, r7, r8, pc}
   1e0b4:	mvnsle	r2, r0, lsl #24
   1e0b8:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   1e0bc:	strtmi	r2, [r0], -r5, lsl #4
   1e0c0:			; <UNDEFINED> instruction: 0xf7e74479
   1e0c4:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   1e0c8:	blvc	515ccc <ftello64@plt+0x50ed80>
   1e0cc:			; <UNDEFINED> instruction: 0xf43f2b00
   1e0d0:	blls	249b04 <ftello64@plt+0x242bb8>
   1e0d4:	stmdals	r7, {r2, r3, r9, ip, sp}
   1e0d8:			; <UNDEFINED> instruction: 0xf7f02100
   1e0dc:			; <UNDEFINED> instruction: 0x4606f971
   1e0e0:			; <UNDEFINED> instruction: 0xf43f2800
   1e0e4:	stmiavs	r0!, {r0, r7, r9, sl, fp, sp, pc}
   1e0e8:			; <UNDEFINED> instruction: 0xf0002800
   1e0ec:	stmdavs	r4!, {r0, r1, r3, r4, r7, r8, pc}
   1e0f0:	mvnsle	r2, r0, lsl #24
   1e0f4:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   1e0f8:	strtmi	r2, [r0], -r5, lsl #4
   1e0fc:			; <UNDEFINED> instruction: 0xf7e74479
   1e100:	stmdavs	r3!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   1e104:	blvc	115d08 <ftello64@plt+0x10edbc>
   1e108:			; <UNDEFINED> instruction: 0xf43f2b00
   1e10c:	andcc	sl, ip, r5, ror lr
   1e110:	b	fe15c0b8 <ftello64@plt+0xfe15516c>
   1e114:			; <UNDEFINED> instruction: 0xf1a0b130
   1e118:	stmdacs	r2, {r3, r8, r9}
   1e11c:	blcs	cdd84 <ftello64@plt+0xc6e38>
   1e120:	mcrge	6, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1e124:	blcs	3783b8 <ftello64@plt+0x37146c>
   1e128:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
   1e12c:	stccs	8, cr6, [r0], {36}	; 0x24
   1e130:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1e134:	andcs	r1, r5, #72, 12	; 0x4800000
   1e138:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e13c:	svc	0x00b0f7e7
   1e140:	cdple	8, 15, cr6, cr15, cr3, {3}
   1e144:	stmdacs	r0, {r3, r8, r9, fp, ip, sp, lr}
   1e148:	mrcge	4, 2, APSR_nzcv, cr14, cr15, {1}
   1e14c:	ldrbvc	pc, [r4, #1615]!	; 0x64f	; <UNPREDICTABLE>
   1e150:	ldrbvc	pc, [pc, #1743]!	; 1e827 <ftello64@plt+0x178db>	; <UNPREDICTABLE>
   1e154:	tstcc	ip, sp, ror #20
   1e158:	nopeq	{32}
   1e15c:	eorseq	pc, r0, #160, 2	; 0x28
   1e160:	stmdbne	lr, {r0, r6, r8, r9, fp, ip, sp}^
   1e164:	svclt	0x00882a09
   1e168:	ldmdble	r3, {r0, r2, r8, r9, fp, sp}
   1e16c:			; <UNDEFINED> instruction: 0x07f1b910
   1e170:	mcrge	5, 2, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1e174:	blcs	3b8408 <ftello64@plt+0x3b14bc>
   1e178:	msrhi	CPSR_fs, r0
   1e17c:	stccs	8, cr6, [r0], {36}	; 0x24
   1e180:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1e184:	andcs	r1, r5, #252, 10	; 0x3f000000
   1e188:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e18c:	svc	0x0088f7e7
   1e190:	cdple	8, 15, cr6, cr15, cr3, {3}
   1e194:	svceq	0x0001f811
   1e198:	blvc	618118 <ftello64@plt+0x6111cc>
   1e19c:			; <UNDEFINED> instruction: 0xf43f2f00
   1e1a0:			; <UNDEFINED> instruction: 0xf64fae3c
   1e1a4:			; <UNDEFINED> instruction: 0xf6cf70f4
   1e1a8:	bne	fe03a5ac <ftello64@plt+0xfe033660>
   1e1ac:			; <UNDEFINED> instruction: 0xf027320c
   1e1b0:			; <UNDEFINED> instruction: 0xf1a70320
   1e1b4:	blcc	105e67c <ftello64@plt+0x1057730>
   1e1b8:	stmdbcs	r9, {r0, r2, r4, fp, ip}
   1e1bc:	blcs	18dfe4 <ftello64@plt+0x187098>
   1e1c0:	msrhi	R9_usr, r0
   1e1c4:			; <UNDEFINED> instruction: 0xf015b91f
   1e1c8:			; <UNDEFINED> instruction: 0xf43f0701
   1e1cc:	stmiavs	r3!, {r1, r2, r5, r9, sl, fp, sp, pc}
   1e1d0:			; <UNDEFINED> instruction: 0xf0002b0f
   1e1d4:	stmdavs	r4!, {r3, r5, r6, r8, pc}
   1e1d8:	mvnsle	r2, r0, lsl #24
   1e1dc:	strne	pc, [r4, #2271]!	; 0x8df
   1e1e0:	strtmi	r2, [r0], -r5, lsl #4
   1e1e4:			; <UNDEFINED> instruction: 0xf7e74479
   1e1e8:	stmdavs	r3!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
   1e1ec:	blvc	115df0 <ftello64@plt+0x10eea4>
   1e1f0:	rsbsle	r2, r3, r0, lsl #22
   1e1f4:	strbmi	r3, [r1], -ip
   1e1f8:	stcl	7, cr15, [r8, #-928]	; 0xfffffc60
   1e1fc:	subsle	r2, r0, r0, lsl #16
   1e200:	mcrrne	8, 4, r7, r6, cr1
   1e204:	svclt	0x00182920
   1e208:	tstle	r5, r9, lsl #18
   1e20c:	svcne	0x0001f816
   1e210:	svclt	0x00182909
   1e214:	rscsle	r2, r9, r0, lsr #18
   1e218:	suble	r2, r2, r0, lsl #18
   1e21c:			; <UNDEFINED> instruction: 0xf7e84648
   1e220:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
   1e224:	ldmdavc	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}^
   1e228:	blcs	8253f4 <ftello64@plt+0x81e4a8>
   1e22c:	blcs	28de94 <ftello64@plt+0x286f48>
   1e230:			; <UNDEFINED> instruction: 0xf811d105
   1e234:	blcs	26de40 <ftello64@plt+0x266ef4>
   1e238:	blcs	84dea0 <ftello64@plt+0x846f54>
   1e23c:	blcs	ed2628 <ftello64@plt+0xecb6dc>
   1e240:	tstcc	r1, r8, lsl #30
   1e244:	cmnlt	r2, #655360	; 0xa0000
   1e248:	svclt	0x00182a20
   1e24c:	tstle	r5, r9, lsl #20
   1e250:	svccs	0x0001f811
   1e254:	svclt	0x00182a09
   1e258:	rscsle	r2, r9, r0, lsr #20
   1e25c:	nopeq	{34}	; 0x22
   1e260:	eorseq	pc, r0, r2, lsr #3
   1e264:	stmdacs	r9, {r0, r6, r8, r9, fp, ip, sp}
   1e268:	blcs	18e090 <ftello64@plt+0x187144>
   1e26c:			; <UNDEFINED> instruction: 0xf1a2d91d
   1e270:	blx	fecdef60 <ftello64@plt+0xfecd8014>
   1e274:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1e278:	svclt	0x00142a00
   1e27c:	andcs	r4, r1, #27262976	; 0x1a00000
   1e280:	svclt	0x00082d00
   1e284:	cmnlt	r2, r0, lsl #4
   1e288:	strle	r0, [sl], #-2026	; 0xfffff816
   1e28c:	strb	r3, [sl, #1793]	; 0x701
   1e290:	svccs	0x00001e7b
   1e294:	strthi	pc, [r5], #-0
   1e298:	stmdavs	r4!, {r0, r1, r2, r3, r4, r9, sl, lr}
   1e29c:			; <UNDEFINED> instruction: 0xf0012c00
   1e2a0:	stmiavs	r3!, {r6, r7, pc}
   1e2a4:	mvnsle	r2, r0, lsl fp
   1e2a8:			; <UNDEFINED> instruction: 0xf811e7f2
   1e2ac:	strcc	r2, [r1, #-3841]	; 0xfffff0ff
   1e2b0:			; <UNDEFINED> instruction: 0xf8dfe7d4
   1e2b4:			; <UNDEFINED> instruction: 0x465814d4
   1e2b8:			; <UNDEFINED> instruction: 0xf00b4479
   1e2bc:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1e2c0:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   1e2c4:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1e2c8:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   1e2cc:	cdp2	0, 2, cr15, cr10, cr11, {0}
   1e2d0:			; <UNDEFINED> instruction: 0xf0402800
   1e2d4:			; <UNDEFINED> instruction: 0xf048809b
   1e2d8:	ldr	r0, [r9, #-2052]	; 0xfffff7fc
   1e2dc:	bcs	44af8 <ftello64@plt+0x3dbac>
   1e2e0:	blls	29243c <ftello64@plt+0x28b4f0>
   1e2e4:	stmdals	r7, {r0, r8, sp}
   1e2e8:			; <UNDEFINED> instruction: 0xf86af7f0
   1e2ec:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1e2f0:	blls	2d28cc <ftello64@plt+0x2cb980>
   1e2f4:	blcs	38368 <ftello64@plt+0x3141c>
   1e2f8:	tstls	r2, #1073741845	; 0x40000015
   1e2fc:	bge	4afb90 <ftello64@plt+0x4a8c44>
   1e300:	ldmvs	sl, {r0, r2, r3, r9, ip, pc}
   1e304:			; <UNDEFINED> instruction: 0xf0002a08
   1e308:	ldmdavs	fp, {r0, r1, r4, r6, r7, pc}
   1e30c:	mvnsle	r2, r0, lsl #22
   1e310:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e314:	ldrbtmi	r9, [sl], #-778	; 0xfffffcf6
   1e318:	blvs	130473c <ftello64@plt+0x12fd7f0>
   1e31c:	blvs	fe26fb44 <ftello64@plt+0xfe268bf8>
   1e320:	stmdbcc	r0, {r1, r6, r7, r8, r9, sp, lr}
   1e324:	tstcs	r1, r8, lsl pc
   1e328:			; <UNDEFINED> instruction: 0xf041b10b
   1e32c:	blls	31e73c <ftello64@plt+0x3177f0>
   1e330:	stmdals	sp, {r0, r1, r4, r8, sl, fp, sp, pc}
   1e334:			; <UNDEFINED> instruction: 0xf01e9500
   1e338:	strmi	pc, [r6], -r3, lsl #19
   1e33c:			; <UNDEFINED> instruction: 0xf0002800
   1e340:			; <UNDEFINED> instruction: 0xf7e880c9
   1e344:	strmi	lr, [r1], -r6, asr #24
   1e348:	strbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e34c:			; <UNDEFINED> instruction: 0xf00f4478
   1e350:	eor	pc, r9, r5, lsl #22
   1e354:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e358:	andcs	r2, r0, r5, lsl #4
   1e35c:	ldrbtmi	r2, [r9], #-1626	; 0xfffff9a6
   1e360:	strcc	pc, [r0], -r0, asr #5
   1e364:	cdp	7, 9, cr15, cr12, cr7, {7}
   1e368:	bls	3784f4 <ftello64@plt+0x3715a8>
   1e36c:	orrpl	pc, r0, #1325400064	; 0x4f000000
   1e370:	vst2.8	{d25-d28}, [pc], r0
   1e374:			; <UNDEFINED> instruction: 0xf00f6380
   1e378:	strdcs	pc, [r0], -r1
   1e37c:	cdp	7, 5, cr15, cr0, cr7, {7}
   1e380:			; <UNDEFINED> instruction: 0xf8dfe5f5
   1e384:	andcs	r1, r5, #24, 8	; 0x18000000
   1e388:	ldrbtmi	r2, [r9], #-0
   1e38c:	strtmi	lr, [r5], -r4, ror #11
   1e390:	blcs	b8644 <ftello64@plt+0xb16f8>
   1e394:	stmdavs	sp!, {r1, r3, r5, r6, ip, lr, pc}
   1e398:	mvnsle	r2, r0, lsl #26
   1e39c:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
   1e3a0:			; <UNDEFINED> instruction: 0xf0002b00
   1e3a4:	strcs	r8, [r0], -r5, lsr #7
   1e3a8:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1e3ac:	cdp	7, 3, cr15, cr8, cr7, {7}
   1e3b0:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
   1e3b4:	cdp	7, 3, cr15, cr4, cr7, {7}
   1e3b8:			; <UNDEFINED> instruction: 0xf7e79805
   1e3bc:	ldrb	lr, [r6, #3634]	; 0xe32
   1e3c0:	andcs	r4, r5, #4046848	; 0x3dc000
   1e3c4:	ldrbtmi	r2, [r9], #-0
   1e3c8:	ldmibmi	r6!, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
   1e3cc:	andcs	r2, r0, r5, lsl #4
   1e3d0:	strb	r4, [r1, #1145]	; 0x479
   1e3d4:	andcs	r4, r5, #244, 18	; 0x3d0000
   1e3d8:	ldrbtmi	r2, [r9], #-0
   1e3dc:	stmiavs	r0!, {r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}
   1e3e0:			; <UNDEFINED> instruction: 0xf0002800
   1e3e4:	stmdavs	r4!, {r0, r1, r2, r4, r5, r6, r7, pc}
   1e3e8:	mvnsle	r2, r0, lsl #24
   1e3ec:	andcs	r4, r5, #3915776	; 0x3bc000
   1e3f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e3f4:	cdp	7, 5, cr15, cr4, cr7, {7}
   1e3f8:	cdple	8, 15, cr6, cr15, cr3, {3}
   1e3fc:	andcs	r4, r5, #236, 18	; 0x3b0000
   1e400:	ldrbtmi	r2, [r9], #-0
   1e404:			; <UNDEFINED> instruction: 0xf812e5a8
   1e408:	ldrb	r7, [r0], r1, lsl #30
   1e40c:	ldrbcs	r4, [sl], -r9, ror #17
   1e410:	vmvn.i16	q11, #9	; 0x0009
   1e414:	ldrbtmi	r3, [r8], #-1536	; 0xfffffa00
   1e418:	blx	fe85a45c <ftello64@plt+0xfe853510>
   1e41c:			; <UNDEFINED> instruction: 0xf7e79805
   1e420:	str	lr, [r4, #3584]!	; 0xe00
   1e424:	andcs	r4, r5, #228, 18	; 0x390000
   1e428:			; <UNDEFINED> instruction: 0xf7e74479
   1e42c:	stmdavs	r1!, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   1e430:	strmi	r9, [r7], -r4, lsl #2
   1e434:			; <UNDEFINED> instruction: 0xf7e84630
   1e438:	stmdbls	r4, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   1e43c:	strmi	r4, [r3], -sl, lsr #12
   1e440:			; <UNDEFINED> instruction: 0xf00f4638
   1e444:	stmdals	r5, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   1e448:	stcl	7, cr15, [sl, #924]!	; 0x39c
   1e44c:	ldmibmi	fp, {r0, r1, r2, r3, r7, r8, sl, sp, lr, pc}^
   1e450:	andcs	r4, r0, r9, ror r4
   1e454:	cdp	7, 2, cr15, cr4, cr7, {7}
   1e458:	bcs	459cc4 <ftello64@plt+0x452d78>
   1e45c:	ldrdcc	pc, [r0], -sl
   1e460:	ldrtmi	r6, [r3], #-2145	; 0xfffff79f
   1e464:			; <UNDEFINED> instruction: 0xf00f6812
   1e468:	str	pc, [r2, #-2681]	; 0xfffff587
   1e46c:	blcs	3d120 <ftello64@plt+0x361d4>
   1e470:	strcc	sp, [ip, #-148]	; 0xffffff6c
   1e474:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
   1e478:	strtmi	r2, [sl], -r0, lsl #2
   1e47c:			; <UNDEFINED> instruction: 0xffa0f7ef
   1e480:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1e484:	svcge	0x0035f43f
   1e488:	svccs	0x000068a7
   1e48c:	andhi	pc, sp, #0
   1e490:	stccs	8, cr6, [r0], {36}	; 0x24
   1e494:	stmibmi	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e498:	strtmi	r2, [r0], -r5, lsl #4
   1e49c:			; <UNDEFINED> instruction: 0xf7e74479
   1e4a0:	stmdavs	r3!, {r9, sl, fp, sp, lr, pc}^
   1e4a4:	stmibmi	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr, pc}^
   1e4a8:	andcs	r2, r0, r5, lsl #4
   1e4ac:	ldrb	r4, [r3, #-1145]	; 0xfffffb87
   1e4b0:	blvc	7030e0 <ftello64@plt+0x6fc194>
   1e4b4:			; <UNDEFINED> instruction: 0xf0002b00
   1e4b8:	blls	2bed38 <ftello64@plt+0x2b7dec>
   1e4bc:	movwcc	r4, #51906	; 0xcac2
   1e4c0:	ldrbtmi	r9, [sl], #-778	; 0xfffffcf6
   1e4c4:	stmibmi	r1, {r3, r5, r8, r9, sl, sp, lr, pc}^
   1e4c8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   1e4cc:	stmibmi	r0, {r2, r6, r8, sl, sp, lr, pc}^
   1e4d0:			; <UNDEFINED> instruction: 0xe7be4479
   1e4d4:			; <UNDEFINED> instruction: 0xf10d9b09
   1e4d8:	stmdavs	sp!, {r4, r6, r9, fp}
   1e4dc:	ldmdavs	fp, {r4, r6, r9, sl, lr}
   1e4e0:	bcc	fe459d08 <ftello64@plt+0xfe452dbc>
   1e4e4:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   1e4e8:			; <UNDEFINED> instruction: 0xf7e79304
   1e4ec:	strmi	lr, [r6], -r4, lsl #25
   1e4f0:	cmnle	sl, r0, lsl #16
   1e4f4:	stmvs	r3, {r5, r9, sl, lr}
   1e4f8:			; <UNDEFINED> instruction: 0xf0002b0d
   1e4fc:	stmdavs	r0, {r1, r4, r5, r6, r7, r8, pc}
   1e500:	mvnsle	r2, r0, lsl #16
   1e504:	cdp	3, 0, cr2, cr8, cr8, {0}
   1e508:			; <UNDEFINED> instruction: 0xf10d3a10
   1e50c:			; <UNDEFINED> instruction: 0xee180b54
   1e510:	andcs	r1, r0, #16, 20	; 0x10000
   1e514:			; <UNDEFINED> instruction: 0xf7e74658
   1e518:			; <UNDEFINED> instruction: 0x4606ed52
   1e51c:			; <UNDEFINED> instruction: 0xf0402800
   1e520:	blmi	feb3f4b0 <ftello64@plt+0xfeb38564>
   1e524:			; <UNDEFINED> instruction: 0xf8db990b
   1e528:	stmiapl	fp, {sp}^
   1e52c:	ldreq	r6, [fp, #2075]	; 0x81b
   1e530:	movwhi	pc, #61696	; 0xf100	; <UNPREDICTABLE>
   1e534:	stmdbls	fp, {r3, r5, r7, r8, r9, fp, lr}
   1e538:	ldrdeq	pc, [r0], -sl
   1e53c:			; <UNDEFINED> instruction: 0xf7e858c9
   1e540:	strtmi	lr, [r9], -r6, lsr #17
   1e544:	ldrdeq	pc, [r0], -sl
   1e548:	ldm	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e54c:	ldrdeq	pc, [r0], -sl
   1e550:	stmvs	fp, {r0, r5, r9, sl, lr}
   1e554:			; <UNDEFINED> instruction: 0xf0002b04
   1e558:	stmdavs	r9, {r0, r2, r3, r4, r5, r7, r9, pc}
   1e55c:	mvnsle	r2, r0, lsl #18
   1e560:	cdp	7, 4, cr15, cr14, cr7, {7}
   1e564:	stmdacs	r0, {r7, r9, sl, lr}
   1e568:			; <UNDEFINED> instruction: 0x83b3f040
   1e56c:			; <UNDEFINED> instruction: 0x273c4d9b
   1e570:			; <UNDEFINED> instruction: 0x4642447d
   1e574:	and	r4, r2, r1, lsr #12
   1e578:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1e57c:	stmvs	fp, {r2, r3, r5, r6, ip, lr, pc}
   1e580:	mvnsle	r2, r5, lsl #22
   1e584:	bcs	25ed8 <ftello64@plt+0x1ef8c>
   1e588:			; <UNDEFINED> instruction: 0x461ad03e
   1e58c:			; <UNDEFINED> instruction: 0xf7e8e7f4
   1e590:	strmi	lr, [r1], -r0, lsr #22
   1e594:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
   1e598:			; <UNDEFINED> instruction: 0xf9e0f00f
   1e59c:	ldrdeq	pc, [r0], -fp
   1e5a0:	stc	7, cr15, [lr], #-924	; 0xfffffc64
   1e5a4:	ldrdeq	pc, [r0], -sl
   1e5a8:	ldc	7, cr15, [lr, #924]	; 0x39c
   1e5ac:	ldmdavs	r8, {r0, r2, r3, r8, r9, fp, ip, pc}
   1e5b0:			; <UNDEFINED> instruction: 0xf8d8f01e
   1e5b4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1e5b8:	ldrhi	pc, [pc], #0	; 1e5c0 <ftello64@plt+0x17674>
   1e5bc:	bl	25c564 <ftello64@plt+0x255618>
   1e5c0:	stmmi	r8, {r0, r9, sl, lr}
   1e5c4:			; <UNDEFINED> instruction: 0xf00f4478
   1e5c8:	blls	39ccf4 <ftello64@plt+0x395da8>
   1e5cc:			; <UNDEFINED> instruction: 0xf01e6818
   1e5d0:	strbt	pc, [r9], r7, asr #18	; <UNPREDICTABLE>
   1e5d4:	andcs	r4, r5, #132, 18	; 0x210000
   1e5d8:			; <UNDEFINED> instruction: 0xf7e74479
   1e5dc:	stmdavs	r1!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}^
   1e5e0:	strmi	r9, [r5], -r4, lsl #2
   1e5e4:			; <UNDEFINED> instruction: 0xf7e84630
   1e5e8:			; <UNDEFINED> instruction: 0x9c05eaf4
   1e5ec:	strtmi	r9, [r2], -r4, lsl #18
   1e5f0:	strtmi	r4, [r8], -r3, lsl #12
   1e5f4:			; <UNDEFINED> instruction: 0xf9b2f00f
   1e5f8:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1e5fc:	ldc	7, cr15, [r0, #-924]	; 0xfffffc64
   1e600:			; <UNDEFINED> instruction: 0xf7e74620
   1e604:	ldrt	lr, [r2], #3342	; 0xd0e
   1e608:	blcs	3d23c <ftello64@plt+0x362f0>
   1e60c:	adchi	pc, sl, #0
   1e610:	tstls	fp, ip, lsl #2
   1e614:			; <UNDEFINED> instruction: 0xf7e84608
   1e618:	andcc	lr, r3, r2, lsr #16
   1e61c:	bl	13dc5c0 <ftello64@plt+0x13d5674>
   1e620:	strmi	r9, [r1], fp, lsl #18
   1e624:			; <UNDEFINED> instruction: 0xf0002800
   1e628:			; <UNDEFINED> instruction: 0x464886d4
   1e62c:	blvc	9c634 <ftello64@plt+0x956e8>
   1e630:	ldc	7, cr15, [ip, #-924]	; 0xfffffc64
   1e634:	strbmi	r8, [r9], -fp, lsr #16
   1e638:			; <UNDEFINED> instruction: 0xf8da8003
   1e63c:			; <UNDEFINED> instruction: 0xf7e70000
   1e640:	andls	lr, fp, r0, ror #27
   1e644:			; <UNDEFINED> instruction: 0xf7e74648
   1e648:	blls	319a00 <ftello64@plt+0x312ab4>
   1e64c:			; <UNDEFINED> instruction: 0xf0402b00
   1e650:			; <UNDEFINED> instruction: 0xf1088683
   1e654:	str	r0, [ip, r1, lsl #16]
   1e658:	blmi	1930084 <ftello64@plt+0x1929138>
   1e65c:	mcr	4, 0, r4, cr9, cr11, {3}
   1e660:	blmi	18ecea8 <ftello64@plt+0x18e5f5c>
   1e664:	movwls	r4, #46203	; 0xb47b
   1e668:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   1e66c:	strbmi	r9, [sl], -ip, lsl #6
   1e670:	and	r4, r3, r5, lsr #12
   1e674:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1e678:	adcshi	pc, lr, r0
   1e67c:	blcs	1b8930 <ftello64@plt+0x1b19e4>
   1e680:	mrcne	1, 2, sp, cr3, cr8, {7}
   1e684:	ldrmi	fp, [sl], -sl, lsl #2
   1e688:	blvc	b18660 <ftello64@plt+0xb11714>
   1e68c:			; <UNDEFINED> instruction: 0xf0002b00
   1e690:	strcc	r8, [ip, #-717]	; 0xfffffd33
   1e694:			; <UNDEFINED> instruction: 0xf7e74628
   1e698:	strmi	lr, [r7], -r2, ror #31
   1e69c:			; <UNDEFINED> instruction: 0xf0002800
   1e6a0:			; <UNDEFINED> instruction: 0xf10d8639
   1e6a4:	ldrtmi	r0, [fp], -r4, lsr #17
   1e6a8:	bcs	459f14 <ftello64@plt+0x452fc8>
   1e6ac:			; <UNDEFINED> instruction: 0x4640211e
   1e6b0:			; <UNDEFINED> instruction: 0xf7e8370e
   1e6b4:	strbmi	lr, [r0], -r8, asr #19
   1e6b8:	svc	0x00d0f7e7
   1e6bc:			; <UNDEFINED> instruction: 0xf7e74438
   1e6c0:			; <UNDEFINED> instruction: 0x4607eafe
   1e6c4:			; <UNDEFINED> instruction: 0xf0002800
   1e6c8:	blls	3000e0 <ftello64@plt+0x2f9194>
   1e6cc:	adcsvs	ip, sl, r7, lsl #22
   1e6d0:			; <UNDEFINED> instruction: 0xf1076038
   1e6d4:	rsbsvs	r0, r9, fp
   1e6d8:			; <UNDEFINED> instruction: 0xf7e74641
   1e6dc:	strtmi	lr, [r9], -r8, asr #25
   1e6e0:	stcl	7, cr15, [r4], {231}	; 0xe7
   1e6e4:	ldrtmi	r9, [r9], -ip, lsl #22
   1e6e8:			; <UNDEFINED> instruction: 0x4602881b
   1e6ec:	ldrdeq	pc, [r0], -sl
   1e6f0:			; <UNDEFINED> instruction: 0xf7e78013
   1e6f4:	strmi	lr, [r5], -r6, lsl #27
   1e6f8:			; <UNDEFINED> instruction: 0xf7e74638
   1e6fc:	stccs	12, cr14, [r0, #-584]	; 0xfffffdb8
   1e700:	ldrbhi	pc, [lr, #64]!	; 0x40	; <UNPREDICTABLE>
   1e704:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1e708:	svclt	0x0000e7b1
   1e70c:	andeq	r0, r4, r6, lsr #27
   1e710:	andeq	r0, r0, r4, ror #12
   1e714:	andeq	r0, r4, sl, lsl #27
   1e718:			; <UNDEFINED> instruction: 0x0002a4b2
   1e71c:	ldrdeq	r9, [r2], -r4
   1e720:	andeq	sl, r2, r4, lsl #5
   1e724:	strdeq	r9, [r2], -ip
   1e728:			; <UNDEFINED> instruction: 0x00029bb4
   1e72c:	andeq	r9, r2, r0, asr #23
   1e730:	andeq	r9, r2, r4, lsr #22
   1e734:	andeq	r9, r2, r8, ror #22
   1e738:	andeq	r1, r2, r6, lsl #18
   1e73c:	andeq	r1, r2, r6, asr #18
   1e740:	andeq	r9, r2, r0, lsl #23
   1e744:	andeq	r1, r4, r6, ror ip
   1e748:	andeq	r1, r4, r2, ror ip
   1e74c:	andeq	r9, r2, r6, ror #24
   1e750:	andeq	r9, r2, r8, lsr ip
   1e754:	andeq	r9, r2, sl, asr sl
   1e758:	andeq	r9, r2, r6, lsl r9
   1e75c:			; <UNDEFINED> instruction: 0x000409b2
   1e760:	andeq	r9, r2, r4, ror r9
   1e764:	andeq	r9, r2, r2, lsl #19
   1e768:	strdeq	r9, [r2], -r0
   1e76c:	ldrdeq	r9, [r2], -ip
   1e770:	andeq	r9, r2, sl, lsl #18
   1e774:	ldrdeq	r9, [r2], -r4
   1e778:			; <UNDEFINED> instruction: 0x000298b8
   1e77c:			; <UNDEFINED> instruction: 0x000298b2
   1e780:	andeq	r9, r2, sl, lsl #17
   1e784:	andeq	r9, r2, r4, asr r8
   1e788:	andeq	r9, r2, r8, lsl #11
   1e78c:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   1e790:	andeq	r9, r2, lr, lsr #9
   1e794:	andeq	r7, r2, r8, ror ip
   1e798:	andeq	r9, r2, sl, lsr #9
   1e79c:	andeq	r9, r2, sl, lsl #12
   1e7a0:	andeq	r9, r2, r6, lsr #12
   1e7a4:	andeq	r9, r2, r4, asr #11
   1e7a8:	andeq	r9, r2, sl, lsr r6
   1e7ac:	muleq	r2, sl, r6
   1e7b0:	andeq	r9, r2, r6, lsl r5
   1e7b4:	andeq	r9, r2, r2, lsr r4
   1e7b8:	andeq	r9, r2, ip, lsl #11
   1e7bc:	andeq	r9, r2, ip, lsr r4
   1e7c0:	andeq	r9, r2, r0, lsr #12
   1e7c4:	andeq	r9, r2, ip, lsl #11
   1e7c8:	andeq	r9, r2, r6, asr #2
   1e7cc:	andeq	r9, r2, r2, lsr #8
   1e7d0:	andeq	r9, r2, r8, ror #8
   1e7d4:	andeq	r0, r0, ip, asr #13
   1e7d8:	andeq	r0, r0, ip, ror #12
   1e7dc:	andeq	lr, r2, r8, lsr #10
   1e7e0:	ldrdeq	r9, [r2], -r2
   1e7e4:	strdeq	r7, [r2], -ip
   1e7e8:			; <UNDEFINED> instruction: 0x000294b4
   1e7ec:	andeq	r4, r2, ip, lsr #7
   1e7f0:	andeq	r9, r2, ip, asr #10
   1e7f4:	andeq	sl, r2, lr, lsr #30
   1e7f8:			; <UNDEFINED> instruction: 0xf8df46a8
   1e7fc:	ldrbtmi	r3, [fp], #-3128	; 0xfffff3c8
   1e800:	bcc	45a02c <ftello64@plt+0x4530e0>
   1e804:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
   1e808:	movwls	r4, #46203	; 0xb47b
   1e80c:	stccc	8, cr15, [ip], #-892	; 0xfffffc84
   1e810:	movwls	r4, #50299	; 0xc47b
   1e814:	strtmi	r4, [r5], -r2, asr #12
   1e818:	stmdavs	sp!, {r1, sp, lr, pc}
   1e81c:	rsble	r2, pc, r0, lsl #26
   1e820:	blcs	1f8ad4 <ftello64@plt+0x1f1b88>
   1e824:	mrcne	1, 2, sp, cr3, cr9, {7}
   1e828:	ldrmi	fp, [sl], -sl, lsl #2
   1e82c:	blvc	b18808 <ftello64@plt+0xb118bc>
   1e830:	rsble	r2, r5, r0, lsl #22
   1e834:	strtmi	r3, [r8], -ip, lsl #10
   1e838:	svc	0x0010f7e7
   1e83c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1e840:	ldrhi	pc, [sp, #0]!
   1e844:	stmibeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1e848:	mrc	6, 0, r4, cr9, cr11, {1}
   1e84c:	tstcs	lr, r0, lsl sl
   1e850:	strcc	r4, [r9, -r8, asr #12]
   1e854:	ldm	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e858:			; <UNDEFINED> instruction: 0xf7e74648
   1e85c:	ldrtmi	lr, [r8], #-3840	; 0xfffff100
   1e860:	b	b5c804 <ftello64@plt+0xb558b8>
   1e864:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1e868:	ldrhi	pc, [r3, #0]!
   1e86c:	strbmi	r9, [r9], -fp, lsl #22
   1e870:	ldmhi	sl, {r3, r4, fp, sp, lr}
   1e874:	ldcne	0, cr6, [r8, #224]!	; 0xe0
   1e878:			; <UNDEFINED> instruction: 0xf7e780ba
   1e87c:			; <UNDEFINED> instruction: 0x4629ebf8
   1e880:	bl	ffd5c824 <ftello64@plt+0xffd558d8>
   1e884:	ldrtmi	r9, [r9], -ip, lsl #22
   1e888:			; <UNDEFINED> instruction: 0x4605881a
   1e88c:	ldrdeq	pc, [r0], -sl
   1e890:			; <UNDEFINED> instruction: 0xf7e7802a
   1e894:			; <UNDEFINED> instruction: 0x4605ecb6
   1e898:			; <UNDEFINED> instruction: 0xf7e74638
   1e89c:	vstrcs	d14, [r0, #-776]	; 0xfffffcf8
   1e8a0:	strhi	pc, [r3, #64]	; 0x40
   1e8a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1e8a8:			; <UNDEFINED> instruction: 0xf8dfe7b4
   1e8ac:	andcs	r1, r5, #148, 22	; 0x25000
   1e8b0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1e8b4:	bl	ffd5c858 <ftello64@plt+0xffd5590c>
   1e8b8:	tstls	r4, r1, ror #16
   1e8bc:	ldrtmi	r4, [r0], -r0, lsl #13
   1e8c0:	stmib	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e8c4:	strtmi	r9, [sl], -r4, lsl #18
   1e8c8:	strbmi	r4, [r0], -r3, lsl #12
   1e8cc:			; <UNDEFINED> instruction: 0xf846f00f
   1e8d0:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1e8d4:	bl	fe95c878 <ftello64@plt+0xfe95592c>
   1e8d8:			; <UNDEFINED> instruction: 0xf7e74638
   1e8dc:			; <UNDEFINED> instruction: 0xf7ffeba2
   1e8e0:	blvc	10d600 <ftello64@plt+0x1066b4>
   1e8e4:			; <UNDEFINED> instruction: 0xf43f2b00
   1e8e8:	andcc	sl, ip, sp, lsl #28
   1e8ec:	cdp	7, 9, cr15, cr6, cr7, {7}
   1e8f0:	beq	45a118 <ftello64@plt+0x4531cc>
   1e8f4:			; <UNDEFINED> instruction: 0xf8dfe609
   1e8f8:	movwls	r2, #43852	; 0xab4c
   1e8fc:	str	r4, [fp, #-1146]	; 0xfffffb86
   1e900:	bne	fe45a168 <ftello64@plt+0xfe45321c>
   1e904:	ldrdeq	pc, [r0], -sl
   1e908:	b	5c8ac <ftello64@plt+0x55960>
   1e90c:	stmdacs	r0, {r7, r9, sl, lr}
   1e910:	orrhi	pc, lr, r0, asr #32
   1e914:	strtmi	r2, [r0], -r3, lsl #2
   1e918:			; <UNDEFINED> instruction: 0xf914f7ff
   1e91c:	suble	r2, r0, r0, lsl #16
   1e920:	vabd.s8	q8, q8, <illegal reg q3.5>
   1e924:	svclt	0x00582303
   1e928:	sbchi	pc, r7, sp, lsl #17
   1e92c:	andeq	pc, r1, #79	; 0x4f
   1e930:	sbccc	pc, r4, sp, lsr #17
   1e934:	biccs	fp, r0, #68, 30	; 0x110
   1e938:	sbccc	pc, r7, sp, lsl #17
   1e93c:			; <UNDEFINED> instruction: 0xf88d0785
   1e940:	svclt	0x004280c6
   1e944:	smullcc	pc, r7, sp, r8	; <UNPREDICTABLE>
   1e948:	teqeq	r0, #67	; 0x43	; <UNPREDICTABLE>
   1e94c:	sbccc	pc, r7, sp, lsl #17
   1e950:	svclt	0x00420741
   1e954:	smullcc	pc, r7, sp, r8	; <UNPREDICTABLE>
   1e958:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
   1e95c:	sbccc	pc, r7, sp, lsl #17
   1e960:			; <UNDEFINED> instruction: 0xf89d2300
   1e964:	and	r1, r6, r7, asr #1
   1e968:	andcs	r3, r1, r1, lsl #6
   1e96c:	andls	r0, r6, r2, asr r0
   1e970:	blcs	84b4e4 <ftello64@plt+0x844598>
   1e974:	andsmi	sp, r1, #3
   1e978:	bls	1d2d58 <ftello64@plt+0x1cbe0c>
   1e97c:			; <UNDEFINED> instruction: 0xf88db10a
   1e980:			; <UNDEFINED> instruction: 0xf8df30c6
   1e984:	andcs	r1, r4, #196, 20	; 0xc4000
   1e988:	andls	sl, r0, #50176	; 0xc400
   1e98c:			; <UNDEFINED> instruction: 0xf8da4479
   1e990:	tstcc	r0, r0
   1e994:			; <UNDEFINED> instruction: 0xf7e72201
   1e998:	strmi	lr, [r5], -r8, ror #25
   1e99c:			; <UNDEFINED> instruction: 0xf0402800
   1e9a0:			; <UNDEFINED> instruction: 0x462784d2
   1e9a4:	stccs	8, cr6, [r8, #-756]	; 0xfffffd0c
   1e9a8:	sbcshi	pc, lr, r0
   1e9ac:	svccs	0x0000683f
   1e9b0:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1e9b4:	vldrge	s14, [r6, #-608]	; 0xfffffda0
   1e9b8:	bhi	fe55cd3c <ftello64@plt+0xfe555df0>
   1e9bc:			; <UNDEFINED> instruction: 0xf8df447f
   1e9c0:	ldrbtmi	r9, [r8], #2708	; 0xa94
   1e9c4:	ldrbtmi	r4, [r9], #1595	; 0x63b
   1e9c8:	bhi	45a1f4 <ftello64@plt+0x4532a8>
   1e9cc:			; <UNDEFINED> instruction: 0x46d84657
   1e9d0:	ssatmi	r4, #20, sl, lsl #13
   1e9d4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx14
   1e9d8:	and	r5, r2, r0, lsl sl
   1e9dc:			; <UNDEFINED> instruction: 0xf0002b06
   1e9e0:	ldrtmi	r8, [r1], -pc, lsr #9
   1e9e4:			; <UNDEFINED> instruction: 0xf7e76838
   1e9e8:			; <UNDEFINED> instruction: 0x4601e998
   1e9ec:			; <UNDEFINED> instruction: 0xf0402800
   1e9f0:	ldmdavs	r3!, {r0, r1, r3, r4, r7, sl, pc}
   1e9f4:	mvnsle	r2, r7, lsl #22
   1e9f8:	strmi	r4, [r2], -r3, lsl #12
   1e9fc:	cdp	0, 1, cr9, cr8, cr4, {0}
   1ea00:			; <UNDEFINED> instruction: 0xf7e80a90
   1ea04:	stmdbls	r4, {r3, r6, r9, fp, sp, lr, pc}
   1ea08:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1ea0c:	strbhi	pc, [r5], #0	; <UNPREDICTABLE>
   1ea10:	bcs	fe45a278 <ftello64@plt+0xfe45332c>
   1ea14:			; <UNDEFINED> instruction: 0xf7e7a817
   1ea18:	strmi	lr, [r4], -r6, asr #21
   1ea1c:			; <UNDEFINED> instruction: 0xf0402800
   1ea20:	stmdbge	r4!, {r0, r4, r5, r7, sl, pc}
   1ea24:	tstls	r4, r7, lsl r8
   1ea28:	ldm	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ea2c:	stmdacs	r0, {r2, r8, fp, ip, pc}
   1ea30:	ldrbhi	pc, [r0], #-0	; <UNPREDICTABLE>
   1ea34:	ldcge	8, cr9, [r1], #-92	; 0xffffffa4
   1ea38:			; <UNDEFINED> instruction: 0xf7e79104
   1ea3c:	stmdbls	r4, {r2, r7, r9, fp, sp, lr, pc}
   1ea40:	strmi	r4, [r8], -r2, lsr #12
   1ea44:			; <UNDEFINED> instruction: 0xf0132114
   1ea48:			; <UNDEFINED> instruction: 0x4622fe9b
   1ea4c:	svceq	0x0000f1bb
   1ea50:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
   1ea54:	bne	5cdd8 <ftello64@plt+0x55e8c>
   1ea58:	beq	5cddc <ftello64@plt+0x55e90>
   1ea5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ea60:			; <UNDEFINED> instruction: 0xff4af00e
   1ea64:	blcs	45680 <ftello64@plt+0x3e734>
   1ea68:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   1ea6c:			; <UNDEFINED> instruction: 0xf8d84629
   1ea70:			; <UNDEFINED> instruction: 0xf7e70000
   1ea74:	andls	lr, r4, r8, lsl sl
   1ea78:			; <UNDEFINED> instruction: 0xf7e74628
   1ea7c:	bge	6d9074 <ftello64@plt+0x6d2128>
   1ea80:	andls	r9, r3, #4, 22	; 0x1000
   1ea84:	stmdbls	r5, {r3, r4, r9, fp, sp, pc}
   1ea88:	ldrbmi	r9, [sl], -r2, lsl #4
   1ea8c:	streq	lr, [r0, #-2509]	; 0xfffff633
   1ea90:			; <UNDEFINED> instruction: 0xf7ef9807
   1ea94:			; <UNDEFINED> instruction: 0x4604f959
   1ea98:			; <UNDEFINED> instruction: 0xf0402c00
   1ea9c:	strls	r8, [r0], #-1127	; 0xfffffb99
   1eaa0:	ldmdbls	sl, {r0, r3, r4, r8, r9, fp, sp, pc}
   1eaa4:	ldmdals	r8, {r1, r3, r5, r9, sl, lr}
   1eaa8:	blx	fe35ca5e <ftello64@plt+0xfe355b12>
   1eaac:	ldmdals	r8, {r2, r9, sl, lr}
   1eab0:	b	feddca54 <ftello64@plt+0xfedd5b08>
   1eab4:			; <UNDEFINED> instruction: 0xf0002c00
   1eab8:	strtmi	r8, [r0], -sp, asr #1
   1eabc:			; <UNDEFINED> instruction: 0xf7e846ba
   1eac0:	strbmi	lr, [r3], r8, lsl #17
   1eac4:	strmi	r4, [r1], -r6, lsr #12
   1eac8:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1eacc:			; <UNDEFINED> instruction: 0xf00e4478
   1ead0:	adcs	pc, r6, r5, asr #30
   1ead4:	tstcc	ip, fp, lsl #22
   1ead8:			; <UNDEFINED> instruction: 0xf47f2b00
   1eadc:	ldrmi	sl, [r9], -r1, asr #26
   1eae0:			; <UNDEFINED> instruction: 0xf8dfe53e
   1eae4:	ldrtmi	r1, [r8], -r0, lsl #19
   1eae8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1eaec:	blt	d5caf0 <ftello64@plt+0xd55ba4>
   1eaf0:	vldrge	d9, [pc, #-52]	; 1eac4 <ftello64@plt+0x17b78>
   1eaf4:	tstcs	r1, r4, lsl r2
   1eaf8:	movwls	r4, #1576	; 0x628
   1eafc:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1eb00:			; <UNDEFINED> instruction: 0xf7e7447b
   1eb04:	strtmi	lr, [r8], -r4, lsl #29
   1eb08:	stc	7, cr15, [r8, #924]!	; 0x39c
   1eb0c:			; <UNDEFINED> instruction: 0xf8df9500
   1eb10:			; <UNDEFINED> instruction: 0xad3c295c
   1eb14:	ldrbtmi	r2, [sl], #-356	; 0xfffffe9c
   1eb18:	strtmi	r4, [r8], -r3, lsl #12
   1eb1c:	svc	0x0092f7e7
   1eb20:	stmdals	r7, {r0, r3, r9, fp, ip, pc}
   1eb24:			; <UNDEFINED> instruction: 0xf7ef4629
   1eb28:			; <UNDEFINED> instruction: 0x4606fbb9
   1eb2c:			; <UNDEFINED> instruction: 0xf43f2800
   1eb30:	stmiavs	r5!, {r5, r6, r7, r8, r9, fp, sp, pc}
   1eb34:			; <UNDEFINED> instruction: 0xf0002d00
   1eb38:	stmdavs	r4!, {r0, r1, r2, r3, r4, r6, r7, pc}
   1eb3c:	mvnsle	r2, r0, lsl #24
   1eb40:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1eb44:	strtmi	r2, [r0], -r5, lsl #4
   1eb48:			; <UNDEFINED> instruction: 0xf7e74479
   1eb4c:	stmdavs	r3!, {r1, r3, r5, r7, r9, fp, sp, lr, pc}^
   1eb50:			; <UNDEFINED> instruction: 0xf8dfdeff
   1eb54:	ldrmi	r1, [r0], -r0, lsr #18
   1eb58:			; <UNDEFINED> instruction: 0xf7e74479
   1eb5c:			; <UNDEFINED> instruction: 0xf8dbed48
   1eb60:	strbt	r2, [r7], #0
   1eb64:	ldrb	r4, [r8, #-1681]!	; 0xfffff96f
   1eb68:	blcs	3d85c <ftello64@plt+0x36910>
   1eb6c:	svcge	0x0021f43f
   1eb70:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1eb74:	ldrbtmi	r3, [r9], #-1804	; 0xfffff8f4
   1eb78:			; <UNDEFINED> instruction: 0xf7e74638
   1eb7c:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
   1eb80:	rscshi	pc, r3, r0, asr #32
   1eb84:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1eb88:			; <UNDEFINED> instruction: 0xf10d4629
   1eb8c:	ldrbtmi	r0, [fp], #-199	; 0xffffff39
   1eb90:			; <UNDEFINED> instruction: 0xf8ad681b
   1eb94:	ldceq	0, cr3, [fp], {196}	; 0xc4
   1eb98:	sbccc	pc, r6, sp, lsl #17
   1eb9c:	stmda	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eba0:	smullcc	pc, r7, sp, r8	; <UNPREDICTABLE>
   1eba4:			; <UNDEFINED> instruction: 0xf8daa931
   1eba8:	eorcs	r0, r9, #0
   1ebac:	cmneq	pc, #3	; <UNPREDICTABLE>
   1ebb0:	sbccs	pc, pc, sp, lsl #17
   1ebb4:	sbccc	pc, r7, sp, lsl #17
   1ebb8:	stcl	7, cr15, [r2], {231}	; 0xe7
   1ebbc:	strtmi	r4, [r1], -r5, lsl #12
   1ebc0:			; <UNDEFINED> instruction: 0xf0402d00
   1ebc4:	stmvs	fp, {r0, r1, r2, r9, pc}
   1ebc8:			; <UNDEFINED> instruction: 0xf0002b09
   1ebcc:	stmdavs	r9, {r1, r2, r4, r5, r7, pc}
   1ebd0:	mvnsle	r2, r0, lsl #18
   1ebd4:	blcs	457ec <ftello64@plt+0x3e8a0>
   1ebd8:	adcshi	pc, fp, r0, asr #32
   1ebdc:	stmiapl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ebe0:			; <UNDEFINED> instruction: 0xf8df2005
   1ebe4:	andcs	r3, r1, #160, 16	; 0xa00000
   1ebe8:	andls	r4, r0, sp, ror r4
   1ebec:			; <UNDEFINED> instruction: 0xf8da447b
   1ebf0:			; <UNDEFINED> instruction: 0xf1050000
   1ebf4:			; <UNDEFINED> instruction: 0xf7e7011c
   1ebf8:	ldmdblt	r0!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   1ebfc:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ec00:	bls	126c14 <ftello64@plt+0x11fcc8>
   1ec04:	msreq	CPSR_f, r5, lsl #2
   1ec08:	ldrbtmi	r9, [fp], #-0
   1ec0c:	ldrdeq	pc, [r0], -sl
   1ec10:	bl	feadcbb4 <ftello64@plt+0xfead5c68>
   1ec14:			; <UNDEFINED> instruction: 0xf0002800
   1ec18:			; <UNDEFINED> instruction: 0xf8db809c
   1ec1c:			; <UNDEFINED> instruction: 0xf7e70000
   1ec20:			; <UNDEFINED> instruction: 0xf8dae8f0
   1ec24:			; <UNDEFINED> instruction: 0xf7e70000
   1ec28:	ldrt	lr, [pc], #2656	; 1ec30 <ftello64@plt+0x17ce4>
   1ec2c:	strb	r4, [r4, #1680]!	; 0x690
   1ec30:	svc	0x00cef7e7
   1ec34:	strmi	r4, [r1], -r6, asr #12
   1ec38:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ec3c:			; <UNDEFINED> instruction: 0xf00e4478
   1ec40:			; <UNDEFINED> instruction: 0xf8dbfe8d
   1ec44:			; <UNDEFINED> instruction: 0xf7e70000
   1ec48:			; <UNDEFINED> instruction: 0xf8dae8dc
   1ec4c:			; <UNDEFINED> instruction: 0xf7e70000
   1ec50:	ldrt	lr, [sl], #2636	; 0xa4c
   1ec54:	ldmdavs	r8!, {r0, r3, r4, r8, fp, ip, pc}
   1ec58:	svc	0x0048f7e7
   1ec5c:	ldmdals	r9, {r2, r9, sl, lr}
   1ec60:	ldmib	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ec64:			; <UNDEFINED> instruction: 0xf47f2c00
   1ec68:	ldmdavs	r3!, {r3, r5, r8, r9, sl, fp, sp, pc}
   1ec6c:	mrc	6, 0, lr, cr9, cr6, {5}
   1ec70:			; <UNDEFINED> instruction: 0x46510a10
   1ec74:	cdp2	0, 4, cr15, cr0, cr14, {0}
   1ec78:	blx	6daca8 <ftello64@plt+0x6d3d5c>
   1ec7c:	andcs	r4, r5, #76546048	; 0x4900000
   1ec80:	andcs	r4, r0, r3, lsl #12
   1ec84:			; <UNDEFINED> instruction: 0xf7e79304
   1ec88:			; <UNDEFINED> instruction: 0xf013ea0c
   1ec8c:	blls	15e978 <ftello64@plt+0x157a2c>
   1ec90:	ldrmi	r4, [r8], -r2, lsl #12
   1ec94:			; <UNDEFINED> instruction: 0xf00a9206
   1ec98:			; <UNDEFINED> instruction: 0x4629fa35
   1ec9c:	ldrdeq	pc, [r0], -r8
   1eca0:	stmdb	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eca4:	strtmi	r9, [r8], -r4
   1eca8:	stmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ecac:	blls	1454cc <ftello64@plt+0x13e580>
   1ecb0:	andls	r4, r4, #34603008	; 0x2100000
   1ecb4:	streq	lr, [r0, #-2509]	; 0xfffff633
   1ecb8:	andls	sl, r3, sl, lsl r8
   1ecbc:	andls	sl, r2, r8, lsl r8
   1ecc0:			; <UNDEFINED> instruction: 0xf7ee9807
   1ecc4:	bls	15e970 <ftello64@plt+0x157a24>
   1ecc8:	ldrmi	r4, [r0], -r4, lsl #12
   1eccc:	stmib	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ecd0:			; <UNDEFINED> instruction: 0xf7e7e6e2
   1ecd4:			; <UNDEFINED> instruction: 0x4646ef7e
   1ecd8:			; <UNDEFINED> instruction: 0xf8df4601
   1ecdc:	ldrbtmi	r0, [r8], #-1972	; 0xfffff84c
   1ece0:	cdp2	0, 3, cr15, cr12, cr14, {0}
   1ece4:			; <UNDEFINED> instruction: 0xf7e7e7ad
   1ece8:			; <UNDEFINED> instruction: 0x4601ef74
   1ecec:	sbfxeq	pc, pc, #17, #5
   1ecf0:			; <UNDEFINED> instruction: 0xf00e4478
   1ecf4:			; <UNDEFINED> instruction: 0xe7a4fe33
   1ecf8:			; <UNDEFINED> instruction: 0x179cf8df
   1ecfc:	strtmi	r2, [r8], -r5, lsl #4
   1ed00:			; <UNDEFINED> instruction: 0xf7e74479
   1ed04:	stmdavs	r1!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
   1ed08:	strmi	r9, [r7], -r5, lsl #2
   1ed0c:			; <UNDEFINED> instruction: 0xf7e74630
   1ed10:	strmi	lr, [r2], -r0, ror #30
   1ed14:	andls	r4, r4, #48, 12	; 0x3000000
   1ed18:	ldcl	7, cr15, [sl], #-924	; 0xfffffc64
   1ed1c:	ldrdcs	lr, [r4, -sp]
   1ed20:	ldrtmi	r4, [r8], -r3, lsl #12
   1ed24:	cdp2	0, 1, cr15, cr10, cr14, {0}
   1ed28:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1ed2c:	ldmdb	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ed30:			; <UNDEFINED> instruction: 0xf7e74628
   1ed34:			; <UNDEFINED> instruction: 0xf7ffe976
   1ed38:	blvc	30d1a8 <ftello64@plt+0x30625c>
   1ed3c:			; <UNDEFINED> instruction: 0xf43f2b00
   1ed40:			; <UNDEFINED> instruction: 0xf8daaf49
   1ed44:	mrscc	r0, (UNDEF: 12)
   1ed48:	svc	0x00bef7e6
   1ed4c:			; <UNDEFINED> instruction: 0xf0402800
   1ed50:			; <UNDEFINED> instruction: 0x46218355
   1ed54:	blcs	2b8f88 <ftello64@plt+0x2b203c>
   1ed58:	stmdavs	r9, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
   1ed5c:	mvnsle	r2, r0, lsl #18
   1ed60:			; <UNDEFINED> instruction: 0x4628ad1b
   1ed64:	blx	ff95adb4 <ftello64@plt+0xff953e68>
   1ed68:			; <UNDEFINED> instruction: 0x4638e07f
   1ed6c:	ldcl	7, cr15, [r6], #-924	; 0xfffffc64
   1ed70:			; <UNDEFINED> instruction: 0xf7e63004
   1ed74:	strmi	lr, [r1], r4, lsr #31
   1ed78:			; <UNDEFINED> instruction: 0xf0002800
   1ed7c:	ldrtmi	r8, [r8], -r8, lsr #2
   1ed80:	stcl	7, cr15, [ip], #-924	; 0xfffffc64
   1ed84:	ldrtmi	r4, [r9], -fp, asr #12
   1ed88:	svclt	0x004407c2
   1ed8c:			; <UNDEFINED> instruction: 0xf8032230
   1ed90:	eorscs	r2, r0, #1024	; 0x400
   1ed94:	mulsvc	sl, r8, ip
   1ed98:			; <UNDEFINED> instruction: 0xf7e7705a
   1ed9c:			; <UNDEFINED> instruction: 0xf899eab0
   1eda0:	teqlt	r3, #0
   1eda4:	mvnscc	pc, r9, lsl #2
   1eda8:	andeq	pc, r1, r9, lsl #2
   1edac:	blcs	e96e28 <ftello64@plt+0xe8fedc>
   1edb0:			; <UNDEFINED> instruction: 0x011bbf9c
   1edb4:	mvnseq	pc, #3
   1edb8:	blcs	11d51d4 <ftello64@plt+0x11ce288>
   1edbc:	blcc	e0ec14 <ftello64@plt+0xe07cc8>
   1edc0:	tsteq	fp, r7, asr fp
   1edc4:	bcs	e8b938 <ftello64@plt+0xe849ec>
   1edc8:	bcc	c4ec40 <ftello64@plt+0xc47cf4>
   1edcc:	stmdble	r4, {r1, r4, r6, r7, r9, ip, sp, pc}
   1edd0:	svclt	0x00942a46
   1edd4:	bcc	15ed6b8 <ftello64@plt+0x15e676c>
   1edd8:			; <UNDEFINED> instruction: 0xf108b2d2
   1eddc:	ldrmi	r0, [r3], #-2049	; 0xfffff7ff
   1ede0:	svccc	0x0001f801
   1ede4:	andscc	pc, r8, r9, lsl r8	; <UNPREDICTABLE>
   1ede8:			; <UNDEFINED> instruction: 0xf810b11b
   1edec:	bcs	26e54 <ftello64@plt+0x1ff08>
   1edf0:	stfged	f5, [r9, #-884]!	; 0xfffffc8c
   1edf4:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   1edf8:	tstcs	lr, r3, asr #12
   1edfc:			; <UNDEFINED> instruction: 0x4628447a
   1ee00:	cdp	7, 2, cr15, cr0, cr7, {7}
   1ee04:			; <UNDEFINED> instruction: 0xf7e74628
   1ee08:	strbmi	lr, [r0], #-3114	; 0xfffff3d6
   1ee0c:			; <UNDEFINED> instruction: 0xf7e63003
   1ee10:			; <UNDEFINED> instruction: 0x4607ef56
   1ee14:			; <UNDEFINED> instruction: 0xf0002800
   1ee18:			; <UNDEFINED> instruction: 0x232882f8
   1ee1c:			; <UNDEFINED> instruction: 0xf8004629
   1ee20:			; <UNDEFINED> instruction: 0xf7e73b01
   1ee24:	strbmi	lr, [r2], -r4, lsr #18
   1ee28:	strmi	r4, [r5], -r9, asr #12
   1ee2c:	stmia	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ee30:			; <UNDEFINED> instruction: 0x366cf8df
   1ee34:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
   1ee38:			; <UNDEFINED> instruction: 0xf825881b
   1ee3c:			; <UNDEFINED> instruction: 0xf7e73008
   1ee40:			; <UNDEFINED> instruction: 0xf8dae8f0
   1ee44:	ldrtmi	r0, [r9], -r0
   1ee48:	bl	1edcdec <ftello64@plt+0x1ed5ea0>
   1ee4c:	ldrtmi	r4, [r8], -r5, lsl #12
   1ee50:	stmia	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee54:	blvc	318928 <ftello64@plt+0x3119dc>
   1ee58:	addle	r2, r1, r0, lsl #22
   1ee5c:	tstcc	ip, fp, lsl sp
   1ee60:			; <UNDEFINED> instruction: 0xf0124628
   1ee64:	stmdacs	r0, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1ee68:			; <UNDEFINED> instruction: 0xf8dad06e
   1ee6c:	strtmi	r0, [sl], -r0
   1ee70:			; <UNDEFINED> instruction: 0xf7e72100
   1ee74:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
   1ee78:	blge	fe29c07c <ftello64@plt+0xfe295130>
   1ee7c:	stmvs	fp, {r0, r5, r9, sl, lr}
   1ee80:	andle	r2, r3, fp, lsl #22
   1ee84:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1ee88:	strd	sp, [pc], -r9
   1ee8c:	cmnlt	fp, fp, lsl #22
   1ee90:	strtmi	r3, [r8], -ip, lsl #2
   1ee94:	blx	125aee6 <ftello64@plt+0x1253f9a>
   1ee98:	suble	r2, sl, r0, lsl #16
   1ee9c:	ldrdeq	pc, [r0], -sl
   1eea0:	tstcs	r1, sl, lsr #12
   1eea4:	bl	fffdce48 <ftello64@plt+0xfffd5efc>
   1eea8:	teqle	sl, r0, lsl #16
   1eeac:	bne	fe45a714 <ftello64@plt+0xfe4537c8>
   1eeb0:	ldrmi	r9, [sl], -r4, lsl #22
   1eeb4:	svclt	0x00082b00
   1eeb8:	movwcs	r4, #1546	; 0x60a
   1eebc:			; <UNDEFINED> instruction: 0x46154619
   1eec0:	bcs	fe45a6e8 <ftello64@plt+0xfe45379c>
   1eec4:	ldrmi	r4, [sl], -r8, lsr #12
   1eec8:	svc	0x00e4f7e7
   1eecc:	blge	6a76d4 <ftello64@plt+0x6a0788>
   1eed0:	cdp	2, 1, cr9, cr8, cr0, {0}
   1eed4:			; <UNDEFINED> instruction: 0x46012a10
   1eed8:			; <UNDEFINED> instruction: 0xf7eb4628
   1eedc:			; <UNDEFINED> instruction: 0x4605f973
   1eee0:	eorsle	r2, ip, r0, lsl #16
   1eee4:	strtmi	r4, [lr], -r8, lsr #12
   1eee8:	cdp	7, 7, cr15, cr2, cr7, {7}
   1eeec:			; <UNDEFINED> instruction: 0xf8df4601
   1eef0:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
   1eef4:	ldc2	0, cr15, [r2, #-56]!	; 0xffffffc8
   1eef8:			; <UNDEFINED> instruction: 0xf8dfe6a3
   1eefc:	teqcs	r9, ip, lsr #11
   1ef00:	ldrbtmi	r9, [sl], #-2055	; 0xfffff7f9
   1ef04:			; <UNDEFINED> instruction: 0xf8eef7ee
   1ef08:	blcs	45b38 <ftello64@plt+0x3ebec>
   1ef0c:			; <UNDEFINED> instruction: 0xf8dfd06b
   1ef10:	ldrbtmi	r1, [r9], #-1436	; 0xfffffa64
   1ef14:	ldreq	pc, [r8, #2271]	; 0x8df
   1ef18:			; <UNDEFINED> instruction: 0xf00e4478
   1ef1c:			; <UNDEFINED> instruction: 0xf7fffced
   1ef20:			; <UNDEFINED> instruction: 0xf7e7bb54
   1ef24:			; <UNDEFINED> instruction: 0x4601ee56
   1ef28:	streq	pc, [r8, #2271]	; 0x8df
   1ef2c:			; <UNDEFINED> instruction: 0xf7ff4478
   1ef30:			; <UNDEFINED> instruction: 0xf8dfbb33
   1ef34:	vrshl.s8	d18, d4, d16
   1ef38:			; <UNDEFINED> instruction: 0xf8df414a
   1ef3c:	ldrbtmi	r0, [sl], #-1408	; 0xfffffa80
   1ef40:	subcc	r4, r0, #120, 8	; 0x78000000
   1ef44:	cdp2	0, 8, cr15, cr8, cr14, {0}
   1ef48:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ef4c:	teqmi	r7, r0, asr #4	; <UNPREDICTABLE>
   1ef50:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ef54:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1ef58:			; <UNDEFINED> instruction: 0xf00e3240
   1ef5c:	ldmdbls	sl, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1ef60:	ldrdeq	pc, [r0], -sl
   1ef64:	stmda	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ef68:	ldmdals	sl, {r0, r2, r9, sl, lr}
   1ef6c:	ldmda	r8, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef70:	stccs	6, cr4, [r0, #-132]	; 0xffffff7c
   1ef74:	stmvs	fp, {r1, r2, r4, r5, r7, r8, ip, lr, pc}
   1ef78:	eorsle	r2, r8, lr, lsl #22
   1ef7c:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1ef80:			; <UNDEFINED> instruction: 0x4621d1f9
   1ef84:	blcs	3f91b8 <ftello64@plt+0x3f226c>
   1ef88:	adchi	pc, r7, r0
   1ef8c:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1ef90:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1ef94:			; <UNDEFINED> instruction: 0xf8cd3534
   1ef98:	ldrbtmi	fp, [fp], #-16
   1ef9c:	bcc	45a7c8 <ftello64@plt+0x45387c>
   1efa0:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   1efa4:	mcr	4, 0, r4, cr9, cr11, {3}
   1efa8:			; <UNDEFINED> instruction: 0x46373a90
   1efac:	and	r4, r3, r1, lsr #12
   1efb0:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   1efb4:	addhi	pc, sp, r0
   1efb8:	blcs	4391ec <ftello64@plt+0x4322a0>
   1efbc:	mrcne	1, 3, sp, cr11, cr8, {7}
   1efc0:			; <UNDEFINED> instruction: 0xf0002f00
   1efc4:	ldrmi	r8, [pc], -sl, ror #1
   1efc8:			; <UNDEFINED> instruction: 0xf8dde7f2
   1efcc:			; <UNDEFINED> instruction: 0xf7e7b010
   1efd0:			; <UNDEFINED> instruction: 0xe622eb96
   1efd4:			; <UNDEFINED> instruction: 0xf7e74628
   1efd8:			; <UNDEFINED> instruction: 0x4601edfc
   1efdc:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1efe0:			; <UNDEFINED> instruction: 0xf7ff4478
   1efe4:			; <UNDEFINED> instruction: 0xf8dfbad9
   1efe8:	ldrbtmi	r1, [r9], #-1260	; 0xfffffb14
   1efec:	blvc	318e3c <ftello64@plt+0x311ef0>
   1eff0:	sbcle	r2, r6, r0, lsl #22
   1eff4:	tstls	r4, ip, lsl #2
   1eff8:			; <UNDEFINED> instruction: 0xf7e74608
   1effc:	andcc	lr, r5, r0, lsr fp
   1f000:	cdp	7, 5, cr15, cr12, cr6, {7}
   1f004:	strmi	r9, [r5], -r4, lsl #18
   1f008:	rscle	r2, r0, r0, lsl #16
   1f00c:	ldrmi	r1, [r8], -r3, lsl #26
   1f010:	ldmdb	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f014:	strmi	r7, [r3], -sl, lsr #18
   1f018:	suble	r2, fp, r0, lsl #20
   1f01c:			; <UNDEFINED> instruction: 0xf1051cef
   1f020:	andcs	r0, r0, r5, lsl #24
   1f024:	bcs	e9709c <ftello64@plt+0xe90150>
   1f028:			; <UNDEFINED> instruction: 0x0112bf9c
   1f02c:	rscseq	pc, r0, #2
   1f030:	bcs	11d544c <ftello64@plt+0x11ce500>
   1f034:	bcc	e0ee8c <ftello64@plt+0xe07f40>
   1f038:	tsteq	r2, r7, asr sl
   1f03c:	ldmdbcs	r9!, {r1, r4, r6, r7, r9, ip, sp, pc}
   1f040:	ldmdbcc	r0!, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   1f044:	stmdble	r4, {r0, r3, r6, r7, r9, ip, sp, pc}
   1f048:	svclt	0x00942946
   1f04c:	ldmdbcc	r7, {r0, r1, r2, r4, r5, r8, fp, ip, sp}^
   1f050:	andcc	fp, r1, r9, asr #5
   1f054:			; <UNDEFINED> instruction: 0xf807440a
   1f058:			; <UNDEFINED> instruction: 0xf8132f01
   1f05c:	tstlt	sl, r0, lsl r0
   1f060:	andsne	pc, r0, ip, lsl r8	; <UNPREDICTABLE>
   1f064:	bicsle	r2, lr, r0, lsl #18
   1f068:	stmdale	r5!, {r0, r2, r3, r4, r5, r6, fp, sp}
   1f06c:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1f070:	lfmne	f3, 1, [sl], {195}	; 0xc3
   1f074:	ldrbtmi	r7, [r9], #-235	; 0xffffff15
   1f078:	andcc	r7, r4, sl, rrx
   1f07c:	orrcs	r2, r0, #48, 4
   1f080:	adcvc	r7, fp, sl, lsr #32
   1f084:	andls	r3, r0, r0, asr r1
   1f088:			; <UNDEFINED> instruction: 0xf8da462b
   1f08c:	andcs	r0, r0, #0
   1f090:	stmdb	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f094:	strtmi	r4, [r8], -r7, lsl #12
   1f098:	svc	0x00c2f7e6
   1f09c:			; <UNDEFINED> instruction: 0xf43f2f00
   1f0a0:	shsub16mi	sl, r8, r0
   1f0a4:	ldc	7, cr15, [r4, #924]	; 0x39c
   1f0a8:			; <UNDEFINED> instruction: 0xf8df4601
   1f0ac:	ldrbtmi	r0, [r8], #-1072	; 0xfffffbd0
   1f0b0:	blt	1cdd0b4 <ftello64@plt+0x1cd6168>
   1f0b4:	bfi	r4, r0, #12, #14
   1f0b8:			; <UNDEFINED> instruction: 0xf7e64628
   1f0bc:			; <UNDEFINED> instruction: 0xf8dbefb2
   1f0c0:			; <UNDEFINED> instruction: 0xf7e60000
   1f0c4:			; <UNDEFINED> instruction: 0xf8daee9e
   1f0c8:			; <UNDEFINED> instruction: 0xf7e70000
   1f0cc:			; <UNDEFINED> instruction: 0xf7ffe80e
   1f0d0:			; <UNDEFINED> instruction: 0xf8ddba6d
   1f0d4:			; <UNDEFINED> instruction: 0x2601b010
   1f0d8:	blvc	31828c <ftello64@plt+0x311340>
   1f0dc:			; <UNDEFINED> instruction: 0xf43f2b00
   1f0e0:	tstcc	ip, r8, asr pc
   1f0e4:	strmi	r9, [r8], -r4, lsl #2
   1f0e8:	b	fee5d08c <ftello64@plt+0xfee56140>
   1f0ec:			; <UNDEFINED> instruction: 0xf7e63003
   1f0f0:	stmdbls	r4, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1f0f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1f0f8:	svcge	0x0069f43f
   1f0fc:	ldrmi	r1, [r8], -r3, lsl #25
   1f100:	ldm	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f104:	strmi	r7, [r3], -sl, lsr #17
   1f108:	suble	r2, r4, r0, lsl #20
   1f10c:			; <UNDEFINED> instruction: 0xf1051c6f
   1f110:	andcs	r0, r0, r3, lsl #24
   1f114:	bcs	e9718c <ftello64@plt+0xe90240>
   1f118:			; <UNDEFINED> instruction: 0x0112bf9c
   1f11c:	rscseq	pc, r0, #2
   1f120:	bcs	11d553c <ftello64@plt+0x11ce5f0>
   1f124:	bcc	e0ef7c <ftello64@plt+0xe08030>
   1f128:	tsteq	r2, r7, asr sl
   1f12c:	ldmdbcs	r9!, {r1, r4, r6, r7, r9, ip, sp, pc}
   1f130:	ldmdbcc	r0!, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   1f134:	stmdble	r4, {r0, r3, r6, r7, r9, ip, sp, pc}
   1f138:	svclt	0x00942946
   1f13c:	ldmdbcc	r7, {r0, r1, r2, r4, r5, r8, fp, ip, sp}^
   1f140:	andcc	fp, r1, r9, asr #5
   1f144:			; <UNDEFINED> instruction: 0xf807440a
   1f148:			; <UNDEFINED> instruction: 0xf8132f01
   1f14c:	tstlt	sl, r0, lsl r0
   1f150:	andsne	pc, r0, ip, lsl r8	; <UNPREDICTABLE>
   1f154:	bicsle	r2, lr, r0, lsl #18
   1f158:	stmiale	sp!, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   1f15c:			; <UNDEFINED> instruction: 0x1c8249e0
   1f160:	movwcs	r7, #16488	; 0x4068
   1f164:	eorvc	r4, fp, r9, ror r4
   1f168:	andls	r3, r0, #92, 2
   1f16c:			; <UNDEFINED> instruction: 0xf8da462b
   1f170:	andcs	r0, r0, #0
   1f174:	ldm	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f178:	strtmi	r4, [r8], -r7, lsl #12
   1f17c:	svc	0x0050f7e6
   1f180:			; <UNDEFINED> instruction: 0xf43f2f00
   1f184:	ldrtmi	sl, [r8], -r6, lsl #30
   1f188:	stc	7, cr15, [r2, #-924]!	; 0xfffffc64
   1f18c:	ldmmi	r5, {r0, r9, sl, lr}^
   1f190:			; <UNDEFINED> instruction: 0xf7ff4478
   1f194:	ldrmi	fp, [r0], -r1, lsl #20
   1f198:	blvc	319120 <ftello64@plt+0x3121d4>
   1f19c:	addsle	r2, r8, r0, lsl #22
   1f1a0:	stmdaeq	ip, {r0, r8, ip, sp, lr, pc}
   1f1a4:	bne	45aa10 <ftello64@plt+0x453ac4>
   1f1a8:			; <UNDEFINED> instruction: 0xf7e74640
   1f1ac:			; <UNDEFINED> instruction: 0x4605ed70
   1f1b0:	rsbsle	r2, pc, r0, lsl #16
   1f1b4:	bleq	25a050 <ftello64@plt+0x253104>
   1f1b8:	andeq	pc, r1, fp, lsl #2
   1f1bc:	ldcl	7, cr15, [lr, #-920]!	; 0xfffffc68
   1f1c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1f1c4:	svcge	0x0001f43f
   1f1c8:	ldrbmi	r4, [sl], -r1, asr #12
   1f1cc:	cdp	7, 13, cr15, cr14, cr6, {7}
   1f1d0:	andvc	pc, fp, r9, lsl #16
   1f1d4:	strcc	r7, [r1, #-2153]	; 0xfffff797
   1f1d8:	andle	r2, r1, r9, lsl #18
   1f1dc:	tstle	r5, r0, lsr #18
   1f1e0:	svcne	0x0001f815
   1f1e4:	svclt	0x00182909
   1f1e8:	rscsle	r2, r9, r0, lsr #18
   1f1ec:	rsble	r2, r4, r0, lsl #18
   1f1f0:	beq	fe45aa5c <ftello64@plt+0xfe453b10>
   1f1f4:	b	1bdd198 <ftello64@plt+0x1bd624c>
   1f1f8:	stclne	8, cr7, [fp], #-420	; 0xfffffe5c
   1f1fc:	svclt	0x00181e02
   1f200:	stmdbcs	r9, {r0, r9, sp}
   1f204:	stmdbcs	r0!, {r0, ip, lr, pc}
   1f208:			; <UNDEFINED> instruction: 0xf813d105
   1f20c:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
   1f210:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1f214:	ldmdbcs	sl!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   1f218:	ldmdavc	r9, {r0, r1, r3, r8, ip, lr, pc}^
   1f21c:	stmdbcs	r9, {r0, r8, r9, ip, sp}
   1f220:	stmdbcs	r0!, {r0, ip, lr, pc}
   1f224:			; <UNDEFINED> instruction: 0xf813d105
   1f228:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
   1f22c:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1f230:			; <UNDEFINED> instruction: 0x4618d0f9
   1f234:			; <UNDEFINED> instruction: 0xf7e79206
   1f238:			; <UNDEFINED> instruction: 0x4605ee36
   1f23c:	suble	r2, r4, r0, lsl #16
   1f240:	bls	1bd24c <ftello64@plt+0x1b6300>
   1f244:	eorsle	r2, lr, r0, lsl #18
   1f248:			; <UNDEFINED> instruction: 0xf1051e47
   1f24c:	andcs	r0, r0, r1, lsl #24
   1f250:	ands	r4, ip, fp, lsl #12
   1f254:	svclt	0x009c2b39
   1f258:			; <UNDEFINED> instruction: 0xf003011b
   1f25c:	stmdble	r5, {r4, r5, r6, r7, r8, r9}
   1f260:	svclt	0x00942b46
   1f264:	blcc	15edf48 <ftello64@plt+0x15e6ffc>
   1f268:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   1f26c:	svclt	0x009c2939
   1f270:	sbclt	r3, r9, #48, 18	; 0xc0000
   1f274:	stmdbcs	r6, {r2, r8, fp, ip, lr, pc}^
   1f278:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   1f27c:	sbclt	r3, r9, #1425408	; 0x15c000
   1f280:	strmi	r3, [fp], #-1
   1f284:	svccc	0x0001f807
   1f288:	andscc	pc, r0, r5, lsl r8	; <UNPREDICTABLE>
   1f28c:			; <UNDEFINED> instruction: 0xf81cb11b
   1f290:	stmdbcs	r0, {r4, ip}
   1f294:			; <UNDEFINED> instruction: 0x462bd1de
   1f298:	andls	r4, r0, r9, asr #12
   1f29c:			; <UNDEFINED> instruction: 0xf8da3601
   1f2a0:			; <UNDEFINED> instruction: 0xf7e70000
   1f2a4:	strbmi	lr, [r8], -r2, ror #16
   1f2a8:	cdp	7, 11, cr15, cr10, cr6, {7}
   1f2ac:			; <UNDEFINED> instruction: 0xf7e64628
   1f2b0:			; <UNDEFINED> instruction: 0xe67aeeb8
   1f2b4:			; <UNDEFINED> instruction: 0xb010f8dd
   1f2b8:			; <UNDEFINED> instruction: 0xf8dde4af
   1f2bc:			; <UNDEFINED> instruction: 0x4648b010
   1f2c0:	cdp	7, 10, cr15, cr14, cr6, {7}
   1f2c4:	strmi	lr, [r8], -r9, lsr #9
   1f2c8:			; <UNDEFINED> instruction: 0xf8dde7e5
   1f2cc:			; <UNDEFINED> instruction: 0xf7e7b010
   1f2d0:			; <UNDEFINED> instruction: 0xe7f4ea16
   1f2d4:	ldrtmi	r4, [sl], r4, lsl #17
   1f2d8:	strcs	r4, [r1], -r3, asr #13
   1f2dc:			; <UNDEFINED> instruction: 0xf00e4478
   1f2e0:	ldmdals	r7, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1f2e4:	cdp	7, 2, cr15, cr14, cr6, {7}
   1f2e8:	ldrdeq	pc, [r0], -fp
   1f2ec:	strcc	pc, [r0], -r0, asr #5
   1f2f0:	stc	7, cr15, [r6, #920]	; 0x398
   1f2f4:	ldrdeq	pc, [r0], -sl
   1f2f8:	cdp	7, 15, cr15, cr6, cr6, {7}
   1f2fc:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f300:	strtmi	r4, [lr], -r8, lsr #12
   1f304:	stcl	7, cr15, [r4], #-924	; 0xfffffc64
   1f308:	ldmdami	r8!, {r0, r9, sl, lr}^
   1f30c:			; <UNDEFINED> instruction: 0xf00e4478
   1f310:	ldr	pc, [r6], #2853	; 0xb25
   1f314:	vpadd.i8	q10, q0, q11
   1f318:	ldmdbmi	r6!, {r0, r2, r3, r4, r6, r9, ip, sp}^
   1f31c:	ldrbtmi	r4, [fp], #-2166	; 0xfffff78a
   1f320:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f324:	ldcl	7, cr15, [r4, #924]!	; 0x39c
   1f328:			; <UNDEFINED> instruction: 0xf7e74604
   1f32c:	ssatmi	lr, #27, r2, asr #24
   1f330:	strtmi	r4, [r6], -r3, asr #13
   1f334:	ldmdami	r1!, {r0, r9, sl, lr}^
   1f338:			; <UNDEFINED> instruction: 0xf00e4478
   1f33c:	str	pc, [r0], #2831	; 0xb0f
   1f340:			; <UNDEFINED> instruction: 0x46c346ba
   1f344:			; <UNDEFINED> instruction: 0xf7e7e469
   1f348:	strtmi	lr, [lr], -r4, asr #24
   1f34c:	stmdami	ip!, {r0, r9, sl, lr}^
   1f350:			; <UNDEFINED> instruction: 0xf00e4478
   1f354:	ldrbt	pc, [r4], #-2819	; 0xfffff4fd	; <UNPREDICTABLE>
   1f358:			; <UNDEFINED> instruction: 0x461e4618
   1f35c:	ldc	7, cr15, [r8], #-924	; 0xfffffc64
   1f360:	stmdami	r8!, {r0, r9, sl, lr}^
   1f364:			; <UNDEFINED> instruction: 0xf00e4478
   1f368:	strbt	pc, [sl], #-2809	; 0xfffff507	; <UNPREDICTABLE>
   1f36c:	ldrtmi	r4, [sl], r0, lsr #12
   1f370:	stc	7, cr15, [lr], #-924	; 0xfffffc64
   1f374:	strtmi	r4, [r6], -r3, asr #13
   1f378:	stmdami	r3!, {r0, r9, sl, lr}^
   1f37c:			; <UNDEFINED> instruction: 0xf00e4478
   1f380:	ldrb	pc, [lr], #-2797	; 0xfffff513	; <UNPREDICTABLE>
   1f384:	stc	7, cr15, [r4], #-924	; 0xfffffc64
   1f388:			; <UNDEFINED> instruction: 0x46c346ba
   1f38c:	strmi	r4, [r1], -r6, lsr #12
   1f390:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   1f394:	blx	ff8db3d4 <ftello64@plt+0xff8d4488>
   1f398:	ldmdami	sp, {r0, r1, r4, r6, sl, sp, lr, pc}^
   1f39c:			; <UNDEFINED> instruction: 0x46c346ba
   1f3a0:	ldrbtmi	r2, [r8], #-1595	; 0xfffff9c5
   1f3a4:	blx	ff6db3e4 <ftello64@plt+0xff6d4498>
   1f3a8:			; <UNDEFINED> instruction: 0x4628e79e
   1f3ac:			; <UNDEFINED> instruction: 0xf7e7462e
   1f3b0:			; <UNDEFINED> instruction: 0x4601ec10
   1f3b4:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
   1f3b8:	blx	ff45b3f8 <ftello64@plt+0xff4544ac>
   1f3bc:	blmi	15d84c8 <ftello64@plt+0x15d157c>
   1f3c0:	subsvc	pc, lr, #1325400064	; 0x4f000000
   1f3c4:	ldmdami	r6, {r0, r2, r4, r6, r8, fp, lr}^
   1f3c8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1f3cc:			; <UNDEFINED> instruction: 0xf7e74478
   1f3d0:			; <UNDEFINED> instruction: 0xf7e7eda0
   1f3d4:			; <UNDEFINED> instruction: 0xb108e994
   1f3d8:	andcc	pc, r0, r0, asr #5
   1f3dc:			; <UNDEFINED> instruction: 0xf8db4606
   1f3e0:			; <UNDEFINED> instruction: 0xf7e60000
   1f3e4:			; <UNDEFINED> instruction: 0xf8daed0e
   1f3e8:			; <UNDEFINED> instruction: 0xf7e60000
   1f3ec:	mcrcs	14, 0, lr, cr0, cr14, {3}
   1f3f0:	ldmge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   1f3f4:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f3f8:	cdp	7, 6, cr15, cr10, cr6, {7}
   1f3fc:	bl	ffa5d3a0 <ftello64@plt+0xffa56454>
   1f400:	stmdami	r8, {r0, r9, sl, lr}^
   1f404:			; <UNDEFINED> instruction: 0xf7ff4478
   1f408:			; <UNDEFINED> instruction: 0xf7e7b8c7
   1f40c:			; <UNDEFINED> instruction: 0x4648e978
   1f410:	stmdbmi	r5, {r0, r1, r4, r6, r9, sl, sp, lr, pc}^
   1f414:	strtmi	r2, [r0], -r5, lsl #4
   1f418:			; <UNDEFINED> instruction: 0xf7e64479
   1f41c:	stmdavs	r3!, {r1, r6, r9, sl, fp, sp, lr, pc}^
   1f420:	stmdbmi	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr, pc}^
   1f424:	strtmi	r2, [r0], -r5, lsl #4
   1f428:			; <UNDEFINED> instruction: 0xf7e64479
   1f42c:	stmdavs	r3!, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   1f430:	svclt	0x0000deff
   1f434:	andeq	r4, r2, sl, lsl #4
   1f438:			; <UNDEFINED> instruction: 0x000293b4
   1f43c:	andeq	sl, r2, r8, lsl #27
   1f440:	andeq	r9, r2, sl, lsl #4
   1f444:	andeq	r8, r2, r8, asr #29
   1f448:	andeq	r9, r2, r8, ror #13
   1f44c:	andeq	r4, r2, r8, lsl ip
   1f450:	andeq	r9, r2, sl, lsr #7
   1f454:	andeq	r9, r2, sl, asr #7
   1f458:	andeq	r9, r2, ip, lsl #6
   1f45c:	andeq	r9, r2, lr, lsl #6
   1f460:	andeq	r9, r2, r4, asr #6
   1f464:	andeq	r8, r2, sl, ror pc
   1f468:	andeq	ip, r2, r0, ror #4
   1f46c:	ldrdeq	r8, [r2], -r6
   1f470:	andeq	r8, r2, r4, asr #31
   1f474:	andeq	r8, r2, r0, ror #31
   1f478:	muleq	r2, sl, sp
   1f47c:	andeq	r9, r2, lr, ror r0
   1f480:	andeq	r9, r2, ip, lsl #9
   1f484:	andeq	r9, r2, r0, ror r0
   1f488:	andeq	r9, r2, sl, asr r0
   1f48c:	andeq	r8, r2, r8, lsl #31
   1f490:	andeq	r8, r2, r2, ror #28
   1f494:	andeq	r4, r2, r0, lsl #7
   1f498:	andeq	r8, r2, ip, lsl #28
   1f49c:	andeq	r3, r2, ip, lsl #24
   1f4a0:	andeq	sl, r2, r2, ror #14
   1f4a4:	andeq	r8, r2, r2, asr #27
   1f4a8:	andeq	sp, r2, r6, rrx
   1f4ac:	andeq	sl, r2, r2, lsr #15
   1f4b0:	andeq	r8, r2, ip, lsl pc
   1f4b4:	andeq	r8, r2, r4, ror #26
   1f4b8:	andeq	r9, r2, r6, lsr r1
   1f4bc:	andeq	r8, r2, r8, asr ip
   1f4c0:	andeq	r9, r2, r0, lsr #2
   1f4c4:	andeq	r8, r2, r2, asr #24
   1f4c8:	andeq	r8, r2, lr, ror #21
   1f4cc:	andeq	r8, r2, r0, lsl #27
   1f4d0:	andeq	r8, r2, r0, lsr ip
   1f4d4:	andeq	r8, r2, lr, ror #15
   1f4d8:	strdeq	r8, [r2], -lr
   1f4dc:	andeq	r8, r2, r6, lsr #24
   1f4e0:	andeq	r8, r2, r0, lsl pc
   1f4e4:	andeq	r8, r2, ip, ror #22
   1f4e8:	andeq	r8, r2, ip, ror #20
   1f4ec:	andeq	r8, r2, ip, asr r8
   1f4f0:	andeq	r8, r2, r6, asr sp
   1f4f4:	andeq	r8, r2, r8, ror r8
   1f4f8:	muleq	r2, r6, r1
   1f4fc:	strdeq	r8, [r2], -r0
   1f500:	muleq	r2, r8, r8
   1f504:	andeq	r8, r2, r4, lsl #16
   1f508:	andeq	r8, r2, r0, lsl #21
   1f50c:	andeq	r3, r2, sl, ror #26
   1f510:	andeq	r3, r2, r2, lsr sp
   1f514:			; <UNDEFINED> instruction: 0x000287b2
   1f518:	andeq	r8, r2, ip, lsr #25
   1f51c:	andeq	r8, r2, lr, asr #15
   1f520:	andeq	sl, r2, ip, ror #1
   1f524:	andeq	r8, r2, r4, lsr r8
   1f528:	ldrdeq	r8, [r2], -r4
   1f52c:	andeq	r8, r2, ip, lsr r6
   1f530:	svcmi	0x00f0e92d
   1f534:	stc	3, cr2, [sp, #-0]
   1f538:	ldrmi	r8, [sp], -r4, lsl #22
   1f53c:	vmov.i32	d18, #50331648	; 0x03000000
   1f540:	cfmadd32	mvax4, mvfx0, mvfx8, mvfx0
   1f544:	ldmibmi	r7, {r4, r9, fp, ip}^
   1f548:	bcs	45ad74 <ftello64@plt+0x453e28>
   1f54c:			; <UNDEFINED> instruction: 0xf2ad4ad6
   1f550:	ldrbtmi	r4, [r9], #-3356	; 0xfffff2e4
   1f554:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1f558:	beq	fe45ad80 <ftello64@plt+0xfe453e34>
   1f55c:	svcge	0x00059301
   1f560:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1f564:	ldrcs	pc, [r4], #-2253	; 0xfffff733
   1f568:	andeq	pc, r0, #79	; 0x4f
   1f56c:	movwcc	lr, #2504	; 0x9c8
   1f570:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
   1f574:	cdp	3, 1, cr9, cr8, cr0, {0}
   1f578:	vpmin.s8	d18, d0, d0
   1f57c:			; <UNDEFINED> instruction: 0x463831ff
   1f580:	stmia	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f584:			; <UNDEFINED> instruction: 0xf0002800
   1f588:	ldmdavc	ip!, {r4, r5, r7, pc}
   1f58c:	ldrdcc	pc, [r0], -r8
   1f590:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   1f594:	andls	pc, r0, r8, asr #17
   1f598:	rscle	r2, ip, r0, lsl #24
   1f59c:			; <UNDEFINED> instruction: 0xf7e74638
   1f5a0:	ldrtmi	lr, [r8], #-2142	; 0xfffff7a2
   1f5a4:	stccc	8, cr15, [r1], {16}
   1f5a8:			; <UNDEFINED> instruction: 0xf0402b0a
   1f5ac:	stfcsd	f0, [r0], #-380	; 0xfffffe84
   1f5b0:	stccs	15, cr11, [r9], {24}
   1f5b4:			; <UNDEFINED> instruction: 0xd10546ba
   1f5b8:	svcmi	0x0001f81a
   1f5bc:	svclt	0x00182c09
   1f5c0:	rscsle	r2, r9, r0, lsr #24
   1f5c4:	svclt	0x00182c23
   1f5c8:	sbcsle	r2, r4, r0, lsl #24
   1f5cc:			; <UNDEFINED> instruction: 0xf0002c25
   1f5d0:	teqcs	sl, r1, lsr #1
   1f5d4:			; <UNDEFINED> instruction: 0xf7e74650
   1f5d8:	bl	fead97d8 <ftello64@plt+0xfead288c>
   1f5dc:	blx	fece01e4 <ftello64@plt+0xfecd9298>
   1f5e0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1f5e4:	svclt	0x00082800
   1f5e8:	blcs	281f4 <ftello64@plt+0x212a8>
   1f5ec:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
   1f5f0:	bllt	4bd600 <ftello64@plt+0x4b66b4>
   1f5f4:	ldrbtmi	r4, [sl], #-2734	; 0xfffff552
   1f5f8:	strbmi	r4, [r9], -lr, lsr #17
   1f5fc:	bleq	9b740 <ftello64@plt+0x947f4>
   1f600:	blcc	5c108 <ftello64@plt+0x551bc>
   1f604:			; <UNDEFINED> instruction: 0xf00e4478
   1f608:	msrlt	CPSR_fsc, r9, lsr #19
   1f60c:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   1f610:	stc	7, cr15, [r6, #-920]	; 0xfffffc68
   1f614:	mvnsle	r2, r0, lsl #26
   1f618:	blmi	fe8f20bc <ftello64@plt+0xfe8eb170>
   1f61c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f620:			; <UNDEFINED> instruction: 0xf8dd681a
   1f624:	subsmi	r3, sl, r4, lsl r4
   1f628:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
   1f62c:	vmin.s8	q2, <illegal reg q6.5>, q4
   1f630:	ldc	13, cr4, [sp], #112	; 0x70
   1f634:	pop	{r2, r8, r9, fp, pc}
   1f638:			; <UNDEFINED> instruction: 0x46838ff0
   1f63c:	blcc	9d670 <ftello64@plt+0x96724>
   1f640:	blcs	27d754 <ftello64@plt+0x276808>
   1f644:	blcs	84f2ac <ftello64@plt+0x848360>
   1f648:			; <UNDEFINED> instruction: 0xf81bd105
   1f64c:	blcs	26f258 <ftello64@plt+0x26830c>
   1f650:	blcs	84f2b8 <ftello64@plt+0x84836c>
   1f654:	blcs	53a40 <ftello64@plt+0x4caf4>
   1f658:	msrhi	CPSR_c, r0
   1f65c:	subsls	pc, ip, #14614528	; 0xdf0000
   1f660:			; <UNDEFINED> instruction: 0xf00a4658
   1f664:	strcs	pc, [r0], #-2647	; 0xfffff5a9
   1f668:	ldrbtmi	r9, [r9], #2048	; 0x800
   1f66c:			; <UNDEFINED> instruction: 0xf859e004
   1f670:	strcc	r0, [r1], #-3852	; 0xfffff0f4
   1f674:	rsbsle	r2, ip, r0, lsl #16
   1f678:			; <UNDEFINED> instruction: 0xf00a4651
   1f67c:	stmdacs	r0, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
   1f680:	bmi	fe413e5c <ftello64@plt+0xfe40cf10>
   1f684:	ldrbtmi	r2, [sl], #-268	; 0xfffffef4
   1f688:	movwcs	pc, #19201	; 0x4b01	; <UNPREDICTABLE>
   1f68c:	ldrdls	pc, [r4], -r3
   1f690:	svceq	0x0000f1b9
   1f694:	stccs	0, cr13, [r0, #-348]	; 0xfffffea4
   1f698:	rschi	pc, fp, r0
   1f69c:	blcs	39910 <ftello64@plt+0x329c4>
   1f6a0:	adchi	pc, r2, r0
   1f6a4:			; <UNDEFINED> instruction: 0xf7e64658
   1f6a8:			; <UNDEFINED> instruction: 0x4601efda
   1f6ac:	tstcc	r0, r1
   1f6b0:	stmdb	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f6b4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1f6b8:	rschi	pc, sl, r0
   1f6bc:	ldrdcc	pc, [r0], -r8
   1f6c0:			; <UNDEFINED> instruction: 0xf8c04659
   1f6c4:	andcc	r9, ip, r8
   1f6c8:	andcc	pc, r4, sl, asr #17
   1f6cc:	cdp	7, 1, cr15, cr6, cr6, {7}
   1f6d0:	andpl	pc, r0, sl, asr #17
   1f6d4:	bcs	45af3c <ftello64@plt+0x453ff0>
   1f6d8:	mvnscc	pc, r0, asr #4
   1f6dc:			; <UNDEFINED> instruction: 0x46554638
   1f6e0:	ldmda	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f6e4:			; <UNDEFINED> instruction: 0xf47f2800
   1f6e8:	mrc	15, 0, sl, cr8, cr0, {2}
   1f6ec:			; <UNDEFINED> instruction: 0xf7e60a10
   1f6f0:	pkhbtmi	lr, r3, sl, lsl #26
   1f6f4:			; <UNDEFINED> instruction: 0xf0402800
   1f6f8:	stccs	0, cr8, [r0, #-620]	; 0xfffffd94
   1f6fc:	adchi	pc, fp, r0
   1f700:	bcs	45af6c <ftello64@plt+0x454020>
   1f704:	vnmls.f64	d10, d8, d4
   1f708:			; <UNDEFINED> instruction: 0x46290a90
   1f70c:	blx	b5d70c <ftello64@plt+0xb567c0>
   1f710:	ldrb	r4, [fp, -r3, lsl #13]!
   1f714:	mulcc	r0, sl, r8
   1f718:	orrslt	r4, r3, r1, asr r6
   1f71c:	sbcslt	r3, fp, #9216	; 0x2400
   1f720:	svclt	0x00882b17
   1f724:	svccc	0x0001f811
   1f728:	blx	9d5754 <ftello64@plt+0x9ce808>
   1f72c:	strmi	pc, [r9], r3, lsl #4
   1f730:	svccc	0x0001f819
   1f734:			; <UNDEFINED> instruction: 0xf01243d2
   1f738:	andsle	r0, pc, r1, lsl #4
   1f73c:	blcs	31068 <ftello64@plt+0x2a11c>
   1f740:	strmi	sp, [r9], ip, ror #3
   1f744:	stccs	0, cr14, [r0, #-124]	; 0xffffff84
   1f748:	cdp	0, 1, cr13, cr9, cr12, {5}
   1f74c:	blge	129f94 <ftello64@plt+0x123048>
   1f750:	beq	fe45afb8 <ftello64@plt+0xfe45406c>
   1f754:			; <UNDEFINED> instruction: 0xf7fe4629
   1f758:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
   1f75c:	addshi	pc, r6, r0, asr #32
   1f760:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   1f764:	mrrc	7, 14, pc, ip, cr6	; <UNPREDICTABLE>
   1f768:	mvnsle	r2, r0, lsl #26
   1f76c:	movwls	r2, #4865	; 0x1301
   1f770:	bmi	15595d8 <ftello64@plt+0x155268c>
   1f774:	ldrdls	pc, [r0], -r8
   1f778:			; <UNDEFINED> instruction: 0xe73d447a
   1f77c:	andvc	r3, sl, r9, lsl #22
   1f780:	blcs	60c2f4 <ftello64@plt+0x6053a8>
   1f784:			; <UNDEFINED> instruction: 0x4648d912
   1f788:			; <UNDEFINED> instruction: 0xf9c4f00a
   1f78c:	ldrbmi	r4, [r0], -lr, asr #18
   1f790:			; <UNDEFINED> instruction: 0xf00a4479
   1f794:	movwlt	pc, #35783	; 0x8bc7	; <UNPREDICTABLE>
   1f798:	ldrbmi	r4, [r0], -ip, asr #18
   1f79c:			; <UNDEFINED> instruction: 0xf00a4479
   1f7a0:	ldmdblt	r0!, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1f7a4:			; <UNDEFINED> instruction: 0xf8c82301
   1f7a8:	strbt	r3, [r4], r4
   1f7ac:	vpmax.u8	d15, d3, d22
   1f7b0:	strble	r0, [r8, #2011]!	; 0x7db
   1f7b4:	svccc	0x0001f819
   1f7b8:	sbcslt	r3, fp, #9216	; 0x2400
   1f7bc:	stmiale	r2!, {r0, r1, r2, r4, r8, r9, fp, sp}^
   1f7c0:	stmdbmi	r3, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1f7c4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   1f7c8:	blx	feb5b7fa <ftello64@plt+0xfeb548ae>
   1f7cc:	stmdami	r1, {r4, r6, r7, r8, ip, sp, pc}^
   1f7d0:	ldrbmi	r4, [r1], -sl, asr #12
   1f7d4:			; <UNDEFINED> instruction: 0xf00e4478
   1f7d8:	strb	pc, [ip], pc, lsl #17	; <UNPREDICTABLE>
   1f7dc:			; <UNDEFINED> instruction: 0x4649483e
   1f7e0:			; <UNDEFINED> instruction: 0xf00e4478
   1f7e4:	strb	pc, [r6], r9, lsl #17	; <UNPREDICTABLE>
   1f7e8:	and	r4, r3, fp, lsr #12
   1f7ec:	blcs	39860 <ftello64@plt+0x32914>
   1f7f0:	svcge	0x0058f43f
   1f7f4:	ldrmi	r6, [r1, #2202]	; 0x89a
   1f7f8:	bmi	e53fe0 <ftello64@plt+0xe4d094>
   1f7fc:	ldrdls	pc, [r0], -r8
   1f800:	uxtah	r4, r9, sl, ror #8
   1f804:	bcs	45b070 <ftello64@plt+0x454124>
   1f808:	vnmls.f64	d10, d8, d4
   1f80c:			; <UNDEFINED> instruction: 0x46290a90
   1f810:			; <UNDEFINED> instruction: 0xf9aaf7fe
   1f814:	strmi	fp, [r3], r8, lsl #2
   1f818:	strdlt	lr, [sp, -r7]!
   1f81c:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   1f820:	bl	fffdd7c0 <ftello64@plt+0xfffd6874>
   1f824:	mvnsle	r2, r0, lsl #26
   1f828:	strcs	r2, [r0, #-769]	; 0xfffffcff
   1f82c:	strt	r9, [r2], r1, lsl #6
   1f830:	svc	0x00d4f7e6
   1f834:	ldrdne	pc, [r0], -r8
   1f838:	bleq	9b97c <ftello64@plt+0x94a30>
   1f83c:	blcc	5c344 <ftello64@plt+0x553f8>
   1f840:	stmdavs	r0, {r8, ip, pc}
   1f844:	cdp	7, 1, cr15, cr12, cr6, {7}
   1f848:	strmi	r9, [r2], -r0, lsl #18
   1f84c:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   1f850:			; <UNDEFINED> instruction: 0xf884f00e
   1f854:	bls	993c0 <ftello64@plt+0x92474>
   1f858:	vbic.i32	d18, #2560	; 0x00000a00
   1f85c:	bcs	2c464 <ftello64@plt+0x25518>
   1f860:	ldrmi	fp, [fp], r8, lsl #30
   1f864:	bmi	8193cc <ftello64@plt+0x812480>
   1f868:	uxtab16	r4, r5, sl, ror #8
   1f86c:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
   1f870:	bmi	7d9380 <ftello64@plt+0x7d2434>
   1f874:	bleq	9b9b8 <ftello64@plt+0x94a6c>
   1f878:	vmov.i16	d20, #13	; 0x000d
   1f87c:			; <UNDEFINED> instruction: 0xf8d83b00
   1f880:	ldrbtmi	r1, [sl], #-0
   1f884:			; <UNDEFINED> instruction: 0xf00e4478
   1f888:	strb	pc, [r5], r9, ror #16	; <UNPREDICTABLE>
   1f88c:	ldrt	r4, [sp], r3, lsl #13
   1f890:			; <UNDEFINED> instruction: 0xf8d84a18
   1f894:	ldrbtmi	r9, [sl], #-0
   1f898:			; <UNDEFINED> instruction: 0xf7e6e6ae
   1f89c:	bmi	5da90c <ftello64@plt+0x5d39c0>
   1f8a0:	sxtab	r4, r9, sl, ror #8
   1f8a4:	ldrdeq	pc, [r3], -r6
   1f8a8:	andeq	r0, r0, r4, ror #12
   1f8ac:	strdeq	r8, [r2], -lr
   1f8b0:	andeq	r8, r2, sl, lsr #17
   1f8b4:	andeq	sp, r2, r4, lsl #31
   1f8b8:	andeq	pc, r3, ip, lsl #6
   1f8bc:	andeq	lr, r3, lr, ror #29
   1f8c0:	ldrdeq	lr, [r3], -r2
   1f8c4:	andeq	r8, r2, r4, lsl #14
   1f8c8:	andeq	r8, r2, r0, asr r7
   1f8cc:	andeq	r8, r2, ip, asr #14
   1f8d0:	andeq	r8, r2, lr, lsr #14
   1f8d4:	andeq	r8, r2, r8, lsr #14
   1f8d8:	strdeq	r0, [r2], -ip
   1f8dc:	andeq	r8, r2, ip, lsl #13
   1f8e0:	strdeq	r8, [r2], -sl
   1f8e4:	andeq	r8, r2, r8, asr r6
   1f8e8:	andeq	r8, r2, r2, ror #12
   1f8ec:	muleq	r2, r6, r6
   1f8f0:	andeq	sp, r2, r4, lsl #26
   1f8f4:	andeq	r8, r2, lr, lsl r6
   1f8f8:	andeq	r8, r2, r0, lsl #12
   1f8fc:	addlt	fp, r2, r0, lsl r5
   1f900:	mrc2	7, 0, pc, cr6, cr15, {7}
   1f904:	ldmdblt	r0, {r2, r9, sl, lr}
   1f908:	andlt	r4, r2, r0, lsr #12
   1f90c:			; <UNDEFINED> instruction: 0xf7e7bd10
   1f910:	andls	lr, r1, r0, ror #18
   1f914:			; <UNDEFINED> instruction: 0xf7e64620
   1f918:	stmdbls	r1, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1f91c:	stmdami	r3, {r1, r9, sl, lr}
   1f920:			; <UNDEFINED> instruction: 0xf00e4478
   1f924:			; <UNDEFINED> instruction: 0x4620f81b
   1f928:	ldclt	0, cr11, [r0, #-8]
   1f92c:	andeq	r8, r2, r4, asr #12
   1f930:	mvnsmi	lr, sp, lsr #18
   1f934:	svcmi	0x00154605
   1f938:			; <UNDEFINED> instruction: 0xf8df460e
   1f93c:	strcs	r8, [r0], #-84	; 0xffffffac
   1f940:	ldrbtmi	r4, [r8], #1151	; 0x47f
   1f944:			; <UNDEFINED> instruction: 0xf7e64620
   1f948:	ldrtmi	lr, [r8], -ip, ror #22
   1f94c:			; <UNDEFINED> instruction: 0xff4cf016
   1f950:			; <UNDEFINED> instruction: 0xf0164604
   1f954:			; <UNDEFINED> instruction: 0x4620ffdd
   1f958:			; <UNDEFINED> instruction: 0xf8aef00a
   1f95c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
   1f960:	pop	{r5, r9, sl, lr}
   1f964:			; <UNDEFINED> instruction: 0xf7e641f0
   1f968:			; <UNDEFINED> instruction: 0x4631bb59
   1f96c:			; <UNDEFINED> instruction: 0xf0134628
   1f970:			; <UNDEFINED> instruction: 0x4621ffdf
   1f974:			; <UNDEFINED> instruction: 0xf0134628
   1f978:	andcs	pc, r1, #876	; 0x36c
   1f97c:	strtmi	r4, [r8], -r1, asr #12
   1f980:			; <UNDEFINED> instruction: 0xff9cf013
   1f984:	blcs	3da18 <ftello64@plt+0x36acc>
   1f988:	ubfx	sp, ip, #3, #10
   1f98c:	andeq	r8, r2, ip, lsr #15
   1f990:	andeq	fp, r2, r2, lsr #31
   1f994:	addlt	fp, r3, r0, lsr r5
   1f998:	strmi	r4, [r8], -r5, lsl #12
   1f99c:	andcs	r9, r1, #1073741824	; 0x40000000
   1f9a0:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   1f9a4:			; <UNDEFINED> instruction: 0xff8af013
   1f9a8:	tstcs	r0, r1, lsl #16
   1f9ac:			; <UNDEFINED> instruction: 0xf812f014
   1f9b0:			; <UNDEFINED> instruction: 0x4604b150
   1f9b4:	strtmi	r4, [r1], -r8, lsr #12
   1f9b8:			; <UNDEFINED> instruction: 0xffbaf013
   1f9bc:			; <UNDEFINED> instruction: 0xf7e64620
   1f9c0:	andcs	lr, r0, r0, lsr fp
   1f9c4:	ldclt	0, cr11, [r0, #-12]!
   1f9c8:	rscscc	pc, pc, pc, asr #32
   1f9cc:	svclt	0x0000e7fa
   1f9d0:	andeq	r9, r2, r2, lsl sp
   1f9d4:			; <UNDEFINED> instruction: 0x4615b538
   1f9d8:			; <UNDEFINED> instruction: 0xf0134604
   1f9dc:	strtmi	pc, [r9], -r9, lsr #31
   1f9e0:			; <UNDEFINED> instruction: 0xf0134620
   1f9e4:	stmdbmi	r4, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f9e8:	andcs	r4, r1, #32, 12	; 0x2000000
   1f9ec:	ldrhtmi	lr, [r8], -sp
   1f9f0:			; <UNDEFINED> instruction: 0xf0134479
   1f9f4:	svclt	0x0000bf63
   1f9f8:	strdeq	fp, [r2], -r4
   1f9fc:	stmdblt	fp, {r0, r1, r3, fp, sp, lr}
   1fa00:			; <UNDEFINED> instruction: 0x47704618
   1fa04:	svclt	0x0000e7c6
   1fa08:	svcmi	0x00f0e92d
   1fa0c:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   1fa10:	strmi	r8, [fp], -r6, lsl #22
   1fa14:			; <UNDEFINED> instruction: 0xf8df2164
   1fa18:			; <UNDEFINED> instruction: 0xf8df8a10
   1fa1c:	ldrbtmi	sl, [r8], #2576	; 0xa10
   1fa20:	ldrbtmi	fp, [sl], #163	; 0xa3
   1fa24:			; <UNDEFINED> instruction: 0xac0daa09
   1fa28:	ldcge	3, cr9, [r1, #-12]
   1fa2c:	mcr	6, 0, r4, cr8, cr0, {0}
   1fa30:			; <UNDEFINED> instruction: 0xf8df2a90
   1fa34:			; <UNDEFINED> instruction: 0xf10d29fc
   1fa38:			; <UNDEFINED> instruction: 0xf8df0b54
   1fa3c:			; <UNDEFINED> instruction: 0xee0939f8
   1fa40:	ldrbtmi	r5, [sl], #-2704	; 0xfffff570
   1fa44:	bmi	45b270 <ftello64@plt+0x454324>
   1fa48:	ldmpl	r3, {r1, r2, r6, r9, sl, lr}^
   1fa4c:			; <UNDEFINED> instruction: 0x9321681b
   1fa50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fa54:	mrc2	0, 7, pc, cr14, cr3, {0}
   1fa58:	cmncs	r4, r0, lsr #12
   1fa5c:	mrc2	0, 7, pc, cr10, cr3, {0}
   1fa60:	cmncs	r4, r8, lsr #12
   1fa64:			; <UNDEFINED> instruction: 0xf0132400
   1fa68:			; <UNDEFINED> instruction: 0x4658fef5
   1fa6c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   1fa70:	mrc2	0, 7, pc, cr0, cr3, {0}
   1fa74:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fa78:	mcr	4, 0, r4, cr8, cr11, {3}
   1fa7c:	andcs	r3, r5, #16, 20	; 0x10000
   1fa80:	andcs	r4, r0, r1, asr r6
   1fa84:	ldmibpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fa88:	bl	2dda28 <ftello64@plt+0x2d6adc>
   1fa8c:	stc2l	0, cr15, [ip], #-88	; 0xffffffa8
   1fa90:	ldrtmi	r2, [r1], -r5, lsl #4
   1fa94:			; <UNDEFINED> instruction: 0xf7e62000
   1fa98:	tstcs	r1, r4, lsl #22
   1fa9c:	stc2l	0, cr15, [r4], #-88	; 0xffffffa8
   1faa0:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1faa4:	andcs	r2, r0, r5, lsl #4
   1faa8:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   1faac:	b	ffe5da4c <ftello64@plt+0xffe56b00>
   1fab0:			; <UNDEFINED> instruction: 0xf0162102
   1fab4:			; <UNDEFINED> instruction: 0xf8dffc59
   1fab8:	andcs	r1, r5, #140, 18	; 0x230000
   1fabc:	ldrbtmi	r2, [r9], #-0
   1fac0:	b	ffbdda60 <ftello64@plt+0xffbd6b14>
   1fac4:			; <UNDEFINED> instruction: 0xf0162103
   1fac8:	strtmi	pc, [r0], -pc, asr #24
   1facc:	b	fea5da6c <ftello64@plt+0xfea56b20>
   1fad0:	strtmi	r2, [r9], -r5, lsl #4
   1fad4:			; <UNDEFINED> instruction: 0xf7e62000
   1fad8:			; <UNDEFINED> instruction: 0xf016eae4
   1fadc:	strmi	pc, [r4], -r5, lsl #29
   1fae0:			; <UNDEFINED> instruction: 0xff16f016
   1fae4:	blcs	3db78 <ftello64@plt+0x36c2c>
   1fae8:	eorhi	pc, r4, #64	; 0x40
   1faec:	ldmdbvs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1faf0:			; <UNDEFINED> instruction: 0xf8df4625
   1faf4:			; <UNDEFINED> instruction: 0xf8df8958
   1faf8:	ldrbtmi	r4, [lr], #-2392	; 0xfffff6a8
   1fafc:	ldrbtmi	r4, [ip], #-1272	; 0xfffffb08
   1fb00:			; <UNDEFINED> instruction: 0xf7e64628
   1fb04:	andcs	lr, r5, #581632	; 0x8e000
   1fb08:	andcs	r4, r0, r1, lsr r6
   1fb0c:	b	ff25daac <ftello64@plt+0xff256b60>
   1fb10:	cmpvs	r0, pc, asr #8	; <UNPREDICTABLE>
   1fb14:	mrc2	0, 5, pc, cr12, cr6, {0}
   1fb18:			; <UNDEFINED> instruction: 0xf0164605
   1fb1c:			; <UNDEFINED> instruction: 0x4628fef9
   1fb20:			; <UNDEFINED> instruction: 0xffcaf009
   1fb24:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1fb28:	eorshi	pc, pc, #64	; 0x40
   1fb2c:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fb30:			; <UNDEFINED> instruction: 0xf8df2205
   1fb34:	strmi	r6, [r4], -r4, lsr #18
   1fb38:	vst3.16	{d20-d22}, [pc :256], r9
   1fb3c:	ldrbtmi	r6, [lr], #-1856	; 0xfffff8c0
   1fb40:	b	febddae0 <ftello64@plt+0xfebd6b94>
   1fb44:	cmpvs	r0, pc, asr #8	; <UNPREDICTABLE>
   1fb48:	stc2	0, cr15, [lr], {22}
   1fb4c:			; <UNDEFINED> instruction: 0xf8df9402
   1fb50:	andcs	r1, r5, #12, 18	; 0x30000
   1fb54:			; <UNDEFINED> instruction: 0xf8df2000
   1fb58:	ldrbtmi	r8, [r9], #-2312	; 0xfffff6f8
   1fb5c:	b	fe85dafc <ftello64@plt+0xfe856bb0>
   1fb60:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fb64:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   1fb68:	blx	fffdbbca <ftello64@plt+0xfffd4c7e>
   1fb6c:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fb70:	andcs	r2, r0, r5, lsl #4
   1fb74:			; <UNDEFINED> instruction: 0xf7e64479
   1fb78:			; <UNDEFINED> instruction: 0x2101ea94
   1fb7c:	blx	ffd5bbde <ftello64@plt+0xffd54c92>
   1fb80:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fb84:	andcs	r2, r0, r5, lsl #4
   1fb88:			; <UNDEFINED> instruction: 0xf7e64479
   1fb8c:	smlabbcs	r2, sl, sl, lr
   1fb90:	blx	ffadbbf2 <ftello64@plt+0xffad4ca6>
   1fb94:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fb98:	andcs	r2, r0, r5, lsl #4
   1fb9c:			; <UNDEFINED> instruction: 0xf7e64479
   1fba0:	smlabbcs	r3, r0, sl, lr
   1fba4:	blx	ff85bc06 <ftello64@plt+0xff854cba>
   1fba8:			; <UNDEFINED> instruction: 0xf7e64628
   1fbac:	andcs	lr, r5, #237568	; 0x3a000
   1fbb0:	andcs	r4, r0, r1, asr #12
   1fbb4:	b	1d5db54 <ftello64@plt+0x1d56c08>
   1fbb8:	mrc2	0, 0, pc, cr6, cr6, {0}
   1fbbc:			; <UNDEFINED> instruction: 0xf0164605
   1fbc0:	strtmi	pc, [r8], -r7, lsr #29
   1fbc4:			; <UNDEFINED> instruction: 0xff78f009
   1fbc8:	blcs	3dc7c <ftello64@plt+0x36d30>
   1fbcc:	adcshi	pc, r1, #0
   1fbd0:	tstcs	r0, sl, lsl #4
   1fbd4:			; <UNDEFINED> instruction: 0xf7e64628
   1fbd8:	stmdacs	r2, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   1fbdc:	eorhi	pc, fp, #0
   1fbe0:			; <UNDEFINED> instruction: 0xf0002803
   1fbe4:	stmdacs	r1, {r0, r3, r4, r9, pc}
   1fbe8:			; <UNDEFINED> instruction: 0xf8dfd1de
   1fbec:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
   1fbf0:			; <UNDEFINED> instruction: 0xf8df9301
   1fbf4:			; <UNDEFINED> instruction: 0xf8df3884
   1fbf8:			; <UNDEFINED> instruction: 0xf8df8884
   1fbfc:	ldrbtmi	sl, [fp], #-2180	; 0xfffff77c
   1fc00:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   1fc04:	bcc	45b42c <ftello64@plt+0x4544e0>
   1fc08:			; <UNDEFINED> instruction: 0xf8dfe00a
   1fc0c:	andcs	r1, r5, #120, 16	; 0x780000
   1fc10:			; <UNDEFINED> instruction: 0xf7e64479
   1fc14:			; <UNDEFINED> instruction: 0xf016ea46
   1fc18:	stmdavc	fp!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1fc1c:	teqle	pc, r0, lsl #22
   1fc20:			; <UNDEFINED> instruction: 0xf7e64628
   1fc24:	andcs	lr, r5, #4161536	; 0x3f8000
   1fc28:	andcs	r4, r0, r1, asr #12
   1fc2c:	b	e5dbcc <ftello64@plt+0xe56c80>
   1fc30:	ldc2l	0, cr15, [sl, #88]	; 0x58
   1fc34:			; <UNDEFINED> instruction: 0xf0164605
   1fc38:	strtmi	pc, [r8], -fp, ror #28
   1fc3c:			; <UNDEFINED> instruction: 0xff3cf009
   1fc40:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1fc44:	blge	253fd0 <ftello64@plt+0x24d084>
   1fc48:	tstcs	r0, r7, lsl #20
   1fc4c:			; <UNDEFINED> instruction: 0xf7e74628
   1fc50:	stmdacs	r0, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
   1fc54:	addlt	sp, r0, #225	; 0xe1
   1fc58:	stmiacs	r5!, {r0, r2, r9, sp}
   1fc5c:			; <UNDEFINED> instruction: 0x81bcf000
   1fc60:	andcs	r4, r0, r1, asr r6
   1fc64:	b	75dc04 <ftello64@plt+0x756cb8>
   1fc68:			; <UNDEFINED> instruction: 0xf0164629
   1fc6c:	vmov.s16	pc, d8[1]
   1fc70:	andcs	r1, r5, #16, 20	; 0x10000
   1fc74:			; <UNDEFINED> instruction: 0xf7e62000
   1fc78:	andcs	lr, sl, #20, 20	; 0x14000
   1fc7c:			; <UNDEFINED> instruction: 0xf7e62100
   1fc80:	stmdbls	r7, {r1, r5, r7, fp, sp, lr, pc}
   1fc84:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fc88:	strmi	r4, [r1], #-1146	; 0xfffffb86
   1fc8c:	ubfxeq	pc, pc, #17, #29
   1fc90:			; <UNDEFINED> instruction: 0xf0164478
   1fc94:	movwcs	pc, #2921	; 0xb69	; <UNPREDICTABLE>
   1fc98:	stmdavc	fp!, {r0, r1, r3, r5, ip, sp, lr}
   1fc9c:	adcsle	r2, pc, r0, lsl #22
   1fca0:	ubfxne	pc, pc, #17, #13
   1fca4:	andcs	r2, r0, r5, lsl #4
   1fca8:	ubfxhi	pc, pc, #17, #9
   1fcac:			; <UNDEFINED> instruction: 0xf7e64479
   1fcb0:	ldrbtmi	lr, [r8], #2552	; 0x9f8
   1fcb4:	blx	165bd16 <ftello64@plt+0x1654dca>
   1fcb8:			; <UNDEFINED> instruction: 0x17dcf8df
   1fcbc:	andcs	r2, r0, r5, lsl #4
   1fcc0:			; <UNDEFINED> instruction: 0xf7e64479
   1fcc4:			; <UNDEFINED> instruction: 0xf016e9ee
   1fcc8:			; <UNDEFINED> instruction: 0xf8dffb4f
   1fccc:	mrc	7, 0, r1, cr8, cr0, {6}
   1fcd0:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   1fcd4:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1fcd8:			; <UNDEFINED> instruction: 0x17c4f8df
   1fcdc:	andcs	r2, r0, r5, lsl #4
   1fce0:			; <UNDEFINED> instruction: 0xf7e64479
   1fce4:			; <UNDEFINED> instruction: 0xf016e9de
   1fce8:	andcs	pc, r5, #64512	; 0xfc00
   1fcec:	andcs	r4, r0, r1, asr #12
   1fcf0:	ldmib	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fcf4:	blx	e5bd56 <ftello64@plt+0xe54e0a>
   1fcf8:	sbfxne	pc, pc, #17, #9
   1fcfc:	beq	45b568 <ftello64@plt+0x45461c>
   1fd00:			; <UNDEFINED> instruction: 0xf7ff4479
   1fd04:			; <UNDEFINED> instruction: 0xf8dffe15
   1fd08:	andcs	r1, r5, #160, 14	; 0x2800000
   1fd0c:	ldrbtmi	r2, [r9], #-0
   1fd10:	stmib	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fd14:	blx	a5bd76 <ftello64@plt+0xa54e2a>
   1fd18:	strbmi	r2, [r1], -r5, lsl #4
   1fd1c:			; <UNDEFINED> instruction: 0xf7e62000
   1fd20:			; <UNDEFINED> instruction: 0xf016e9c0
   1fd24:			; <UNDEFINED> instruction: 0xf8dffb21
   1fd28:	cdp	7, 1, cr1, cr9, cr4, {4}
   1fd2c:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   1fd30:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
   1fd34:			; <UNDEFINED> instruction: 0x1778f8df
   1fd38:	andcs	r2, r0, r5, lsl #4
   1fd3c:			; <UNDEFINED> instruction: 0xf7e64479
   1fd40:			; <UNDEFINED> instruction: 0xf016e9b0
   1fd44:			; <UNDEFINED> instruction: 0xf8dffe19
   1fd48:	ldrtmi	r1, [r2], -ip, ror #14
   1fd4c:	ldrbtmi	sl, [r9], #-3609	; 0xfffff1e7
   1fd50:	ldrbmi	r4, [r8], -r2, lsl #13
   1fd54:	andge	pc, r0, sp, asr #17
   1fd58:	mrc2	7, 1, pc, cr12, cr15, {7}
   1fd5c:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
   1fd60:			; <UNDEFINED> instruction: 0x463b211e
   1fd64:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1fd68:	cdp	7, 6, cr15, cr12, cr6, {7}
   1fd6c:			; <UNDEFINED> instruction: 0x174cf8df
   1fd70:			; <UNDEFINED> instruction: 0x46584632
   1fd74:			; <UNDEFINED> instruction: 0xf7ff4479
   1fd78:	teqlt	r4, sp, lsr #28	; <UNPREDICTABLE>
   1fd7c:			; <UNDEFINED> instruction: 0x1740f8df
   1fd80:	ldrbmi	r4, [r8], -r2, lsr #12
   1fd84:			; <UNDEFINED> instruction: 0xf7ff4479
   1fd88:			; <UNDEFINED> instruction: 0xf8dffe25
   1fd8c:			; <UNDEFINED> instruction: 0x46581738
   1fd90:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1fd94:	mrc2	7, 0, pc, cr14, cr15, {7}
   1fd98:	blcs	469a0 <ftello64@plt+0x3fa54>
   1fd9c:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   1fda0:			; <UNDEFINED> instruction: 0x1724f8df
   1fda4:	ldrbmi	r4, [r8], -sl, lsr #12
   1fda8:			; <UNDEFINED> instruction: 0xf7ff4479
   1fdac:	blls	29f600 <ftello64@plt+0x2986b4>
   1fdb0:			; <UNDEFINED> instruction: 0xf0402b00
   1fdb4:	blls	380230 <ftello64@plt+0x3792e4>
   1fdb8:			; <UNDEFINED> instruction: 0xf0402b00
   1fdbc:	blls	4802c8 <ftello64@plt+0x47937c>
   1fdc0:			; <UNDEFINED> instruction: 0xf0402b00
   1fdc4:			; <UNDEFINED> instruction: 0xf8df8148
   1fdc8:	andcs	r1, r1, #4, 14	; 0x100000
   1fdcc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   1fdd0:	ldc2l	0, cr15, [r4, #-76]!	; 0xffffffb4
   1fdd4:	ldrbmi	r2, [r8], -r0, lsl #2
   1fdd8:	ldc2l	0, cr15, [ip, #76]!	; 0x4c
   1fddc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1fde0:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   1fde4:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   1fde8:			; <UNDEFINED> instruction: 0xf8df2205
   1fdec:	andcs	r8, r0, r8, ror #13
   1fdf0:	sxtahmi	r4, sl, r9, ror #8
   1fdf4:	ldmdb	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fdf8:			; <UNDEFINED> instruction: 0xf01644f8
   1fdfc:			; <UNDEFINED> instruction: 0xe006fab5
   1fe00:			; <UNDEFINED> instruction: 0x46404652
   1fe04:			; <UNDEFINED> instruction: 0xf1061ab1
   1fe08:			; <UNDEFINED> instruction: 0xf0160a01
   1fe0c:	smlatbcs	sl, sp, sl, pc	; <UNPREDICTABLE>
   1fe10:			; <UNDEFINED> instruction: 0xf7e64650
   1fe14:	strmi	lr, [r6], -r0, ror #24
   1fe18:	mvnsle	r2, r0, lsl #16
   1fe1c:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   1fe20:			; <UNDEFINED> instruction: 0xf0164478
   1fe24:			; <UNDEFINED> instruction: 0xf8dffaa1
   1fe28:	ldrbtmi	r0, [r8], #-1716	; 0xfffff94c
   1fe2c:	stc2	0, cr15, [r4, #88]!	; 0x58
   1fe30:	suble	r2, r2, r0, lsl #16
   1fe34:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   1fe38:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1fe3c:	stc	7, cr15, [sl], {230}	; 0xe6
   1fe40:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1fe44:	tsthi	r0, r0	; <UNPREDICTABLE>
   1fe48:	ldrtmi	r4, [r8], -r1, lsl #12
   1fe4c:	ldcl	7, cr15, [r4, #920]	; 0x398
   1fe50:			; <UNDEFINED> instruction: 0xf7e64630
   1fe54:	blls	5bba4 <ftello64@plt+0x54c58>
   1fe58:			; <UNDEFINED> instruction: 0xf0002b00
   1fe5c:			; <UNDEFINED> instruction: 0xf8df8137
   1fe60:	andcs	r1, r5, #132, 12	; 0x8400000
   1fe64:			; <UNDEFINED> instruction: 0xf8df2000
   1fe68:	ldrbtmi	r8, [r9], #-1664	; 0xfffff980
   1fe6c:	ldmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fe70:			; <UNDEFINED> instruction: 0x460144f8
   1fe74:			; <UNDEFINED> instruction: 0xf0164640
   1fe78:			; <UNDEFINED> instruction: 0xf8dffa77
   1fe7c:	andcs	r1, r5, #112, 12	; 0x7000000
   1fe80:	ldrbtmi	r2, [r9], #-0
   1fe84:	stmdb	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fe88:	strbmi	r4, [r0], -r1, lsl #12
   1fe8c:	blx	1b5beec <ftello64@plt+0x1b54fa0>
   1fe90:	ldrsbthi	pc, [r8], -r9	; <UNPREDICTABLE>
   1fe94:	bls	e8aa0 <ftello64@plt+0xe1b54>
   1fe98:			; <UNDEFINED> instruction: 0x46484631
   1fe9c:	eorscc	pc, r8, r9, asr #17
   1fea0:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   1fea4:	eorshi	pc, r8, r9, asr #17
   1fea8:			; <UNDEFINED> instruction: 0xf8dfb938
   1feac:	andcs	r1, r5, #68, 12	; 0x4400000
   1feb0:			; <UNDEFINED> instruction: 0xf7e64479
   1feb4:			; <UNDEFINED> instruction: 0xf016e8f6
   1feb8:			; <UNDEFINED> instruction: 0x4630fa57
   1febc:	b	1c5de5c <ftello64@plt+0x1c56f10>
   1fec0:			; <UNDEFINED> instruction: 0xf7e62000
   1fec4:	strtmi	lr, [r8], -lr, lsr #17
   1fec8:	stmia	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fecc:			; <UNDEFINED> instruction: 0xf7e69802
   1fed0:	strtmi	lr, [r0], -r8, lsr #17
   1fed4:	stmia	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fed8:	mufe	f2, f0, f0
   1fedc:			; <UNDEFINED> instruction: 0xf0130a90
   1fee0:			; <UNDEFINED> instruction: 0xf7e6fd79
   1fee4:			; <UNDEFINED> instruction: 0x2100e89e
   1fee8:	beq	45b754 <ftello64@plt+0x454808>
   1feec:	ldc2l	0, cr15, [r2, #-76]!	; 0xffffffb4
   1fef0:	ldm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fef4:	mufe	f2, f1, f0
   1fef8:			; <UNDEFINED> instruction: 0xf0130a90
   1fefc:			; <UNDEFINED> instruction: 0xf7e6fd6b
   1ff00:			; <UNDEFINED> instruction: 0x2100e890
   1ff04:			; <UNDEFINED> instruction: 0xf0134658
   1ff08:			; <UNDEFINED> instruction: 0xf7e6fd65
   1ff0c:	ldrtmi	lr, [r8], -sl, lsl #17
   1ff10:	stm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff14:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ff18:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
   1ff1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ff20:	blls	879f90 <ftello64@plt+0x873044>
   1ff24:			; <UNDEFINED> instruction: 0xf040405a
   1ff28:	eorlt	r8, r3, r9, lsl #2
   1ff2c:	blhi	1db228 <ftello64@plt+0x1d42dc>
   1ff30:	svchi	0x00f0e8bd
   1ff34:	tstcs	r0, sl, lsl #4
   1ff38:			; <UNDEFINED> instruction: 0xf7e54620
   1ff3c:	cdpne	15, 4, cr14, cr3, cr4, {2}
   1ff40:			; <UNDEFINED> instruction: 0xf63f2b02
   1ff44:	stmdacs	r1, {r1, r6, r7, r8, sl, fp, sp, pc}
   1ff48:	cfldrdge	mvd15, [r0, #252]	; 0xfc
   1ff4c:			; <UNDEFINED> instruction: 0xf0002802
   1ff50:	stmdbge	r5, {r0, r1, r3, r4, r5, r6, r7, pc}
   1ff54:			; <UNDEFINED> instruction: 0xf7ee4648
   1ff58:	andcs	pc, r5, #897024	; 0xdb000
   1ff5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ff60:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
   1ff64:	ldrne	pc, [r0, #2271]	; 0x8df
   1ff68:			; <UNDEFINED> instruction: 0xf7e64479
   1ff6c:	stmdbls	r5, {r1, r3, r4, r7, fp, sp, lr, pc}
   1ff70:			; <UNDEFINED> instruction: 0xf9faf016
   1ff74:			; <UNDEFINED> instruction: 0xf7e69805
   1ff78:	stmdbge	r6, {r2, r4, r6, fp, sp, lr, pc}
   1ff7c:			; <UNDEFINED> instruction: 0xf7ee4648
   1ff80:			; <UNDEFINED> instruction: 0x4607fb17
   1ff84:			; <UNDEFINED> instruction: 0xf0002800
   1ff88:			; <UNDEFINED> instruction: 0xf8df815c
   1ff8c:	andcs	r1, r5, #112, 10	; 0x1c000000
   1ff90:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ff94:	stm	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff98:	ldrtmi	r4, [r8], -r5, lsl #12
   1ff9c:	cdp	7, 1, cr15, cr8, cr6, {7}
   1ffa0:	strtmi	r4, [r8], -r1, lsl #12
   1ffa4:			; <UNDEFINED> instruction: 0xf9e0f016
   1ffa8:	andcs	lr, sl, #440401920	; 0x1a400000
   1ffac:	strtmi	r2, [r8], -r0, lsl #2
   1ffb0:	svc	0x0008f7e5
   1ffb4:	orrvs	pc, r0, #160, 10	; 0x28000000
   1ffb8:	svcvs	0x0040f5b3
   1ffbc:	strbmi	sp, [r1], -r5, ror #18
   1ffc0:	andcs	r2, r0, r5, lsl #4
   1ffc4:	stmda	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ffc8:	orrpl	pc, r0, #1325400064	; 0x4f000000
   1ffcc:	addvs	pc, r0, #1325400064	; 0x4f000000
   1ffd0:			; <UNDEFINED> instruction: 0xf0164621
   1ffd4:	ldr	pc, [r3, #2505]	; 0x9c9
   1ffd8:	strne	pc, [r4, #-2271]!	; 0xfffff721
   1ffdc:	ldrbtmi	r2, [r9], #-0
   1ffe0:	ldmda	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ffe4:	ldrdcs	lr, [r7, -sp]
   1ffe8:			; <UNDEFINED> instruction: 0xf016442a
   1ffec:			; <UNDEFINED> instruction: 0xe652f9bd
   1fff0:	bne	fe45b858 <ftello64@plt+0xfe45490c>
   1fff4:			; <UNDEFINED> instruction: 0xf7ff4658
   1fff8:	stmdacs	r0, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   1fffc:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   20000:	strne	pc, [r0, #-2271]	; 0xfffff721
   20004:	andcs	r2, r0, r5, lsl #4
   20008:			; <UNDEFINED> instruction: 0x46074479
   2000c:	stmda	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20010:			; <UNDEFINED> instruction: 0xf00d463e
   20014:	ldrb	pc, [r0, -r3, lsr #25]	; <UNPREDICTABLE>
   20018:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2001c:	movwls	r4, #5243	; 0x147b
   20020:			; <UNDEFINED> instruction: 0xf8dfe5e7
   20024:	ldrbmi	r2, [r8], -r8, ror #9
   20028:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2002c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   20030:	ldc2l	7, cr15, [r0], {255}	; 0xff
   20034:			; <UNDEFINED> instruction: 0xf8dfe6b4
   20038:	ldrbtmi	r3, [fp], #-1244	; 0xfffffb24
   2003c:	ldrb	r9, [r8, #769]	; 0x301
   20040:	bne	45b8ac <ftello64@plt+0x454960>
   20044:			; <UNDEFINED> instruction: 0xf7ff4658
   20048:	stmdacs	r0, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   2004c:	blls	4947b4 <ftello64@plt+0x48d868>
   20050:			; <UNDEFINED> instruction: 0xf43f2b00
   20054:	mrc	14, 0, sl, cr9, cr8, {5}
   20058:			; <UNDEFINED> instruction: 0x46581a90
   2005c:	ldc2	7, cr15, [sl], {255}	; 0xff
   20060:			; <UNDEFINED> instruction: 0xf43f2800
   20064:			; <UNDEFINED> instruction: 0xe7cbaeb0
   20068:	strtne	pc, [ip], #2271	; 0x8df
   2006c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   20070:	ldmda	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20074:			; <UNDEFINED> instruction: 0xf7e64680
   20078:	stmdavs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2007c:	b	5e01c <ftello64@plt+0x570d0>
   20080:	strbmi	r4, [r0], -r1, lsl #12
   20084:	stc2l	0, cr15, [sl], #-52	; 0xffffffcc
   20088:			; <UNDEFINED> instruction: 0xf8dfe717
   2008c:			; <UNDEFINED> instruction: 0x46071490
   20090:	andcs	r2, r0, r5, lsl #4
   20094:			; <UNDEFINED> instruction: 0xf7e64479
   20098:	ldrtmi	lr, [r9], -r4, lsl #16
   2009c:			; <UNDEFINED> instruction: 0xf964f016
   200a0:	ldrteq	pc, [pc], #-23	; 200a8 <ftello64@plt+0x1915c>	; <UNPREDICTABLE>
   200a4:			; <UNDEFINED> instruction: 0xf8dfd04c
   200a8:			; <UNDEFINED> instruction: 0x373f1478
   200ac:	ldreq	pc, [pc, -r7, lsr #32]!
   200b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   200b4:			; <UNDEFINED> instruction: 0xf8df2000
   200b8:	strmi	r6, [r4], -ip, ror #8
   200bc:	svc	0x00f0f7e5
   200c0:			; <UNDEFINED> instruction: 0xf0164639
   200c4:	ldrbtmi	pc, [lr], #-2385	; 0xfffff6af	; <UNPREDICTABLE>
   200c8:	strb	r9, [r0, #-1026]	; 0xfffffbfe
   200cc:	ldrdge	pc, [r0], -sp
   200d0:			; <UNDEFINED> instruction: 0xf8df2205
   200d4:			; <UNDEFINED> instruction: 0xf8df1454
   200d8:	ldrbtmi	r8, [r9], #-1108	; 0xfffffbac
   200dc:			; <UNDEFINED> instruction: 0xf7e54650
   200e0:	ldrbtmi	lr, [r8], #4064	; 0xfe0
   200e4:	strbmi	r4, [r0], -r1, lsl #12
   200e8:			; <UNDEFINED> instruction: 0xf93ef016
   200ec:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   200f0:	ldrbmi	r2, [r0], -r5, lsl #4
   200f4:			; <UNDEFINED> instruction: 0xf7e54479
   200f8:			; <UNDEFINED> instruction: 0x4601efd4
   200fc:			; <UNDEFINED> instruction: 0xf0164640
   20100:			; <UNDEFINED> instruction: 0xf8d9f933
   20104:	movwcs	r8, #4152	; 0x1038
   20108:	ldrtmi	r9, [r1], -r3, lsl #20
   2010c:			; <UNDEFINED> instruction: 0xf8c94648
   20110:			; <UNDEFINED> instruction: 0xf7ff3038
   20114:			; <UNDEFINED> instruction: 0xf8c9fbf3
   20118:	stmdacs	r0, {r3, r4, r5, pc}
   2011c:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   20120:	ldrne	pc, [r0], #-2271	; 0xfffff721
   20124:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   20128:	svc	0x00baf7e5
   2012c:			; <UNDEFINED> instruction: 0xf91cf016
   20130:			; <UNDEFINED> instruction: 0xf8dfe6c3
   20134:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   20138:	ldrb	r9, [sl, #-769]	; 0xfffffcff
   2013c:	svc	0x00c8f7e5
   20140:	strls	r4, [r2], #-3838	; 0xfffff102
   20144:	str	r4, [r2, #-1150]	; 0xfffffb82
   20148:			; <UNDEFINED> instruction: 0xf8df4ffd
   2014c:	ldrbtmi	r8, [pc], #-1016	; 20154 <ftello64@plt+0x19208>
   20150:			; <UNDEFINED> instruction: 0x462044f8
   20154:	svc	0x0064f7e5
   20158:	ldrtmi	r2, [r9], -r5, lsl #4
   2015c:			; <UNDEFINED> instruction: 0xf7e52000
   20160:			; <UNDEFINED> instruction: 0xf016efa0
   20164:	strmi	pc, [r4], -r1, asr #22
   20168:	blx	ff4dc1ca <ftello64@plt+0xff4d527e>
   2016c:			; <UNDEFINED> instruction: 0xf0094620
   20170:	stmdavc	r5!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
   20174:			; <UNDEFINED> instruction: 0xf43f2d00
   20178:	strtmi	sl, [r0], -r2, lsl #25
   2017c:	b	1bde11c <ftello64@plt+0x1bd71d0>
   20180:	andsle	r2, r1, r8, lsr #16
   20184:	tstle	r7, r6, lsr #26
   20188:	andls	r1, r0, #25088	; 0x6200
   2018c:			; <UNDEFINED> instruction: 0xf7e64610
   20190:	bls	5ab30 <ftello64@plt+0x53be4>
   20194:	andle	r2, fp, r8, lsr #16
   20198:	strbmi	r2, [r1], -r5, lsl #4
   2019c:			; <UNDEFINED> instruction: 0xf7e52000
   201a0:			; <UNDEFINED> instruction: 0xf016ef80
   201a4:	ldrb	pc, [r4, r1, ror #17]	; <UNPREDICTABLE>
   201a8:	svclt	0x000c2d26
   201ac:	strtmi	r1, [r2], -r2, ror #24
   201b0:	tstcs	r0, r8, lsl #22
   201b4:			; <UNDEFINED> instruction: 0xf7ee4648
   201b8:	strmi	pc, [r3], -r3, lsl #18
   201bc:	strmi	fp, [r2], -r8, ror #19
   201c0:	stmdals	r8, {r0, r9, sl, lr}
   201c4:	cdp	7, 6, cr15, cr6, cr6, {7}
   201c8:	stmdals	r8, {r0, r9, sl, lr}
   201cc:	ldc2	0, cr15, [r4], {15}
   201d0:	stmdals	r8, {r0, r2, r9, sl, lr}
   201d4:	svc	0x0024f7e5
   201d8:	eorle	r2, pc, r4, lsl sp	; <UNPREDICTABLE>
   201dc:	stccs	12, cr13, [r1, #-88]	; 0xffffffa8
   201e0:	ldccs	0, cr13, [r1, #-108]	; 0xffffff94
   201e4:	atnmie	f5, #1.0
   201e8:	andcs	r4, r0, lr, ror r4
   201ec:	strvs	pc, [r0, pc, asr #8]
   201f0:	andls	r4, r2, r5, lsl #12
   201f4:	svc	0x0014f7e5
   201f8:	cdp	4, 1, cr14, cr8, cr9, {5}
   201fc:	andcs	r1, r5, #16, 20	; 0x10000
   20200:			; <UNDEFINED> instruction: 0xf7e52000
   20204:			; <UNDEFINED> instruction: 0xf016ef4e
   20208:	str	pc, [r2, pc, lsr #17]!
   2020c:	msrne	CPSR_fsxc, #64, 4
   20210:			; <UNDEFINED> instruction: 0xd1f2429d
   20214:	ldrbtmi	r4, [lr], #-3789	; 0xfffff133
   20218:	cdpmi	7, 12, cr14, cr13, cr7, {7}
   2021c:			; <UNDEFINED> instruction: 0xe7e4447e
   20220:	andcs	r4, r0, ip, asr #19
   20224:			; <UNDEFINED> instruction: 0xf7e54479
   20228:			; <UNDEFINED> instruction: 0x4607ef3c
   2022c:			; <UNDEFINED> instruction: 0xf7e64628
   20230:			; <UNDEFINED> instruction: 0x4601ecd0
   20234:			; <UNDEFINED> instruction: 0xf0164638
   20238:	strt	pc, [r0], #-2199	; 0xfffff769
   2023c:	ldrbtmi	r4, [lr], #-3782	; 0xfffff13a
   20240:	blmi	ff1da194 <ftello64@plt+0xff1d3248>
   20244:	blt	45ba6c <ftello64@plt+0x454b20>
   20248:	ldrbtmi	r4, [fp], #-2757	; 0xfffff53b
   2024c:	andls	r4, r0, #2046820352	; 0x7a000000
   20250:	bcc	fe45ba80 <ftello64@plt+0xfe454b34>
   20254:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
   20258:	mrc	6, 0, r4, cr10, cr11, {4}
   2025c:	andcs	r1, r5, #144, 20	; 0x90000
   20260:			; <UNDEFINED> instruction: 0xf7e52000
   20264:			; <UNDEFINED> instruction: 0xf016ef1e
   20268:	mcrls	8, 0, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   2026c:			; <UNDEFINED> instruction: 0xf0002e00
   20270:			; <UNDEFINED> instruction: 0xf8df80d8
   20274:	mcr	2, 0, sl, cr10, cr4, {7}
   20278:			; <UNDEFINED> instruction: 0xf8dd4a10
   2027c:	strcs	r8, [r1, -r0]
   20280:	strd	r4, [ip], -sl
   20284:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
   20288:			; <UNDEFINED> instruction: 0x370148b9
   2028c:			; <UNDEFINED> instruction: 0xf0164478
   20290:	strtmi	pc, [r8], -fp, ror #16
   20294:	cdp	7, 12, cr15, cr4, cr5, {7}
   20298:	mcrcs	8, 0, r6, cr0, cr6, {1}
   2029c:			; <UNDEFINED> instruction: 0xf106d05b
   202a0:			; <UNDEFINED> instruction: 0x21200408
   202a4:			; <UNDEFINED> instruction: 0xf7e64620
   202a8:			; <UNDEFINED> instruction: 0x4605ea16
   202ac:	stfnep	f3, [r2], {96}	; 0x60
   202b0:	tstcs	r1, r7, lsl #22
   202b4:			; <UNDEFINED> instruction: 0xf7ee4648
   202b8:	strmi	pc, [r5], -r3, lsl #17
   202bc:	eorsle	r2, r9, r0, lsl #16
   202c0:	stmdals	r7, {r8, sl, sp}
   202c4:	cdp	7, 10, cr15, cr12, cr5, {7}
   202c8:	ldrbmi	r4, [r0], -fp, lsr #12
   202cc:	ldrtmi	r4, [r9], -r2, lsr #12
   202d0:			; <UNDEFINED> instruction: 0xf84af016
   202d4:			; <UNDEFINED> instruction: 0x07586873
   202d8:	bfieq	sp, sp, #8, #19
   202dc:	stmibmi	r5!, {r0, r4, r8, sl, ip, lr, pc}
   202e0:	stmiami	r5!, {r0, r3, r4, r5, r6, sl, lr}
   202e4:			; <UNDEFINED> instruction: 0xf0164478
   202e8:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}^
   202ec:	ldrle	r0, [lr], #-1820	; 0xfffff8e4
   202f0:	strble	r0, [r7, #1944]	; 0x798
   202f4:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
   202f8:			; <UNDEFINED> instruction: 0xf0164658
   202fc:			; <UNDEFINED> instruction: 0x4641f835
   20300:	ldreq	lr, [sl, -r2, asr #15]
   20304:	ldmibmi	lr, {r1, r5, r8, sl, ip, lr, pc}
   20308:	ldmmi	lr, {r0, r3, r4, r5, r6, sl, lr}
   2030c:			; <UNDEFINED> instruction: 0xf0164478
   20310:	ldmdavs	r3!, {r0, r1, r3, r5, fp, ip, sp, lr, pc}^
   20314:	ldmibmi	ip, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20318:	ldrbtmi	r4, [r9], #-2204	; 0xfffff764
   2031c:			; <UNDEFINED> instruction: 0xf0164478
   20320:	ldmdavs	r3!, {r0, r1, r5, fp, ip, sp, lr, pc}^
   20324:	strble	r0, [r1, #2009]!	; 0x7d9
   20328:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
   2032c:	ldmibmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20330:			; <UNDEFINED> instruction: 0xe7ea4479
   20334:	strmi	r4, [r2], -r3, lsl #12
   20338:	stmdage	r8, {r0, r1, r2, r8, fp, ip, pc}
   2033c:	ldmib	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20340:	rsble	r2, r5, r0, lsl #16
   20344:			; <UNDEFINED> instruction: 0xf7e59808
   20348:			; <UNDEFINED> instruction: 0xe7baedfe
   2034c:	strble	r0, [r5, #-1945]!	; 0xfffff867
   20350:	ldrbtmi	r4, [r9], #-2449	; 0xfffff66f
   20354:	mrc	7, 0, lr, cr10, cr0, {6}
   20358:			; <UNDEFINED> instruction: 0x46204a10
   2035c:	cdp	7, 6, cr15, cr0, cr5, {7}
   20360:	andcs	r4, r5, #2326528	; 0x238000
   20364:	ldrbtmi	r2, [r9], #-0
   20368:	cdp	7, 9, cr15, cr10, cr5, {7}
   2036c:	blx	f5c3cc <ftello64@plt+0xf55480>
   20370:			; <UNDEFINED> instruction: 0xf0164604
   20374:	strtmi	pc, [r0], -sp, asr #21
   20378:	blx	fe7dc3a6 <ftello64@plt+0xfe7d545a>
   2037c:	andcs	r4, sl, #32, 12	; 0x2000000
   20380:			; <UNDEFINED> instruction: 0xf7e52100
   20384:	adcsmi	lr, r8, #32, 26	; 0x800
   20388:			; <UNDEFINED> instruction: 0x2700bfb4
   2038c:	stmdacs	r0, {r0, r8, r9, sl, sp}
   20390:			; <UNDEFINED> instruction: 0xf047bfd8
   20394:	svccs	0x00000701
   20398:	svcge	0x005ff47f
   2039c:	cdp	14, 1, cr9, cr8, cr6, {0}
   203a0:	cmplt	lr, r0, lsl sl
   203a4:	andle	r2, r7, r1, lsl #16
   203a8:	and	r2, r1, r1, lsl #6
   203ac:	andle	r4, r3, r3, lsl #5
   203b0:	movwcc	r6, #6198	; 0x1836
   203b4:	mvnsle	r2, r0, lsl #28
   203b8:			; <UNDEFINED> instruction: 0x36087a33
   203bc:	ands	fp, r1, fp, lsl r9
   203c0:	svccc	0x0001f816
   203c4:	blcs	84c998 <ftello64@plt+0x845a4c>
   203c8:	blcs	290030 <ftello64@plt+0x2890e4>
   203cc:	ldmdavc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   203d0:	svclt	0x00182b20
   203d4:	tstle	r5, r9, lsl #22
   203d8:	svccc	0x0001f816
   203dc:	svclt	0x00182b09
   203e0:	rscsle	r2, r9, r0, lsr #22
   203e4:	strtmi	r2, [r5], -r0
   203e8:	cdp	7, 1, cr15, cr10, cr5, {7}
   203ec:			; <UNDEFINED> instruction: 0xf7e52000
   203f0:	stmdami	fp!, {r3, r4, r9, sl, fp, sp, lr, pc}^
   203f4:	vst1.8	{d20-d22}, [pc :256], r1
   203f8:	ldrbtmi	r6, [r8], #-1920	; 0xfffff880
   203fc:			; <UNDEFINED> instruction: 0xf0132400
   20400:			; <UNDEFINED> instruction: 0x9002f9b1
   20404:	stmdals	r6, {r1, r2, r9, sl, lr}
   20408:			; <UNDEFINED> instruction: 0xf8f6f00a
   2040c:	bllt	fe81e410 <ftello64@plt+0xfe8174c4>
   20410:	stmdals	r8, {r0, r9, sl, lr}
   20414:	blx	7dc45a <ftello64@plt+0x7d550e>
   20418:	ldr	r4, [r3, r5, lsl #12]
   2041c:	ldrbtmi	r4, [r9], #-2401	; 0xfffff69f
   20420:	smladxcs	r1, r2, r7, lr
   20424:	svclt	0x0000e799
   20428:	andeq	r8, r2, r6, lsr #14
   2042c:	strdeq	r8, [r2], -r6
   20430:	andeq	lr, r3, r6, ror #29
   20434:	andeq	r0, r0, r4, ror #12
   20438:	andeq	r8, r2, ip, ror #15
   2043c:	andeq	r8, r2, r2, ror #13
   20440:	andeq	r8, r2, ip, lsr #13
   20444:	andeq	r8, r2, lr, lsr #13
   20448:	andeq	r8, r2, r6, lsr #13
   2044c:	andeq	r8, r2, r4, asr #13
   20450:	strdeq	r8, [r2], -r2
   20454:			; <UNDEFINED> instruction: 0x000286b0
   20458:			; <UNDEFINED> instruction: 0x000285b2
   2045c:	andeq	r8, r2, lr, lsr #15
   20460:	andeq	r8, r2, r8, lsr #12
   20464:	andeq	r8, r2, sl, lsl #11
   20468:			; <UNDEFINED> instruction: 0x000287b4
   2046c:			; <UNDEFINED> instruction: 0x000287b8
   20470:			; <UNDEFINED> instruction: 0x000287b4
   20474:	andeq	r8, r2, sl, lsl #10
   20478:	ldrdeq	r8, [r2], -lr
   2047c:	andeq	r8, r2, r4, ror #14
   20480:			; <UNDEFINED> instruction: 0x000287be
   20484:	andeq	r8, r2, r4, ror r7
   20488:	andeq	r9, r2, ip, lsr #20
   2048c:	andeq	r8, r2, r4, lsl #15
   20490:	andeq	r8, r2, r0, ror r7
   20494:			; <UNDEFINED> instruction: 0x000287be
   20498:	andeq	r8, r2, r4, ror r7
   2049c:	andeq	r8, r2, lr, ror r7
   204a0:	andeq	r8, r2, r0, lsl #15
   204a4:	muleq	r2, r8, r7
   204a8:	muleq	r2, r6, r7
   204ac:	andeq	r8, r2, r2, lsl #15
   204b0:	andeq	r8, r2, r0, lsl #15
   204b4:	muleq	r2, r6, r7
   204b8:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   204bc:	andeq	r8, r2, ip, ror r7
   204c0:	andeq	r8, r2, ip, ror r7
   204c4:	andeq	r8, r2, sl, ror r7
   204c8:	andeq	r8, r2, ip, ror r7
   204cc:	andeq	r9, r2, r6, ror #17
   204d0:	andeq	r8, r2, r0, asr #14
   204d4:	andeq	r8, r2, r4, asr r7
   204d8:	andeq	fp, r2, r4, asr #21
   204dc:	andeq	r8, r2, lr, lsr #14
   204e0:	andeq	r8, r2, lr, lsr r7
   204e4:	andeq	r8, r2, r6, lsr r7
   204e8:	andeq	r0, r2, r4, lsl #24
   204ec:	andeq	r8, r2, r6, asr #14
   204f0:	andeq	r8, r2, r8, asr r7
   204f4:	andeq	lr, r3, ip, lsl #20
   204f8:	andeq	r8, r2, r4, lsr r3
   204fc:	andeq	r8, r2, lr, ror #5
   20500:			; <UNDEFINED> instruction: 0x000283be
   20504:	andeq	r8, r2, r0, asr #12
   20508:	andeq	pc, r1, r0, lsr r6	; <UNPREDICTABLE>
   2050c:	andeq	r7, r2, r4, ror #17
   20510:	andeq	r8, r2, sl, ror #9
   20514:	andeq	pc, r1, lr, asr #11
   20518:	andeq	r8, r2, lr, lsl #10
   2051c:	andeq	r8, r2, r4, asr r1
   20520:	andeq	r8, r2, r6, asr r1
   20524:	andeq	r8, r2, sl, lsr #32
   20528:	andeq	r8, r2, sl, lsl #10
   2052c:	muleq	r2, r2, r9
   20530:	ldrdeq	r8, [r2], -r4
   20534:	andeq	r8, r2, sl, ror #9
   20538:	andeq	r7, r2, r2, asr #31
   2053c:	andeq	r7, r2, ip, lsr #31
   20540:	ldrdeq	r8, [r2], -r2
   20544:	andeq	r8, r2, r4, ror #1
   20548:	andeq	r7, r2, r4, lsr #30
   2054c:	strdeq	r7, [r2], -sl
   20550:	ldrdeq	r7, [r2], -r4
   20554:	andeq	r8, r2, ip, asr r0
   20558:	andeq	r7, r2, sl, asr #29
   2055c:	andeq	r8, r2, r2, ror r0
   20560:	andeq	r9, r2, ip, asr #6
   20564:	andeq	r8, r2, r2, lsr #1
   20568:	andeq	r8, r2, r0, asr r0
   2056c:	andeq	r9, r2, r2, lsl r3
   20570:	andeq	r0, r2, r0, asr r3
   20574:			; <UNDEFINED> instruction: 0x00024abc
   20578:	andeq	r8, r2, r4
   2057c:	strdeq	r7, [r2], -lr
   20580:	muleq	r2, r4, sl
   20584:	andeq	r7, r2, r4, ror #31
   20588:	andeq	r4, r2, r2, lsl #21
   2058c:	andeq	r7, r2, r4, asr #31
   20590:	andeq	r7, r2, sl, asr #27
   20594:	andeq	r7, r2, r4, asr #27
   20598:	andeq	r4, r2, sl, asr #20
   2059c:	andeq	r7, r2, r6, lsr #28
   205a0:	andeq	r7, r2, r6, lsl #30
   205a4:	muleq	r2, r6, r2
   205a8:	mvnsmi	lr, sp, lsr #18
   205ac:	stmdavs	lr, {r8, sl, sp}
   205b0:	sbcsvs	r6, r5, r7, lsl #16
   205b4:	strpl	lr, [r4, #-2498]	; 0xfffff63e
   205b8:	subsle	r2, lr, r0, lsl #28
   205bc:	strcs	r4, [r1], #-1595	; 0xfffff9c5
   205c0:	blgt	9e614 <ftello64@plt+0x976c8>
   205c4:	tstvs	r4, r6, lsl #13
   205c8:			; <UNDEFINED> instruction: 0xf3cc1e70
   205cc:	subsvs	r1, r4, r0, asr #8
   205d0:	ldreq	pc, [pc], #-12	; 205d8 <ftello64@plt+0x1968c>
   205d4:	vstmiane	ip!, {s28-s106}
   205d8:			; <UNDEFINED> instruction: 0xf8c22c1f
   205dc:	eorsle	ip, r9, r0
   205e0:	stmdacs	r0, {r2, r4, r7, sp, lr}
   205e4:	ldrmi	sp, [sp], -r9, asr #32
   205e8:			; <UNDEFINED> instruction: 0xf8156916
   205ec:			; <UNDEFINED> instruction: 0xf1007b01
   205f0:			; <UNDEFINED> instruction: 0x360138ff
   205f4:			; <UNDEFINED> instruction: 0xf0176116
   205f8:	svclt	0x00080f80
   205fc:	ldrdle	r6, [ip, -r7]
   20600:	movweq	lr, #19036	; 0x4a5c
   20604:	ldmvs	r3, {r1, r6, ip, lr, pc}^
   20608:	ldmdale	r6!, {r0, r1, r6, r8, sl, lr}
   2060c:	andpl	pc, r0, lr, asr #17
   20610:			; <UNDEFINED> instruction: 0xf8c12000
   20614:	ldmfd	sp!, {pc}
   20618:	svccs	0x008081f0
   2061c:	svccs	0x00ffd031
   20620:			; <UNDEFINED> instruction: 0xf007d02b
   20624:	strmi	r0, [r3], #-1919	; 0xfffff881
   20628:	andcs	r4, r0, pc, lsr #8
   2062c:	b	13f10e0 <ftello64@plt+0x13ea194>
   20630:			; <UNDEFINED> instruction: 0xf1062000
   20634:	eorle	r0, r0, r1, lsl #12
   20638:	blhi	9e694 <ftello64@plt+0x97748>
   2063c:	adcsmi	r6, sp, #-2147483643	; 0x80000005
   20640:	andeq	lr, r0, r8, asr #20
   20644:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   20648:	b	1754e10 <ftello64@plt+0x174dec4>
   2064c:	sbcsvs	r0, r0, r4, lsl #6
   20650:			; <UNDEFINED> instruction: 0xe01bd1d9
   20654:			; <UNDEFINED> instruction: 0x462c4437
   20658:			; <UNDEFINED> instruction: 0xf813e00b
   2065c:	ldmdbvs	r5, {r0, r8, r9, fp, sp, lr}
   20660:	ldmdaeq	pc!, {r1, r2, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   20664:	strcc	r1, [r1, #-2808]	; 0xfffff508
   20668:			; <UNDEFINED> instruction: 0x06356115
   2066c:	streq	lr, [r4], #-2632	; 0xfffff5b8
   20670:	adcsmi	sp, fp, #763363328	; 0x2d800000
   20674:	strbne	lr, [r4], #2639	; 0xa4f
   20678:			; <UNDEFINED> instruction: 0xf04fd1ef
   2067c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   20680:	movwcs	r8, #4592	; 0x11f0
   20684:	b	1738bd8 <ftello64@plt+0x1731c8c>
   20688:			; <UNDEFINED> instruction: 0xd1bf0304
   2068c:	sbcsvs	r2, r3, r0, lsl #6
   20690:	svclt	0x0000e7bc
   20694:	addlt	fp, fp, r0, lsr r5
   20698:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2069c:	movwls	r4, #9739	; 0x260b
   206a0:	blmi	5cbab0 <ftello64@plt+0x5c4b64>
   206a4:	cfstrsge	mvf4, [r1], {252}	; 0xfc
   206a8:	bge	1046b4 <ftello64@plt+0xfd768>
   206ac:			; <UNDEFINED> instruction: 0xf85c4629
   206b0:	strtmi	r3, [r0], -r3
   206b4:	movwls	r6, #38939	; 0x981b
   206b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   206bc:			; <UNDEFINED> instruction: 0xff74f7ff
   206c0:	tstmi	r8, #3072	; 0xc00
   206c4:	andcs	fp, r0, r8, lsl pc
   206c8:	blls	194ad8 <ftello64@plt+0x18db8c>
   206cc:	andle	r2, r9, r0, lsl fp
   206d0:	blmi	2b2f04 <ftello64@plt+0x2abfb8>
   206d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   206d8:	blls	27a748 <ftello64@plt+0x2737fc>
   206dc:	qaddle	r4, sl, r8
   206e0:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   206e4:			; <UNDEFINED> instruction: 0xf7ff4620
   206e8:	blx	fec6046c <ftello64@plt+0xfec59520>
   206ec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   206f0:			; <UNDEFINED> instruction: 0xf7e5e7ee
   206f4:	svclt	0x0000ecee
   206f8:	andeq	lr, r3, r4, lsl #5
   206fc:	andeq	r0, r0, r4, ror #12
   20700:	andeq	lr, r3, r4, asr r2
   20704:	addlt	fp, fp, r0, lsr r5
   20708:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2070c:	movwls	r4, #9739	; 0x260b
   20710:	blmi	6cbb20 <ftello64@plt+0x6c4bd4>
   20714:	cfstrsge	mvf4, [r1], {252}	; 0xfc
   20718:	bge	104724 <ftello64@plt+0xfd7d8>
   2071c:			; <UNDEFINED> instruction: 0xf85c4629
   20720:	strtmi	r3, [r0], -r3
   20724:	movwls	r6, #38939	; 0x981b
   20728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2072c:			; <UNDEFINED> instruction: 0xff3cf7ff
   20730:	movwmi	r9, #15107	; 0x3b03
   20734:	blls	194b44 <ftello64@plt+0x18dbf8>
   20738:	andle	r2, sl, r0, lsl fp
   2073c:	bmi	428744 <ftello64@plt+0x4217f8>
   20740:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   20744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20748:	subsmi	r9, sl, r9, lsl #22
   2074c:	andlt	sp, fp, r2, lsl r1
   20750:			; <UNDEFINED> instruction: 0x4620bd30
   20754:			; <UNDEFINED> instruction: 0xff28f7ff
   20758:	movwmi	r9, #15107	; 0x3b03
   2075c:	blls	194f1c <ftello64@plt+0x18dfd0>
   20760:	mvnle	r2, r2, lsl #22
   20764:	stmdacs	r1, {r1, r2, fp, ip, pc}
   20768:	blls	94f10 <ftello64@plt+0x8dfc4>
   2076c:	blcs	3e7e0 <ftello64@plt+0x37894>
   20770:	strb	sp, [r3, r5, ror #1]!
   20774:	stc	7, cr15, [ip], #916	; 0x394
   20778:	andeq	lr, r3, r4, lsl r2
   2077c:	andeq	r0, r0, r4, ror #12
   20780:	andeq	lr, r3, r6, ror #3
   20784:	svcmi	0x00f0e92d
   20788:	stmdavs	fp, {r0, r2, r3, r7, ip, sp, pc}
   2078c:			; <UNDEFINED> instruction: 0x91014691
   20790:	bmi	cb2c5c <ftello64@plt+0xcabd10>
   20794:	andls	r4, r0, r9, ror r4
   20798:	ldrmi	r9, [r8], -r3
   2079c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   207a0:			; <UNDEFINED> instruction: 0xf04f920b
   207a4:	movwls	r0, #16896	; 0x4200
   207a8:	b	fe25e744 <ftello64@plt+0xfe2577f8>
   207ac:	movwlt	r4, #34432	; 0x8680
   207b0:	svcge	0x0005ad03
   207b4:	strmi	sl, [r2], r4, lsl #28
   207b8:	ands	r4, r3, fp, lsr #13
   207bc:	movwcs	lr, #27101	; 0x69dd
   207c0:	teqle	r4, r4, lsl #22
   207c4:	tstmi	r3, #10240	; 0x2800
   207c8:	stflsd	f5, [r8], {20}
   207cc:	stcls	6, cr4, [r3, #-320]	; 0xfffffec0
   207d0:	strtmi	r4, [r2], -r2, lsr #9
   207d4:	strtmi	r4, [r5], #-1577	; 0xfffff9d7
   207d8:	bl	ff65e774 <ftello64@plt+0xff657828>
   207dc:	strls	r9, [r3, #-2564]	; 0xfffff5fc
   207e0:	andls	r1, r4, #18432	; 0x4800
   207e4:			; <UNDEFINED> instruction: 0x4631463a
   207e8:			; <UNDEFINED> instruction: 0xf7ff4658
   207ec:	blls	1a0368 <ftello64@plt+0x19941c>
   207f0:	rscle	r4, r3, r3, lsl #6
   207f4:	svceq	0x0000f1b9
   207f8:	bls	114820 <ftello64@plt+0x10d8d4>
   207fc:			; <UNDEFINED> instruction: 0xf8d99900
   20800:	bl	fe8ac808 <ftello64@plt+0xfe8a58bc>
   20804:	ldrbmi	r0, [r3], #-2561	; 0xfffff5ff
   20808:	andcc	pc, r0, r9, asr #17
   2080c:			; <UNDEFINED> instruction: 0xf04f4640
   20810:			; <UNDEFINED> instruction: 0xf7e50800
   20814:	bmi	4db834 <ftello64@plt+0x4d48e8>
   20818:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   2081c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20820:	subsmi	r9, sl, fp, lsl #22
   20824:			; <UNDEFINED> instruction: 0x4640d116
   20828:	pop	{r0, r2, r3, ip, sp, pc}
   2082c:	tstmi	r3, #240, 30	; 0x3c0
   20830:	blls	94fb8 <ftello64@plt+0x8e06c>
   20834:	streq	lr, [r8], #-2986	; 0xfffff456
   20838:			; <UNDEFINED> instruction: 0xf1b9601c
   2083c:	rscle	r0, sl, r0, lsl #30
   20840:	stmdbls	r0, {r0, r1, r9, fp, ip, pc}
   20844:	ldrdcc	pc, [r0], -r9
   20848:	beq	9b6d8 <ftello64@plt+0x9478c>
   2084c:			; <UNDEFINED> instruction: 0xf8c94453
   20850:	strb	r3, [r0, r0]!
   20854:	ldc	7, cr15, [ip], #-916	; 0xfffffc6c
   20858:	muleq	r3, r4, r1
   2085c:	andeq	r0, r0, r4, ror #12
   20860:	andeq	lr, r3, lr, lsl #2
   20864:	svcmi	0x00f0e92d
   20868:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   2086c:	strmi	r8, [lr], -r2, lsl #22
   20870:	ldrbtmi	r4, [sl], #-2738	; 0xfffff54e
   20874:	movwls	fp, #12483	; 0x30c3
   20878:			; <UNDEFINED> instruction: 0xf8dd4bb1
   2087c:	andls	sl, r6, r8, lsr r1
   20880:			; <UNDEFINED> instruction: 0x465058d3
   20884:	movtls	r6, #6171	; 0x181b
   20888:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2088c:	movwls	r2, #37632	; 0x9300
   20890:	cdp	7, 14, cr15, cr4, cr5, {7}
   20894:	movwls	r9, #31568	; 0x7b50
   20898:	vtst.8	d2, d0, d15
   2089c:	stfcsd	f0, [r7], {64}	; 0x40
   208a0:	cmphi	r4, r0, asr #4	; <UNPREDICTABLE>
   208a4:			; <UNDEFINED> instruction: 0xf10dab21
   208a8:	movwls	r0, #9603	; 0x2583
   208ac:			; <UNDEFINED> instruction: 0xf10dab42
   208b0:			; <UNDEFINED> instruction: 0xf1c308c3
   208b4:	strmi	r0, [r1], r5, lsl #15
   208b8:	bl	1f236c <ftello64@plt+0x1eb420>
   208bc:	strtmi	r0, [r1], -fp
   208c0:	stc2l	0, cr15, [r4, #116]	; 0x74
   208c4:			; <UNDEFINED> instruction: 0xf80b5c73
   208c8:	strbmi	r3, [r3, #3841]	; 0xf01
   208cc:	stmdbls	r2, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   208d0:			; <UNDEFINED> instruction: 0xf10d2300
   208d4:	ldrmi	r0, [r8], -r6, asr #5
   208d8:	streq	pc, [r2], #257	; 0x101
   208dc:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   208e0:	movwcc	r3, #4610	; 0x1202
   208e4:	stceq	8, cr15, [r4], {2}
   208e8:	svclt	0x00b84599
   208ec:			; <UNDEFINED> instruction: 0xf8022300
   208f0:	adcmi	r1, r2, #768	; 0x300
   208f4:	blge	2550c4 <ftello64@plt+0x24e178>
   208f8:	teqhi	ip, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
   208fc:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
   20900:	strbmi	pc, [ip], #1740	; 0x6cc	; <UNPREDICTABLE>
   20904:	bcc	45c12c <ftello64@plt+0x4551e0>
   20908:	smladcs	r0, r1, fp, sl
   2090c:	bcc	fe45c134 <ftello64@plt+0xfe4551e8>
   20910:			; <UNDEFINED> instruction: 0xf1c3ab42
   20914:	cfmsub32	mvax6, mvfx0, mvfx8, mvfx5
   20918:	andcs	r0, r0, #16, 20	; 0x10000
   2091c:			; <UNDEFINED> instruction: 0xf7e52102
   20920:	andls	lr, r4, lr, asr #22
   20924:			; <UNDEFINED> instruction: 0xf0402800
   20928:			; <UNDEFINED> instruction: 0xf89d80e9
   2092c:			; <UNDEFINED> instruction: 0xf04fa018
   20930:			; <UNDEFINED> instruction: 0xf8dd0940
   20934:	and	fp, fp, r0, lsr #32
   20938:	tsteq	r3, fp, lsl #22
   2093c:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   20940:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   20944:	andcc	pc, r4, fp, asr #17
   20948:	andge	pc, ip, r1, lsl #17
   2094c:	ldrmi	sp, [r3], pc
   20950:	andcc	lr, r1, #3588096	; 0x36c000
   20954:	svclt	0x00184293
   20958:	mvnle	r4, sl, asr r6
   2095c:	ldrbmi	r2, [r8], -r0, lsl #4
   20960:			; <UNDEFINED> instruction: 0xf7e54611
   20964:			; <UNDEFINED> instruction: 0xf8dbeb50
   20968:	bls	22c980 <ftello64@plt+0x225a34>
   2096c:	ldrmi	lr, [r0], -r4, ror #15
   20970:	addcs	r9, r0, #32768	; 0x8000
   20974:	beq	c5cdb0 <ftello64@plt+0xc55e64>
   20978:	bl	115e914 <ftello64@plt+0x11579c8>
   2097c:	stmdals	r8, {r0, r3, r6, r9, sl, lr}
   20980:	b	fe45e91c <ftello64@plt+0xfe4579d0>
   20984:	pkhtbmi	r4, r6, r4, asr #13
   20988:			; <UNDEFINED> instruction: 0xf8de6800
   2098c:			; <UNDEFINED> instruction: 0xf8de300c
   20990:			; <UNDEFINED> instruction: 0xf8de1004
   20994:	stmia	ip!, {r3, sp}
   20998:			; <UNDEFINED> instruction: 0xf8de000f
   2099c:			; <UNDEFINED> instruction: 0xf8cc0010
   209a0:	stmdals	r8, {}	; <UNPREDICTABLE>
   209a4:	b	b5e940 <ftello64@plt+0xb579f4>
   209a8:	blcs	875bc <ftello64@plt+0x80670>
   209ac:			; <UNDEFINED> instruction: 0xf8ddbfc4
   209b0:			; <UNDEFINED> instruction: 0xf04fb00c
   209b4:	vstrle.16	s0, [r9, #-2]	; <UNPREDICTABLE>
   209b8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   209bc:			; <UNDEFINED> instruction: 0x46522314
   209c0:	andcs	r4, r2, r1, asr r6
   209c4:	stmda	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   209c8:	mvnsle	r4, fp, asr #11
   209cc:	ldmdble	r3, {r3, r4, r5, r7, r8, sl, lr}
   209d0:			; <UNDEFINED> instruction: 0xf10d9b07
   209d4:	ldmibne	r8, {r0, r1, r2, r3, r5, r8}^
   209d8:			; <UNDEFINED> instruction: 0xf8114602
   209dc:	strcc	r3, [r1, -r1, lsl #30]
   209e0:	blcc	9e9f0 <ftello64@plt+0x97aa4>
   209e4:	blcs	4e7238 <ftello64@plt+0x4e02ec>
   209e8:	movwcs	fp, #4044	; 0xfcc
   209ec:	ldrmi	r2, [r8, #769]!	; 0x301
   209f0:	movwcs	fp, #3992	; 0xf98
   209f4:	mvnsle	r2, r0, lsl #22
   209f8:			; <UNDEFINED> instruction: 0xf00045b8
   209fc:			; <UNDEFINED> instruction: 0xf10d8088
   20a00:	tstcs	r4, r3, asr #4
   20a04:	blx	fe926cce <ftello64@plt+0xfe91fd82>
   20a08:	ldmdbeq	fp, {r8, r9, lr, pc}
   20a0c:	tsteq	r3, #1024	; 0x400	; <UNPREDICTABLE>
   20a10:	strmi	sl, [r3], #-2114	; 0xfffff7be
   20a14:	ldclcc	8, cr15, [r8], {19}
   20a18:	svccc	0x0001f802
   20a1c:			; <UNDEFINED> instruction: 0xd1f14295
   20a20:	beq	a5ce5c <ftello64@plt+0xa55f10>
   20a24:	bcs	fe45c28c <ftello64@plt+0xfe455340>
   20a28:	movtcs	sl, #2057	; 0x809
   20a2c:			; <UNDEFINED> instruction: 0xf8cd2105
   20a30:			; <UNDEFINED> instruction: 0xf7e6a000
   20a34:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
   20a38:	stmdbls	r9, {r1, r2, r4, r6, r8, ip, lr, pc}
   20a3c:	blls	caa70 <ftello64@plt+0xc3b24>
   20a40:	andls	r2, r4, r1, lsl #4
   20a44:			; <UNDEFINED> instruction: 0xf1034608
   20a48:			; <UNDEFINED> instruction: 0xf7e50b80
   20a4c:			; <UNDEFINED> instruction: 0xf8ddec34
   20a50:	strtmi	r9, [r3], -r8
   20a54:			; <UNDEFINED> instruction: 0x469a4654
   20a58:	cfstr32ls	mvfx9, [r4, #-20]	; 0xffffffec
   20a5c:	movtcs	r9, #1540	; 0x604
   20a60:	tstcs	r5, sl, asr #12
   20a64:	strls	r4, [r0], #-1576	; 0xfffff9d8
   20a68:	svc	0x00f2f7e5
   20a6c:	stmdbls	fp, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
   20a70:	strmi	r9, [r8], -r9, lsl #20
   20a74:	ldmda	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20a78:	vst2.8	{d25-d26}, [pc], fp
   20a7c:			; <UNDEFINED> instruction: 0xf7e57100
   20a80:			; <UNDEFINED> instruction: 0x9e0bea1e
   20a84:	subcs	r4, r0, #36700160	; 0x2300000
   20a88:	andcs	r4, r5, r9, asr #12
   20a8c:			; <UNDEFINED> instruction: 0xf7e59600
   20a90:	bllt	25b3e8 <ftello64@plt+0x25449c>
   20a94:			; <UNDEFINED> instruction: 0xf109980b
   20a98:			; <UNDEFINED> instruction: 0xf7e50940
   20a9c:	strbmi	lr, [fp, #3894]	; 0xf36
   20aa0:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   20aa4:	ldrbmi	r6, [r4], -r4, lsl #10
   20aa8:			; <UNDEFINED> instruction: 0xf7e6e735
   20aac:			; <UNDEFINED> instruction: 0x4601e892
   20ab0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   20ab4:			; <UNDEFINED> instruction: 0xff52f00c
   20ab8:	bcc	1cbfc <ftello64@plt+0x15cb0>
   20abc:	blmi	83334c <ftello64@plt+0x82c400>
   20ac0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20ac4:	blls	107ab34 <ftello64@plt+0x1073be8>
   20ac8:	qsuble	r4, sl, r6
   20acc:	sublt	r4, r3, r0, asr r6
   20ad0:	blhi	dbdcc <ftello64@plt+0xd4e80>
   20ad4:	svchi	0x00f0e8bd
   20ad8:	ldmda	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20adc:	ldmdami	fp, {r0, r9, sl, lr}
   20ae0:			; <UNDEFINED> instruction: 0xf00c4478
   20ae4:			; <UNDEFINED> instruction: 0xe7e7ff3b
   20ae8:	ldmda	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20aec:	bcc	1cc30 <ftello64@plt+0x15ce4>
   20af0:	ldmdami	r7, {r0, r9, sl, lr}
   20af4:			; <UNDEFINED> instruction: 0xf00c4478
   20af8:			; <UNDEFINED> instruction: 0xe7dfff31
   20afc:			; <UNDEFINED> instruction: 0xf7e64682
   20b00:	strmi	lr, [r1], -r8, ror #16
   20b04:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   20b08:			; <UNDEFINED> instruction: 0xff28f00c
   20b0c:	stmdals	r9, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20b10:			; <UNDEFINED> instruction: 0xa010f8dd
   20b14:	cdp	7, 15, cr15, cr8, cr5, {7}
   20b18:			; <UNDEFINED> instruction: 0xf7e5e7d0
   20b1c:	stmdami	lr, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   20b20:	bcc	1cc64 <ftello64@plt+0x15d18>
   20b24:			; <UNDEFINED> instruction: 0xf00c4478
   20b28:	bfi	pc, r9, (invalid: 30:7)	; <UNPREDICTABLE>
   20b2c:			; <UNDEFINED> instruction: 0xf04f480b
   20b30:	ldrbtmi	r3, [r8], #-2815	; 0xfffff501
   20b34:			; <UNDEFINED> instruction: 0xff12f00c
   20b38:	svclt	0x0000e7c0
   20b3c:	strheq	lr, [r3], -r6
   20b40:	andeq	r0, r0, r4, ror #12
   20b44:	strdeq	r7, [r2], -r6
   20b48:	andeq	sp, r3, r8, ror #28
   20b4c:	andeq	r7, r2, r4, ror #23
   20b50:			; <UNDEFINED> instruction: 0x00027bb4
   20b54:	andeq	r7, r2, r6, lsl #23
   20b58:	andeq	r7, r2, r4, asr #22
   20b5c:	andeq	r7, r2, sl, asr #22
   20b60:	svcmi	0x00f0e92d
   20b64:	blmi	ffa0cd90 <ftello64@plt+0xffa05e44>
   20b68:	andne	lr, r3, #3358720	; 0x334000
   20b6c:	stmdavs	r4, {r1, r2, r5, r6, r7, r9, fp, lr}
   20b70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20b74:	movwls	r6, #30747	; 0x781b
   20b78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20b7c:			; <UNDEFINED> instruction: 0xf0002c00
   20b80:	strcs	r8, [r0, #-354]	; 0xfffffe9e
   20b84:	strmi	sl, [r6], -r6, lsl #30
   20b88:	strmi	r4, [r0], sl, lsr #13
   20b8c:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20b90:	bcs	18bc8 <ftello64@plt+0x11c7c>
   20b94:			; <UNDEFINED> instruction: 0xf5b2d91a
   20b98:	eorsle	r3, r8, #128, 30	; 0x200
   20b9c:			; <UNDEFINED> instruction: 0xf8582304
   20ba0:	ldrmi	r4, [sl], #-3844	; 0xfffff0fc
   20ba4:	strcc	r4, [r1, #-1169]	; 0xfffffb6f
   20ba8:	orrlt	r9, ip, r6, lsl #6
   20bac:	ldrtmi	r2, [fp], -r0, lsl #4
   20bb0:	andcs	r4, r1, r1, lsl r6
   20bb4:			; <UNDEFINED> instruction: 0xf8cd9400
   20bb8:			; <UNDEFINED> instruction: 0xf7e5a018
   20bbc:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   20bc0:	bls	1d50a4 <ftello64@plt+0x1ce158>
   20bc4:	stmiale	r4!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, sp}^
   20bc8:	strb	r2, [r8, r2, lsl #6]!
   20bcc:	strb	r2, [r6, r3, lsl #6]!
   20bd0:			; <UNDEFINED> instruction: 0xf0402d08
   20bd4:			; <UNDEFINED> instruction: 0xf1b98138
   20bd8:	ldmdble	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp}
   20bdc:	svceq	0x00fff1b9
   20be0:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   20be4:	svccc	0x0080f5b9
   20be8:	strcs	fp, [r4, #-3896]	; 0xfffff0c8
   20bec:	blls	115430 <ftello64@plt+0x10e4e4>
   20bf0:	strbmi	r9, [sp], #-1286	; 0xfffffafa
   20bf4:			; <UNDEFINED> instruction: 0xf0002b02
   20bf8:	ldfcsp	f0, [pc, #-432]!	; 20a50 <ftello64@plt+0x19b04>
   20bfc:			; <UNDEFINED> instruction: 0x2dffd924
   20c00:	teqhi	r3, r0, asr #4	; <UNPREDICTABLE>
   20c04:	svccc	0x0080f5b5
   20c08:	andcs	fp, r4, #56, 30	; 0xe0
   20c0c:	ldmmi	pc!, {r0, r2, r3, r4, r8, r9, ip, lr, pc}	; <UNPREDICTABLE>
   20c10:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   20c14:	cdp2	0, 10, cr15, cr2, cr12, {0}
   20c18:	blmi	feeb3714 <ftello64@plt+0xfeeac7c8>
   20c1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20c20:	blls	1fac90 <ftello64@plt+0x1f3d44>
   20c24:			; <UNDEFINED> instruction: 0xf040405a
   20c28:	strtmi	r8, [r0], -fp, ror #2
   20c2c:	pop	{r0, r3, ip, sp, pc}
   20c30:			; <UNDEFINED> instruction: 0xf7e58ff0
   20c34:	strcs	lr, [r0], #-4046	; 0xfffff032
   20c38:	ldmmi	r6!, {r0, r9, sl, lr}
   20c3c:			; <UNDEFINED> instruction: 0xf00c4478
   20c40:	strb	pc, [r9, sp, lsl #29]!	; <UNPREDICTABLE>
   20c44:	ldrb	r2, [r2, r2, lsl #10]
   20c48:			; <UNDEFINED> instruction: 0xf1052202
   20c4c:	ldrmi	r0, [r2], #2578	; 0xa12
   20c50:	svceq	0x007ff1ba
   20c54:	adcshi	pc, r1, r0, lsl #4
   20c58:	andeq	pc, sl, sl, lsl #2
   20c5c:	andls	r2, r6, #536870912	; 0x20000000
   20c60:	bl	ff5debfc <ftello64@plt+0xff5d7cb0>
   20c64:	stmdacs	r0, {r7, r9, sl, lr}
   20c68:	teqhi	fp, r0	; <UNPREDICTABLE>
   20c6c:	bleq	dd09c <ftello64@plt+0xd6150>
   20c70:	teqcs	r0, r2, asr #12
   20c74:	blne	dec84 <ftello64@plt+0xd7d38>
   20c78:	andge	pc, r1, r8, lsl #17
   20c7c:	addsgt	pc, r8, #14614528	; 0xdf0000
   20c80:	andsvc	r2, r1, r2, lsl #2
   20c84:	ldrbtmi	r2, [ip], #257	; 0x101
   20c88:	ldclcs	0, cr7, [pc, #-324]!	; 20b4c <ftello64@plt+0x19c00>
   20c8c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   20c90:			; <UNDEFINED> instruction: 0x0003e8bc
   20c94:	and	pc, r2, r2, lsl #17
   20c98:	ands	pc, r1, r2, lsl #17
   20c9c:	cdpeq	0, 3, cr15, cr0, cr15, {2}
   20ca0:	mulgt	r0, ip, r8
   20ca4:	andeq	pc, r7, r2, asr #17
   20ca8:	andeq	pc, sp, pc, asr #32
   20cac:	andne	pc, fp, r2, asr #17
   20cb0:	tsteq	r6, pc, asr #32	; <UNPREDICTABLE>
   20cb4:	andgt	pc, pc, r2, lsl #17
   20cb8:	stceq	0, cr15, [r9], {79}	; 0x4f
   20cbc:	and	pc, r3, r2, lsl #17
   20cc0:	cdpeq	0, 0, cr15, cr5, cr15, {2}
   20cc4:			; <UNDEFINED> instruction: 0xf04f7110
   20cc8:	cmpvc	r1, r4
   20ccc:	svclt	0x00987490
   20cd0:	andseq	pc, r4, r2, lsl #2
   20cd4:	andgt	pc, r6, r2, lsl #17
   20cd8:	ands	pc, r0, r2, lsl #17
   20cdc:	ldrbvc	fp, [r5], #3992	; 0xf98
   20ce0:			; <UNDEFINED> instruction: 0x2dffd907
   20ce4:	rschi	pc, r7, r0, lsl #4
   20ce8:	andseq	pc, r5, r2, lsl #2
   20cec:	ldrvc	r2, [r5, #-385]	; 0xfffffe7f
   20cf0:			; <UNDEFINED> instruction: 0xf1b974d1
   20cf4:			; <UNDEFINED> instruction: 0xf04f0f7f
   20cf8:	svclt	0x00980230
   20cfc:	andvc	r1, r2, r5, lsl #25
   20d00:			; <UNDEFINED> instruction: 0xf880bf98
   20d04:	stmdble	r8, {r0, ip, pc}
   20d08:	svceq	0x00fff1b9
   20d0c:	adchi	pc, pc, r0, lsl #4
   20d10:	addcs	r1, r1, #50432	; 0xc500
   20d14:	andls	pc, r2, r0, lsl #17
   20d18:	ldmdavs	r0!, {r1, r6, ip, sp, lr}
   20d1c:	beq	dce60 <ftello64@plt+0xd5f14>
   20d20:			; <UNDEFINED> instruction: 0xf04f2201
   20d24:			; <UNDEFINED> instruction: 0xf8850900
   20d28:	strcc	sl, [r3, #-0]
   20d2c:	stccs	8, cr15, [r2], {5}
   20d30:	stcls	8, cr15, [r1], {5}
   20d34:	rsble	r2, r5, r0, lsl #16
   20d38:	andls	pc, r8, sp, asr #17
   20d3c:	ands	r9, r8, r5, lsl #8
   20d40:	stmdbeq	r3, {r0, r2, r8, ip, sp, lr, pc}
   20d44:	orrcs	r7, r1, #171	; 0xab
   20d48:	ldmdavs	r5!, {r0, r1, r3, r5, r6, ip, sp, lr}
   20d4c:	andeq	lr, fp, #8, 22	; 0x2000
   20d50:	andeq	lr, r9, #165888	; 0x28800
   20d54:			; <UNDEFINED> instruction: 0x4649463b
   20d58:	strls	r2, [r0, #-1]
   20d5c:			; <UNDEFINED> instruction: 0xf7e59206
   20d60:	stmdacs	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
   20d64:			; <UNDEFINED> instruction: 0xf856d175
   20d68:	stcls	15, cr0, [r6, #-16]
   20d6c:	stmdacs	r0, {r0, r2, r3, r6, sl, lr}
   20d70:	stcls	0, cr13, [r2], {72}	; 0x48
   20d74:	andls	r2, r0, r0, lsl #4
   20d78:			; <UNDEFINED> instruction: 0x463b4611
   20d7c:	strls	r2, [r6], #-1
   20d80:	ldm	sl, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20d84:	cmple	r2, r0, lsl #16
   20d88:			; <UNDEFINED> instruction: 0xf8859b06
   20d8c:	blcs	2008d94 <ftello64@plt+0x2001e48>
   20d90:			; <UNDEFINED> instruction: 0xf105bf9c
   20d94:	rsbvc	r0, fp, r2, lsl #18
   20d98:	blcs	174fc <ftello64@plt+0x105b0>
   20d9c:			; <UNDEFINED> instruction: 0xf5b3d9d0
   20da0:	svclt	0x00373f80
   20da4:			; <UNDEFINED> instruction: 0xf10570eb
   20da8:	beq	6e31b4 <ftello64@plt+0x6dc268>
   20dac:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   20db0:	adcvc	fp, fp, lr, lsr pc
   20db4:	rsbvc	r2, fp, r2, lsl #7
   20db8:			; <UNDEFINED> instruction: 0xf1bae7c7
   20dbc:	stmdble	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
   20dc0:	svccc	0x0080f5ba
   20dc4:	andls	fp, r6, #40, 30	; 0xa0
   20dc8:	svcge	0x0021f4bf
   20dcc:	andeq	pc, ip, sl, lsl #2
   20dd0:	andls	r2, r6, #4, 4	; 0x40000000
   20dd4:	bl	75ed70 <ftello64@plt+0x757e24>
   20dd8:	bleq	15d208 <ftello64@plt+0x1562bc>
   20ddc:	stmdacs	r0, {r7, r9, sl, lr}
   20de0:	eorscs	sp, r0, #127	; 0x7f
   20de4:	andge	pc, r3, r8, lsl #17
   20de8:	andcs	pc, r0, r8, lsl #17
   20dec:	bcs	6db730 <ftello64@plt+0x6d47e4>
   20df0:			; <UNDEFINED> instruction: 0xf8882282
   20df4:			; <UNDEFINED> instruction: 0xf888a002
   20df8:			; <UNDEFINED> instruction: 0xf1082001
   20dfc:	ldr	r0, [sp, -r4, lsl #4]!
   20e00:	ldrbt	r2, [r4], r3, lsl #10
   20e04:	smlatbeq	r8, r5, fp, lr
   20e08:	cmnle	pc, r9, asr r5	; <UNPREDICTABLE>
   20e0c:	ldmdblt	r3, {r0, r1, r8, r9, fp, ip, pc}^
   20e10:	andeq	pc, r7, fp
   20e14:	andeq	pc, r8, r0, asr #3
   20e18:	sbclt	r1, r3, #2752512	; 0x2a0000
   20e1c:	blcc	9ee38 <ftello64@plt+0x97eec>
   20e20:	mvnsle	r4, sl, lsr #5
   20e24:	blls	131e30 <ftello64@plt+0x12aee4>
   20e28:	andsvs	r4, r9, r4, asr #12
   20e2c:	stcls	6, cr14, [r5], {244}	; 0xf4
   20e30:	cdp	7, 12, cr15, cr14, cr5, {7}
   20e34:	ldmdami	r9!, {r0, r9, sl, lr}
   20e38:			; <UNDEFINED> instruction: 0xf00c4478
   20e3c:	strbmi	pc, [r0], -pc, lsl #27	; <UNPREDICTABLE>
   20e40:	stmia	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20e44:	ldmdami	r6!, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
   20e48:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   20e4c:	stc2	0, cr15, [r6, #48]	; 0x30
   20e50:	stcls	6, cr14, [r5], {226}	; 0xe2
   20e54:	cdp	7, 11, cr15, cr12, cr5, {7}
   20e58:	ldmdami	r2!, {r0, r9, sl, lr}
   20e5c:			; <UNDEFINED> instruction: 0xf00c4478
   20e60:			; <UNDEFINED> instruction: 0x4640fd7d
   20e64:	ldm	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20e68:	andcs	lr, r3, #224395264	; 0xd600000
   20e6c:			; <UNDEFINED> instruction: 0xf5b9e6ed
   20e70:	svclt	0x00373f80
   20e74:	andls	pc, r3, r0, lsl #17
   20e78:	b	13e7f94 <ftello64@plt+0x13e1048>
   20e7c:	addcs	r2, r2, #409600	; 0x64000
   20e80:	stcne	15, cr11, [r5, #-248]	; 0xffffff08
   20e84:	andls	pc, r2, r0, lsl #17
   20e88:	strb	r7, [r6, -r2, asr #32]
   20e8c:	andeq	pc, fp, sl, lsl #2
   20e90:	andls	r2, r6, #805306368	; 0x30000000
   20e94:	b	fef5ee30 <ftello64@plt+0xfef57ee4>
   20e98:	tstlt	r0, #128, 12	; 0x8000000
   20e9c:			; <UNDEFINED> instruction: 0xf10a2230
   20ea0:			; <UNDEFINED> instruction: 0xf8880b03
   20ea4:	addcs	r2, r1, #0
   20ea8:	andge	pc, r2, r8, lsl #17
   20eac:	andcs	pc, r1, r8, lsl #17
   20eb0:	andeq	pc, r3, #8, 2
   20eb4:			; <UNDEFINED> instruction: 0xf5b5e6e2
   20eb8:	svclt	0x00373f80
   20ebc:			; <UNDEFINED> instruction: 0xf1027555
   20ec0:	beq	b60f14 <ftello64@plt+0xb59fc8>
   20ec4:	svclt	0x003e2182
   20ec8:	andseq	pc, r6, r2, lsl #2
   20ecc:	ldrbvc	r7, [r1], #1301	; 0x515
   20ed0:			; <UNDEFINED> instruction: 0xf105e70f
   20ed4:			; <UNDEFINED> instruction: 0xf7e50008
   20ed8:			; <UNDEFINED> instruction: 0xb110ea9c
   20edc:	strmi	r4, [r0], fp, lsr #13
   20ee0:	ldmdami	r1, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   20ee4:			; <UNDEFINED> instruction: 0xf00c4478
   20ee8:			; <UNDEFINED> instruction: 0xe695fd39
   20eec:	vqdmulh.s<illegal width 8>	d20, d0, d15
   20ef0:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   20ef4:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   20ef8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20efc:	stmda	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f00:	stmia	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20f04:	andeq	r0, r0, r4, ror #12
   20f08:			; <UNDEFINED> instruction: 0x0003ddb8
   20f0c:	andeq	r7, r2, r2, lsl fp
   20f10:	andeq	sp, r3, ip, lsl #26
   20f14:	andeq	r7, r2, r8, asr #21
   20f18:	andeq	r7, r2, r6, asr fp
   20f1c:	andeq	r7, r2, r0, lsr r9
   20f20:	muleq	r2, r6, r8
   20f24:	andeq	r7, r2, r4, lsr r9
   20f28:	andeq	r7, r2, r0, ror #16
   20f2c:	andeq	r8, r2, lr, asr #32
   20f30:			; <UNDEFINED> instruction: 0x000278bc
   20f34:	andeq	r7, r2, lr, asr #17
   20f38:	svcmi	0x00f0e92d
   20f3c:			; <UNDEFINED> instruction: 0xed2d297f
   20f40:	strmi	r8, [sp], -r2, lsl #22
   20f44:	beq	45c76c <ftello64@plt+0x455820>
   20f48:	stmib	sp, {r0, r2, r7, ip, sp, pc}^
   20f4c:	svclt	0x00983200
   20f50:	stmdble	r3, {r1, r8, r9, sp}
   20f54:	svclt	0x009829ff
   20f58:	ldmdale	r5!, {r0, r1, r8, r9, sp}^
   20f5c:	ldreq	pc, [lr, -r5, lsl #2]
   20f60:	svccs	0x007f441f
   20f64:	andcs	sp, r2, #80, 16	; 0x500000
   20f68:	mrccs	8, 3, r1, cr15, cr14, {5}
   20f6c:	strcs	fp, [r2], #-3992	; 0xfffff068
   20f70:	ldrtmi	sp, [r4], #-2143	; 0xfffff7a1
   20f74:	tstlt	r3, r0, lsl #22
   20f78:	strcc	r3, [sp], #-1150	; 0xfffffb82
   20f7c:	ldmdble	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp}^
   20f80:	vfma.f32	q9, q8, <illegal reg q15.5>
   20f84:			; <UNDEFINED> instruction: 0xf5b481aa
   20f88:	svclt	0x00383f80
   20f8c:	bleq	15d0d0 <ftello64@plt+0x156184>
   20f90:	eorshi	pc, r3, #128	; 0x80
   20f94:			; <UNDEFINED> instruction: 0xf1bb44a3
   20f98:	svclt	0x00980f7f
   20f9c:	beq	dd0e0 <ftello64@plt+0xd6194>
   20fa0:	ldrbmi	sp, [sl], #2161	; 0x871
   20fa4:	svceq	0x007ff1ba
   20fa8:			; <UNDEFINED> instruction: 0xf04fbf98
   20fac:	ldmdale	lr!, {r1, r8, fp}^
   20fb0:			; <UNDEFINED> instruction: 0xf1b944d1
   20fb4:	svclt	0x00980f7f
   20fb8:	ldmdale	r0, {r1, r8, r9, sp}^
   20fbc:			; <UNDEFINED> instruction: 0xf103444b
   20fc0:	ldmdbcs	pc!, {r0, r1, r3, r8}^	; <UNPREDICTABLE>
   20fc4:	addhi	pc, r2, r0, asr #4
   20fc8:	vmul.i8	q9, q8, <illegal reg q15.5>
   20fcc:			; <UNDEFINED> instruction: 0xf5b18189
   20fd0:			; <UNDEFINED> instruction: 0xf0803f80
   20fd4:	movwcc	r8, #61952	; 0xf200
   20fd8:	movwls	r9, #8451	; 0x2103
   20fdc:			; <UNDEFINED> instruction: 0xf7e44618
   20fe0:	stmdbls	r3, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   20fe4:	stmdacs	r0, {r7, r9, sl, lr}
   20fe8:	andshi	pc, ip, #0
   20fec:			; <UNDEFINED> instruction: 0xf8882330
   20ff0:			; <UNDEFINED> instruction: 0xf8881003
   20ff4:	beq	26cffc <ftello64@plt+0x2660b0>
   20ff8:			; <UNDEFINED> instruction: 0xf8882382
   20ffc:			; <UNDEFINED> instruction: 0xf8881002
   21000:			; <UNDEFINED> instruction: 0xf1083001
   21004:	rsbs	r0, r2, r4, lsl #6
   21008:	vrecps.f32	q9, q8, <illegal reg q15.5>
   2100c:			; <UNDEFINED> instruction: 0xf5b78164
   21010:	svclt	0x00383f80
   21014:			; <UNDEFINED> instruction: 0xd3a72204
   21018:	ldreq	pc, [r8], #-2271	; 0xfffff721
   2101c:	ldrbtmi	r4, [r8], #-1596	; 0xfffff9c4
   21020:	ldc2	0, cr15, [ip], {12}
   21024:	ldreq	pc, [r0], #-2271	; 0xfffff721
   21028:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   2102c:	ldc2	0, cr15, [r6], {12}
   21030:	cdpcs	7, 15, cr14, cr15, cr0, {5}
   21034:	strcs	fp, [r3], #-3992	; 0xfffff068
   21038:			; <UNDEFINED> instruction: 0xf5b6d99b
   2103c:	svclt	0x00383f80
   21040:	orrsle	r2, r6, #4, 8	; 0x4000000
   21044:			; <UNDEFINED> instruction: 0xe7ed4634
   21048:	svccc	0x0080f5b1
   2104c:	movwcs	fp, #20280	; 0x4f38
   21050:	ldmmi	sl!, {r2, r7, r8, r9, ip, lr, pc}^
   21054:			; <UNDEFINED> instruction: 0xf00c4478
   21058:	movwcs	pc, #3201	; 0xc81	; <UNPREDICTABLE>
   2105c:			; <UNDEFINED> instruction: 0xf1b9e77e
   21060:	svclt	0x00980fff
   21064:	stmible	r9!, {r0, r1, r8, r9, sp}
   21068:	svccc	0x0080f5b9
   2106c:	movwcs	fp, #20280	; 0x4f38
   21070:	bics	sp, r1, r4, lsr #7
   21074:	bleq	dd1b8 <ftello64@plt+0xd626c>
   21078:			; <UNDEFINED> instruction: 0xf1bb44a3
   2107c:	svclt	0x00980f7f
   21080:	beq	dd1c4 <ftello64@plt+0xd6278>
   21084:			; <UNDEFINED> instruction: 0xf1bbd98d
   21088:	svclt	0x00980fff
   2108c:	beq	11d1d0 <ftello64@plt+0x116284>
   21090:			; <UNDEFINED> instruction: 0xf5bbd987
   21094:	svclt	0x00383f80
   21098:	beq	15d1dc <ftello64@plt+0x156290>
   2109c:			; <UNDEFINED> instruction: 0x81b2f080
   210a0:			; <UNDEFINED> instruction: 0xf1ba44da
   210a4:	svclt	0x00980f7f
   210a8:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   210ac:			; <UNDEFINED> instruction: 0xf1bad980
   210b0:	svclt	0x00980fff
   210b4:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   210b8:	svcge	0x007af67f
   210bc:	svccc	0x0080f5ba
   210c0:			; <UNDEFINED> instruction: 0xf04fbf38
   210c4:			; <UNDEFINED> instruction: 0xf4ff0904
   210c8:	ror	sl, r3, pc
   210cc:	tstls	r3, sp, lsl #6
   210d0:	ldrmi	r9, [r8], -r2, lsl #6
   210d4:	ldcl	7, cr15, [r2, #912]!	; 0x390
   210d8:	strmi	r9, [r0], r3, lsl #18
   210dc:			; <UNDEFINED> instruction: 0xf0002800
   210e0:	strbmi	r8, [r3], -r1, lsr #3
   210e4:			; <UNDEFINED> instruction: 0xf8032030
   210e8:			; <UNDEFINED> instruction: 0xf8880b02
   210ec:			; <UNDEFINED> instruction: 0xf8df1001
   210f0:	tstcs	r6, r0, asr r3
   210f4:	tstcs	r9, r9, lsl r0
   210f8:	ldrshvc	r4, [r9], #-76	; 0xffffffb4
   210fc:	svceq	0x007ff1b9
   21100:	cdpeq	0, 10, cr15, cr0, cr15, {2}
   21104:			; <UNDEFINED> instruction: 0x0003e8bc
   21108:	and	pc, fp, r3, lsl #17
   2110c:			; <UNDEFINED> instruction: 0xf883bf98
   21110:			; <UNDEFINED> instruction: 0xf89c900c
   21114:			; <UNDEFINED> instruction: 0xf8c3c000
   21118:	svclt	0x00981006
   2111c:	tsteq	sp, r3, lsl #2	; <UNPREDICTABLE>
   21120:	andeq	pc, r2, r3, asr #17
   21124:	andgt	pc, sl, r3, lsl #17
   21128:			; <UNDEFINED> instruction: 0xf1b9d909
   2112c:	vrecps.f32	q0, q8, <illegal reg q15.5>
   21130:	orrcs	r8, r1, sp, ror #1
   21134:			; <UNDEFINED> instruction: 0xf1037319
   21138:			; <UNDEFINED> instruction: 0xf883010e
   2113c:			; <UNDEFINED> instruction: 0xf1ba900d
   21140:			; <UNDEFINED> instruction: 0xf04f0f7f
   21144:	svclt	0x00980304
   21148:	andge	pc, r1, r1, lsl #17
   2114c:	svclt	0x0098700b
   21150:	stmdble	r8, {r0, r1, r3, r7, sl, fp, ip}
   21154:	svceq	0x00fff1ba
   21158:	rschi	pc, r9, r0, lsl #4
   2115c:	subvc	r2, fp, r1, lsl #7
   21160:			; <UNDEFINED> instruction: 0xf8811ccb
   21164:			; <UNDEFINED> instruction: 0xf1bba002
   21168:			; <UNDEFINED> instruction: 0xf04f0f7f
   2116c:	svclt	0x00980130
   21170:	andlt	pc, r1, r3, lsl #17
   21174:	svclt	0x00987019
   21178:	stmdble	r8, {r0, r3, r4, r7, sl, fp, ip}
   2117c:	svceq	0x00fff1bb
   21180:	rschi	pc, r4, r0, lsl #4
   21184:	subsvc	r2, r9, r1, lsl #3
   21188:			; <UNDEFINED> instruction: 0xf8831cd9
   2118c:	ldclcs	0, cr11, [pc], #-8	; 2118c <ftello64@plt+0x1a240>
   21190:	teqeq	r0, #79	; 0x4f	; <UNPREDICTABLE>
   21194:	umaalvc	fp, ip, r8, pc	; <UNPREDICTABLE>
   21198:	svclt	0x0098700b
   2119c:	stmdble	r6, {r0, r1, r3, r7, sl, fp, ip}
   211a0:	vfma.f32	q1, q8, <illegal reg q15.5>
   211a4:	orrcs	r8, r1, #226	; 0xe2
   211a8:	stclne	0, cr7, [fp], {75}	; 0x4b
   211ac:	stcmi	0, cr7, [r5], #560	; 0x230
   211b0:	andsvc	r2, r9, r6, lsl #2
   211b4:	ldrbtmi	r2, [ip], #-267	; 0xfffffef5
   211b8:			; <UNDEFINED> instruction: 0xf04f7059
   211bc:			; <UNDEFINED> instruction: 0xf8830ca0
   211c0:	stcgt	0, cr12, [r3], {13}
   211c4:	svclt	0x00982e7f
   211c8:			; <UNDEFINED> instruction: 0xf8b4739e
   211cc:	stmiavc	r4!, {lr, pc}
   211d0:	andne	pc, r6, r3, asr #17
   211d4:			; <UNDEFINED> instruction: 0xf103bf98
   211d8:			; <UNDEFINED> instruction: 0xf8c3010f
   211dc:			; <UNDEFINED> instruction: 0xf8a30002
   211e0:	tstvc	ip, #10
   211e4:	vmovcs.f16	s27, #247	; 0xbfb80000 -1.4375000	; <UNPREDICTABLE>
   211e8:	sbchi	pc, fp, r0, lsl #4
   211ec:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   211f0:	bicsvc	r2, lr, #268435464	; 0x10000008
   211f4:	svccs	0x007f739a
   211f8:	teqeq	r0, #79	; 0x4f	; <UNPREDICTABLE>
   211fc:	stcne	15, cr11, [ip], {152}	; 0x98
   21200:	svclt	0x0098700b
   21204:	stmdble	r6, {r0, r1, r2, r3, r6, ip, sp, lr}
   21208:	vrecps.f32	q1, q8, <illegal reg q15.5>
   2120c:	stclne	0, cr8, [ip], {200}	; 0xc8
   21210:	addvc	r2, pc, r1, lsl #7
   21214:	svcmi	0x008c704b
   21218:	strvc	r2, [r3, r4, lsl #6]!
   2121c:	ldrbtmi	r2, [pc], #-3455	; 21224 <ftello64@plt+0x1a2d8>
   21220:	ldrdgt	pc, [r4], -sp
   21224:			; <UNDEFINED> instruction: 0x77e5bf98
   21228:	eorvs	ip, r0, pc, lsl #30
   2122c:	adcvs	r6, r2, r1, rrx
   21230:	rscvs	ip, r3, r7, lsl #30
   21234:	ldmdahi	fp!, {r5, r8, sp, lr}
   21238:			; <UNDEFINED> instruction: 0x0003e8bc
   2123c:			; <UNDEFINED> instruction: 0x83a361a2
   21240:	andseq	pc, r2, r4, asr #17
   21244:			; <UNDEFINED> instruction: 0xf104bf98
   21248:			; <UNDEFINED> instruction: 0xf8c40020
   2124c:	stmdble	r8, {r1, r2, r4, ip}
   21250:	vmla.f32	q1, q8, <illegal reg q15.5>
   21254:			; <UNDEFINED> instruction: 0xf10480b0
   21258:	orrcs	r0, r1, #33	; 0x21
   2125c:	eorpl	pc, r0, r4, lsl #17
   21260:	cdp	7, 1, cr7, cr8, cr3, {7}
   21264:			; <UNDEFINED> instruction: 0x462a1a10
   21268:			; <UNDEFINED> instruction: 0xf7e41944
   2126c:	blls	5ccb4 <ftello64@plt+0x55d68>
   21270:	ldmdbmi	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   21274:	strtmi	r2, [r0], -sl, ror #4
   21278:	tstcc	r4, r9, ror r4
   2127c:	cdp	7, 8, cr15, cr6, cr4, {7}
   21280:	vmovne.s8	r9, d9[0]
   21284:			; <UNDEFINED> instruction: 0x46231dde
   21288:	svccs	0x0001f811
   2128c:	adcsmi	r3, r1, #134217728	; 0x8000000
   21290:	subcs	pc, r8, r3, lsl #17
   21294:	stflsd	f5, [r0, #-992]	; 0xfffffc20
   21298:	cfstrsgt	mvf3, [pc, #-504]	; 210a8 <ftello64@plt+0x1a15c>
   2129c:	ldceq	8, cr15, [r4], {68}	; 0x44
   212a0:			; <UNDEFINED> instruction: 0xf8446828
   212a4:			; <UNDEFINED> instruction: 0xf8441c10
   212a8:			; <UNDEFINED> instruction: 0xf8442c0c
   212ac:			; <UNDEFINED> instruction: 0xf8440c04
   212b0:	stmdbls	r2, {r3, sl, fp, ip, sp}
   212b4:	streq	lr, [r8], #-2980	; 0xfffff45c
   212b8:	andle	r4, r4, ip, lsl #5
   212bc:	strtmi	r4, [r2], -r4, ror #16
   212c0:			; <UNDEFINED> instruction: 0xf00c4478
   212c4:	blls	4a0258 <ftello64@plt+0x49930c>
   212c8:			; <UNDEFINED> instruction: 0x4640601c
   212cc:	ldc	0, cr11, [sp], #20
   212d0:	pop	{r1, r8, r9, fp, pc}
   212d4:	andcs	r8, r3, #240, 30	; 0x3c0
   212d8:			; <UNDEFINED> instruction: 0xf04fe646
   212dc:	ldrb	r0, [r9], -r3, lsl #22
   212e0:	tstls	r3, lr, lsl #6
   212e4:	ldrmi	r9, [r8], -r2, lsl #6
   212e8:	stcl	7, cr15, [r8], #912	; 0x390
   212ec:	strmi	r9, [r0], r3, lsl #18
   212f0:			; <UNDEFINED> instruction: 0xf0002800
   212f4:	teqcs	r0, #151	; 0x97
   212f8:	andne	pc, r2, r8, lsl #17
   212fc:	andcc	pc, r0, r8, lsl #17
   21300:			; <UNDEFINED> instruction: 0xf8882381
   21304:			; <UNDEFINED> instruction: 0xf1083001
   21308:	ldrbt	r0, [r0], r3, lsl #6
   2130c:	svccc	0x0080f5b9
   21310:			; <UNDEFINED> instruction: 0xf883bf37
   21314:			; <UNDEFINED> instruction: 0xf103900e
   21318:	b	13e1750 <ftello64@plt+0x13da804>
   2131c:	addcs	r2, r2, r9, lsl r9
   21320:			; <UNDEFINED> instruction: 0xf103bf3e
   21324:			; <UNDEFINED> instruction: 0xf883010f
   21328:	tstvc	r8, #13
   2132c:			; <UNDEFINED> instruction: 0xf5bae707
   21330:	svclt	0x00373f80
   21334:	andge	pc, r3, r1, lsl #17
   21338:	b	13e846c <ftello64@plt+0x13e1520>
   2133c:	addcs	r2, r2, sl, lsl sl
   21340:	stcne	15, cr11, [fp, #-248]	; 0xffffff08
   21344:	andge	pc, r2, r1, lsl #17
   21348:	str	r7, [ip, -r8, asr #32]
   2134c:	svccc	0x0080f5bb
   21350:			; <UNDEFINED> instruction: 0xf883bf37
   21354:	mrrcne	0, 0, fp, r9, cr3
   21358:	blcs	71bc9c <ftello64@plt+0x714d50>
   2135c:	svclt	0x003e2082
   21360:			; <UNDEFINED> instruction: 0xf8831d19
   21364:	subsvc	fp, r8, r2
   21368:			; <UNDEFINED> instruction: 0xf5b4e711
   2136c:	svclt	0x00373f80
   21370:	mcrrne	0, 12, r7, fp, cr12
   21374:	addcs	r0, r2, r4, lsr #20
   21378:	stcne	15, cr11, [fp, #-248]	; 0xffffff08
   2137c:	subvc	r7, r8, ip, lsl #1
   21380:			; <UNDEFINED> instruction: 0xf5b6e715
   21384:	svclt	0x003b3f80
   21388:	beq	cbe408 <ftello64@plt+0xcb74bc>
   2138c:	tsteq	lr, r3, lsl #2	; <UNPREDICTABLE>
   21390:	svclt	0x003e73da
   21394:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   21398:	orrsvc	r2, sl, #536870920	; 0x20000008
   2139c:			; <UNDEFINED> instruction: 0xf5b7e72b
   213a0:	svclt	0x00373f80
   213a4:	mcrrne	0, 12, r7, ip, cr15
   213a8:	orrcs	r0, r2, #258048	; 0x3f000
   213ac:	stcne	15, cr11, [ip, #-248]	; 0xffffff08
   213b0:	subvc	r7, fp, pc, lsl #1
   213b4:			; <UNDEFINED> instruction: 0xf5b5e72f
   213b8:	svclt	0x00373f80
   213bc:	eorpl	pc, r1, r4, lsl #17
   213c0:	andseq	pc, pc, r4, lsl #2
   213c4:	eoreq	pc, r2, r4, lsl #2
   213c8:	svclt	0x003e2382
   213cc:	beq	aff360 <ftello64@plt+0xaf8414>
   213d0:	eorcc	pc, r0, r4, lsl #17
   213d4:	ldmdami	pc, {r0, r2, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   213d8:	ldrbtmi	r9, [r8], #-258	; 0xfffffefe
   213dc:	blx	fefdd414 <ftello64@plt+0xfefd64c8>
   213e0:	strmi	r9, [r8], -r2, lsl #18
   213e4:	stcl	7, cr15, [sl], #-912	; 0xfffffc70
   213e8:	strmi	r9, [r0], r2, lsl #18
   213ec:			; <UNDEFINED> instruction: 0x4603b1d0
   213f0:	teqcs	r0, r2, lsl #2
   213f4:	blne	9f408 <ftello64@plt+0x984bc>
   213f8:	ldmdami	r7, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   213fc:	ldrbtmi	r4, [r8], #-1699	; 0xfffff95d
   21400:	blx	feb5d438 <ftello64@plt+0xfeb564ec>
   21404:			; <UNDEFINED> instruction: 0x46da4815
   21408:			; <UNDEFINED> instruction: 0xf00c4478
   2140c:	ldmdami	r4, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   21410:	ldrbtmi	r4, [r8], #-1745	; 0xfffff92f
   21414:	blx	fe8dd44c <ftello64@plt+0xfe8d6500>
   21418:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2141c:	blx	fe7dd454 <ftello64@plt+0xfe7d6508>
   21420:	strb	r4, [ip, #1611]	; 0x64b
   21424:			; <UNDEFINED> instruction: 0xf04f4810
   21428:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
   2142c:	blx	fe5dd464 <ftello64@plt+0xfe5d6518>
   21430:	svclt	0x0000e74b
   21434:	andeq	r7, r2, r6, lsl #14
   21438:	strdeq	r7, [r2], -sl
   2143c:	ldrdeq	r7, [r2], -r0
   21440:	andeq	r7, r2, r8, lsr #14
   21444:	andeq	r7, r2, r6, ror r6
   21448:	andeq	r7, r2, sl, lsl r6
   2144c:	andeq	r7, r2, ip, asr #25
   21450:	andeq	r7, r2, r4, asr #10
   21454:	andeq	r7, r2, sl, asr #6
   21458:	andeq	r7, r2, r6, lsr #6
   2145c:	andeq	r7, r2, ip, lsl r3
   21460:	andeq	r7, r2, r2, lsl r3
   21464:	andeq	r7, r2, sl, lsl #6
   21468:			; <UNDEFINED> instruction: 0x000273be
   2146c:	svcmi	0x00f0e92d
   21470:			; <UNDEFINED> instruction: 0xf8dfb091
   21474:	strmi	lr, [r6], -r8, ror #3
   21478:	ldrdgt	pc, [r4, #143]!	; 0x8f
   2147c:	ldrbtmi	r4, [lr], #1551	; 0x60f
   21480:	ldrsbtge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21484:			; <UNDEFINED> instruction: 0x461d4614
   21488:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2148c:	andcs	sl, r3, #8, 16	; 0x80000
   21490:	movwcs	r4, #1617	; 0x651
   21494:	ldrdlt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21498:	ldrsbthi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2149c:	ldrdgt	pc, [r0], -ip
   214a0:	eorsgt	pc, ip, sp, asr #17
   214a4:	stceq	0, cr15, [r0], {79}	; 0x4f
   214a8:	svc	0x00fcf7e4
   214ac:	cmnle	sl, r0, lsl #16
   214b0:	svceq	0x0007f1ba
   214b4:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   214b8:	vqadd.s8	<illegal reg q14.5>, q0, <illegal reg q8.5>
   214bc:			; <UNDEFINED> instruction: 0xf10d1333
   214c0:	ldrmi	r0, [sl, #2852]	; 0xb24
   214c4:			; <UNDEFINED> instruction: 0xf04fbf0c
   214c8:			; <UNDEFINED> instruction: 0xf04f0a05
   214cc:			; <UNDEFINED> instruction: 0x462a0a18
   214d0:			; <UNDEFINED> instruction: 0x46219b1a
   214d4:			; <UNDEFINED> instruction: 0xf8cd2001
   214d8:			; <UNDEFINED> instruction: 0xf8cd8000
   214dc:			; <UNDEFINED> instruction: 0xf8cdb008
   214e0:			; <UNDEFINED> instruction: 0xf7ffa004
   214e4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   214e8:	addhi	pc, ip, r0, asr #32
   214ec:			; <UNDEFINED> instruction: 0x46594652
   214f0:			; <UNDEFINED> instruction: 0xf7e44648
   214f4:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
   214f8:	addhi	pc, r9, r0, asr #32
   214fc:	blls	6b2d88 <ftello64@plt+0x6abe3c>
   21500:	strtmi	r2, [sl], -r8, lsl #8
   21504:			; <UNDEFINED> instruction: 0xf8cd2002
   21508:			; <UNDEFINED> instruction: 0xf8cdb008
   2150c:	strls	r8, [r1], #-0
   21510:			; <UNDEFINED> instruction: 0xf9a8f7ff
   21514:	cmnle	r5, r0, lsl #16
   21518:	ldrbmi	r4, [r9], -r2, lsr #12
   2151c:			; <UNDEFINED> instruction: 0xf7e54648
   21520:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
   21524:	blls	815b18 <ftello64@plt+0x80ebcc>
   21528:			; <UNDEFINED> instruction: 0xb1b39808
   2152c:	ldrtmi	r2, [sl], -r0, lsl #6
   21530:	movwls	r4, #1585	; 0x631
   21534:	stcl	7, cr15, [ip, #-912]!	; 0xfffffc70
   21538:	ldmiblt	ip!, {r2, r9, sl, lr}
   2153c:			; <UNDEFINED> instruction: 0xf7e59808
   21540:	bmi	125c580 <ftello64@plt+0x1255634>
   21544:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   21548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2154c:	subsmi	r9, sl, pc, lsl #22
   21550:	addhi	pc, r1, r0, asr #32
   21554:	pop	{r0, r4, ip, sp, pc}
   21558:	blls	805520 <ftello64@plt+0x7fe5d4>
   2155c:			; <UNDEFINED> instruction: 0x4631463a
   21560:			; <UNDEFINED> instruction: 0xf7e59300
   21564:	strmi	lr, [r4], -r6, lsr #21
   21568:	rscle	r2, r7, r0, lsl #24
   2156c:			; <UNDEFINED> instruction: 0x46304639
   21570:			; <UNDEFINED> instruction: 0xf8f6f00d
   21574:			; <UNDEFINED> instruction: 0xf7e54620
   21578:	strmi	lr, [r1], -ip, lsr #22
   2157c:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   21580:			; <UNDEFINED> instruction: 0xf9ecf00c
   21584:			; <UNDEFINED> instruction: 0xf7e5e7da
   21588:	strmi	lr, [r1], -r4, lsr #22
   2158c:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   21590:			; <UNDEFINED> instruction: 0xf9e4f00c
   21594:			; <UNDEFINED> instruction: 0x46304639
   21598:			; <UNDEFINED> instruction: 0xf8e2f00d
   2159c:			; <UNDEFINED> instruction: 0x4650e7d1
   215a0:	b	175f53c <ftello64@plt+0x17585f0>
   215a4:	cmnlt	r8, #7
   215a8:	svc	0x0032f7e4
   215ac:	movtlt	r4, #34434	; 0x8682
   215b0:			; <UNDEFINED> instruction: 0xf7e54640
   215b4:	blls	21b70c <ftello64@plt+0x2147c0>
   215b8:			; <UNDEFINED> instruction: 0xf8cd2222
   215bc:	strls	sl, [r1, #-16]
   215c0:	blls	6c61d4 <ftello64@plt+0x6bf288>
   215c4:	movwls	r9, #9216	; 0x2400
   215c8:	strmi	r2, [r1], -r2, lsl #6
   215cc:			; <UNDEFINED> instruction: 0xf7e44640
   215d0:	bllt	fea5d4e8 <ftello64@plt+0xfea5659c>
   215d4:	ldrbmi	r9, [r1], -r7, lsl #20
   215d8:			; <UNDEFINED> instruction: 0xf7e44648
   215dc:			; <UNDEFINED> instruction: 0x4604ec94
   215e0:			; <UNDEFINED> instruction: 0xf7e44650
   215e4:	bllt	55ca64 <ftello64@plt+0x555b18>
   215e8:			; <UNDEFINED> instruction: 0x46599a1c
   215ec:			; <UNDEFINED> instruction: 0xf7e54648
   215f0:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   215f4:			; <UNDEFINED> instruction: 0xf7e5d097
   215f8:	strmi	lr, [r1], -ip, ror #21
   215fc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   21600:			; <UNDEFINED> instruction: 0xf9acf00c
   21604:			; <UNDEFINED> instruction: 0x46304639
   21608:			; <UNDEFINED> instruction: 0xf8aaf00d
   2160c:			; <UNDEFINED> instruction: 0xf7e5e796
   21610:	strmi	lr, [r1], -r0, ror #21
   21614:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   21618:			; <UNDEFINED> instruction: 0xf9a0f00c
   2161c:			; <UNDEFINED> instruction: 0xf7e5e7f2
   21620:			; <UNDEFINED> instruction: 0x4601ead8
   21624:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   21628:			; <UNDEFINED> instruction: 0xf998f00c
   2162c:	strtmi	lr, [r0], -sl, ror #15
   21630:	b	ff3df5cc <ftello64@plt+0xff3d8680>
   21634:	ldmdami	r1, {r0, r9, sl, lr}
   21638:			; <UNDEFINED> instruction: 0xf00c4478
   2163c:	strb	pc, [r1, pc, lsl #19]!	; <UNPREDICTABLE>
   21640:	b	ff1df5dc <ftello64@plt+0xff1d8690>
   21644:	stmdami	lr, {r0, r9, sl, lr}
   21648:			; <UNDEFINED> instruction: 0xf00c4478
   2164c:	ldrbmi	pc, [r0], -r7, lsl #19	; <UNPREDICTABLE>
   21650:	stcl	7, cr15, [r6], #912	; 0x390
   21654:			; <UNDEFINED> instruction: 0xf7e4e7d6
   21658:	svclt	0x0000ed3c
   2165c:	andeq	sp, r3, sl, lsr #9
   21660:	andeq	r0, r0, r4, ror #12
   21664:	andeq	sp, r3, r2, ror #7
   21668:	andeq	r7, r2, r6, asr r3
   2166c:	andeq	r7, r2, sl, asr #5
   21670:			; <UNDEFINED> instruction: 0x000272b6
   21674:	andeq	r7, r2, lr, ror r2
   21678:	andeq	r7, r2, lr, lsl #5
   2167c:	andeq	r7, r2, ip, asr r2
   21680:	andeq	r7, r2, r0, lsr r2
   21684:	svcmi	0x00f0e92d
   21688:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   2168c:	ldrmi	r8, [fp], r4, lsl #22
   21690:	strcs	r4, [r0, #-2646]	; 0xfffff5aa
   21694:	pkhtbmi	r4, r8, r6, asr #22
   21698:	mcr	4, 0, r4, cr8, cr10, {3}
   2169c:	umullslt	r0, r1, r0, sl
   216a0:	mcr	4, 0, r4, cr9, cr11, {3}
   216a4:	bmi	14ebeec <ftello64@plt+0x14e4fa0>
   216a8:	cdp	12, 0, cr9, cr9, cr0, {1}
   216ac:	stmdals	r4!, {r4, r7, r9, fp, ip, sp}
   216b0:	blmi	14728a0 <ftello64@plt+0x146b954>
   216b4:	bvc	45cedc <ftello64@plt+0x455f90>
   216b8:	ldrdls	pc, [r0, #-143]	; 0xffffff71
   216bc:	strls	r4, [r7], #-1582	; 0xfffff9d2
   216c0:	ldrbtmi	r9, [r9], #8
   216c4:			; <UNDEFINED> instruction: 0xf1099509
   216c8:	mcrrmi	9, 0, r0, sp, cr4	; <UNPREDICTABLE>
   216cc:			; <UNDEFINED> instruction: 0xf8dd58d3
   216d0:	ldrbtmi	sl, [ip], #-136	; 0xffffff78
   216d4:	movwls	r6, #63515	; 0xf81b
   216d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   216dc:	subsle	r2, r3, r0, lsl #26
   216e0:	subsle	r2, sp, r0, lsl #28
   216e4:	bne	45cf50 <ftello64@plt+0x456004>
   216e8:			; <UNDEFINED> instruction: 0xf0094620
   216ec:	mcrrne	13, 6, pc, r3, cr13	; <UNPREDICTABLE>
   216f0:	suble	r4, r3, r5, lsl #12
   216f4:			; <UNDEFINED> instruction: 0xf8cd4650
   216f8:			; <UNDEFINED> instruction: 0xf7e4a02c
   216fc:	svcls	0x0009efb0
   21700:	blge	34bf40 <ftello64@plt+0x344ff4>
   21704:	stmdbge	fp, {r9, ip, pc}
   21708:	strls	sl, [ip], -sp, lsl #20
   2170c:	strtmi	r4, [r8], -r4, lsl #13
   21710:	eorsgt	pc, r4, sp, asr #17
   21714:	ldfccp	f7, [pc], #28	; 21738 <ftello64@plt+0x1a7ec>
   21718:	eorsgt	pc, r8, sp, asr #17
   2171c:	ldc2l	0, cr15, [r6, #-36]	; 0xffffffdc
   21720:	subsle	r3, ip, r1
   21724:			; <UNDEFINED> instruction: 0xf04f9b0c
   21728:	strtmi	r0, [r8], -r0, lsl #4
   2172c:			; <UNDEFINED> instruction: 0xf009701a
   21730:	cdp	13, 1, cr15, cr9, cr15, {2}
   21734:			; <UNDEFINED> instruction: 0x46210a90
   21738:			; <UNDEFINED> instruction: 0xf8def00c
   2173c:	bne	fe45cfa4 <ftello64@plt+0xfe456058>
   21740:	bcs	45cfa8 <ftello64@plt+0x45605c>
   21744:			; <UNDEFINED> instruction: 0xf7e44640
   21748:	ldrtmi	lr, [r1], -r2, lsr #24
   2174c:	movwcs	r9, #3079	; 0xc07
   21750:	stmdals	r1!, {r0, r1, r5, r9, fp, ip, pc}
   21754:	cfldrsls	mvf9, [pc], {1}
   21758:	andls	r9, r4, #335544320	; 0x14000000
   2175c:	blls	7b30cc <ftello64@plt+0x7ac180>
   21760:	andls	r9, r2, r3, lsl #2
   21764:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx0
   21768:	strls	r1, [r0], #-2576	; 0xfffff5f0
   2176c:	mrc2	7, 3, pc, cr14, cr15, {7}
   21770:	bne	45cfd8 <ftello64@plt+0x45608c>
   21774:	strbmi	r9, [r0], -r8, lsl #22
   21778:	bllt	335e0 <ftello64@plt+0x2c694>
   2177c:	blmi	15f8e8 <ftello64@plt+0x15899c>
   21780:	stmdavc	r5!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
   21784:			; <UNDEFINED> instruction: 0xd1ab2d00
   21788:	bne	fe45cff0 <ftello64@plt+0xfe4560a4>
   2178c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx0
   21790:			; <UNDEFINED> instruction: 0xf7e42a10
   21794:	vmovcs.16	d16[1], lr
   21798:	shadd16mi	fp, r1, r4
   2179c:			; <UNDEFINED> instruction: 0xe7d54651
   217a0:			; <UNDEFINED> instruction: 0xf7e44650
   217a4:	mcrrne	15, 5, lr, r3, cr12
   217a8:	ldrmi	r9, [r8], -r9, lsl #6
   217ac:	cdp	7, 3, cr15, cr0, cr4, {7}
   217b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   217b4:	ldmdami	r3, {r1, r2, r4, r7, r8, ip, lr, pc}
   217b8:			; <UNDEFINED> instruction: 0xf00c4478
   217bc:			; <UNDEFINED> instruction: 0x4630f89d
   217c0:	stc	7, cr15, [lr], #-912	; 0xfffffc70
   217c4:	blmi	33400c <ftello64@plt+0x32d0c0>
   217c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   217cc:	blls	3fb83c <ftello64@plt+0x3f48f0>
   217d0:	qaddle	r4, sl, r8
   217d4:	ldc	0, cr11, [sp], #68	; 0x44
   217d8:	pop	{r2, r8, r9, fp, pc}
   217dc:	qsub8mi	r8, r8, r0
   217e0:	ldc2l	0, cr15, [r6], #36	; 0x24
   217e4:			; <UNDEFINED> instruction: 0xf7e4e7ca
   217e8:	svclt	0x0000ec74
   217ec:	andeq	r7, r2, ip, lsl #5
   217f0:	andeq	r7, r2, ip, lsl #5
   217f4:	andeq	sp, r3, r8, ror r2
   217f8:	andeq	r0, r0, r4, ror #12
   217fc:	andeq	ip, r3, r6, lsl #31
   21800:	andeq	r7, r2, r2, ror #31
   21804:	andeq	r7, r2, r8, lsr r1
   21808:	andeq	sp, r3, r0, ror #2
   2180c:	svcmi	0x00f0e92d
   21810:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   21814:	ldrmi	r8, [r4], -r6, lsl #22
   21818:	blne	fe55fb9c <ftello64@plt+0xfe558c50>
   2181c:			; <UNDEFINED> instruction: 0xf8df4682
   21820:	strcs	r2, [r0, #-2964]	; 0xfffff46c
   21824:	adcslt	r4, fp, r9, ror r4
   21828:	ldmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2182c:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   21830:			; <UNDEFINED> instruction: 0xf10d9f4b
   21834:			; <UNDEFINED> instruction: 0x46580b74
   21838:	stmpl	sl, {r1, r3, r8, r9, sl, ip, pc}
   2183c:	ldmdavs	r2, {r0, r6, r9, sl, lr}
   21840:			; <UNDEFINED> instruction: 0xf04f9239
   21844:	strbmi	r0, [sl], -r0, lsl #4
   21848:	stmib	sp, {r0, r2, r3, r4, r5, sp, lr}^
   2184c:	stmib	sp, {r0, r2, r3, r4, r9, sl, sp, pc}^
   21850:	cdpls	3, 4, cr4, cr10, cr8, {0}
   21854:			; <UNDEFINED> instruction: 0xf7fe951f
   21858:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2185c:	rschi	pc, r6, r0, asr #32
   21860:	strmi	r9, [r7], -r6, lsr #22
   21864:			; <UNDEFINED> instruction: 0xf0402b10
   21868:			; <UNDEFINED> instruction: 0x465880b7
   2186c:	mrc2	7, 4, pc, cr12, cr14, {7}
   21870:			; <UNDEFINED> instruction: 0xf0402800
   21874:	blls	9c1c28 <ftello64@plt+0x9bacdc>
   21878:	blcs	c88f4 <ftello64@plt+0xc19a8>
   2187c:	sbcshi	pc, ip, r0, asr #32
   21880:	blcs	88524 <ftello64@plt+0x815d8>
   21884:	sbchi	pc, r7, r0, asr #32
   21888:	blcs	ff91c <ftello64@plt+0xf89d0>
   2188c:	sbcshi	pc, r9, r0, asr #32
   21890:			; <UNDEFINED> instruction: 0x46589b1e
   21894:	ldrls	r3, [sp], #-1025	; 0xfffffbff
   21898:	tstls	lr, #1024	; 0x400
   2189c:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   218a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   218a4:	adcshi	pc, ip, r0, asr #32
   218a8:	blcs	448548 <ftello64@plt+0x4415fc>
   218ac:	adcshi	pc, r8, r0, asr #32
   218b0:			; <UNDEFINED> instruction: 0xf7fe4658
   218b4:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   218b8:	sbcshi	pc, r2, r0, asr #32
   218bc:			; <UNDEFINED> instruction: 0x9c1d9b26
   218c0:			; <UNDEFINED> instruction: 0xf0402b06
   218c4:	bls	a01bec <ftello64@plt+0x9faca0>
   218c8:			; <UNDEFINED> instruction: 0xf0402a09
   218cc:			; <UNDEFINED> instruction: 0xf8df80ce
   218d0:	strtmi	r1, [r0], -r8, ror #21
   218d4:	orrcc	r4, r0, r9, ror r4
   218d8:	bl	febdf870 <ftello64@plt+0xfebd8924>
   218dc:			; <UNDEFINED> instruction: 0xf0402800
   218e0:	blls	7c1c24 <ftello64@plt+0x7bacd8>
   218e4:	strbmi	r4, [r1], -sl, asr #12
   218e8:	blcc	273250 <ftello64@plt+0x26c304>
   218ec:	tstls	lr, #150994944	; 0x9000000
   218f0:			; <UNDEFINED> instruction: 0xf7fe941d
   218f4:	blls	961260 <ftello64@plt+0x95a314>
   218f8:			; <UNDEFINED> instruction: 0xf0402b02
   218fc:	blls	9c1bf0 <ftello64@plt+0x9baca4>
   21900:			; <UNDEFINED> instruction: 0xf0404303
   21904:			; <UNDEFINED> instruction: 0x465880b7
   21908:	mcr2	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   2190c:	movwmi	r9, #10788	; 0x2a24
   21910:	orrhi	pc, lr, r0, asr #32
   21914:	blcs	1485b4 <ftello64@plt+0x141668>
   21918:	orrhi	pc, sl, r0, asr #32
   2191c:	tstlt	pc, r5, lsr #30
   21920:	svccs	0x00009f29
   21924:			; <UNDEFINED> instruction: 0x81baf040
   21928:	strbmi	r4, [r1], -sl, asr #12
   2192c:			; <UNDEFINED> instruction: 0xf7fe4658
   21930:	blls	961224 <ftello64@plt+0x95a2d8>
   21934:			; <UNDEFINED> instruction: 0xf0404303
   21938:	blls	9c2038 <ftello64@plt+0x9bb0ec>
   2193c:			; <UNDEFINED> instruction: 0xf0402b10
   21940:	blls	a8201c <ftello64@plt+0xa7b0d0>
   21944:	tstls	r9, #159744	; 0x27000
   21948:	andsls	r4, r5, #1275068416	; 0x4c000000
   2194c:	rschi	pc, ip, r0
   21950:	bcc	1a5fcd4 <ftello64@plt+0x1a58d88>
   21954:	blt	45d17c <ftello64@plt+0x456230>
   21958:	bhi	fe45d180 <ftello64@plt+0xfe456234>
   2195c:	bvc	31c098 <ftello64@plt+0x31514c>
   21960:	tstls	sl, #2063597568	; 0x7b000000
   21964:			; <UNDEFINED> instruction: 0x461a961b
   21968:	bcc	155fcec <ftello64@plt+0x1558da0>
   2196c:	ldrbtmi	r3, [fp], #-724	; 0xfffffd2c
   21970:	orrvc	pc, r2, #12582912	; 0xc00000
   21974:	bcs	45d1a4 <ftello64@plt+0x456258>
   21978:	bcc	fe45d1a8 <ftello64@plt+0xfe45625c>
   2197c:	bne	fe45d1e4 <ftello64@plt+0xfe456298>
   21980:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
   21984:			; <UNDEFINED> instruction: 0xf7fe0a10
   21988:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   2198c:			; <UNDEFINED> instruction: 0x81bff040
   21990:	blls	9481fc <ftello64@plt+0x9412b0>
   21994:	rsbsle	r2, r8, r0, lsl #20
   21998:			; <UNDEFINED> instruction: 0xf0002b00
   2199c:			; <UNDEFINED> instruction: 0xf8df814f
   219a0:	ldmib	sp, {r2, r5, r9, fp, lr}^
   219a4:	bls	7801d8 <ftello64@plt+0x77928c>
   219a8:	cfldrsls	mvf4, [pc, #-496]	; 217c0 <ftello64@plt+0x1a874>
   219ac:	beq	65fd30 <ftello64@plt+0x658de4>
   219b0:	andeq	lr, sl, #165888	; 0x28800
   219b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   219b8:			; <UNDEFINED> instruction: 0xffd0f00b
   219bc:	stmdavs	r8!, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}
   219c0:			; <UNDEFINED> instruction: 0xb128462c
   219c4:	svc	0x00a0f7e4
   219c8:	svceq	0x0004f854
   219cc:	mvnsle	r2, r0, lsl #16
   219d0:			; <UNDEFINED> instruction: 0xf7e44628
   219d4:	and	lr, sl, r6, lsr #22
   219d8:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   219dc:	ldrbtmi	r9, [r9], #-3101	; 0xfffff3e3
   219e0:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   219e4:	andeq	lr, sl, #164, 22	; 0x29000
   219e8:			; <UNDEFINED> instruction: 0xf00b4478
   219ec:			; <UNDEFINED> instruction: 0x4638ffb7
   219f0:	bl	5df988 <ftello64@plt+0x5d8a3c>
   219f4:			; <UNDEFINED> instruction: 0xf8df2000
   219f8:			; <UNDEFINED> instruction: 0xf8df29dc
   219fc:	ldrbtmi	r3, [sl], #-2488	; 0xfffff648
   21a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21a04:	subsmi	r9, sl, r9, lsr fp
   21a08:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   21a0c:	ldc	0, cr11, [sp], #236	; 0xec
   21a10:	pop	{r1, r2, r8, r9, fp, pc}
   21a14:			; <UNDEFINED> instruction: 0xf8df8ff0
   21a18:	strmi	r1, [r7], -r0, asr #19
   21a1c:			; <UNDEFINED> instruction: 0xe7df4479
   21a20:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a24:	ldcls	7, cr2, [sp], {-0}
   21a28:			; <UNDEFINED> instruction: 0xe7d94479
   21a2c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a30:	ldcls	6, cr4, [sp], {47}	; 0x2f
   21a34:			; <UNDEFINED> instruction: 0xe7d34479
   21a38:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a3c:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   21a40:			; <UNDEFINED> instruction: 0xf8dfe7ce
   21a44:	strmi	r1, [r7], -r4, lsr #19
   21a48:			; <UNDEFINED> instruction: 0xe7c94479
   21a4c:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a50:	ldrbtmi	r9, [r9], #-3101	; 0xfffff3e3
   21a54:			; <UNDEFINED> instruction: 0xf8dfe7c4
   21a58:			; <UNDEFINED> instruction: 0x27001998
   21a5c:			; <UNDEFINED> instruction: 0xe7bf4479
   21a60:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a64:	ldrbtmi	r9, [r9], #-3101	; 0xfffff3e3
   21a68:			; <UNDEFINED> instruction: 0xf8dfe7ba
   21a6c:	strcs	r1, [r0, -ip, lsl #19]
   21a70:			; <UNDEFINED> instruction: 0xe7b54479
   21a74:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21a78:	ldcls	7, cr2, [sp], {-0}
   21a7c:			; <UNDEFINED> instruction: 0xe7af4479
   21a80:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   21a84:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
   21a88:	blcs	5b938 <ftello64@plt+0x549ec>
   21a8c:	bichi	pc, lr, r0, asr #32
   21a90:	blcs	448730 <ftello64@plt+0x4417e4>
   21a94:	rscshi	pc, r8, r0, asr #32
   21a98:	bls	588740 <ftello64@plt+0x5817f4>
   21a9c:	vqsub.u8	d4, d16, d3
   21aa0:	bls	58212c <ftello64@plt+0x57b1e0>
   21aa4:	bne	ff508b48 <ftello64@plt+0xff501bfc>
   21aa8:	vqsub.s8	d4, d16, d12
   21aac:	blne	702100 <ftello64@plt+0x6fb1b4>
   21ab0:	blls	a8670c <ftello64@plt+0xa7f7c0>
   21ab4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
   21ab8:	vmov	r1, s17
   21abc:	tstls	r2, #16, 20	; 0x10000
   21ac0:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
   21ac4:			; <UNDEFINED> instruction: 0xf0402800
   21ac8:	blls	a42134 <ftello64@plt+0xa3b1e8>
   21acc:	movwls	r4, #54810	; 0xd61a
   21ad0:	stmdblt	fp, {r1, r4, r8, r9, fp, ip, pc}
   21ad4:	movwls	r1, #55971	; 0xdaa3
   21ad8:	blcs	1c8778 <ftello64@plt+0x1c182c>
   21adc:			; <UNDEFINED> instruction: 0xf8dfd03c
   21ae0:			; <UNDEFINED> instruction: 0xf8df0924
   21ae4:	ldrbtmi	r4, [r8], #-2340	; 0xfffff6dc
   21ae8:			; <UNDEFINED> instruction: 0xff06f00b
   21aec:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   21af0:	blls	9e9f6c <ftello64@plt+0x9e3020>
   21af4:	bne	ff2f2b64 <ftello64@plt+0xff2ebc18>
   21af8:	tstls	lr, #-805306367	; 0xd0000001
   21afc:	blcs	48738 <ftello64@plt+0x417ec>
   21b00:	cmnhi	r8, r0, asr #5	; <UNPREDICTABLE>
   21b04:	stmdbls	sp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   21b08:	vqsub.s8	d4, d16, d9
   21b0c:	stmdbls	sp, {r0, r1, r4, r5, r6, r8, pc}
   21b10:	strmi	r1, [sl], #-2651	; 0xfffff5a5
   21b14:	tstcs	sp, #3358720	; 0x334000
   21b18:	ldmdblt	r3, {r1, r4, r8, r9, fp, ip, pc}^
   21b1c:	bls	688778 <ftello64@plt+0x68182c>
   21b20:			; <UNDEFINED> instruction: 0xf47f4313
   21b24:	svcls	0x000baf2b
   21b28:			; <UNDEFINED> instruction: 0xf7e44638
   21b2c:	ldmdals	pc, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   21b30:	cdp	7, 1, cr14, cr8, cr1, {3}
   21b34:			; <UNDEFINED> instruction: 0x464a1a90
   21b38:	beq	45d3a0 <ftello64@plt+0x456454>
   21b3c:	ldc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
   21b40:	ldrdcc	lr, [r4, -sp]!
   21b44:	movwmi	r9, #47654	; 0xba26
   21b48:	movwmi	r4, #13075	; 0x3313
   21b4c:	ldmib	sp, {r1, r2, r5, r6, r7, ip, lr, pc}^
   21b50:	bls	780384 <ftello64@plt+0x779438>
   21b54:			; <UNDEFINED> instruction: 0xe7299d1f
   21b58:	bcs	2883fc <ftello64@plt+0x2814b0>
   21b5c:	ldflsd	f5, [sp], {191}	; 0xbf
   21b60:	stmiapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21b64:	ldrbtmi	r9, [sp], #-526	; 0xfffffdf2
   21b68:			; <UNDEFINED> instruction: 0xf1054620
   21b6c:			; <UNDEFINED> instruction: 0xf7e4018c
   21b70:	bls	3dc508 <ftello64@plt+0x3d55bc>
   21b74:	stmdacs	r0, {r4, ip, pc}
   21b78:			; <UNDEFINED> instruction: 0xf104d169
   21b7c:	andls	r0, pc, #-1879048192	; 0x90000000
   21b80:	bls	4c63fc <ftello64@plt+0x4bf4b0>
   21b84:	eorls	r9, r0, lr, lsl fp
   21b88:	tstls	lr, #9216	; 0x2400
   21b8c:	bls	38ffdc <ftello64@plt+0x389090>
   21b90:	andls	r3, sp, #36864	; 0x9000
   21b94:	stmdbls	pc, {r0, r1, r2, r3, r4, r9, fp, ip, pc}	; <UNPREDICTABLE>
   21b98:	bne	287bd0 <ftello64@plt+0x280c84>
   21b9c:	bcs	45fe8 <ftello64@plt+0x3f09c>
   21ba0:	teqhi	r4, r0	; <UNPREDICTABLE>
   21ba4:	andcs	r9, r0, #245760	; 0x3c000
   21ba8:	eorls	r9, r3, #24, 4	; 0x80000001
   21bac:			; <UNDEFINED> instruction: 0x1321e9cd
   21bb0:	stcge	14, cr10, [r2], #-168	; 0xffffff58
   21bb4:	ldrtmi	sl, [r2], -r1, lsr #26
   21bb8:	strtmi	r4, [r8], -r1, lsr #12
   21bbc:	ldc2l	7, cr15, [r4], #1016	; 0x3f8
   21bc0:	blcs	c8870 <ftello64@plt+0xc1924>
   21bc4:	blls	b55ff4 <ftello64@plt+0xb4f0a8>
   21bc8:	tstls	r3, #201326592	; 0xc000000
   21bcc:	strtmi	sp, [r8], -r6, lsl #2
   21bd0:	stc2l	7, cr15, [sl], #1016	; 0x3f8
   21bd4:	blls	b5001c <ftello64@plt+0xb490d0>
   21bd8:	rsbsle	r2, r6, r0, lsl fp
   21bdc:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21be0:	bvc	31c35c <ftello64@plt+0x315410>
   21be4:	andcs	r4, r0, #2063597568	; 0x7b000000
   21be8:	andsls	sl, r6, #32, 18	; 0x80000
   21bec:	andls	r9, lr, #20, 2
   21bf0:	ldmdbls	r4, {r0, r1, r5, r9, fp, ip, pc}
   21bf4:	stmdals	lr, {r1, r3, sp, lr}
   21bf8:			; <UNDEFINED> instruction: 0xf7e49308
   21bfc:	ldmdals	r6, {r1, r4, r9, fp, sp, lr, pc}
   21c00:	b	3dfb98 <ftello64@plt+0x3d8c4c>
   21c04:	bls	88882c <ftello64@plt+0x8818e0>
   21c08:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   21c0c:	blls	3f3478 <ftello64@plt+0x3ec52c>
   21c10:	bne	ff4b2df8 <ftello64@plt+0xff4abeac>
   21c14:	ldrmi	r9, [sl], #-2833	; 0xfffff4ef
   21c18:	cdp2	0, 10, cr15, cr0, cr11, {0}
   21c1c:	blcs	48864 <ftello64@plt+0x41918>
   21c20:	rscshi	pc, fp, r0, asr #32
   21c24:	ubfxmi	pc, pc, #17, #17
   21c28:	vldrls	s18, [pc, #-116]	; 21bbc <ftello64@plt+0x1ac70>
   21c2c:	sxtah	r4, sp, ip, ror #8
   21c30:	ubfxne	pc, pc, #17, #9
   21c34:	ldcls	7, cr2, [sp], {-0}
   21c38:			; <UNDEFINED> instruction: 0xe6d14479
   21c3c:			; <UNDEFINED> instruction: 0x2325e9dd
   21c40:			; <UNDEFINED> instruction: 0xf43f431a
   21c44:	blcs	44da0c <ftello64@plt+0x446ac0>
   21c48:	stflsd	f5, [r7], #-120	; 0xffffff88
   21c4c:			; <UNDEFINED> instruction: 0xf105e731
   21c50:	strtmi	r0, [r0], -r0, lsl #3
   21c54:	ldmib	r0!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21c58:			; <UNDEFINED> instruction: 0xf47f2800
   21c5c:	blls	80d964 <ftello64@plt+0x806a18>
   21c60:	blcs	468a8 <ftello64@plt+0x3f95c>
   21c64:	rschi	pc, sl, r0
   21c68:	sbfxeq	pc, pc, #17, #21
   21c6c:	sbfxmi	pc, pc, #17, #21
   21c70:			; <UNDEFINED> instruction: 0xf00b4478
   21c74:	ldmib	sp, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
   21c78:	stmdbls	r7!, {r0, r2, r3, r4, r8, r9, sp}
   21c7c:	strmi	r4, [sl], #-1148	; 0xfffffb84
   21c80:	andsls	r1, sp, #372736	; 0x5b000
   21c84:			; <UNDEFINED> instruction: 0xe739931e
   21c88:			; <UNDEFINED> instruction: 0x479cf8df
   21c8c:	bvc	31c408 <ftello64@plt+0x3154bc>
   21c90:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   21c94:	pkhbt	r9, r9, pc, lsl #26	; <UNPREDICTABLE>
   21c98:	b	6dfc30 <ftello64@plt+0x6d8ce4>
   21c9c:			; <UNDEFINED> instruction: 0xf7fe981d
   21ca0:			; <UNDEFINED> instruction: 0x4607fd71
   21ca4:	strmi	fp, [r2], r0, ror #2
   21ca8:			; <UNDEFINED> instruction: 0xe63d901d
   21cac:			; <UNDEFINED> instruction: 0x177cf8df
   21cb0:	ldrbtmi	r9, [r9], #-3101	; 0xfffff3e3
   21cb4:			; <UNDEFINED> instruction: 0xf8dfe694
   21cb8:	ldcls	7, cr1, [sp], {120}	; 0x78
   21cbc:	sxtb16	r4, r9, ror #8
   21cc0:			; <UNDEFINED> instruction: 0x1770f8df
   21cc4:	ldrbtmi	r9, [r9], #-3101	; 0xfffff3e3
   21cc8:	strtmi	lr, [r8], -sl, lsl #13
   21ccc:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   21cd0:	blls	b503b8 <ftello64@plt+0xb4946c>
   21cd4:	tstle	r4, r2, lsl #22
   21cd8:	blcs	88994 <ftello64@plt+0x81a48>
   21cdc:	blls	896128 <ftello64@plt+0x88f1dc>
   21ce0:	ldmdblt	r2!, {r1, r3, r4, fp, ip, sp, lr}^
   21ce4:	ldrtmi	r9, [r2], -r2, lsr #16
   21ce8:			; <UNDEFINED> instruction: 0x93213301
   21cec:	ldfccp	f7, [pc]	; 21cf4 <ftello64@plt+0x1ada8>
   21cf0:			; <UNDEFINED> instruction: 0xf8cd4628
   21cf4:			; <UNDEFINED> instruction: 0xf7fec088
   21cf8:	ldmdblt	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   21cfc:	blcs	4489b4 <ftello64@plt+0x441a68>
   21d00:			; <UNDEFINED> instruction: 0xf8dfd00d
   21d04:	ldmib	sp, {r2, r4, r5, r8, r9, sl, ip, sp}^
   21d08:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   21d0c:			; <UNDEFINED> instruction: 0xf8dfe76b
   21d10:	ldmib	sp, {r2, r3, r5, r8, r9, sl, lr}^
   21d14:	bls	780548 <ftello64@plt+0x7795fc>
   21d18:	cfldrsls	mvf4, [pc, #-496]	; 21b30 <ftello64@plt+0x1abe4>
   21d1c:	strtmi	lr, [r8], -r6, asr #12
   21d20:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
   21d24:	teqle	r9, r0, lsl #16
   21d28:	blcs	1c89e0 <ftello64@plt+0x1c1a94>
   21d2c:	bls	b961f4 <ftello64@plt+0xb8f2a8>
   21d30:			; <UNDEFINED> instruction: 0xd1272a09
   21d34:	ldrdge	pc, [r4], sp
   21d38:			; <UNDEFINED> instruction: 0x8704f8df
   21d3c:			; <UNDEFINED> instruction: 0x465044f8
   21d40:	orreq	pc, r0, r8, lsl #2
   21d44:	ldmdb	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d48:	blls	8d0410 <ftello64@plt+0x8c94c4>
   21d4c:	andeq	pc, r9, sl, lsl #2
   21d50:	eorls	r4, r1, r2, lsr r6
   21d54:	strtmi	r4, [r8], -r1, lsr #12
   21d58:			; <UNDEFINED> instruction: 0x93223b09
   21d5c:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
   21d60:	movwmi	r9, #15146	; 0x3b2a
   21d64:	blls	b56174 <ftello64@plt+0xb4f228>
   21d68:	andsle	r2, sp, r0, lsl fp
   21d6c:			; <UNDEFINED> instruction: 0x36d4f8df
   21d70:	bvc	31c4ec <ftello64@plt+0x3155a0>
   21d74:			; <UNDEFINED> instruction: 0xe736447b
   21d78:			; <UNDEFINED> instruction: 0x36ccf8df
   21d7c:	bvc	31c4f8 <ftello64@plt+0x3155ac>
   21d80:			; <UNDEFINED> instruction: 0xe730447b
   21d84:			; <UNDEFINED> instruction: 0x36c4f8df
   21d88:	bvc	31c504 <ftello64@plt+0x3155b8>
   21d8c:			; <UNDEFINED> instruction: 0xe72a447b
   21d90:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   21d94:	bvc	31c510 <ftello64@plt+0x3155c4>
   21d98:			; <UNDEFINED> instruction: 0xe724447b
   21d9c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   21da0:	bvc	31c51c <ftello64@plt+0x3155d0>
   21da4:			; <UNDEFINED> instruction: 0xe71e447b
   21da8:			; <UNDEFINED> instruction: 0xf7fe4628
   21dac:	blls	ae0da8 <ftello64@plt+0xad9e5c>
   21db0:	bicsle	r4, fp, r3, lsl #6
   21db4:	blcs	1c8a6c <ftello64@plt+0x1c1b20>
   21db8:	bls	b96520 <ftello64@plt+0xb8f5d4>
   21dbc:			; <UNDEFINED> instruction: 0xf0002a0a
   21dc0:	bcs	282108 <ftello64@plt+0x27b1bc>
   21dc4:	adchi	pc, r8, r0
   21dc8:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   21dcc:	bvc	31c548 <ftello64@plt+0x3155fc>
   21dd0:	smlsdx	r8, fp, r4, r4
   21dd4:	pkhtbmi	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   21dd8:	bvc	31c554 <ftello64@plt+0x315608>
   21ddc:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   21de0:	strb	r9, [r3, #3359]!	; 0xd1f
   21de4:			; <UNDEFINED> instruction: 0x4678f8df
   21de8:	bvc	31c564 <ftello64@plt+0x315618>
   21dec:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   21df0:	ldrb	r9, [fp, #3359]	; 0xd1f
   21df4:	bvc	31c570 <ftello64@plt+0x315624>
   21df8:	ldrb	r9, [r7, #3359]	; 0xd1f
   21dfc:			; <UNDEFINED> instruction: 0x4664f8df
   21e00:	bvc	31c57c <ftello64@plt+0x315630>
   21e04:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   21e08:	strb	r9, [pc, #3359]	; 22b2f <ftello64@plt+0x1bbe3>
   21e0c:	stmib	sp, {r0, r1, r2, r3, r8, fp, ip, pc}^
   21e10:			; <UNDEFINED> instruction: 0x91213222
   21e14:	tstls	r8, pc, lsl r9
   21e18:			; <UNDEFINED> instruction: 0xf8dfe6ca
   21e1c:	ldrbtmi	r0, [r8], #-1612	; 0xfffff9b4
   21e20:	ldc2	0, cr15, [ip, #44]	; 0x2c
   21e24:	movwcs	r9, #6666	; 0x1a0a
   21e28:	usat	r6, #27, r3
   21e2c:			; <UNDEFINED> instruction: 0x463cf8df
   21e30:	bvc	31c5ac <ftello64@plt+0x315660>
   21e34:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   21e38:	ldr	r9, [r7, #3359]!	; 0xd1f
   21e3c:	andeq	pc, r9, #4, 2
   21e40:	andsls	r9, r3, #16, 18	; 0x40000
   21e44:	bls	4c66c0 <ftello64@plt+0x4bf774>
   21e48:			; <UNDEFINED> instruction: 0x91209b1e
   21e4c:	tstls	lr, #9216	; 0x2400
   21e50:	bls	3902a0 <ftello64@plt+0x389354>
   21e54:	andls	r3, sp, #36864	; 0x9000
   21e58:	mcrge	15, 1, r9, cr10, cr3, {0}
   21e5c:	stcge	12, cr10, [r1, #-136]!	; 0xffffff78
   21e60:			; <UNDEFINED> instruction: 0x93224632
   21e64:	strtmi	r4, [r8], -r1, lsr #12
   21e68:	strls	r2, [r1, -r0, lsl #6]!
   21e6c:			; <UNDEFINED> instruction: 0xf7fe9323
   21e70:	blls	ae0ce4 <ftello64@plt+0xad9d98>
   21e74:	blcs	c82ac <ftello64@plt+0xc1360>
   21e78:	smlatbeq	r1, r7, fp, lr
   21e7c:			; <UNDEFINED> instruction: 0xf041910e
   21e80:	blls	b42c28 <ftello64@plt+0xb3bcdc>
   21e84:	ldrmi	r4, [fp], r3, lsl #6
   21e88:	cmphi	fp, #65	; 0x41	; <UNPREDICTABLE>
   21e8c:			; <UNDEFINED> instruction: 0x46214632
   21e90:			; <UNDEFINED> instruction: 0xf7fe4628
   21e94:	blls	ae0cc0 <ftello64@plt+0xad9d74>
   21e98:	stmdaeq	r3, {r4, r6, r9, fp, sp, lr, pc}
   21e9c:	movthi	pc, #36929	; 0x9041	; <UNPREDICTABLE>
   21ea0:	blcs	148b58 <ftello64@plt+0x141c0c>
   21ea4:	teqhi	sp, #65	; 0x41	; <UNPREDICTABLE>
   21ea8:	stmdals	r1!, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
   21eac:	eorls	r1, r3, #198656	; 0x30800
   21eb0:			; <UNDEFINED> instruction: 0xf0012b00
   21eb4:	blls	c02b58 <ftello64@plt+0xbfbc0c>
   21eb8:			; <UNDEFINED> instruction: 0xf0412b00
   21ebc:	movwls	r8, #62230	; 0xf316
   21ec0:	blls	50c748 <ftello64@plt+0x5057fc>
   21ec4:	tstls	r1, #20, 4	; 0x40000001
   21ec8:			; <UNDEFINED> instruction: 0x46214632
   21ecc:			; <UNDEFINED> instruction: 0xf7fe4628
   21ed0:	blls	ae0c84 <ftello64@plt+0xad9d38>
   21ed4:			; <UNDEFINED> instruction: 0xf0404303
   21ed8:	blls	b43480 <ftello64@plt+0xb3c534>
   21edc:			; <UNDEFINED> instruction: 0xf0002b10
   21ee0:			; <UNDEFINED> instruction: 0xf8df8554
   21ee4:	ldmib	sp, {r2, r3, r7, r8, sl, lr}^
   21ee8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   21eec:			; <UNDEFINED> instruction: 0xf7e49810
   21ef0:	stmdals	pc, {r3, r4, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
   21ef4:	ldm	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21ef8:	blls	88874c <ftello64@plt+0x881800>
   21efc:			; <UNDEFINED> instruction: 0xf8df4621
   21f00:	bne	fe6e34d8 <ftello64@plt+0xfe6dc58c>
   21f04:	ldrbtmi	r9, [r8], #-2574	; 0xfffff5f2
   21f08:			; <UNDEFINED> instruction: 0xf00b441a
   21f0c:			; <UNDEFINED> instruction: 0xf8dffd27
   21f10:	cfldr32ls	mvfx1, [sp], {104}	; 0x68
   21f14:	strb	r4, [r3, #-1145]!	; 0xfffffb87
   21f18:	ldrdge	pc, [r4], sp
   21f1c:			; <UNDEFINED> instruction: 0xf8df2209
   21f20:	ldrbtmi	r8, [r8], #1372	; 0x55c
   21f24:			; <UNDEFINED> instruction: 0xf1084650
   21f28:			; <UNDEFINED> instruction: 0xf7e401b0
   21f2c:	stmdacs	r0, {r1, r2, r7, fp, sp, lr, pc}
   21f30:	svcge	0x001cf47f
   21f34:			; <UNDEFINED> instruction: 0xf10a9b22
   21f38:	ldrtmi	r0, [r2], -r9
   21f3c:	strtmi	r9, [r1], -r1, lsr #32
   21f40:	blcc	2737e8 <ftello64@plt+0x26c89c>
   21f44:			; <UNDEFINED> instruction: 0xf7fe9322
   21f48:	blls	ae0c0c <ftello64@plt+0xad9cc0>
   21f4c:	tstle	r2, r3, lsl #6
   21f50:	blcs	448c08 <ftello64@plt+0x441cbc>
   21f54:			; <UNDEFINED> instruction: 0xf8dfd03a
   21f58:	ldmib	sp, {r3, r5, r8, sl, ip, sp}^
   21f5c:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   21f60:			; <UNDEFINED> instruction: 0xf8dde641
   21f64:			; <UNDEFINED> instruction: 0xf108b084
   21f68:			; <UNDEFINED> instruction: 0x46580198
   21f6c:	stmda	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21f70:	ldmiblt	r8!, {r1, r2, r3, ip, pc}
   21f74:			; <UNDEFINED> instruction: 0xf10b9b22
   21f78:	eorls	r0, r1, #-1610612736	; 0xa0000000
   21f7c:			; <UNDEFINED> instruction: 0x93223b0a
   21f80:			; <UNDEFINED> instruction: 0x46214632
   21f84:			; <UNDEFINED> instruction: 0xf7fe4628
   21f88:	blls	ae0bcc <ftello64@plt+0xad9c80>
   21f8c:	tstle	r3, r3, lsl #6
   21f90:	blcs	448c48 <ftello64@plt+0x441cfc>
   21f94:	rscshi	pc, r4, r0
   21f98:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   21f9c:	bvc	31c718 <ftello64@plt+0x3157cc>
   21fa0:			; <UNDEFINED> instruction: 0xe620447b
   21fa4:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   21fa8:	ldrbmi	r2, [r8], -sl, lsl #4
   21fac:			; <UNDEFINED> instruction: 0x31a44479
   21fb0:	stmda	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21fb4:			; <UNDEFINED> instruction: 0xf0402800
   21fb8:	blls	8c2474 <ftello64@plt+0x8bb528>
   21fbc:	andeq	pc, sl, #-1073741822	; 0xc0000002
   21fc0:	andcs	r9, r1, #268435458	; 0x10000002
   21fc4:	andls	r3, lr, #10240	; 0x2800
   21fc8:	ldrb	r9, [r9, r2, lsr #6]
   21fcc:			; <UNDEFINED> instruction: 0xf7fe4628
   21fd0:	blls	ae0b84 <ftello64@plt+0xad9c38>
   21fd4:			; <UNDEFINED> instruction: 0xd1be4303
   21fd8:	blcs	448c90 <ftello64@plt+0x441d44>
   21fdc:			; <UNDEFINED> instruction: 0x4628d1bb
   21fe0:	blx	ff8dffe0 <ftello64@plt+0xff8d9094>
   21fe4:	movwmi	r9, #15146	; 0x3b2a
   21fe8:	blls	b566c4 <ftello64@plt+0xb4f778>
   21fec:			; <UNDEFINED> instruction: 0xd1b22b06
   21ff0:	bcs	2888ac <ftello64@plt+0x281960>
   21ff4:			; <UNDEFINED> instruction: 0xf8ddd1af
   21ff8:			; <UNDEFINED> instruction: 0xf108a084
   21ffc:			; <UNDEFINED> instruction: 0x465001bc
   22000:	ldmda	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22004:			; <UNDEFINED> instruction: 0xd1a62800
   22008:			; <UNDEFINED> instruction: 0xf10a9b22
   2200c:	ldrtmi	r0, [r2], -r9
   22010:	strtmi	r9, [r1], -r1, lsr #32
   22014:	blcc	2738bc <ftello64@plt+0x26c970>
   22018:			; <UNDEFINED> instruction: 0xf7fe9322
   2201c:	blls	ae0b38 <ftello64@plt+0xad9bec>
   22020:	orrsle	r4, r8, r3, lsl #6
   22024:	blcs	448cdc <ftello64@plt+0x441d90>
   22028:			; <UNDEFINED> instruction: 0x4628d195
   2202c:	blx	fef6002c <ftello64@plt+0xfef590e0>
   22030:	movwmi	r9, #15146	; 0x3b2a
   22034:	blls	b56678 <ftello64@plt+0xb4f72c>
   22038:	orrle	r2, ip, r4, lsl #22
   2203c:	ldrsbthi	pc, [r4], sp	; <UNPREDICTABLE>
   22040:	movweq	pc, #33192	; 0x81a8	; <UNPREDICTABLE>
   22044:	stmle	r6, {r0, r1, r3, r8, r9, fp, sp}
   22048:	ldrdlt	pc, [r4], sp
   2204c:	beq	ff45e488 <ftello64@plt+0xff45753c>
   22050:			; <UNDEFINED> instruction: 0x46422314
   22054:			; <UNDEFINED> instruction: 0x46594650
   22058:			; <UNDEFINED> instruction: 0xf7e444c3
   2205c:	blls	8dc46c <ftello64@plt+0x8d5520>
   22060:			; <UNDEFINED> instruction: 0x46214632
   22064:	bl	fe8f390c <ftello64@plt+0xfe8ec9c0>
   22068:	stmib	sp, {r3, r8, r9}^
   2206c:			; <UNDEFINED> instruction: 0xf7feb321
   22070:	blls	ae0ae4 <ftello64@plt+0xad9b98>
   22074:			; <UNDEFINED> instruction: 0xf47f4303
   22078:	blls	b4de38 <ftello64@plt+0xb46eec>
   2207c:			; <UNDEFINED> instruction: 0xf47f2b02
   22080:	bls	b8de30 <ftello64@plt+0xb86ee4>
   22084:			; <UNDEFINED> instruction: 0xf43f2a00
   22088:	ldmib	sp, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   2208c:	svcls	0x000db321
   22090:	ldrdgt	pc, [ip], #-141	; 0xffffff73
   22094:			; <UNDEFINED> instruction: 0x46084659
   22098:	tstcc	r1, r1, lsl #20
   2209c:	stmdavc	r0, {r0, r5, r8, ip, pc}
   220a0:	eorls	r3, sp, #1024	; 0x400
   220a4:			; <UNDEFINED> instruction: 0x2c0cea40
   220a8:	bcs	46d38 <ftello64@plt+0x3fdec>
   220ac:			; <UNDEFINED> instruction: 0x4632d1f3
   220b0:	strtmi	r4, [r8], -r1, lsr #12
   220b4:			; <UNDEFINED> instruction: 0xf8cd970d
   220b8:			; <UNDEFINED> instruction: 0xf7fec04c
   220bc:	blls	ae0a98 <ftello64@plt+0xad9b4c>
   220c0:			; <UNDEFINED> instruction: 0xf47f4303
   220c4:	blls	b4ddec <ftello64@plt+0xb46ea0>
   220c8:			; <UNDEFINED> instruction: 0xf47f2b10
   220cc:	strtmi	sl, [r8], -r4, asr #30
   220d0:	blx	1ae00d0 <ftello64@plt+0x1ad9184>
   220d4:	movwmi	r9, #15146	; 0x3b2a
   220d8:	svcge	0x003df47f
   220dc:	blcs	1c8d94 <ftello64@plt+0x1c1e48>
   220e0:	svcge	0x0039f47f
   220e4:	bcs	2889a0 <ftello64@plt+0x281a54>
   220e8:	svcge	0x0035f47f
   220ec:	ldrdlt	pc, [r4], sp
   220f0:	ldrbtmi	r4, [r9], #-2534	; 0xfffff61a
   220f4:	biccc	r4, r8, r8, asr r6
   220f8:	svc	0x009ef7e3
   220fc:			; <UNDEFINED> instruction: 0xf47f2800
   22100:	blls	8cddb0 <ftello64@plt+0x8c6e64>
   22104:	andeq	pc, r9, fp, lsl #2
   22108:	eorls	r4, r1, r2, lsr r6
   2210c:	strtmi	r4, [r8], -r1, lsr #12
   22110:			; <UNDEFINED> instruction: 0x93223b09
   22114:	blx	1260114 <ftello64@plt+0x12591c8>
   22118:	movwmi	r9, #15146	; 0x3b2a
   2211c:			; <UNDEFINED> instruction: 0xf47f930e
   22120:	blls	b4dd90 <ftello64@plt+0xb46e44>
   22124:			; <UNDEFINED> instruction: 0xf47f2b04
   22128:	blls	b8dd88 <ftello64@plt+0xb86e3c>
   2212c:			; <UNDEFINED> instruction: 0xf47f2b10
   22130:	blls	88dd80 <ftello64@plt+0x886e34>
   22134:	stfeqp	f7, [r0], {13}
   22138:	strcs	r9, [r1, -r2, lsr #20]
   2213c:	bleq	45e550 <ftello64@plt+0x457604>
   22140:	ldmdavs	r8, {r0, r1, r2, r4, r8, r9, sl, ip, pc}
   22144:	mnfeqdp	f7, f2
   22148:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   2214c:	stmib	sp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   22150:	stmia	ip!, {r0, r5, r9, sl, fp, ip, sp, pc}
   22154:	ldrtmi	r0, [r2], -pc
   22158:	strtmi	r4, [r8], -r1, lsr #12
   2215c:	blx	96015c <ftello64@plt+0x959210>
   22160:			; <UNDEFINED> instruction: 0xf8ddb948
   22164:	stmdals	r1!, {r3, r5, r7, ip, sp, pc}
   22168:			; <UNDEFINED> instruction: 0xf1bb9b0f
   2216c:	bl	fe825d7c <ftello64@plt+0xfe81ee30>
   22170:			; <UNDEFINED> instruction: 0x93230303
   22174:	blmi	ff1d62c8 <ftello64@plt+0xff1cf37c>
   22178:	bvc	31c8f4 <ftello64@plt+0x3159a8>
   2217c:	ldr	r4, [r2, #-1147]!	; 0xfffffb85
   22180:			; <UNDEFINED> instruction: 0xf7fe4628
   22184:	blls	ae09d0 <ftello64@plt+0xad9a84>
   22188:			; <UNDEFINED> instruction: 0xf47f4303
   2218c:	blls	b4dda8 <ftello64@plt+0xb46e5c>
   22190:			; <UNDEFINED> instruction: 0xf47f2b04
   22194:			; <UNDEFINED> instruction: 0xf8ddaf01
   22198:			; <UNDEFINED> instruction: 0xf1a880b4
   2219c:	blcs	322dc4 <ftello64@plt+0x31be78>
   221a0:	mrcge	6, 7, APSR_nzcv, cr10, cr15, {1}
   221a4:	ldrdlt	pc, [r4], sp
   221a8:	beq	ff45e5e4 <ftello64@plt+0xff457698>
   221ac:			; <UNDEFINED> instruction: 0x46422314
   221b0:			; <UNDEFINED> instruction: 0x46594650
   221b4:			; <UNDEFINED> instruction: 0xf7e444c3
   221b8:	blls	8dc310 <ftello64@plt+0x8d53c4>
   221bc:			; <UNDEFINED> instruction: 0x46214632
   221c0:	bl	fe8f3a68 <ftello64@plt+0xfe8ecb1c>
   221c4:	stmib	sp, {r3, r8, r9}^
   221c8:			; <UNDEFINED> instruction: 0xf7feb321
   221cc:	blls	ae0988 <ftello64@plt+0xad9a3c>
   221d0:	tstls	r7, #201326592	; 0xc000000
   221d4:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   221d8:	blcs	c8e90 <ftello64@plt+0xc1f44>
   221dc:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {3}
   221e0:	bcs	48a9c <ftello64@plt+0x41b50>
   221e4:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {1}
   221e8:			; <UNDEFINED> instruction: 0xb321e9dd
   221ec:			; <UNDEFINED> instruction: 0xf8dd9f0d
   221f0:	ldrbmi	ip, [r9], -ip, asr #32
   221f4:	bcc	73a1c <ftello64@plt+0x6cad0>
   221f8:			; <UNDEFINED> instruction: 0x91213101
   221fc:	blcc	80204 <ftello64@plt+0x792b8>
   22200:	b	1046abc <ftello64@plt+0x103fb70>
   22204:			; <UNDEFINED> instruction: 0x93222c0c
   22208:	mvnsle	r2, r0, lsl #20
   2220c:			; <UNDEFINED> instruction: 0xf8cd970d
   22210:	str	ip, [r0, ip, asr #32]!
   22214:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
   22218:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   2221c:	blls	b5b5b0 <ftello64@plt+0xb54664>
   22220:	blcs	33aa4 <ftello64@plt+0x2cb58>
   22224:	blls	b168c8 <ftello64@plt+0xb0f97c>
   22228:	blls	c0e67c <ftello64@plt+0xc07730>
   2222c:	cmple	r4, r0, lsl #22
   22230:	stmdbcs	r0, {r0, r2, r3, r5, r8, fp, ip, pc}
   22234:	blmi	fe6564b8 <ftello64@plt+0xfe64f56c>
   22238:	tstls	r0, #2063597568	; 0x7b000000
   2223c:	tstls	r4, #32, 22	; 0x8000
   22240:	tstls	r6, #0, 6
   22244:	blcs	48ea8 <ftello64@plt+0x41f5c>
   22248:			; <UNDEFINED> instruction: 0x81b9f041
   2224c:	blcs	48e8c <ftello64@plt+0x41f40>
   22250:			; <UNDEFINED> instruction: 0x81a3f001
   22254:	ldmmi	r2, {r0, r4, r7, r9, fp, lr}
   22258:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2225c:	blx	135e292 <ftello64@plt+0x1357346>
   22260:			; <UNDEFINED> instruction: 0xf7e4982d
   22264:	ldrdls	lr, [lr], -r6
   22268:			; <UNDEFINED> instruction: 0xf0012800
   2226c:	stmdals	r1!, {r1, r2, r7, r8, pc}
   22270:	stmdbls	r8, {r0, r2, r3, r5, r9, fp, ip, pc}
   22274:	smlsdls	r3, r3, r6, r4
   22278:	tstls	r4, lr, lsl #30
   2227c:			; <UNDEFINED> instruction: 0xf8df9913
   22280:			; <UNDEFINED> instruction: 0xf8cdc224
   22284:	ldrbtmi	fp, [ip], #20
   22288:			; <UNDEFINED> instruction: 0xf8cd9101
   2228c:			; <UNDEFINED> instruction: 0x4639c018
   22290:	stfeqp	f7, [r0], {13}
   22294:	andhi	pc, r0, sp, asr #17
   22298:	andgt	pc, r8, sp, asr #17
   2229c:			; <UNDEFINED> instruction: 0xf9f2f7ff
   222a0:	ldrtmi	r9, [r2], -sp, lsr #22
   222a4:	strtmi	r4, [r8], -r1, lsr #12
   222a8:			; <UNDEFINED> instruction: 0x7321e9cd
   222ac:			; <UNDEFINED> instruction: 0xf97cf7fe
   222b0:	movwmi	r9, #15146	; 0x3b2a
   222b4:			; <UNDEFINED> instruction: 0xf0419311
   222b8:	blls	b42810 <ftello64@plt+0xb3b8c4>
   222bc:	andsle	r2, sp, r0, lsl fp
   222c0:	ldmib	sp, {r1, r2, r3, r8, r9, fp, ip, pc}^
   222c4:	movwls	r7, #64011	; 0xfa0b
   222c8:	tstls	r0, #67108864	; 0x4000000
   222cc:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
   222d0:	bcs	48b28 <ftello64@plt+0x41bdc>
   222d4:	cfstrsge	mvf15, [pc], {63}	; 0x3f
   222d8:	bge	91b508 <ftello64@plt+0x9145bc>
   222dc:	blx	14e02dc <ftello64@plt+0x14d9390>
   222e0:	stmdacs	r0, {r1, r2, r4, ip, pc}
   222e4:	blls	916464 <ftello64@plt+0x90f518>
   222e8:	andls	r9, pc, r2, lsr #18
   222ec:	eorcc	lr, r0, sp, asr #19
   222f0:	ldrls	r4, [r4, -lr, ror #22]
   222f4:			; <UNDEFINED> instruction: 0x912d447b
   222f8:			; <UNDEFINED> instruction: 0xe7a39310
   222fc:			; <UNDEFINED> instruction: 0xf7fe4628
   22300:			; <UNDEFINED> instruction: 0x4603f953
   22304:	stmdacs	r0, {r4, ip, pc}
   22308:	orrhi	pc, r8, r1, asr #32
   2230c:			; <UNDEFINED> instruction: 0xf8dd9a17
   22310:	bcs	4e3e8 <ftello64@plt+0x4749c>
   22314:	svclt	0x0014900f
   22318:	movwcs	r2, #33552	; 0x8310
   2231c:	blmi	1946f68 <ftello64@plt+0x194001c>
   22320:	mcr	4, 0, r4, cr9, cr11, {3}
   22324:	blmi	18f0b6c <ftello64@plt+0x18e9c20>
   22328:	mcr	4, 0, r4, cr9, cr11, {3}
   2232c:	blls	8b0d74 <ftello64@plt+0x8a9e28>
   22330:			; <UNDEFINED> instruction: 0xf0012b00
   22334:	blls	ac289c <ftello64@plt+0xabb950>
   22338:			; <UNDEFINED> instruction: 0xf0412b00
   2233c:	blls	b42928 <ftello64@plt+0xb3b9dc>
   22340:			; <UNDEFINED> instruction: 0xf0402b10
   22344:			; <UNDEFINED> instruction: 0x4632831c
   22348:	strtmi	r4, [r8], -r1, lsr #12
   2234c:			; <UNDEFINED> instruction: 0xf92cf7fe
   22350:	movwmi	r9, #15146	; 0x3b2a
   22354:			; <UNDEFINED> instruction: 0x81b2f040
   22358:	blcs	1c9010 <ftello64@plt+0x1c20c4>
   2235c:			; <UNDEFINED> instruction: 0x81a8f040
   22360:	bcs	308c1c <ftello64@plt+0x301cd0>
   22364:	adcshi	pc, r1, r0
   22368:	ldmib	sp, {r0, r1, r4, r6, r8, r9, fp, lr}^
   2236c:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   22370:	bcs	48bb4 <ftello64@plt+0x41c68>
   22374:	adchi	pc, r4, r0
   22378:	ldmdavs	r0, {r0, r1, r2, r3, r9, fp, ip, pc}
   2237c:	stflsd	f3, [pc], {64}	; 0x40
   22380:			; <UNDEFINED> instruction: 0xf7e4461d
   22384:			; <UNDEFINED> instruction: 0xf854eac2
   22388:	stmdacs	r0, {r2, r8, r9, sl, fp}
   2238c:			; <UNDEFINED> instruction: 0x462bd1f9
   22390:	movwls	r9, #34831	; 0x880f
   22394:	tstls	r1, #0, 6
   22398:	cdp	7, 4, cr15, cr2, cr3, {7}
   2239c:	movwls	r9, #64270	; 0xfb0e
   223a0:	ldr	r9, [r5, r8, lsl #22]
   223a4:	ldmib	sp, {r0, r2, r6, r8, r9, fp, lr}^
   223a8:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   223ac:	svclt	0x0000e41b
   223b0:	andeq	sp, r3, r4, lsl #2
   223b4:	andeq	r0, r0, r4, ror #12
   223b8:	andeq	r7, r2, r0, ror r6
   223bc:	andeq	r7, r2, r4, ror #11
   223c0:	ldrdeq	r7, [r2], -r6
   223c4:	strheq	r7, [r2], -r8
   223c8:	andeq	r7, r2, lr, lsl #7
   223cc:	andeq	r7, r2, r2, asr #3
   223d0:	andeq	r7, r2, ip, asr r3
   223d4:	andeq	ip, r3, sl, lsr #30
   223d8:	andeq	r7, r2, r4, ror #2
   223dc:	andeq	r7, r2, ip, asr #2
   223e0:	andeq	r7, r2, ip, ror #2
   223e4:	andeq	r7, r2, r2, asr #2
   223e8:	andeq	r7, r2, r8, lsr r1
   223ec:	andeq	r7, r2, lr, lsr #2
   223f0:	andeq	r7, r2, r8, lsl r1
   223f4:	andeq	r7, r2, lr, lsl #2
   223f8:	andeq	r7, r2, r4, lsl #2
   223fc:	strdeq	r7, [r2], -r8
   22400:	andeq	r7, r2, lr, ror #1
   22404:	andeq	r7, r2, r2, asr #4
   22408:	andeq	r6, r2, r4, ror pc
   2240c:	ldrdeq	r7, [r2], -lr
   22410:	ldrdeq	r6, [r2], -r8
   22414:	andeq	r7, r2, r0, lsl #1
   22418:	andeq	r6, r2, r0, lsr #28
   2241c:	andeq	r6, r2, ip, lsr pc
   22420:	andeq	r7, r2, r8, rrx
   22424:	andeq	r6, r2, r4, ror #27
   22428:	andeq	r6, r2, lr, asr #27
   2242c:	andeq	r6, r2, r6, ror #29
   22430:	ldrdeq	r6, [r2], -ip
   22434:	andeq	r6, r2, r6, asr #29
   22438:	andeq	r6, r2, sl, lsr lr
   2243c:	andeq	r6, r2, r8, asr #26
   22440:	andeq	r7, r2, r8, lsl #4
   22444:			; <UNDEFINED> instruction: 0x00026db4
   22448:	muleq	r2, r0, sp
   2244c:	andeq	r6, r2, r4, lsl #27
   22450:	andeq	r6, r2, r8, ror sp
   22454:	andeq	r6, r2, ip, ror #26
   22458:	andeq	r6, r2, r8, asr sp
   2245c:	andeq	r6, r2, r2, lsl #25
   22460:	andeq	r6, r2, r2, ror ip
   22464:	andeq	r6, r2, sl, asr ip
   22468:	muleq	r2, sl, lr
   2246c:	andeq	r6, r2, sl, lsr #24
   22470:	andeq	r6, r2, sl, lsr #23
   22474:	andeq	r6, r2, r2, lsl #28
   22478:	andeq	r6, r2, ip, asr #22
   2247c:	andeq	r7, r2, r2, lsr #32
   22480:	andeq	r6, r2, r2, ror fp
   22484:	andeq	r6, r2, r0, asr #23
   22488:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2248c:	andeq	r6, r2, r2, asr lr
   22490:	strdeq	r6, [r2], -r4
   22494:	andeq	r6, r2, lr, lsl #18
   22498:	andeq	r6, r2, r8, lsr r7
   2249c:	andeq	ip, r1, ip, lsr ip
   224a0:	andeq	r6, r2, r6, lsl #22
   224a4:			; <UNDEFINED> instruction: 0xffffe40b
   224a8:	andeq	r6, r2, r6, asr r7
   224ac:	andeq	r6, r2, r0, ror #12
   224b0:	andeq	r6, r2, ip, asr r9
   224b4:	andeq	r6, r2, r0, asr #17
   224b8:	andeq	r6, r2, lr, lsl r6
   224bc:	andeq	r6, r2, sl, lsr #11
   224c0:	andsls	r9, r1, #61440	; 0xf000
   224c4:	andls	r9, pc, #57344	; 0xe000
   224c8:	svcls	0x0021e702
   224cc:	bne	45dd3c <ftello64@plt+0x456df0>
   224d0:	ldrtmi	r9, [r8], -sp, lsl #4
   224d4:	ldc	7, cr15, [r0, #908]!	; 0x38c
   224d8:	strmi	r9, [r0], sp, lsl #20
   224dc:			; <UNDEFINED> instruction: 0xf0402800
   224e0:	blls	8c2d1c <ftello64@plt+0x8bbdd0>
   224e4:	strcc	r4, [fp, -r2, lsl #13]
   224e8:	blcc	308174 <ftello64@plt+0x301228>
   224ec:	ldrtmi	r9, [r2], -r2, lsr #6
   224f0:	strtmi	r4, [r8], -r1, lsr #12
   224f4:			; <UNDEFINED> instruction: 0xf858f7fe
   224f8:	blcs	c91a8 <ftello64@plt+0xc225c>
   224fc:	mvnshi	pc, r0, asr #32
   22500:	movwmi	r9, #15148	; 0x3b2c
   22504:	mvnhi	pc, r0, asr #32
   22508:	svceq	0x0000f1b8
   2250c:	mvnhi	pc, r0, asr #32
   22510:	svceq	0x0000f1ba
   22514:	cmphi	sl, r0	; <UNPREDICTABLE>
   22518:	blcs	4915c <ftello64@plt+0x42210>
   2251c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
   22520:	blcs	49188 <ftello64@plt+0x4223c>
   22524:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   22528:	mrrceq	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   2252c:			; <UNDEFINED> instruction: 0xf00b4478
   22530:	ldrtmi	pc, [r2], -r3, ror #19	; <UNPREDICTABLE>
   22534:	strtmi	r4, [r8], -r1, lsr #12
   22538:			; <UNDEFINED> instruction: 0xf836f7fe
   2253c:	movwmi	r9, #15146	; 0x3b2a
   22540:	mvnhi	pc, r0, asr #32
   22544:	blcs	4491fc <ftello64@plt+0x4422b0>
   22548:	mvnhi	pc, r0, asr #32
   2254c:			; <UNDEFINED> instruction: 0xf7fe4628
   22550:	blls	ae0604 <ftello64@plt+0xad96b8>
   22554:			; <UNDEFINED> instruction: 0xf0404303
   22558:	blls	b42cec <ftello64@plt+0xb3bda0>
   2255c:			; <UNDEFINED> instruction: 0xf0402b02
   22560:	blls	b82ce4 <ftello64@plt+0xb7bd98>
   22564:			; <UNDEFINED> instruction: 0xf0402b01
   22568:	blls	882cdc <ftello64@plt+0x87bd90>
   2256c:	bcs	405dc <ftello64@plt+0x39690>
   22570:	bicshi	pc, r6, r0, asr #32
   22574:	ldrtmi	r9, [r2], -r2, lsr #16
   22578:			; <UNDEFINED> instruction: 0x93213301
   2257c:	strtmi	r1, [r8], -r7, asr #28
   22580:			; <UNDEFINED> instruction: 0xf7fe9722
   22584:	blls	ae05d0 <ftello64@plt+0xad9684>
   22588:			; <UNDEFINED> instruction: 0xf0404303
   2258c:	blls	b42cb8 <ftello64@plt+0xb3bd6c>
   22590:			; <UNDEFINED> instruction: 0xf0402b10
   22594:	strtmi	r8, [r8], -r5, asr #3
   22598:			; <UNDEFINED> instruction: 0xf7fe9f2d
   2259c:	stmdacs	r0, {r0, r2, fp, ip, sp, lr, pc}
   225a0:			; <UNDEFINED> instruction: 0x81bef040
   225a4:	addsmi	r9, pc, #47104	; 0xb800
   225a8:			; <UNDEFINED> instruction: 0x81baf2c0
   225ac:	bne	8e5c <ftello64@plt+0x1f10>
   225b0:			; <UNDEFINED> instruction: 0xf0402a00
   225b4:	blls	b42c90 <ftello64@plt+0xb3bd44>
   225b8:			; <UNDEFINED> instruction: 0xf0402b06
   225bc:	bls	b82c88 <ftello64@plt+0xb7bd3c>
   225c0:			; <UNDEFINED> instruction: 0xf0402a09
   225c4:			; <UNDEFINED> instruction: 0xf8dd81ad
   225c8:			; <UNDEFINED> instruction: 0xf8df8084
   225cc:	ldrbtmi	r1, [r9], #-3000	; 0xfffff448
   225d0:	mvnscc	r4, r0, asr #12
   225d4:	ldc	7, cr15, [r0, #-908]!	; 0xfffffc74
   225d8:			; <UNDEFINED> instruction: 0xf0402800
   225dc:	stmdbls	r2!, {r0, r5, r7, r8, pc}
   225e0:			; <UNDEFINED> instruction: 0xf1082f08
   225e4:			; <UNDEFINED> instruction: 0x93210309
   225e8:	movweq	pc, #37281	; 0x91a1	; <UNPREDICTABLE>
   225ec:	vcgt.u8	d25, d0, d18
   225f0:			; <UNDEFINED> instruction: 0xf1a78197
   225f4:	addsmi	r0, r3, #-1879048192	; 0x90000000
   225f8:	orrshi	pc, r2, r0, asr #1
   225fc:	movweq	lr, #31496	; 0x7b08
   22600:	blne	ff3f3ed0 <ftello64@plt+0xff3ecf84>
   22604:	strtmi	r4, [r1], -r8, lsr #12
   22608:	strls	r9, [r2, -r1, lsr #6]!
   2260c:			; <UNDEFINED> instruction: 0xffccf7fd
   22610:	movwmi	r9, #15146	; 0x3b2a
   22614:	orrhi	pc, r4, r0, asr #32
   22618:	svccs	0x00049f2c
   2261c:	orrhi	pc, r0, r0, asr #32
   22620:			; <UNDEFINED> instruction: 0xf7fd4628
   22624:	blls	ae2530 <ftello64@plt+0xadb5e4>
   22628:	stmdaeq	r3, {r4, r6, r9, fp, sp, lr, pc}
   2262c:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
   22630:	blcs	4492e8 <ftello64@plt+0x44239c>
   22634:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   22638:	andcs	r4, sl, r9, lsr r6
   2263c:			; <UNDEFINED> instruction: 0xf7e49f2d
   22640:			; <UNDEFINED> instruction: 0x4682e93a
   22644:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   22648:	adchi	pc, r2, r0
   2264c:	rsble	r2, r2, r0, lsl #30
   22650:	svceq	0x0008f1b8
   22654:			; <UNDEFINED> instruction: 0x4632dc5e
   22658:	strtmi	r4, [r8], -r1, lsr #12
   2265c:			; <UNDEFINED> instruction: 0xffa4f7fd
   22660:	tstmi	r8, #43008	; 0xa800
   22664:	blls	b56bac <ftello64@plt+0xb4fc60>
   22668:	cmple	r7, r2, lsl #22
   2266c:	adcsmi	r9, sl, #188416	; 0x2e000
   22670:	blls	b99770 <ftello64@plt+0xb92824>
   22674:	addsmi	r1, r3, #761856	; 0xba000
   22678:	blcs	98718 <ftello64@plt+0x917cc>
   2267c:	streq	lr, [r3, -r2, lsr #23]
   22680:	tstle	r2, r1, lsr #20
   22684:	svceq	0x0000f1b8
   22688:	tstcs	r0, ip, asr #32
   2268c:	addeq	lr, r8, sl, lsl #22
   22690:	mrscs	r9, (UNDEF: 21)
   22694:	ldmib	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22698:	blls	b90e20 <ftello64@plt+0xb89ed4>
   2269c:	andeq	pc, r1, r8, lsl #2
   226a0:	stmdbls	r2!, {r0, r5, r9, fp, ip, pc}
   226a4:	pkhbtmi	r4, r0, sl, lsl #8
   226a8:	bne	ff306f34 <ftello64@plt+0xff2fffe8>
   226ac:	strb	r9, [sp, r2, lsr #6]
   226b0:	bcc	ff560a34 <ftello64@plt+0xff559ae8>
   226b4:	bvc	31ce30 <ftello64@plt+0x315ee4>
   226b8:			; <UNDEFINED> instruction: 0xe659447b
   226bc:	bcc	ff360a40 <ftello64@plt+0xff359af4>
   226c0:	bvc	31ce3c <ftello64@plt+0x315ef0>
   226c4:			; <UNDEFINED> instruction: 0xe653447b
   226c8:	bcc	ff160a4c <ftello64@plt+0xff159b00>
   226cc:	bvc	31ce48 <ftello64@plt+0x315efc>
   226d0:			; <UNDEFINED> instruction: 0xe651447b
   226d4:	bvc	31ce50 <ftello64@plt+0x315f04>
   226d8:	b	1ee0670 <ftello64@plt+0x1ed9724>
   226dc:			; <UNDEFINED> instruction: 0xf8df4601
   226e0:	ldrbtmi	r0, [r8], #-2740	; 0xfffff54c
   226e4:			; <UNDEFINED> instruction: 0xf93af00b
   226e8:	bcc	feb60a6c <ftello64@plt+0xfeb59b20>
   226ec:			; <UNDEFINED> instruction: 0xe643447b
   226f0:	bcc	fea60a74 <ftello64@plt+0xfea59b28>
   226f4:	bvc	31ce70 <ftello64@plt+0x315f24>
   226f8:			; <UNDEFINED> instruction: 0xe63d447b
   226fc:	bcc	fe860a80 <ftello64@plt+0xfe859b34>
   22700:	bvc	31ce7c <ftello64@plt+0x315f30>
   22704:			; <UNDEFINED> instruction: 0xe637447b
   22708:	bcc	fe660a8c <ftello64@plt+0xfe659b40>
   2270c:	bvc	31ce88 <ftello64@plt+0x315f3c>
   22710:			; <UNDEFINED> instruction: 0xe631447b
   22714:	blls	8d0c78 <ftello64@plt+0x8c9d2c>
   22718:	addsmi	r9, r3, #69632	; 0x11000
   2271c:	movwcs	sp, #2060	; 0x80c
   22720:	str	r9, [r4], -r2, lsr #6
   22724:	stmdbcs	r0, {r0, r4, fp, ip, sp, lr}
   22728:			; <UNDEFINED> instruction: 0xe7aed0bb
   2272c:	bcc	1e60ab0 <ftello64@plt+0x1e59b64>
   22730:	bvc	31ceac <ftello64@plt+0x315f60>
   22734:			; <UNDEFINED> instruction: 0xe61f447b
   22738:			; <UNDEFINED> instruction: 0x46214632
   2273c:			; <UNDEFINED> instruction: 0xf7fd4628
   22740:	blls	ae2414 <ftello64@plt+0xadb4c8>
   22744:			; <UNDEFINED> instruction: 0xf0404303
   22748:	blls	b42b40 <ftello64@plt+0xb3bbf4>
   2274c:			; <UNDEFINED> instruction: 0xf43f2b10
   22750:	blcs	48df10 <ftello64@plt+0x486fc4>
   22754:	rschi	pc, pc, r0, asr #32
   22758:	blcs	4941c <ftello64@plt+0x424d0>
   2275c:	rscshi	pc, r7, r0, asr #32
   22760:			; <UNDEFINED> instruction: 0x2321e9dd
   22764:	strmi	r9, [sl], #-2349	; 0xfffff6d3
   22768:	bls	486ff4 <ftello64@plt+0x4800a8>
   2276c:			; <UNDEFINED> instruction: 0x93221a5b
   22770:	sbcsle	r4, r4, #-1610612727	; 0xa0000009
   22774:			; <UNDEFINED> instruction: 0x46214632
   22778:			; <UNDEFINED> instruction: 0xf7fd4628
   2277c:	stmdacs	r0, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   22780:	cfldrdge	mvd15, [r5, #252]	; 0xfc
   22784:	bcc	960b08 <ftello64@plt+0x959bbc>
   22788:	bvc	31cf04 <ftello64@plt+0x315fb8>
   2278c:	strb	r4, [pc, #1147]!	; 22c0f <ftello64@plt+0x1bcc3>
   22790:	beq	760b14 <ftello64@plt+0x759bc8>
   22794:	ldrbtmi	r9, [r8], #-3851	; 0xfffff0f5
   22798:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   2279c:	subhi	pc, r4, sp, asr #17
   227a0:	subhi	pc, r0, sp, asr #17
   227a4:			; <UNDEFINED> instruction: 0xf8daf00b
   227a8:	movwls	r9, #64270	; 0xfb0e
   227ac:	bcc	160b30 <ftello64@plt+0x159be4>
   227b0:	str	r4, [sp, #1147]	; 0x47b
   227b4:	beq	fe45e020 <ftello64@plt+0xfe4570d4>
   227b8:			; <UNDEFINED> instruction: 0xf89ef00b
   227bc:			; <UNDEFINED> instruction: 0x2321e9dd
   227c0:	strmi	r9, [sl], #-2349	; 0xfffff6d3
   227c4:	eorls	r1, r1, #372736	; 0x5b000
   227c8:	str	r9, [r5, r2, lsr #6]!
   227cc:	beq	45e038 <ftello64@plt+0x4570ec>
   227d0:			; <UNDEFINED> instruction: 0xf892f00b
   227d4:			; <UNDEFINED> instruction: 0x46214632
   227d8:			; <UNDEFINED> instruction: 0xf7fd4628
   227dc:	blls	ae2378 <ftello64@plt+0xadb42c>
   227e0:	cmnle	r5, r3, lsl #6
   227e4:	blcs	44949c <ftello64@plt+0x442550>
   227e8:	strtmi	sp, [r8], -ip, ror #2
   227ec:	mrc2	7, 6, pc, cr12, cr13, {7}
   227f0:	movwmi	r9, #15146	; 0x3b2a
   227f4:	blls	b56d7c <ftello64@plt+0xb4fe30>
   227f8:	cmple	r7, r6, lsl #22
   227fc:	bcs	2c90b8 <ftello64@plt+0x2c216c>
   22800:	svcls	0x0021d14e
   22804:	bne	fe45e074 <ftello64@plt+0xfe457128>
   22808:			; <UNDEFINED> instruction: 0xf7e34638
   2280c:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
   22810:	blls	8d6d18 <ftello64@plt+0x8cfdcc>
   22814:			; <UNDEFINED> instruction: 0x46214632
   22818:	blcc	2b40c0 <ftello64@plt+0x2ad174>
   2281c:			; <UNDEFINED> instruction: 0x9322370a
   22820:			; <UNDEFINED> instruction: 0xf7fd9721
   22824:	blls	ae2330 <ftello64@plt+0xadb3e4>
   22828:			; <UNDEFINED> instruction: 0xd12d2b02
   2282c:	movwmi	r9, #15148	; 0x3b2c
   22830:	strtmi	sp, [r8], -r4, lsr #2
   22834:	mrc2	7, 5, pc, cr8, cr13, {7}
   22838:	blls	ac90f0 <ftello64@plt+0xac21a4>
   2283c:	tstle	r7, r4, lsl #20
   22840:	tstmi	r3, #192512	; 0x2f000
   22844:	tstle	sp, r3, lsl #6
   22848:	stmdbls	r1!, {r0, r3, r8, r9, fp, ip, pc}
   2284c:	tstlt	fp, sp, lsr #20
   22850:			; <UNDEFINED> instruction: 0x4798981b
   22854:	stmdbls	r1!, {r0, r2, r3, r5, r9, fp, ip, pc}
   22858:	ldrmi	r9, [r1], #-2850	; 0xfffff4de
   2285c:	bne	fe706ce8 <ftello64@plt+0xfe6ffd9c>
   22860:	ldrb	r9, [r9, -r2, lsr #6]
   22864:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   22868:	bvc	31cfe4 <ftello64@plt+0x316098>
   2286c:	ldrb	r4, [pc, #-1147]!	; 223f9 <ftello64@plt+0x1b4ad>
   22870:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   22874:	bvc	31cff0 <ftello64@plt+0x3160a4>
   22878:	ldrb	r4, [r9, #-1147]!	; 0xfffffb85
   2287c:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   22880:	bvc	31cffc <ftello64@plt+0x3160b0>
   22884:	ldrb	r4, [r3, #-1147]!	; 0xfffffb85
   22888:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2288c:	bvc	31d008 <ftello64@plt+0x3160bc>
   22890:	strb	r4, [sp, #-1147]!	; 0xfffffb85
   22894:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22898:	bvc	31d014 <ftello64@plt+0x3160c8>
   2289c:	strb	r4, [r7, #-1147]!	; 0xfffffb85
   228a0:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228a4:	bvc	31d020 <ftello64@plt+0x3160d4>
   228a8:	strb	r4, [r1, #-1147]!	; 0xfffffb85
   228ac:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228b0:	bvc	31d02c <ftello64@plt+0x3160e0>
   228b4:	ldrb	r4, [fp, #-1147]	; 0xfffffb85
   228b8:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228bc:	bvc	31d038 <ftello64@plt+0x3160ec>
   228c0:	ldrb	r4, [r5, #-1147]	; 0xfffffb85
   228c4:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228c8:	bvc	31d044 <ftello64@plt+0x3160f8>
   228cc:	strb	r4, [pc, #-1147]	; 22459 <ftello64@plt+0x1b50d>
   228d0:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228d4:	bvc	31d050 <ftello64@plt+0x316104>
   228d8:	strb	r4, [r9, #-1147]	; 0xfffffb85
   228dc:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228e0:			; <UNDEFINED> instruction: 0xe7694478
   228e4:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   228e8:	bvc	31d064 <ftello64@plt+0x316118>
   228ec:	ldr	r4, [pc, #-1147]!	; 22479 <ftello64@plt+0x1b52d>
   228f0:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   228f4:	bvc	31d070 <ftello64@plt+0x316124>
   228f8:	ldr	r4, [r9, #-1147]!	; 0xfffffb85
   228fc:			; <UNDEFINED> instruction: 0x46389b1a
   22900:			; <UNDEFINED> instruction: 0xf103920d
   22904:			; <UNDEFINED> instruction: 0xf7e301e0
   22908:	bls	39d770 <ftello64@plt+0x396824>
   2290c:	bllt	83431c <ftello64@plt+0x82d3d0>
   22910:	strcc	r9, [fp, -r2, lsr #22]
   22914:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22918:	blcc	3085a4 <ftello64@plt+0x301658>
   2291c:	strb	r9, [r6, #802]!	; 0x322
   22920:	movwcs	r9, #2574	; 0xa0e
   22924:	tstls	r1, #16, 6	; 0x40000000
   22928:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2292c:	bvc	31d0a8 <ftello64@plt+0x31615c>
   22930:	andls	r4, pc, #2063597568	; 0x7b000000
   22934:			; <UNDEFINED> instruction: 0xf8dfe4cc
   22938:	ldmib	sp, {r3, r4, r5, r7, fp, ip, sp}^
   2293c:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   22940:			; <UNDEFINED> instruction: 0xf8dfe516
   22944:	ldmib	sp, {r4, r5, r7, fp, ip, sp}^
   22948:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   2294c:			; <UNDEFINED> instruction: 0xf8dfe510
   22950:	ldmib	sp, {r3, r5, r7, fp, ip, sp}^
   22954:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   22958:	blls	6dbd88 <ftello64@plt+0x6d4e3c>
   2295c:			; <UNDEFINED> instruction: 0xf1034638
   22960:			; <UNDEFINED> instruction: 0xf7e301ec
   22964:	strmi	lr, [r0], sl, ror #22
   22968:			; <UNDEFINED> instruction: 0xf0402800
   2296c:	blls	8c4310 <ftello64@plt+0x8bd3c4>
   22970:			; <UNDEFINED> instruction: 0xf04f370b
   22974:	strls	r0, [r1, -r1, lsl #20]!
   22978:			; <UNDEFINED> instruction: 0x93223b0b
   2297c:			; <UNDEFINED> instruction: 0xf8dfe5b7
   22980:	ldmib	sp, {r2, r3, r4, r5, r6, fp, ip, sp}^
   22984:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   22988:			; <UNDEFINED> instruction: 0x4628e4f2
   2298c:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   22990:	movwmi	r9, #15146	; 0x3b2a
   22994:	blls	b56edc <ftello64@plt+0xb4ff90>
   22998:	andle	r2, sp, r0, lsl fp
   2299c:	stmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   229a0:	bvc	31d11c <ftello64@plt+0x3161d0>
   229a4:			; <UNDEFINED> instruction: 0xf7ff447c
   229a8:			; <UNDEFINED> instruction: 0xf8dfbaa1
   229ac:	ldmib	sp, {r3, r4, r6, fp, lr}^
   229b0:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   229b4:	blt	fe6e09b8 <ftello64@plt+0xfe6d9a6c>
   229b8:			; <UNDEFINED> instruction: 0xf7fd4628
   229bc:	blls	ae2198 <ftello64@plt+0xadb24c>
   229c0:			; <UNDEFINED> instruction: 0xf0404303
   229c4:	blls	b43ffc <ftello64@plt+0xb3d0b0>
   229c8:			; <UNDEFINED> instruction: 0xf0402b06
   229cc:	bls	b83fdc <ftello64@plt+0xb7d090>
   229d0:			; <UNDEFINED> instruction: 0xf0402a0b
   229d4:			; <UNDEFINED> instruction: 0xf8dd8501
   229d8:			; <UNDEFINED> instruction: 0xf8df8084
   229dc:	ldrbtmi	r1, [r9], #-2092	; 0xfffff7d4
   229e0:			; <UNDEFINED> instruction: 0xf5014640
   229e4:			; <UNDEFINED> instruction: 0xf7e37188
   229e8:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
   229ec:	strbthi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
   229f0:			; <UNDEFINED> instruction: 0xf1089b22
   229f4:	ldrtmi	r0, [r2], -fp
   229f8:	strtmi	r9, [r1], -r1, lsr #32
   229fc:	blcc	2f42a4 <ftello64@plt+0x2ed358>
   22a00:			; <UNDEFINED> instruction: 0xf7fd9322
   22a04:	blls	ae2150 <ftello64@plt+0xadb204>
   22a08:	tstls	r6, #2048	; 0x800
   22a0c:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   22a10:	movwmi	r9, #15148	; 0x3b2c
   22a14:	strbhi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
   22a18:			; <UNDEFINED> instruction: 0xf7fd4628
   22a1c:	blls	ae2138 <ftello64@plt+0xadb1ec>
   22a20:			; <UNDEFINED> instruction: 0xd1214303
   22a24:	blcs	4496dc <ftello64@plt+0x442790>
   22a28:			; <UNDEFINED> instruction: 0xf8dfd00d
   22a2c:	ldmib	sp, {r5, r6, r7, r8, r9, sl, lr}^
   22a30:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22a34:	blt	16e0a38 <ftello64@plt+0x16d9aec>
   22a38:			; <UNDEFINED> instruction: 0x47d4f8df
   22a3c:	bvc	31d1b8 <ftello64@plt+0x31626c>
   22a40:			; <UNDEFINED> instruction: 0xf7ff447c
   22a44:			; <UNDEFINED> instruction: 0x4628ba53
   22a48:	stc2	7, cr15, [lr, #1012]!	; 0x3f4
   22a4c:	movwmi	r9, #15146	; 0x3b2a
   22a50:	blls	b56edc <ftello64@plt+0xb4ff90>
   22a54:	tstls	r7, #16, 22	; 0x4000
   22a58:			; <UNDEFINED> instruction: 0xf8dfd00d
   22a5c:	ldmib	sp, {r3, r4, r5, r7, r8, r9, sl, lr}^
   22a60:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22a64:	blt	10e0a68 <ftello64@plt+0x10d9b1c>
   22a68:	sbfxmi	pc, pc, #17, #13
   22a6c:	bvc	31d1e8 <ftello64@plt+0x31629c>
   22a70:			; <UNDEFINED> instruction: 0xf7ff447c
   22a74:			; <UNDEFINED> instruction: 0x4628ba3b
   22a78:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
   22a7c:	movwmi	r9, #15146	; 0x3b2a
   22a80:	blls	b56ef8 <ftello64@plt+0xb4ffac>
   22a84:	andle	r2, sp, r6, lsl #22
   22a88:			; <UNDEFINED> instruction: 0x4790f8df
   22a8c:	bvc	31d208 <ftello64@plt+0x3162bc>
   22a90:			; <UNDEFINED> instruction: 0xf7ff447c
   22a94:			; <UNDEFINED> instruction: 0xf8dfba2b
   22a98:	ldmib	sp, {r3, r7, r8, r9, sl, lr}^
   22a9c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22aa0:	blt	960aa4 <ftello64@plt+0x959b58>
   22aa4:	bcs	2c9360 <ftello64@plt+0x2c2414>
   22aa8:	bcs	296b80 <ftello64@plt+0x28fc34>
   22aac:			; <UNDEFINED> instruction: 0xf8dfd00d
   22ab0:	ldmib	sp, {r2, r4, r5, r6, r8, r9, sl, lr}^
   22ab4:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22ab8:	blt	660abc <ftello64@plt+0x659b70>
   22abc:			; <UNDEFINED> instruction: 0x4768f8df
   22ac0:	bvc	31d23c <ftello64@plt+0x3162f0>
   22ac4:			; <UNDEFINED> instruction: 0xf7ff447c
   22ac8:			; <UNDEFINED> instruction: 0xf8ddba11
   22acc:			; <UNDEFINED> instruction: 0xf8df8084
   22ad0:	ldrbtmi	r1, [r9], #-1884	; 0xfffff8a4
   22ad4:	asrscc	r4, r0, #12
   22ad8:	b	febe0a6c <ftello64@plt+0xfebd9b20>
   22adc:			; <UNDEFINED> instruction: 0xf0402800
   22ae0:	blls	8c3d04 <ftello64@plt+0x8bcdb8>
   22ae4:	andeq	pc, r9, r8, lsl #2
   22ae8:	eorls	r4, r1, r2, lsr r6
   22aec:	strtmi	r4, [r8], -r1, lsr #12
   22af0:			; <UNDEFINED> instruction: 0x93223b09
   22af4:	ldc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
   22af8:	movwmi	r9, #15146	; 0x3b2a
   22afc:	ldrbthi	pc, [r2], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   22b00:	blcs	4497b8 <ftello64@plt+0x44286c>
   22b04:			; <UNDEFINED> instruction: 0xf8dfd017
   22b08:	ldmib	sp, {r3, r5, r8, r9, sl, lr}^
   22b0c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22b10:	stmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22b14:	ldrdhi	pc, [r4], sp
   22b18:			; <UNDEFINED> instruction: 0x1718f8df
   22b1c:			; <UNDEFINED> instruction: 0x46404479
   22b20:			; <UNDEFINED> instruction: 0xf7e331a4
   22b24:	lslslt	lr, sl, #21
   22b28:			; <UNDEFINED> instruction: 0x470cf8df
   22b2c:	bvc	31d2a8 <ftello64@plt+0x31635c>
   22b30:			; <UNDEFINED> instruction: 0xf7ff447c
   22b34:			; <UNDEFINED> instruction: 0x4628b9db
   22b38:	ldc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
   22b3c:	movwmi	r9, #15146	; 0x3b2a
   22b40:	blls	b570a0 <ftello64@plt+0xb50154>
   22b44:	eorle	r2, r0, r0, lsl fp
   22b48:	usatmi	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   22b4c:	bvc	31d2c8 <ftello64@plt+0x31637c>
   22b50:			; <UNDEFINED> instruction: 0xf7ff447c
   22b54:	blls	8d1288 <ftello64@plt+0x8ca33c>
   22b58:	andeq	pc, sl, r8, lsl #2
   22b5c:	eorls	r4, r1, r2, lsr r6
   22b60:	strtmi	r4, [r8], -r1, lsr #12
   22b64:			; <UNDEFINED> instruction: 0x93223b0a
   22b68:	ldc2	7, cr15, [lr, #-1012]	; 0xfffffc0c
   22b6c:	movwmi	r9, #15146	; 0x3b2a
   22b70:	ldrbhi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   22b74:	blcs	44982c <ftello64@plt+0x4428e0>
   22b78:	strbhi	pc, [r0], #-0	; <UNPREDICTABLE>
   22b7c:			; <UNDEFINED> instruction: 0x46c0f8df
   22b80:	bvc	31d2fc <ftello64@plt+0x3163b0>
   22b84:			; <UNDEFINED> instruction: 0xf7ff447c
   22b88:			; <UNDEFINED> instruction: 0x4628b9b1
   22b8c:	stc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
   22b90:	movwmi	r9, #15146	; 0x3b2a
   22b94:	strhi	pc, [r8], #-64	; 0xffffffc0
   22b98:	blcs	1c9850 <ftello64@plt+0x1c2904>
   22b9c:	mvnshi	pc, #64	; 0x40
   22ba0:	bcs	28945c <ftello64@plt+0x282510>
   22ba4:	mvnshi	pc, #64	; 0x40
   22ba8:	ldrdhi	pc, [r4], sp
   22bac:			; <UNDEFINED> instruction: 0x1694f8df
   22bb0:			; <UNDEFINED> instruction: 0x46404479
   22bb4:			; <UNDEFINED> instruction: 0xf7e331bc
   22bb8:	stmdacs	r0, {r6, r9, fp, sp, lr, pc}
   22bbc:	mvnhi	pc, #64	; 0x40
   22bc0:			; <UNDEFINED> instruction: 0xf1089b22
   22bc4:	ldrtmi	r0, [r2], -r9
   22bc8:	strtmi	r9, [r1], -r1, lsr #32
   22bcc:	blcc	274474 <ftello64@plt+0x26d528>
   22bd0:			; <UNDEFINED> instruction: 0xf7fd9322
   22bd4:	blls	ae1f80 <ftello64@plt+0xadb034>
   22bd8:			; <UNDEFINED> instruction: 0xd1264303
   22bdc:	blcs	449894 <ftello64@plt+0x442948>
   22be0:			; <UNDEFINED> instruction: 0xf8dfd00d
   22be4:	ldmib	sp, {r2, r5, r6, r9, sl, lr}^
   22be8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22bec:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22bf0:			; <UNDEFINED> instruction: 0x4658f8df
   22bf4:	bvc	31d370 <ftello64@plt+0x316424>
   22bf8:			; <UNDEFINED> instruction: 0xf7ff447c
   22bfc:			; <UNDEFINED> instruction: 0x4628b977
   22c00:	ldc2l	7, cr15, [r2], {253}	; 0xfd
   22c04:	movwmi	r9, #15146	; 0x3b2a
   22c08:	blls	b57194 <ftello64@plt+0xb50248>
   22c0c:	cmple	r7, r4, lsl #22
   22c10:	ldrsbthi	pc, [r4], sp	; <UNPREDICTABLE>
   22c14:	movweq	pc, #33192	; 0x81a8	; <UNPREDICTABLE>
   22c18:	stmdble	sp, {r0, r1, r3, r8, r9, fp, sp}
   22c1c:			; <UNDEFINED> instruction: 0x4630f8df
   22c20:	bvc	31d39c <ftello64@plt+0x316450>
   22c24:			; <UNDEFINED> instruction: 0xf7ff447c
   22c28:			; <UNDEFINED> instruction: 0xf8dfb961
   22c2c:	ldmib	sp, {r3, r5, r9, sl, lr}^
   22c30:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22c34:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22c38:	ldrdlt	pc, [r4], sp
   22c3c:	beq	ff45f078 <ftello64@plt+0xff45812c>
   22c40:			; <UNDEFINED> instruction: 0x46422314
   22c44:			; <UNDEFINED> instruction: 0x46594650
   22c48:			; <UNDEFINED> instruction: 0xf7e344c3
   22c4c:	blls	8dd87c <ftello64@plt+0x8d6930>
   22c50:			; <UNDEFINED> instruction: 0x46214632
   22c54:	bl	fe8f44fc <ftello64@plt+0xfe8ed5b0>
   22c58:	stmib	sp, {r3, r8, r9}^
   22c5c:			; <UNDEFINED> instruction: 0xf7fdb321
   22c60:	blls	ae1ef4 <ftello64@plt+0xadafa8>
   22c64:			; <UNDEFINED> instruction: 0xf0404318
   22c68:	blls	b43a8c <ftello64@plt+0xb3cb40>
   22c6c:			; <UNDEFINED> instruction: 0xf0402b02
   22c70:	pushls	{r0, r2, r3, r4, r5, r6, r8, r9, pc}
   22c74:	ldmib	sp, {r0, r4, r7, r8, r9, ip, sp, pc}^
   22c78:	svcls	0x000d3221
   22c7c:	stmdbcc	r1, {r2, r3, r4, r7, r9, sl, lr}
   22c80:			; <UNDEFINED> instruction: 0x93213301
   22c84:	mulgt	r0, ip, r8
   22c88:			; <UNDEFINED> instruction: 0x912d3a01
   22c8c:	andcs	lr, r0, ip, asr #20
   22c90:	stmdbcs	r0, {r1, r5, r9, ip, pc}
   22c94:			; <UNDEFINED> instruction: 0x970dd1f2
   22c98:			; <UNDEFINED> instruction: 0x46074632
   22c9c:	strtmi	r4, [r8], -r1, lsr #12
   22ca0:	stc2	7, cr15, [r2], {253}	; 0xfd
   22ca4:	movwmi	r9, #15146	; 0x3b2a
   22ca8:	sbchi	pc, r1, r0, asr #32
   22cac:	blcs	449964 <ftello64@plt+0x442a18>
   22cb0:			; <UNDEFINED> instruction: 0xf8dfd01b
   22cb4:	ldmib	sp, {r2, r5, r7, r8, sl, lr}^
   22cb8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22cbc:	ldmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22cc0:	ldrmi	pc, [r8, #2271]	; 0x8df
   22cc4:	bvc	31d440 <ftello64@plt+0x3164f4>
   22cc8:			; <UNDEFINED> instruction: 0xf7ff447c
   22ccc:			; <UNDEFINED> instruction: 0xf8dfb90f
   22cd0:	ldmib	sp, {r4, r7, r8, sl, lr}^
   22cd4:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22cd8:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22cdc:	strmi	pc, [r4, #2271]	; 0x8df
   22ce0:	bvc	31d45c <ftello64@plt+0x316510>
   22ce4:			; <UNDEFINED> instruction: 0xf7ff447c
   22ce8:	strtmi	fp, [r8], -r1, lsl #18
   22cec:	mrrc2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   22cf0:	movwmi	r9, #15146	; 0x3b2a
   22cf4:	teqhi	r4, #64	; 0x40	; <UNPREDICTABLE>
   22cf8:	blcs	1c99b0 <ftello64@plt+0x1c2a64>
   22cfc:	msrhi	CPSR_fx, #64	; 0x40
   22d00:	bcs	2895bc <ftello64@plt+0x282670>
   22d04:	nophi	{64}	; 0x40
   22d08:	ldrdlt	pc, [r4], sp
   22d0c:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   22d10:			; <UNDEFINED> instruction: 0x46584479
   22d14:			; <UNDEFINED> instruction: 0xf7e331c8
   22d18:	stmdacs	r0, {r4, r7, r8, fp, sp, lr, pc}
   22d1c:	movwhi	pc, #57408	; 0xe040	; <UNPREDICTABLE>
   22d20:			; <UNDEFINED> instruction: 0xf10b9b22
   22d24:	ldrtmi	r0, [r2], -r9
   22d28:	strtmi	r9, [r1], -r1, lsr #32
   22d2c:	blcc	2745d4 <ftello64@plt+0x26d688>
   22d30:			; <UNDEFINED> instruction: 0xf7fd9322
   22d34:	blls	ae1e20 <ftello64@plt+0xadaed4>
   22d38:			; <UNDEFINED> instruction: 0xf0404303
   22d3c:	blls	b43928 <ftello64@plt+0xb3c9dc>
   22d40:			; <UNDEFINED> instruction: 0xf0402b04
   22d44:	blls	b83908 <ftello64@plt+0xb7c9bc>
   22d48:			; <UNDEFINED> instruction: 0xf0402b10
   22d4c:	blls	8838e8 <ftello64@plt+0x87c99c>
   22d50:	stfeqp	f7, [r0], {13}
   22d54:			; <UNDEFINED> instruction: 0xf1039a22
   22d58:	ldmdavs	r8, {r4, r8, r9, fp}
   22d5c:	mnfeqdp	f7, f2
   22d60:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
   22d64:	stmib	sp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   22d68:			; <UNDEFINED> instruction: 0xf04fbe21
   22d6c:	stmia	ip!, {r0, r8, r9, fp}
   22d70:	ldrtmi	r0, [r2], -pc
   22d74:	strtmi	r4, [r8], -r1, lsr #12
   22d78:	ldc2	7, cr15, [r6], {253}	; 0xfd
   22d7c:	movwmi	r9, #15146	; 0x3b2a
   22d80:	sbchi	pc, r4, #64	; 0x40
   22d84:	blcs	149a3c <ftello64@plt+0x142af0>
   22d88:	adcshi	pc, sl, #64	; 0x40
   22d8c:	stmdbcs	r0, {r0, r2, r3, r5, r8, fp, ip, pc}
   22d90:	adcshi	pc, r0, #0
   22d94:	svceq	0x0000f1bb
   22d98:	mvnhi	pc, r0
   22d9c:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   22da0:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   22da4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   22da8:	stc2	0, cr15, [r6, #40]!	; 0x28
   22dac:			; <UNDEFINED> instruction: 0xf7e3982d
   22db0:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
   22db4:	bichi	pc, r9, r0
   22db8:	movwcs	r9, #31009	; 0x7921
   22dbc:	andsls	r9, r0, sp, lsr #20
   22dc0:	blls	907a20 <ftello64@plt+0x900ad4>
   22dc4:	ldrmi	r9, [r3], #-2065	; 0xfffff7ef
   22dc8:	bne	2489d4 <ftello64@plt+0x241a88>
   22dcc:	strmi	r9, [r3], #-3856	; 0xfffff0f0
   22dd0:			; <UNDEFINED> instruction: 0xf8df9816
   22dd4:			; <UNDEFINED> instruction: 0x9323c4a0
   22dd8:	andls	r4, r5, r3, asr r6
   22ddc:	stmdals	r8, {r2, r3, r4, r5, r6, r7, sl, lr}
   22de0:	andhi	pc, r0, sp, asr #17
   22de4:	andsgt	pc, r8, sp, asr #17
   22de8:	stfeqp	f7, [r0], {13}
   22dec:	strmi	r9, [r8], -r4
   22df0:			; <UNDEFINED> instruction: 0xf8cd9917
   22df4:	tstls	r3, r8
   22df8:			; <UNDEFINED> instruction: 0xf7fe4639
   22dfc:	blls	ba1f10 <ftello64@plt+0xb9afc4>
   22e00:			; <UNDEFINED> instruction: 0x46214632
   22e04:	stmib	sp, {r3, r5, r9, sl, lr}^
   22e08:			; <UNDEFINED> instruction: 0xf7fd7321
   22e0c:	blls	ae1d48 <ftello64@plt+0xadadfc>
   22e10:	ldrmi	r4, [r8], r3, lsl #6
   22e14:	blls	b57318 <ftello64@plt+0xb503cc>
   22e18:	andle	r2, pc, r0, lsl fp	; <UNPREDICTABLE>
   22e1c:	ldrbmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   22e20:	bvc	31d59c <ftello64@plt+0x316650>
   22e24:			; <UNDEFINED> instruction: 0xf8cd447c
   22e28:			; <UNDEFINED> instruction: 0xf7ff8038
   22e2c:			; <UNDEFINED> instruction: 0xf8dfb85f
   22e30:	ldmib	sp, {r2, r3, r6, sl, lr}^
   22e34:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22e38:	ldmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22e3c:			; <UNDEFINED> instruction: 0xf7fd4628
   22e40:	blls	ae1d14 <ftello64@plt+0xadadc8>
   22e44:	movwls	r4, #58115	; 0xe303
   22e48:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
   22e4c:	blcs	c9b04 <ftello64@plt+0xc2bb8>
   22e50:	msrhi	SPSR_fsc, r0, asr #32
   22e54:	blcs	89b10 <ftello64@plt+0x82bc4>
   22e58:	msrhi	SPSR_xc, r0, asr #32
   22e5c:	ldmdavc	sl, {r0, r5, r8, r9, fp, ip, pc}
   22e60:			; <UNDEFINED> instruction: 0xf0402a00
   22e64:	stmdals	r2!, {r3, r4, r6, r8, pc}
   22e68:	movwcc	r4, #5682	; 0x1632
   22e6c:			; <UNDEFINED> instruction: 0xf1009321
   22e70:			; <UNDEFINED> instruction: 0x46283cff
   22e74:	addgt	pc, r8, sp, asr #17
   22e78:	blx	fe5e0e76 <ftello64@plt+0xfe5d9f2a>
   22e7c:	movwmi	r9, #15146	; 0x3b2a
   22e80:			; <UNDEFINED> instruction: 0xd1614698
   22e84:	blcs	449b3c <ftello64@plt+0x442bf0>
   22e88:	ldclmi	0, cr13, [sp], #52	; 0x34
   22e8c:	bvc	31d608 <ftello64@plt+0x3166bc>
   22e90:			; <UNDEFINED> instruction: 0xf7ff447c
   22e94:	ldclmi	8, cr11, [fp], #172	; 0xac
   22e98:	ldmib	sp, {r8, r9, sp}^
   22e9c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22ea0:			; <UNDEFINED> instruction: 0xf7ff930e
   22ea4:	strtmi	fp, [r8], -r3, lsr #16
   22ea8:	ldrsbtge	pc, [r4], sp	; <UNPREDICTABLE>
   22eac:	blx	1f60eaa <ftello64@plt+0x1f59f5e>
   22eb0:	stmdacs	r0, {r1, r2, r3, ip, pc}
   22eb4:	msrhi	CPSR_sxc, r0, asr #32
   22eb8:	ldrmi	r9, [sl, #2862]	; 0xb2e
   22ebc:	tsthi	sp, r0, asr #5	; <UNPREDICTABLE>
   22ec0:	bl	feac9770 <ftello64@plt+0xfeac2824>
   22ec4:	ldrmi	r0, [r3], r3, lsl #20
   22ec8:			; <UNDEFINED> instruction: 0xf0402a00
   22ecc:	blls	b432ac <ftello64@plt+0xb3c360>
   22ed0:			; <UNDEFINED> instruction: 0xf0402b06
   22ed4:	bls	b83288 <ftello64@plt+0xb7c33c>
   22ed8:			; <UNDEFINED> instruction: 0xf0402a09
   22edc:			; <UNDEFINED> instruction: 0xf8dd80df
   22ee0:	stmibmi	r9!, {r2, r7, pc}^
   22ee4:			; <UNDEFINED> instruction: 0x46404479
   22ee8:			; <UNDEFINED> instruction: 0xf7e331f8
   22eec:	andls	lr, lr, r6, lsr #17
   22ef0:			; <UNDEFINED> instruction: 0xf0402800
   22ef4:	stmdbls	r2!, {r0, r1, r3, r6, r7, pc}
   22ef8:	svceq	0x0008f1ba
   22efc:	movweq	pc, #37128	; 0x9108	; <UNPREDICTABLE>
   22f00:			; <UNDEFINED> instruction: 0xf1a19321
   22f04:			; <UNDEFINED> instruction: 0x93220309
   22f08:	rschi	pc, r3, r0, asr #6
   22f0c:	andeq	pc, r9, #-2147483606	; 0x8000002a
   22f10:			; <UNDEFINED> instruction: 0xf0c04293
   22f14:	bl	24327c <ftello64@plt+0x23c330>
   22f18:	ldrtmi	r0, [r2], -sl, lsl #6
   22f1c:	beq	2ddda8 <ftello64@plt+0x2d6e5c>
   22f20:	strtmi	r4, [r1], -r8, lsr #12
   22f24:			; <UNDEFINED> instruction: 0xf8cd9321
   22f28:			; <UNDEFINED> instruction: 0xf7fda088
   22f2c:	blls	ae1c28 <ftello64@plt+0xadacdc>
   22f30:	ldrmi	r4, [r8], r3, lsl #6
   22f34:	blls	b573b4 <ftello64@plt+0xb50468>
   22f38:	andle	r2, fp, r4, lsl #22
   22f3c:	ldmib	sp, {r0, r1, r4, r6, r7, sl, fp, lr}^
   22f40:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22f44:	svclt	0x00d2f7fe
   22f48:	ldmib	sp, {r0, r4, r6, r7, sl, fp, lr}^
   22f4c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22f50:	svclt	0x00ccf7fe
   22f54:			; <UNDEFINED> instruction: 0xf7fd4628
   22f58:	blls	ae1bfc <ftello64@plt+0xadacb0>
   22f5c:	movwls	r4, #58115	; 0xe303
   22f60:	blls	b574b0 <ftello64@plt+0xb50564>
   22f64:	andle	r2, fp, r0, lsl fp
   22f68:	ldmib	sp, {r1, r3, r6, r7, sl, fp, lr}^
   22f6c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22f70:	svclt	0x00bcf7fe
   22f74:	ldmib	sp, {r3, r6, r7, sl, fp, lr}^
   22f78:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   22f7c:	svclt	0x00b6f7fe
   22f80:	andcs	r2, sl, r4, lsl #2
   22f84:	ldrsbtge	pc, [r4], sp	; <UNPREDICTABLE>
   22f88:	ldc	7, cr15, [r4], {227}	; 0xe3
   22f8c:	stmdacs	r0, {r0, r4, ip, pc}
   22f90:	adchi	pc, r5, r0
   22f94:			; <UNDEFINED> instruction: 0xf04f9f0d
   22f98:	strbmi	r0, [r3], r0, lsl #16
   22f9c:	svceq	0x0000f1ba
   22fa0:			; <UNDEFINED> instruction: 0xf1b8d072
   22fa4:	mrrcle	15, 0, r0, r7, cr8
   22fa8:			; <UNDEFINED> instruction: 0x46214632
   22fac:			; <UNDEFINED> instruction: 0xf7fd4628
   22fb0:	blls	ae1ba4 <ftello64@plt+0xadac58>
   22fb4:			; <UNDEFINED> instruction: 0xd12f4318
   22fb8:	blcs	c9c70 <ftello64@plt+0xc2d24>
   22fbc:	bls	bd7474 <ftello64@plt+0xbd0528>
   22fc0:	cfstr32le	mvfx4, [r9], #-328	; 0xfffffeb8
   22fc4:	bl	feac9c80 <ftello64@plt+0xfeac2d34>
   22fc8:	addsmi	r0, r3, #536870912	; 0x20000000
   22fcc:	bl	fe8d9064 <ftello64@plt+0xfe8d2118>
   22fd0:	bls	8657e4 <ftello64@plt+0x85e898>
   22fd4:	svceq	0x0000f1b8
   22fd8:	blcs	973e8 <ftello64@plt+0x9049c>
   22fdc:	addhi	pc, r9, r0
   22fe0:	tstcs	r5, r1, lsl r8
   22fe4:	andlt	pc, r0, sp, asr #17
   22fe8:	addeq	lr, r8, r0, lsl #22
   22fec:	ldc	7, cr15, [r0, #-908]!	; 0xfffffc74
   22ff0:	bls	891cf8 <ftello64@plt+0x88adac>
   22ff4:	andeq	pc, r1, r8, lsl #2
   22ff8:	stmdbls	r2!, {r0, r2, r3, r5, r8, r9, fp, ip, pc}
   22ffc:	pkhbtmi	r4, r0, sl, lsl #8
   23000:	bne	ff30788c <ftello64@plt+0xff300940>
   23004:	strb	r9, [r9, r2, lsr #6]
   23008:	ldmib	sp, {r2, r5, r7, sl, fp, lr}^
   2300c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23010:	eorshi	pc, r8, sp, asr #17
   23014:	svclt	0x006af7fe
   23018:	bvc	31d794 <ftello64@plt+0x316848>
   2301c:			; <UNDEFINED> instruction: 0xf7e39810
   23020:	blls	49d028 <ftello64@plt+0x4960dc>
   23024:	ldmdavs	r8, {r0, r4, sl, fp, ip, pc}
   23028:			; <UNDEFINED> instruction: 0xf7e3b128
   2302c:			; <UNDEFINED> instruction: 0xf854ec6e
   23030:	stmdacs	r0, {r2, r8, r9, sl, fp}
   23034:	ldfmid	f5, [sl], {249}	; 0xf9
   23038:	ldrbtmi	r9, [ip], #-2065	; 0xfffff7ef
   2303c:	svc	0x00f0f7e2
   23040:	svclt	0x0057f7fe
   23044:	bvc	31d7c0 <ftello64@plt+0x316874>
   23048:	stcl	7, cr15, [r2, #908]	; 0x38c
   2304c:	ldmmi	r5, {r0, r9, sl, lr}
   23050:			; <UNDEFINED> instruction: 0xf00a4478
   23054:	strb	pc, [r1, r3, lsl #25]!	; <UNPREDICTABLE>
   23058:			; <UNDEFINED> instruction: 0xf1ba970d
   2305c:	bicsle	r0, fp, r0, lsl #30
   23060:			; <UNDEFINED> instruction: 0xf7e2980f
   23064:	bls	55efe4 <ftello64@plt+0x558098>
   23068:	blls	90f498 <ftello64@plt+0x90854c>
   2306c:	blls	47b0c0 <ftello64@plt+0x474174>
   23070:	blls	4c7cf4 <ftello64@plt+0x4c0da8>
   23074:	bls	38f4e8 <ftello64@plt+0x38859c>
   23078:	ldrmi	r9, [sl], #-2848	; 0xfffff4e0
   2307c:	sfmmi	f1, 1, [sl], {13}
   23080:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   23084:	ldclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   23088:	strb	r9, [r9, sp, lsl #14]!
   2308c:	ldmib	sp, {r0, r1, r2, r7, sl, fp, lr}^
   23090:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23094:	eorslt	pc, r8, sp, asr #17
   23098:	svclt	0x0028f7fe
   2309c:	ldmib	sp, {r2, r7, sl, fp, lr}^
   230a0:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   230a4:	eorslt	pc, r8, sp, asr #17
   230a8:	svclt	0x0020f7fe
   230ac:	ldmib	sp, {r0, r7, sl, fp, lr}^
   230b0:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   230b4:			; <UNDEFINED> instruction: 0xf7fe920e
   230b8:	ldclmi	15, cr11, [pc], #-100	; 2305c <ftello64@plt+0x1c110>
   230bc:	bvc	31d838 <ftello64@plt+0x3168ec>
   230c0:			; <UNDEFINED> instruction: 0xf7fe447c
   230c4:	ldclmi	15, cr11, [sp], #-76	; 0xffffffb4
   230c8:	bvc	31d844 <ftello64@plt+0x3168f8>
   230cc:			; <UNDEFINED> instruction: 0xf7fe447c
   230d0:	ldclmi	15, cr11, [fp], #-52	; 0xffffffcc
   230d4:	bvc	31d850 <ftello64@plt+0x316904>
   230d8:			; <UNDEFINED> instruction: 0xf7fe447c
   230dc:	ldmdami	r9!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, pc}^
   230e0:	ldrbtmi	r4, [r8], #-3193	; 0xfffff387
   230e4:	bvc	31d860 <ftello64@plt+0x316914>
   230e8:			; <UNDEFINED> instruction: 0xf00a447c
   230ec:			; <UNDEFINED> instruction: 0xf7fefc37
   230f0:	ldmdavc	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}
   230f4:	addle	r2, r0, r0, lsl #18
   230f8:	ldclmi	7, cr14, [r4], #-456	; 0xfffffe38
   230fc:	bvc	31d878 <ftello64@plt+0x31692c>
   23100:			; <UNDEFINED> instruction: 0xf7fe447c
   23104:	ldclmi	14, cr11, [r2], #-972	; 0xfffffc34
   23108:	bvc	31d884 <ftello64@plt+0x316938>
   2310c:			; <UNDEFINED> instruction: 0xf8cd447c
   23110:			; <UNDEFINED> instruction: 0xf7fe8038
   23114:	stclmi	14, cr11, [pc], #-940	; 22d70 <ftello64@plt+0x1be24>
   23118:	bvc	31d894 <ftello64@plt+0x316948>
   2311c:			; <UNDEFINED> instruction: 0xf7fe447c
   23120:	stclmi	14, cr11, [sp], #-916	; 0xfffffc6c
   23124:	bvc	31d8a0 <ftello64@plt+0x316954>
   23128:			; <UNDEFINED> instruction: 0xf7fe447c
   2312c:	stclmi	14, cr11, [fp], #-892	; 0xfffffc84
   23130:	bvc	31d8ac <ftello64@plt+0x316960>
   23134:			; <UNDEFINED> instruction: 0xf7fe447c
   23138:	stclmi	14, cr11, [r9], #-868	; 0xfffffc9c
   2313c:	bvc	31d8b8 <ftello64@plt+0x31696c>
   23140:			; <UNDEFINED> instruction: 0xf8cd447c
   23144:			; <UNDEFINED> instruction: 0xf7fe8038
   23148:	stmdami	r6!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, pc}^
   2314c:	ldrbtmi	r4, [r8], #-3174	; 0xfffff39a
   23150:	bvc	31d8cc <ftello64@plt+0x316980>
   23154:			; <UNDEFINED> instruction: 0xf00a447c
   23158:			; <UNDEFINED> instruction: 0xf7fefc01
   2315c:	bmi	1912c80 <ftello64@plt+0x190bd34>
   23160:	ldrbtmi	r4, [sl], #-2147	; 0xfffff79d
   23164:			; <UNDEFINED> instruction: 0xf00a4478
   23168:	stmdals	sp!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2316c:	ldmdb	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23170:	rscle	r2, sl, r0, lsl #16
   23174:	bls	b89600 <ftello64@plt+0xb826b4>
   23178:			; <UNDEFINED> instruction: 0xf8cd9010
   2317c:			; <UNDEFINED> instruction: 0xe620b05c
   23180:	strdeq	r6, [r2], -r0
   23184:	andeq	r6, r2, r6, ror r9
   23188:	ldrdeq	r6, [r2], -r4
   2318c:	andeq	r6, r2, r8, asr #5
   23190:	andeq	r6, r2, r4, lsr r3
   23194:	andeq	r6, r2, r6, ror r5
   23198:	andeq	r6, r2, r8, lsl r3
   2319c:	andeq	r6, r2, ip, lsl #6
   231a0:	andeq	r6, r2, r0, lsl #6
   231a4:	strdeq	r6, [r2], -r4
   231a8:	ldrdeq	r6, [r2], -r0
   231ac:	andeq	r6, r2, ip, lsl r2
   231b0:	andeq	r6, r2, r2, lsr #9
   231b4:	andeq	r6, r2, ip, lsl r2
   231b8:	andeq	r6, r2, ip, ror r1
   231bc:	andeq	r6, r2, r0, ror r1
   231c0:	andeq	r6, r2, r4, ror #2
   231c4:	andeq	r6, r2, r8, asr r1
   231c8:	andeq	r6, r2, r0, lsr r1
   231cc:	andeq	r6, r2, r4, lsr #2
   231d0:	andeq	r6, r2, r8, lsl r1
   231d4:	andeq	r6, r2, ip, lsl #2
   231d8:	andeq	r6, r2, r0, lsl #2
   231dc:	strdeq	r6, [r2], -r4
   231e0:	andeq	r6, r2, r8, ror #5
   231e4:	andeq	r6, r2, r0, ror #1
   231e8:	ldrdeq	r6, [r2], -r4
   231ec:	muleq	r2, ip, r0
   231f0:	andeq	r6, r2, sl, rrx
   231f4:	andeq	r6, r2, lr, asr r0
   231f8:	andeq	r6, r2, r2, asr r0
   231fc:	andeq	r6, r2, r2, lsr r0
   23200:	strdeq	r6, [r2], -r0
   23204:	andeq	r6, r2, r2, ror #1
   23208:	andeq	r6, r2, r6, ror #10
   2320c:	andeq	r6, r2, lr, asr #32
   23210:	andeq	r6, r2, r4, asr r0
   23214:	andeq	r6, r2, lr, lsl r0
   23218:	andeq	r6, r2, r0, lsl r0
   2321c:	strdeq	r5, [r2], -r0
   23220:	andeq	r5, r2, r2, ror #31
   23224:	andeq	r5, r2, sl, asr #31
   23228:			; <UNDEFINED> instruction: 0x00025fbc
   2322c:	andeq	r6, r2, r2, ror r4
   23230:	andeq	r5, r2, r2, asr #31
   23234:	andeq	r6, r2, r8, lsr #8
   23238:	andeq	r5, r2, r0, asr pc
   2323c:	andeq	r5, r2, r0, lsl #31
   23240:	andeq	r5, r2, r0, asr #30
   23244:	muleq	r2, r4, r3
   23248:	andeq	r5, r2, r6, ror #29
   2324c:	ldrdeq	r5, [r2], -r8
   23250:	andeq	r5, r2, ip, lsr #29
   23254:	muleq	r2, lr, lr
   23258:	andeq	r5, r2, r6, lsl lr
   2325c:	andeq	r5, r2, r8, lsl #28
   23260:	strdeq	r5, [r2], -sl
   23264:	andeq	r5, r2, ip, ror #27
   23268:	andeq	r6, r2, r4, lsr r2
   2326c:	andeq	ip, r1, ip, lsl #2
   23270:			; <UNDEFINED> instruction: 0x00025fba
   23274:			; <UNDEFINED> instruction: 0xffffd925
   23278:	andeq	r5, r2, ip, asr #24
   2327c:	muleq	r2, sl, ip
   23280:	andeq	r5, r2, r0, ror #23
   23284:	ldrdeq	r5, [r2], -r2
   23288:	andeq	r6, r2, r0, rrx
   2328c:	andeq	r5, r2, lr, lsr #22
   23290:	andeq	r5, r2, r2, lsr #22
   23294:	andeq	r5, r2, r2, lsl #22
   23298:	strdeq	r5, [r2], -r6
   2329c:	andeq	r5, r2, r2, ror #20
   232a0:	strdeq	r5, [r2], -sl
   232a4:	andeq	r5, r2, r8, lsl #24
   232a8:	ldrdeq	r5, [r2], -lr
   232ac:	ldrdeq	r5, [r2], -lr
   232b0:	andeq	r5, r2, lr, asr #19
   232b4:			; <UNDEFINED> instruction: 0x000259be
   232b8:			; <UNDEFINED> instruction: 0x000259b0
   232bc:	andeq	r5, r2, r4, lsr #19
   232c0:	muleq	r2, r8, r9
   232c4:	andeq	r5, r2, r6, asr fp
   232c8:	andeq	r5, r2, r8, lsl #19
   232cc:	andeq	r5, r2, r0, ror r9
   232d0:	andeq	r5, r2, r4, ror #18
   232d4:	andeq	r5, r2, r4, asr r9
   232d8:	andeq	r5, r2, r8, asr #18
   232dc:	andeq	r5, r2, ip, lsr r9
   232e0:	andeq	r5, r2, r0, lsr r9
   232e4:	andeq	r5, r2, r6, asr sl
   232e8:	andeq	r5, r2, r0, asr r9
   232ec:	andeq	fp, r1, r2, lsr sp
   232f0:	strdeq	r5, [r2], -ip
   232f4:	ldmib	sp, {r2, r4, r6, r7, sl, fp, lr}^
   232f8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   232fc:	ldcllt	7, cr15, [r6, #1016]!	; 0x3f8
   23300:	ldmib	sp, {r1, r4, r6, r7, sl, fp, lr}^
   23304:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23308:	ldcllt	7, cr15, [r0, #1016]!	; 0x3f8
   2330c:	ldmib	sp, {r4, r6, r7, sl, fp, lr}^
   23310:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23314:	stcllt	7, cr15, [sl, #1016]!	; 0x3f8
   23318:	ldmib	sp, {r1, r2, r3, r6, r7, sl, fp, lr}^
   2331c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23320:	stcllt	7, cr15, [r4, #1016]!	; 0x3f8
   23324:	ldmib	sp, {r2, r3, r6, r7, sl, fp, lr}^
   23328:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2332c:	ldcllt	7, cr15, [lr, #1016]	; 0x3f8
   23330:	ldmib	sp, {r1, r3, r6, r7, sl, fp, lr}^
   23334:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23338:	ldcllt	7, cr15, [r8, #1016]	; 0x3f8
   2333c:	ldmib	sp, {r3, r6, r7, sl, fp, lr}^
   23340:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23344:	ldcllt	7, cr15, [r2, #1016]	; 0x3f8
   23348:	ldmib	sp, {r1, r2, r6, r7, sl, fp, lr}^
   2334c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23350:	stcllt	7, cr15, [ip, #1016]	; 0x3f8
   23354:	ldmib	sp, {r2, r6, r7, sl, fp, lr}^
   23358:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2335c:	stcllt	7, cr15, [r6, #1016]	; 0x3f8
   23360:	ldmib	sp, {r1, r6, r7, sl, fp, lr}^
   23364:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23368:	stcllt	7, cr15, [r0, #1016]	; 0x3f8
   2336c:	ldmib	sp, {r6, r7, sl, fp, lr}^
   23370:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23374:	ldclt	7, cr15, [sl, #1016]!	; 0x3f8
   23378:	ldmib	sp, {r1, r2, r3, r4, r5, r7, sl, fp, lr}^
   2337c:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23380:	ldclt	7, cr15, [r4, #1016]!	; 0x3f8
   23384:	ldmib	sp, {r2, r3, r4, r5, r7, sl, fp, lr}^
   23388:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2338c:	stclt	7, cr15, [lr, #1016]!	; 0x3f8
   23390:	ldmib	sp, {r1, r3, r4, r5, r7, sl, fp, lr}^
   23394:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   23398:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
   2339c:	ldmib	sp, {r3, r4, r5, r7, sl, fp, lr}^
   233a0:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233a4:	stclt	7, cr15, [r2, #1016]!	; 0x3f8
   233a8:	ldmib	sp, {r1, r2, r4, r5, r7, sl, fp, lr}^
   233ac:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233b0:	ldclt	7, cr15, [ip, #1016]	; 0x3f8
   233b4:	ldmib	sp, {r2, r4, r5, r7, sl, fp, lr}^
   233b8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233bc:	ldclt	7, cr15, [r6, #1016]	; 0x3f8
   233c0:	ldmib	sp, {r1, r4, r5, r7, sl, fp, lr}^
   233c4:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233c8:	ldclt	7, cr15, [r0, #1016]	; 0x3f8
   233cc:	ldmib	sp, {r4, r5, r7, sl, fp, lr}^
   233d0:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233d4:	stclt	7, cr15, [sl, #1016]	; 0x3f8
   233d8:	ldmib	sp, {r1, r2, r3, r5, r7, sl, fp, lr}^
   233dc:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233e0:	stclt	7, cr15, [r4, #1016]	; 0x3f8
   233e4:	ldmib	sp, {r2, r3, r5, r7, sl, fp, lr}^
   233e8:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233ec:	ldcllt	7, cr15, [lr, #-1016]!	; 0xfffffc08
   233f0:	ldmib	sp, {r1, r3, r5, r7, sl, fp, lr}^
   233f4:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   233f8:	ldcllt	7, cr15, [r8, #-1016]!	; 0xfffffc08
   233fc:			; <UNDEFINED> instruction: 0xf7fd4628
   23400:	blls	ae1754 <ftello64@plt+0xada808>
   23404:	cmple	ip, r3, lsl #6
   23408:	blcs	14a0c0 <ftello64@plt+0x143174>
   2340c:			; <UNDEFINED> instruction: 0xf8ddd143
   23410:			; <UNDEFINED> instruction: 0xf1a880b4
   23414:	blcs	32403c <ftello64@plt+0x31d0f0>
   23418:			; <UNDEFINED> instruction: 0x4ca1d90b
   2341c:	bvc	31db98 <ftello64@plt+0x316c4c>
   23420:			; <UNDEFINED> instruction: 0xf7fe447c
   23424:	ldcmi	13, cr11, [pc], {99}	; 0x63
   23428:	bvc	31dba4 <ftello64@plt+0x316c58>
   2342c:			; <UNDEFINED> instruction: 0xf7fe447c
   23430:			; <UNDEFINED> instruction: 0xf8ddbd5d
   23434:			; <UNDEFINED> instruction: 0xf10db084
   23438:	tstcs	r4, #208, 20	; 0xd0000
   2343c:	ldrbmi	r4, [r0], -r2, asr #12
   23440:	strbmi	r4, [r3], #1625	; 0x659
   23444:	svc	0x000cf7e2
   23448:	ldrtmi	r9, [r2], -r2, lsr #22
   2344c:	strtmi	r4, [r8], -r1, lsr #12
   23450:	movweq	lr, #35747	; 0x8ba3
   23454:			; <UNDEFINED> instruction: 0xb321e9cd
   23458:			; <UNDEFINED> instruction: 0xf8a6f7fd
   2345c:	b	144a10c <ftello64@plt+0x14431c0>
   23460:	teqle	r0, r3, lsl #22
   23464:	blcs	ca11c <ftello64@plt+0xc31d0>
   23468:	pushls	{r0, r1, r2, r5, r8, ip, lr, pc}
   2346c:	blls	88fc58 <ftello64@plt+0x888d0c>
   23470:	bls	8b4dd8 <ftello64@plt+0x8ade8c>
   23474:	ldrmi	r9, [ip], sp, lsl #30
   23478:	movwcc	r3, #6401	; 0x1901
   2347c:			; <UNDEFINED> instruction: 0xf89c9321
   23480:	bcc	93488 <ftello64@plt+0x8c53c>
   23484:	b	1347940 <ftello64@plt+0x13409f4>
   23488:	eorls	r2, r2, #0
   2348c:	mvnsle	r2, r0, lsl #18
   23490:	strmi	r9, [r7], -sp, lsl #14
   23494:	cfstrsmi	mvf14, [r4], {109}	; 0x6d
   23498:	bvc	31dc14 <ftello64@plt+0x316cc8>
   2349c:			; <UNDEFINED> instruction: 0xf7fe447c
   234a0:	stcmi	13, cr11, [r2], {37}	; 0x25
   234a4:	bvc	31dc20 <ftello64@plt+0x316cd4>
   234a8:			; <UNDEFINED> instruction: 0xf7fe447c
   234ac:	stcmi	13, cr11, [r0], {31}
   234b0:	bvc	31dc2c <ftello64@plt+0x316ce0>
   234b4:			; <UNDEFINED> instruction: 0xf7fe447c
   234b8:	ldclmi	13, cr11, [lr], #-100	; 0xffffff9c
   234bc:	bvc	31dc38 <ftello64@plt+0x316cec>
   234c0:			; <UNDEFINED> instruction: 0xf7fe447c
   234c4:	ldclmi	13, cr11, [ip], #-76	; 0xffffffb4
   234c8:	bvc	31dc44 <ftello64@plt+0x316cf8>
   234cc:			; <UNDEFINED> instruction: 0xf7fe447c
   234d0:	ldclmi	13, cr11, [sl], #-52	; 0xffffffcc
   234d4:	bvc	31dc50 <ftello64@plt+0x316d04>
   234d8:			; <UNDEFINED> instruction: 0xf7fe447c
   234dc:	ldclmi	13, cr11, [r8], #-28	; 0xffffffe4
   234e0:	bvc	31dc5c <ftello64@plt+0x316d10>
   234e4:			; <UNDEFINED> instruction: 0xf7fe447c
   234e8:	bge	9128f4 <ftello64@plt+0x90b9a8>
   234ec:			; <UNDEFINED> instruction: 0xf94af7fd
   234f0:	cmnlt	r0, pc
   234f4:			; <UNDEFINED> instruction: 0xf8cd9b23
   234f8:	eorls	r8, r1, r0, asr r0
   234fc:			; <UNDEFINED> instruction: 0x93209011
   23500:	stcllt	7, cr15, [r2], #1016	; 0x3f8
   23504:	blls	508148 <ftello64@plt+0x5011fc>
   23508:	blge	848154 <ftello64@plt+0x841208>
   2350c:			; <UNDEFINED> instruction: 0xf7fe9314
   23510:	blls	412884 <ftello64@plt+0x40b938>
   23514:	ldmib	sp, {r0, r1, r3, r5, r6, sl, fp, lr}^
   23518:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2351c:			; <UNDEFINED> instruction: 0xf7fe9310
   23520:	stclmi	12, cr11, [r9], #-916	; 0xfffffc6c
   23524:	bvc	31dca0 <ftello64@plt+0x316d54>
   23528:			; <UNDEFINED> instruction: 0xf8cd447c
   2352c:			; <UNDEFINED> instruction: 0xf7fe803c
   23530:	stclmi	12, cr11, [r6], #-884	; 0xfffffc8c
   23534:	bvc	31dcb0 <ftello64@plt+0x316d64>
   23538:			; <UNDEFINED> instruction: 0xf8cd447c
   2353c:			; <UNDEFINED> instruction: 0xf7feb03c
   23540:	stclmi	12, cr11, [r3], #-852	; 0xfffffcac
   23544:	ldmib	sp, {r8, r9, sp}^
   23548:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2354c:			; <UNDEFINED> instruction: 0xf7fe930f
   23550:	stclmi	12, cr11, [r0], #-820	; 0xfffffccc
   23554:	ldmib	sp, {r8, r9, sp}^
   23558:	ldrbtmi	r7, [ip], #-2571	; 0xfffff5f5
   2355c:			; <UNDEFINED> instruction: 0xf7fe930f
   23560:	movwcs	fp, #3269	; 0xcc5
   23564:	blls	3c81b0 <ftello64@plt+0x3c1264>
   23568:	bvc	31dce4 <ftello64@plt+0x316d98>
   2356c:	movwcs	r9, #4879	; 0x130f
   23570:	blmi	16881b8 <ftello64@plt+0x168126c>
   23574:			; <UNDEFINED> instruction: 0xf7fe447b
   23578:	blls	45302c <ftello64@plt+0x44c0e0>
   2357c:	svcls	0x000b4857
   23580:	ldrbtmi	r9, [r8], #-776	; 0xfffffcf8
   23584:			; <UNDEFINED> instruction: 0xf8dd2300
   23588:			; <UNDEFINED> instruction: 0x461ca030
   2358c:			; <UNDEFINED> instruction: 0xf00a9310
   23590:	blls	261d2c <ftello64@plt+0x25ade0>
   23594:			; <UNDEFINED> instruction: 0xf7fe940e
   23598:	bmi	149300c <ftello64@plt+0x148c0c0>
   2359c:	ldrbtmi	r4, [sl], #-2129	; 0xfffff7af
   235a0:			; <UNDEFINED> instruction: 0xf00a4478
   235a4:	stmdals	sp!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   235a8:	svc	0x0032f7e2
   235ac:	stmdacs	r0, {r1, r2, r3, ip, pc}
   235b0:	stmdals	r1!, {r0, r1, r5, r6, r7, ip, lr, pc}
   235b4:	blne	d1febc <ftello64@plt+0xd18f70>
   235b8:			; <UNDEFINED> instruction: 0xf7fe9a2d
   235bc:	bmi	12d2f2c <ftello64@plt+0x12cbfe0>
   235c0:	ldrbtmi	r4, [sl], #-2122	; 0xfffff7b6
   235c4:			; <UNDEFINED> instruction: 0xf00a4478
   235c8:	stmdals	sp!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   235cc:	svc	0x0020f7e2
   235d0:	stmdacs	r0, {r1, r2, r3, ip, pc}
   235d4:	tstcs	r0, #209	; 0xd1
   235d8:	bls	b89664 <ftello64@plt+0xb82718>
   235dc:			; <UNDEFINED> instruction: 0xf04f461f
   235e0:			; <UNDEFINED> instruction: 0xf7fe0b07
   235e4:	bls	552f04 <ftello64@plt+0x54bfb8>
   235e8:	eorslt	pc, r4, sp, asr #17
   235ec:	blls	90fa1c <ftello64@plt+0x908ad0>
   235f0:	stmdals	lr, {r0, r1, r4, sp, lr}
   235f4:	ldc	7, cr15, [r4, #-904]	; 0xfffffc78
   235f8:			; <UNDEFINED> instruction: 0xf7e29816
   235fc:	blls	65ea4c <ftello64@plt+0x657b00>
   23600:	bls	40fa34 <ftello64@plt+0x408ae8>
   23604:	blls	4bb674 <ftello64@plt+0x4b4728>
   23608:	bls	38fa7c <ftello64@plt+0x388b30>
   2360c:	ldrmi	r9, [sl], #-2848	; 0xfffff4e0
   23610:	lfmmi	f1, 1, [r7], #-52	; 0xffffffcc
   23614:	ldrbtmi	r9, [ip], #-2589	; 0xfffff5e3
   23618:	blt	1c61618 <ftello64@plt+0x1c5a6cc>
   2361c:	ldmib	sp, {r1, r2, r3, r8, r9, fp, ip, pc}^
   23620:	movwls	r7, #64011	; 0xfa0b
   23624:	tstls	r0, #67108864	; 0x4000000
   23628:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   2362c:	mrclt	7, 2, APSR_nzcv, cr0, cr14, {7}
   23630:	ldmib	sp, {r0, r4, r5, r8, r9, fp, lr}^
   23634:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   23638:	mrclt	7, 4, APSR_nzcv, cr10, cr14, {7}
   2363c:	ldmib	sp, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   23640:	ldrbtmi	r7, [fp], #-2571	; 0xfffff5f5
   23644:	mrclt	7, 4, APSR_nzcv, cr4, cr14, {7}
   23648:	andeq	r5, r2, sl, lsr #15
   2364c:	muleq	r2, lr, r7
   23650:	muleq	r2, r2, r7
   23654:			; <UNDEFINED> instruction: 0x000257b2
   23658:	andeq	r5, r2, r6, lsr #15
   2365c:	muleq	r2, sl, r7
   23660:	andeq	r5, r2, lr, lsl #15
   23664:	andeq	r5, r2, r2, lsl #15
   23668:	andeq	r5, r2, r6, ror r7
   2366c:	andeq	r5, r2, sl, ror #14
   23670:	andeq	r5, r2, lr, asr r7
   23674:	andeq	r5, r2, r2, asr r7
   23678:	andeq	r5, r2, r6, asr #14
   2367c:	andeq	r5, r2, sl, lsr r7
   23680:	andeq	r5, r2, lr, lsr #14
   23684:	andeq	r5, r2, r2, lsr #14
   23688:	andeq	r5, r2, r6, asr #13
   2368c:			; <UNDEFINED> instruction: 0x000256ba
   23690:	andeq	r5, r2, r2, lsl r7
   23694:	andeq	r5, r2, r6, lsl #14
   23698:	andeq	r5, r2, r6, ror #13
   2369c:	andeq	r5, r2, sl, lsl #13
   236a0:	andeq	r5, r2, r4, lsr #13
   236a4:	muleq	r2, r8, r6
   236a8:	andeq	r5, r2, r8, lsr #12
   236ac:	andeq	r5, r2, ip, lsl r6
   236b0:	andeq	r5, r2, r0, lsl r6
   236b4:	andeq	r5, r2, r4, lsl #12
   236b8:	strdeq	r5, [r2], -r8
   236bc:	andeq	r5, r2, ip, lsl #12
   236c0:	andeq	r5, r2, r0, lsl #12
   236c4:	andeq	r5, r2, r2, ror #11
   236c8:	muleq	r2, r4, r5
   236cc:	andeq	r5, r2, r4, lsl #11
   236d0:	andeq	r5, r2, r2, ror r5
   236d4:	andeq	r5, r2, r2, ror #10
   236d8:			; <UNDEFINED> instruction: 0x000254b0
   236dc:	andeq	r5, r2, r2, lsr #12
   236e0:	andeq	r5, r2, r2, ror #15
   236e4:	andeq	r5, r2, r0, asr #15
   236e8:	andeq	fp, r1, lr, ror #17
   236ec:	muleq	r2, ip, r7
   236f0:	andeq	r5, r2, r6, lsr r4
   236f4:	strdeq	r5, [r2], -sl
   236f8:	andeq	r5, r2, r2, lsl #7
   236fc:	andeq	r5, r2, sl, asr #6
   23700:	svcmi	0x00f0e92d
   23704:			; <UNDEFINED> instruction: 0xf8df4688
   23708:	ldrmi	r1, [r6], -ip, lsr #26
   2370c:	stccs	8, cr15, [r8, #-892]!	; 0xfffffc84
   23710:	ldrbtmi	fp, [r9], #-175	; 0xffffff51
   23714:	stfeqd	f7, [r0], {179}	; 0xb3
   23718:	stcge	0, cr9, [r3], #-40	; 0xffffffd8
   2371c:	svclt	0x0018588a
   23720:	stceq	0, cr15, [r1], {79}	; 0x4f
   23724:	ldrdlt	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
   23728:	ldmdavs	r2, {r8, sl, sp}
   2372c:			; <UNDEFINED> instruction: 0xf04f922d
   23730:	bls	e63f38 <ftello64@plt+0xe5cfec>
   23734:	svceq	0x0000f1bb
   23738:			; <UNDEFINED> instruction: 0xf04fbf08
   2373c:	rsbvs	r0, r5, r0, lsl #24
   23740:	movwls	r9, #29987	; 0x7523
   23744:	stmib	sp, {r0, r3, r9, ip, pc}^
   23748:	stmib	r4, {r4, r8, sl, ip, lr}^
   2374c:			; <UNDEFINED> instruction: 0x61255502
   23750:	addpl	pc, r0, sp, lsl #17
   23754:	svceq	0x0000f1bc
   23758:	ldmdavc	fp, {r1, r2, ip, lr, pc}
   2375c:			; <UNDEFINED> instruction: 0xf0402b00
   23760:	movwls	r8, #50249	; 0xc449
   23764:	and	r9, r3, r8, lsl #6
   23768:	eorsgt	pc, r0, sp, asr #17
   2376c:	eorgt	pc, r0, sp, asr #17
   23770:	svclt	0x00181e37
   23774:			; <UNDEFINED> instruction: 0xf1b82701
   23778:	svclt	0x00080f00
   2377c:	svccs	0x00002700
   23780:	bicshi	pc, r9, r0, asr #32
   23784:	blls	2b5084 <ftello64@plt+0x2ae138>
   23788:	suble	r2, r0, r0, lsl #22
   2378c:			; <UNDEFINED> instruction: 0x4618aa11
   23790:			; <UNDEFINED> instruction: 0xf7fd2100
   23794:	strmi	pc, [r5], -r5, ror #19
   23798:			; <UNDEFINED> instruction: 0xf0002800
   2379c:			; <UNDEFINED> instruction: 0xf10d8185
   237a0:	andcs	r0, r1, #112, 16	; 0x700000
   237a4:	strbmi	r2, [r0], -r8, lsl #2
   237a8:	bl	fe9e173c <ftello64@plt+0xfe9da7f0>
   237ac:	tstcs	r1, r7, lsl #22
   237b0:	strtmi	r4, [r8], -r2, asr #12
   237b4:	movwcs	r9, #8963	; 0x2303
   237b8:	smlabtcc	r4, sp, r9, lr
   237bc:	vst2.8	{d18-d21}, [pc], r0
   237c0:	stmib	sp, {r8, sp, lr}^
   237c4:	tstls	r0, r1, lsl #6
   237c8:	ldmdbls	r1, {r3, r8, r9, sp}
   237cc:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   237d0:			; <UNDEFINED> instruction: 0xf0402f00
   237d4:	ldmdbls	r1, {r0, r1, r2, r5, r7, r8, pc}
   237d8:			; <UNDEFINED> instruction: 0x4642463b
   237dc:	ldcge	6, cr4, [r0], {40}	; 0x28
   237e0:	strls	r9, [r1], #-1792	; 0xfffff900
   237e4:	blx	fea617e2 <ftello64@plt+0xfea5a896>
   237e8:	blge	ba3bc0 <ftello64@plt+0xb9cc74>
   237ec:	strtmi	sl, [r3], #-2606	; 0xfffff5d2
   237f0:			; <UNDEFINED> instruction: 0xf8434414
   237f4:	strtmi	r0, [r8], -r0, ror #24
   237f8:			; <UNDEFINED> instruction: 0xf8449b10
   237fc:			; <UNDEFINED> instruction: 0xf7e23c5c
   23800:			; <UNDEFINED> instruction: 0xf854ec10
   23804:	stccs	12, cr5, [r0, #-384]	; 0xfffffe80
   23808:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   2380c:	blge	bb1018 <ftello64@plt+0xbaa0cc>
   23810:	bl	ed418 <ftello64@plt+0xe64cc>
   23814:			; <UNDEFINED> instruction: 0xf84202c6
   23818:	blls	5c29a0 <ftello64@plt+0x5bba54>
   2381c:	mrrcvc	8, 4, pc, ip, cr2	; <UNPREDICTABLE>
   23820:			; <UNDEFINED> instruction: 0xf0002b00
   23824:	bge	5c4e08 <ftello64@plt+0x5bdebc>
   23828:			; <UNDEFINED> instruction: 0xf8526850
   2382c:	strmi	r1, [r7], #-3848	; 0xfffff0f8
   23830:	mvnsle	r2, r0, lsl #18
   23834:	vrecps.f32	q9, q0, <illegal reg q15.5>
   23838:	svccs	0x00ff8162
   2383c:	cmnhi	r8, #0, 4	; <UNPREDICTABLE>
   23840:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23844:			; <UNDEFINED> instruction: 0xf1b944b9
   23848:	vrecps.f32	q0, q0, <illegal reg q15.5>
   2384c:			; <UNDEFINED> instruction: 0xf109815f
   23850:			; <UNDEFINED> instruction: 0xf1b80802
   23854:	svclt	0x00980f7f
   23858:	vshl.s8	d2, d2, d0
   2385c:	strbmi	r8, [r4], #-353	; 0xfffffe9f
   23860:	beq	31fc78 <ftello64@plt+0x318d2c>
   23864:	svceq	0x007ff1ba
   23868:	andcs	fp, r2, #152, 30	; 0x260
   2386c:			; <UNDEFINED> instruction: 0xf1bad905
   23870:	svclt	0x00980fff
   23874:	vhsub.s8	d2, d0, d3
   23878:	strbcc	r8, [r1], #-844	; 0xfffffcb4
   2387c:	ldrmi	r9, [r4], #-778	; 0xfffffcf6
   23880:	ldmdble	r9, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp}
   23884:	vfma.f32	q9, q8, <illegal reg q15.5>
   23888:			; <UNDEFINED> instruction: 0xf5b48333
   2388c:			; <UNDEFINED> instruction: 0xf0803f80
   23890:			; <UNDEFINED> instruction: 0xf1048647
   23894:	ldrbmi	r0, [r8], -r4, lsl #22
   23898:	b	461828 <ftello64@plt+0x45a8dc>
   2389c:	strmi	r9, [r5], -sl, lsl #22
   238a0:			; <UNDEFINED> instruction: 0xf0002800
   238a4:	eorscs	r8, r0, #208666624	; 0xc700000
   238a8:	eorvc	r7, sl, ip, ror #1
   238ac:	addcs	r0, r2, #36, 20	; 0x24000
   238b0:	adcvc	r1, ip, r9, lsr #26
   238b4:	and	r7, lr, sl, rrx
   238b8:	bleq	dfcd0 <ftello64@plt+0xd8d84>
   238bc:			; <UNDEFINED> instruction: 0xf7e24658
   238c0:	blls	2de0c0 <ftello64@plt+0x2d7174>
   238c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   238c8:	ldrthi	pc, [r4], r0	; <UNPREDICTABLE>
   238cc:	eorscs	r4, r0, #42991616	; 0x2900000
   238d0:	blcs	e18dc <ftello64@plt+0xda990>
   238d4:			; <UNDEFINED> instruction: 0xf1ba706c
   238d8:			; <UNDEFINED> instruction: 0xf04f0f7f
   238dc:	svclt	0x00980202
   238e0:	andge	pc, r4, r1, lsl #17
   238e4:			; <UNDEFINED> instruction: 0xf04f700a
   238e8:	subvc	r0, sl, r1, lsl #4
   238ec:	andeq	pc, r3, #79	; 0x4f
   238f0:			; <UNDEFINED> instruction: 0xf04f708a
   238f4:	sbcvc	r0, sl, r0, lsr r2
   238f8:	stclne	15, cr11, [sl, #-608]	; 0xfffffda0
   238fc:			; <UNDEFINED> instruction: 0xf1bad908
   23900:	vrecps.f32	q0, q8, <illegal reg q15.5>
   23904:	addcs	r8, r1, #104, 6	; 0xa0000001
   23908:	stfnes	f7, [sl, #40]	; 0x28
   2390c:	andge	pc, r5, r1, lsl #17
   23910:	blmi	a61c94 <ftello64@plt+0xa5ad48>
   23914:	andsvc	r2, r1, r6, lsl #2
   23918:	ldrbtmi	r2, [ip], #-265	; 0xfffffef7
   2391c:			; <UNDEFINED> instruction: 0xf1b87051
   23920:			; <UNDEFINED> instruction: 0xf04f0f7f
   23924:	stcgt	12, cr0, [r3], {160}	; 0xa0
   23928:	andgt	pc, fp, r2, lsl #17
   2392c:			; <UNDEFINED> instruction: 0xf882bf98
   23930:	stmdavc	r4!, {r2, r3, pc}
   23934:	andne	pc, r6, r2, asr #17
   23938:			; <UNDEFINED> instruction: 0xf102bf98
   2393c:			; <UNDEFINED> instruction: 0xf8c2010d
   23940:	addsvc	r0, r4, #2
   23944:			; <UNDEFINED> instruction: 0xf1b8d909
   23948:	vrecps.f32	q0, q8, <illegal reg q15.5>
   2394c:	orrcs	r8, r1, r3, lsr r3
   23950:			; <UNDEFINED> instruction: 0xf1027311
   23954:			; <UNDEFINED> instruction: 0xf882010e
   23958:			; <UNDEFINED> instruction: 0xf1b9800d
   2395c:			; <UNDEFINED> instruction: 0xf04f0f7f
   23960:	svclt	0x00980204
   23964:	stmdaeq	r2, {r0, r8, ip, sp, lr, pc}
   23968:	svclt	0x0098700a
   2396c:	andls	pc, r1, r1, lsl #17
   23970:			; <UNDEFINED> instruction: 0xf1b9d909
   23974:	vrecps.f32	q0, q8, <illegal reg q15.5>
   23978:			; <UNDEFINED> instruction: 0xf101830c
   2397c:	addcs	r0, r1, #196608	; 0x30000
   23980:	andls	pc, r2, r1, lsl #17
   23984:	svccs	0x007f704a
   23988:	eorseq	pc, r0, #79	; 0x4f
   2398c:	andcs	pc, r0, r8, lsl #17
   23990:	adchi	pc, r4, #0, 4
   23994:	streq	pc, [r2], #-264	; 0xfffffef8
   23998:	andvc	pc, r1, r8, lsl #17
   2399c:	sadd16mi	sl, r9, r6
   239a0:	ldmdavs	sl!, {r0, r1, r6, r8, ip, sp, pc}^
   239a4:	ldrmi	r4, [r4], #-1568	; 0xfffff9e0
   239a8:	b	ffc61938 <ftello64@plt+0xffc5a9ec>
   239ac:	svcne	0x0008f857
   239b0:	mvnsle	r2, r0, lsl #18
   239b4:	andcs	sl, r1, #30, 30	; 0x78
   239b8:			; <UNDEFINED> instruction: 0xf10d2108
   239bc:	ldrtmi	r0, [r8], -r0, lsr #21
   239c0:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   239c4:	b	fe661958 <ftello64@plt+0xfe65aa0c>
   239c8:	ldrtmi	r9, [r9], -r7, lsl #22
   239cc:	andcs	r2, r3, r8, lsl #4
   239d0:	bls	9e10c <ftello64@plt+0x971c0>
   239d4:	vst2.8	{d25-d28}, [pc], r0
   239d8:			; <UNDEFINED> instruction: 0xf7fc6300
   239dc:	stmdacs	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   239e0:	ldrbthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   239e4:	andls	r2, r7, r2, lsl #4
   239e8:	ldmdage	r5, {r0, r4, r9, sl, lr}
   239ec:	b	ff9e197c <ftello64@plt+0xff9daa30>
   239f0:	stmdacs	r0, {r1, r3, ip, pc}
   239f4:	ldrbthi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   239f8:			; <UNDEFINED> instruction: 0x464a9815
   239fc:			; <UNDEFINED> instruction: 0xf7e24651
   23a00:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   23a04:	ldrbthi	pc, [r6], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   23a08:	bls	d61d8c <ftello64@plt+0xd5ae40>
   23a0c:	andeq	lr, r8, #164, 22	; 0x29000
   23a10:	ldmdals	r5, {r0, r6, r9, sl, lr}
   23a14:			; <UNDEFINED> instruction: 0xf7e244f9
   23a18:			; <UNDEFINED> instruction: 0xf509eaf6
   23a1c:			; <UNDEFINED> instruction: 0xf5097898
   23a20:			; <UNDEFINED> instruction: 0x46a679b0
   23a24:			; <UNDEFINED> instruction: 0xf10e46c4
   23a28:	ldm	ip!, {r4, r9, sl, fp}
   23a2c:	cps	#15
   23a30:	strbmi	r0, [ip, #2064]	; 0x810
   23a34:	ldceq	8, cr15, [r0], {78}	; 0x4e
   23a38:	stcne	8, cr15, [ip], {78}	; 0x4e
   23a3c:	stccs	8, cr15, [r8], {78}	; 0x4e
   23a40:	stccc	8, cr15, [r4], {78}	; 0x4e
   23a44:			; <UNDEFINED> instruction: 0xf8b8d1ee
   23a48:	ldrtcc	r2, [r3], #-0
   23a4c:	mulcc	r2, r8, r8
   23a50:	andcs	pc, r0, lr, lsr #17
   23a54:	andcc	pc, r2, lr, lsl #17
   23a58:			; <UNDEFINED> instruction: 0xf844cf03
   23a5c:			; <UNDEFINED> instruction: 0xf8440c0c
   23a60:	tstcs	r0, r8, lsl #24
   23a64:			; <UNDEFINED> instruction: 0xf7e29815
   23a68:			; <UNDEFINED> instruction: 0x4603ea1e
   23a6c:	ldmdavs	sl, {r0, r2, r4, fp, ip, pc}
   23a70:	ldrdgt	pc, [r4], -r3
   23a74:	ldmvs	r9, {r0, r1, r2, r3, r4, r7, fp, sp, lr}^
   23a78:	stccs	8, cr15, [r2], #-272	; 0xfffffef0
   23a7c:	ldcgt	8, cr15, [lr], {68}	; 0x44
   23a80:	ldcvc	8, cr15, [sl], {68}	; 0x44
   23a84:	ldcne	8, cr15, [r6], {68}	; 0x44
   23a88:			; <UNDEFINED> instruction: 0xf844691a
   23a8c:	blne	192eadc <ftello64@plt+0x1927b90>
   23a90:	ldmib	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23a94:	andle	r4, r6, ip, asr r5
   23a98:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23a9c:			; <UNDEFINED> instruction: 0x46224659
   23aa0:			; <UNDEFINED> instruction: 0xf0094478
   23aa4:	ldrls	pc, [r1], #-4083	; 0xfffff00d
   23aa8:	teqlt	r4, r8, lsl #24
   23aac:	stmdbls	ip, {r5, r9, sl, lr}
   23ab0:	cdp2	0, 5, cr15, cr6, cr10, {0}
   23ab4:			; <UNDEFINED> instruction: 0xf7e24620
   23ab8:	ldrhlt	lr, [lr, #-164]	; 0xffffff5c
   23abc:	bl	10e77c <ftello64@plt+0x107830>
   23ac0:			; <UNDEFINED> instruction: 0xf85303c6
   23ac4:			; <UNDEFINED> instruction: 0xf7e20c60
   23ac8:	vmlacs.f32	s28, s3, s25
   23acc:	ldmdals	r8, {r1, ip, lr, pc}
   23ad0:	b	fe9e1a60 <ftello64@plt+0xfe9dab14>
   23ad4:	vstrcs	d9, [r0, #-68]	; 0xffffffbc
   23ad8:	mvnshi	pc, r0
   23adc:	andsvs	r9, r3, r9, lsl #20
   23ae0:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23ae4:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23ae8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23aec:	blls	b7db5c <ftello64@plt+0xb76c10>
   23af0:			; <UNDEFINED> instruction: 0xf040405a
   23af4:	strtmi	r8, [r8], -r6, lsr #11
   23af8:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
   23afc:			; <UNDEFINED> instruction: 0xf04f8ff0
   23b00:	ldrtmi	r0, [r9], #2306	; 0x902
   23b04:	svceq	0x007ff1b9
   23b08:	mcrge	6, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   23b0c:	svceq	0x00fff1b9
   23b10:	adcshi	pc, pc, #0, 4
   23b14:	stmdaeq	r3, {r0, r3, r8, ip, sp, lr, pc}
   23b18:	svceq	0x00fff1b8
   23b1c:	sbchi	pc, r3, #0, 4
   23b20:	ldr	r2, [ip], r3, lsl #8
   23b24:			; <UNDEFINED> instruction: 0x4623a910
   23b28:	strbmi	r9, [r2], -r1, lsl #2
   23b2c:	strtmi	sl, [r8], -r0, lsr #18
   23b30:	ldmdbls	r1, {r8, ip, pc}
   23b34:			; <UNDEFINED> instruction: 0x4633e656
   23b38:	strtmi	r4, [r1], -r2, asr #12
   23b3c:			; <UNDEFINED> instruction: 0xf7e22002
   23b40:			; <UNDEFINED> instruction: 0xf89defa6
   23b44:	blge	837dc0 <ftello64@plt+0x830e74>
   23b48:			; <UNDEFINED> instruction: 0xf89d930d
   23b4c:	andcs	r3, r9, #156	; 0x9c
   23b50:	umullseq	pc, pc, sp, r8	; <UNPREDICTABLE>
   23b54:	umullsne	pc, lr, sp, r8	; <UNPREDICTABLE>
   23b58:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   23b5c:	strcc	lr, [r0, #-2509]	; 0xfffff633
   23b60:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23b64:	strbmi	r9, [r8], -r3
   23b68:	tstls	r2, fp, ror r4
   23b6c:			; <UNDEFINED> instruction: 0xf7e22101
   23b70:	strbmi	lr, [r8], -lr, asr #28
   23b74:	ldcl	7, cr15, [r2, #-904]!	; 0xfffffc78
   23b78:			; <UNDEFINED> instruction: 0xf0402808
   23b7c:	cdpcs	5, 7, cr8, cr15, cr6, {3}
   23b80:	rsbshi	pc, r0, #64, 4
   23b84:			; <UNDEFINED> instruction: 0xf2402eff
   23b88:			; <UNDEFINED> instruction: 0xf5b683d9
   23b8c:	svclt	0x00383f80
   23b90:	bleq	15fcd4 <ftello64@plt+0x158d88>
   23b94:	ldrbthi	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   23b98:			; <UNDEFINED> instruction: 0xf1bb44b3
   23b9c:	svclt	0x00980f7f
   23ba0:	vrshl.s8	d2, d2, d0
   23ba4:	ldrbmi	r8, [sp], #-616	; 0xfffffd98
   23ba8:	cfldr64cs	mvdx3, [pc, #-48]!	; 23b80 <ftello64@plt+0x1cc34>
   23bac:	adchi	pc, r4, #64, 4
   23bb0:	vmla.f32	q9, q8, <illegal reg q15.5>
   23bb4:			; <UNDEFINED> instruction: 0xf5b583f6
   23bb8:	svclt	0x00383f80
   23bbc:	beq	15fd00 <ftello64@plt+0x158db4>
   23bc0:	ldrbhi	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   23bc4:			; <UNDEFINED> instruction: 0xf1ba44aa
   23bc8:	svclt	0x00980f7f
   23bcc:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23bd0:	rsbhi	pc, ip, #0, 4
   23bd4:			; <UNDEFINED> instruction: 0xf10944d1
   23bd8:			; <UNDEFINED> instruction: 0xf1b9098b
   23bdc:	vrecps.f32	q8, q0, <illegal reg q15.5>
   23be0:			; <UNDEFINED> instruction: 0xf1b9828e
   23be4:	vrecps.f32	q8, q8, <illegal reg q15.5>
   23be8:			; <UNDEFINED> instruction: 0xf5b983ac
   23bec:	svclt	0x00383f80
   23bf0:			; <UNDEFINED> instruction: 0xf0802304
   23bf4:	strbmi	r8, [fp], #-1191	; 0xfffffb59
   23bf8:	vpadd.i8	q1, q0, <illegal reg q15.5>
   23bfc:			; <UNDEFINED> instruction: 0xf1038285
   23c00:	ldcne	0, cr0, [sl], {10}
   23c04:	movwcs	lr, #59853	; 0xe9cd
   23c08:	ldmda	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23c0c:	andls	r9, fp, pc, lsl #22
   23c10:			; <UNDEFINED> instruction: 0xf0002800
   23c14:	stmdals	fp, {r1, r2, r5, r8, sl, pc}
   23c18:			; <UNDEFINED> instruction: 0x46022130
   23c1c:	blne	e1c2c <ftello64@plt+0xdace0>
   23c20:	subvc	r4, r3, r1, lsl #12
   23c24:	svceq	0x007ff1b9
   23c28:	teqeq	r0, #79	; 0x4f	; <UNPREDICTABLE>
   23c2c:			; <UNDEFINED> instruction: 0xf882bf98
   23c30:	andsvc	r9, r3, r1
   23c34:	ldcne	15, cr11, [r3], {152}	; 0x98
   23c38:			; <UNDEFINED> instruction: 0xf1b9d908
   23c3c:	vrecps.f32	q0, q8, <illegal reg q15.5>
   23c40:	orrcs	r8, r1, #-872415230	; 0xcc000002
   23c44:	ldclne	0, cr7, [r3], {83}	; 0x53
   23c48:	andls	pc, r2, r2, lsl #17
   23c4c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23c50:	andsvc	r2, r9, r6, lsl #2
   23c54:	ldrbtmi	r2, [sl], #-267	; 0xfffffef5
   23c58:			; <UNDEFINED> instruction: 0xf04f7059
   23c5c:			; <UNDEFINED> instruction: 0xf8830ca0
   23c60:	bgt	113c9c <ftello64@plt+0x10cd50>
   23c64:	svceq	0x007ff1ba
   23c68:			; <UNDEFINED> instruction: 0xf883bf98
   23c6c:			; <UNDEFINED> instruction: 0xf8b2a00e
   23c70:	ldmvc	r2, {lr, pc}
   23c74:	andeq	pc, r2, r3, asr #17
   23c78:	andne	pc, r6, r3, asr #17
   23c7c:	svclt	0x0098731a
   23c80:	andeq	pc, pc, #-1073741824	; 0xc0000000
   23c84:	andgt	pc, sl, r3, lsr #17
   23c88:			; <UNDEFINED> instruction: 0xf1bad909
   23c8c:	vrecps.f32	q0, q8, <illegal reg q15.5>
   23c90:	addcs	r8, r1, #1744830465	; 0x68000001
   23c94:			; <UNDEFINED> instruction: 0xf103739a
   23c98:			; <UNDEFINED> instruction: 0xf8830210
   23c9c:	ldclcs	0, cr10, [pc, #-60]!	; 23c68 <ftello64@plt+0x1cd1c>
   23ca0:	teqeq	r0, #79	; 0x4f	; <UNPREDICTABLE>
   23ca4:			; <UNDEFINED> instruction: 0x7055bf98
   23ca8:	svclt	0x00987013
   23cac:	stmdble	r6, {r0, r1, r4, r7, sl, fp, ip}
   23cb0:	vmla.f32	q1, q8, <illegal reg q15.5>
   23cb4:	orrcs	r8, r1, #1677721601	; 0x64000001
   23cb8:	ldclne	0, cr7, [r3], {83}	; 0x53
   23cbc:			; <UNDEFINED> instruction: 0xf8df7095
   23cc0:			; <UNDEFINED> instruction: 0x21062794
   23cc4:	tstcs	sl, r9, lsl r0
   23cc8:	subsvc	r4, r9, sl, ror r4
   23ccc:	svceq	0x007ff1bb
   23cd0:	streq	pc, [r0, #79]!	; 0x4f
   23cd4:	tstvc	sp, #12288	; 0x3000
   23cd8:			; <UNDEFINED> instruction: 0xf883bf98
   23cdc:	ldmdahi	r2, {r0, r2, r3, ip, sp, pc}
   23ce0:	andeq	pc, r2, r3, asr #17
   23ce4:	andne	pc, r6, r3, asr #17
   23ce8:	svclt	0x0098815a
   23cec:	andeq	pc, lr, #-1073741824	; 0xc0000000
   23cf0:			; <UNDEFINED> instruction: 0xf1bbd909
   23cf4:	vrecps.f32	q0, q8, <illegal reg q15.5>
   23cf8:	addcs	r8, r1, #201326593	; 0xc000001
   23cfc:			; <UNDEFINED> instruction: 0xf103735a
   23d00:			; <UNDEFINED> instruction: 0xf883020f
   23d04:	cdpcs	0, 7, cr11, cr15, cr14, {0}
   23d08:	movweq	pc, #16463	; 0x404f	; <UNPREDICTABLE>
   23d0c:	ldcne	15, cr11, [r0], {152}	; 0x98
   23d10:	svclt	0x00987013
   23d14:	stmdble	r6, {r1, r2, r4, r6, ip, sp, lr}
   23d18:			; <UNDEFINED> instruction: 0xf2002eff
   23d1c:	ldclne	3, cr8, [r0], {3}
   23d20:	addsvc	r2, r6, r1, lsl #7
   23d24:			; <UNDEFINED> instruction: 0x46417053
   23d28:	stmibne	r5, {r1, r4, r5, r9, sl, lr}
   23d2c:	stmdb	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d30:			; <UNDEFINED> instruction: 0x1724f8df
   23d34:	strtmi	r2, [r8], -sl, ror #4
   23d38:	tstcc	r4, r9, ror r4
   23d3c:	stmdb	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d40:			; <UNDEFINED> instruction: 0xf1059a0d
   23d44:			; <UNDEFINED> instruction: 0x462b0010
   23d48:	blne	a1d98 <ftello64@plt+0x9ae4c>
   23d4c:			; <UNDEFINED> instruction: 0xf8833302
   23d50:	addsmi	r1, r8, #72	; 0x48
   23d54:			; <UNDEFINED> instruction: 0x46a4d1f8
   23d58:	ldm	ip!, {r0, r1, r3, r9, sl, fp, ip, pc}
   23d5c:			; <UNDEFINED> instruction: 0xf105000f
   23d60:	bl	fea25f60 <ftello64@plt+0xfea1f014>
   23d64:			; <UNDEFINED> instruction: 0xf8c50606
   23d68:	stmdbls	lr, {r1, r2, r3, r5, r6, ip}
   23d6c:	rsbeq	pc, sl, r5, asr #17
   23d70:	ldrdeq	pc, [r0], -ip
   23d74:			; <UNDEFINED> instruction: 0xf8c5428e
   23d78:			; <UNDEFINED> instruction: 0xf8c52072
   23d7c:			; <UNDEFINED> instruction: 0xf8c53076
   23d80:	andle	r0, r5, sl, ror r0
   23d84:			; <UNDEFINED> instruction: 0x06d4f8df
   23d88:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   23d8c:	cdp2	0, 7, cr15, cr14, cr9, {0}
   23d90:	movweq	pc, #28678	; 0x7006	; <UNPREDICTABLE>
   23d94:	andeq	pc, r8, r3, asr #3
   23d98:	orreq	pc, r6, #-1073741776	; 0xc0000030
   23d9c:	sbclt	r4, r3, #486539264	; 0x1d000000
   23da0:	blcc	a1dc8 <ftello64@plt+0x9ae7c>
   23da4:	mvnsle	r4, r8, lsr #11
   23da8:	strmi	sl, [r6], #-3356	; 0xfffff2e4
   23dac:	tstcs	r8, r1, lsl #4
   23db0:	ldrls	r4, [r1], -r8, lsr #12
   23db4:	stmia	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23db8:			; <UNDEFINED> instruction: 0xf04f9b07
   23dbc:	tstcs	r1, r0, lsl #16
   23dc0:	andhi	pc, r8, sp, asr #17
   23dc4:	movwls	r4, #13866	; 0x362a
   23dc8:	teqne	r3, #64, 4	; <UNPREDICTABLE>
   23dcc:	vst4.8	{d25,d27,d29,d31}, [pc], r5
   23dd0:	movwls	r6, #16640	; 0x4100
   23dd4:	stmib	sp, {r3, r8, r9, sp}^
   23dd8:	stmdals	fp, {fp, ip}
   23ddc:			; <UNDEFINED> instruction: 0xf7fd9911
   23de0:	vnmlals.f64	d15, d1, d5
   23de4:	svclt	0x00982e7f
   23de8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23dec:	vmovcs.f16	s27, #251	; 0xbfd80000 -1.6875000	; <UNPREDICTABLE>
   23df0:			; <UNDEFINED> instruction: 0xf04fbf98
   23df4:	stmdble	r6, {r0, r1, fp}
   23df8:	svccc	0x0080f5b6
   23dfc:			; <UNDEFINED> instruction: 0xf04fbf38
   23e00:			; <UNDEFINED> instruction: 0xf0800804
   23e04:			; <UNDEFINED> instruction: 0xf10683e0
   23e08:	ldrmi	r0, [r8], #809	; 0x329
   23e0c:	svceq	0x007ff1b8
   23e10:			; <UNDEFINED> instruction: 0xf04fbf98
   23e14:	stmdble	ip, {r1, r9, fp}
   23e18:	svceq	0x00fff1b8
   23e1c:			; <UNDEFINED> instruction: 0xf04fbf98
   23e20:	stmdble	r6, {r0, r1, r9, fp}
   23e24:	svccc	0x0080f5b8
   23e28:			; <UNDEFINED> instruction: 0xf04fbf38
   23e2c:			; <UNDEFINED> instruction: 0xf0800a04
   23e30:			; <UNDEFINED> instruction: 0xf10883e9
   23e34:	ldrmi	r0, [sl], #771	; 0x303
   23e38:	svceq	0x007ff1ba
   23e3c:	subhi	pc, r3, #64, 4
   23e40:	svceq	0x00fff1ba
   23e44:	movthi	pc, #41536	; 0xa240	; <UNPREDICTABLE>
   23e48:	svccc	0x0080f5ba
   23e4c:			; <UNDEFINED> instruction: 0xf04fbf38
   23e50:			; <UNDEFINED> instruction: 0xf0800b04
   23e54:	ldrbmi	r8, [r3], #977	; 0x3d1
   23e58:	svceq	0x007ff1bb
   23e5c:	movwcs	fp, #12184	; 0x2f98
   23e60:	teqhi	r8, r0, lsl #4	; <UNPREDICTABLE>
   23e64:			; <UNDEFINED> instruction: 0xf103445b
   23e68:	bcs	1fe469c <ftello64@plt+0x1fdd750>
   23e6c:	msrhi	(UNDEF: 99), r0
   23e70:	vpmin.s8	q9, q8, <illegal reg q15.5>
   23e74:			; <UNDEFINED> instruction: 0xf5b282a8
   23e78:			; <UNDEFINED> instruction: 0xf0803f80
   23e7c:	movwcc	r8, #62377	; 0xf3a9
   23e80:	movwls	r9, #53774	; 0xd20e
   23e84:			; <UNDEFINED> instruction: 0xf7e14618
   23e88:	bls	3dfaf8 <ftello64@plt+0x3d8bac>
   23e8c:	cmnlt	r8, r1, lsl #13
   23e90:			; <UNDEFINED> instruction: 0xf8892330
   23e94:			; <UNDEFINED> instruction: 0xf8892003
   23e98:	beq	4afea0 <ftello64@plt+0x4a8f54>
   23e9c:			; <UNDEFINED> instruction: 0xf8892382
   23ea0:			; <UNDEFINED> instruction: 0xf8892002
   23ea4:			; <UNDEFINED> instruction: 0xf1093001
   23ea8:	cmp	r5, r4, lsl #6
   23eac:	ldreq	pc, [r0, #2271]!	; 0x8df
   23eb0:			; <UNDEFINED> instruction: 0xf0094478
   23eb4:	blls	463408 <ftello64@plt+0x45c4bc>
   23eb8:	andcs	r9, r0, #720896	; 0xb0000
   23ebc:	tstcs	r6, #3358720	; 0x334000
   23ec0:	stmia	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23ec4:	teqlt	r4, r8, lsl #24
   23ec8:	stmdbls	ip, {r5, r9, sl, lr}
   23ecc:	mcrr2	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
   23ed0:			; <UNDEFINED> instruction: 0xf7e24620
   23ed4:	strcs	lr, [r0, #-2214]	; 0xfffff75a
   23ed8:	ldrb	r4, [pc, #1579]!	; 2450b <ftello64@plt+0x1d5bf>
   23edc:	stmdale	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}^
   23ee0:			; <UNDEFINED> instruction: 0xf1082281
   23ee4:			; <UNDEFINED> instruction: 0xf8880403
   23ee8:			; <UNDEFINED> instruction: 0xf8887002
   23eec:	ldrb	r2, [r5, #-1]
   23ef0:	bleq	120308 <ftello64@plt+0x1193bc>
   23ef4:			; <UNDEFINED> instruction: 0xf7e14658
   23ef8:	blls	2dfa88 <ftello64@plt+0x2d8b3c>
   23efc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   23f00:	orrshi	pc, r8, #0
   23f04:	sfmne	f2, 2, [r9], #192	; 0xc0
   23f08:	addcs	r7, r1, #42	; 0x2a
   23f0c:	rsbvc	r7, sl, ip, lsr #1
   23f10:			; <UNDEFINED> instruction: 0xf5bae4e1
   23f14:	svclt	0x00383f80
   23f18:			; <UNDEFINED> instruction: 0xf4ff2204
   23f1c:			; <UNDEFINED> instruction: 0xf8dfacae
   23f20:	movwls	r0, #42308	; 0xa544
   23f24:			; <UNDEFINED> instruction: 0xf0094478
   23f28:	blls	2e3394 <ftello64@plt+0x2dc448>
   23f2c:	strt	r2, [r4], #512	; 0x200
   23f30:	svccc	0x0080f5b7
   23f34:			; <UNDEFINED> instruction: 0xf04fbf38
   23f38:			; <UNDEFINED> instruction: 0xf4ff0904
   23f3c:			; <UNDEFINED> instruction: 0xf8dfade2
   23f40:	ldrtmi	r0, [r9], r8, lsr #10
   23f44:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
   23f48:	stc2	0, cr15, [r8, #-36]	; 0xffffffdc
   23f4c:			; <UNDEFINED> instruction: 0xf8df9b0a
   23f50:			; <UNDEFINED> instruction: 0x46c8051c
   23f54:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
   23f58:	stc2	0, cr15, [r0, #-36]	; 0xffffffdc
   23f5c:			; <UNDEFINED> instruction: 0xf8df9b0a
   23f60:			; <UNDEFINED> instruction: 0x46440510
   23f64:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
   23f68:	ldc2l	0, cr15, [r8], #36	; 0x24
   23f6c:	ldrbt	r9, [r7], #-2826	; 0xfffff4f6
   23f70:	svccc	0x0080f5b7
   23f74:			; <UNDEFINED> instruction: 0xf888bf37
   23f78:			; <UNDEFINED> instruction: 0xf1087003
   23f7c:	beq	fe4f88 <ftello64@plt+0xfde03c>
   23f80:	svclt	0x003e2282
   23f84:	streq	pc, [r4], #-264	; 0xfffffef8
   23f88:	andvc	pc, r2, r8, lsl #17
   23f8c:	andcs	pc, r1, r8, lsl #17
   23f90:			; <UNDEFINED> instruction: 0xf5b9e504
   23f94:	svclt	0x00373f80
   23f98:	andls	pc, r3, r1, lsl #17
   23f9c:	stmdaeq	r1, {r0, r8, ip, sp, lr, pc}
   23fa0:	ldmdbcs	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   23fa4:	svclt	0x003e2282
   23fa8:	stmdaeq	r4, {r0, r8, ip, sp, lr, pc}
   23fac:	andls	pc, r2, r1, lsl #17
   23fb0:	strbt	r7, [r8], #74	; 0x4a
   23fb4:	svccc	0x0080f5b8
   23fb8:			; <UNDEFINED> instruction: 0xf882bf37
   23fbc:			; <UNDEFINED> instruction: 0xf102800e
   23fc0:	b	13e43f8 <ftello64@plt+0x13dd4ac>
   23fc4:	addcs	r2, r2, r8, lsl r8
   23fc8:			; <UNDEFINED> instruction: 0xf102bf3e
   23fcc:			; <UNDEFINED> instruction: 0xf882010f
   23fd0:	tstvc	r0, #13
   23fd4:			; <UNDEFINED> instruction: 0xf5bae4c1
   23fd8:	svclt	0x00373f80
   23fdc:	andge	pc, r6, r1, lsl #17
   23fe0:	b	13eb410 <ftello64@plt+0x13e44c4>
   23fe4:	addcs	r2, r2, sl, lsl sl
   23fe8:	stclne	15, cr11, [sl, #248]	; 0xf8
   23fec:	andge	pc, r5, r1, lsl #17
   23ff0:	str	r7, [sp], #264	; 0x108
   23ff4:			; <UNDEFINED> instruction: 0xf7e29807
   23ff8:	b	141ecc8 <ftello64@plt+0x1417d7c>
   23ffc:			; <UNDEFINED> instruction: 0xf10a0a40
   24000:	movwls	r0, #49921	; 0xc301
   24004:			; <UNDEFINED> instruction: 0xf7e24618
   24008:	andls	lr, r8, r4, lsl #20
   2400c:			; <UNDEFINED> instruction: 0xf0002800
   24010:			; <UNDEFINED> instruction: 0xf8df830c
   24014:	ldrbmi	r1, [r8], -r0, ror #8
   24018:			; <UNDEFINED> instruction: 0xf0074479
   2401c:			; <UNDEFINED> instruction: 0xf1b0f8d5
   24020:			; <UNDEFINED> instruction: 0x46813fff
   24024:	rscshi	pc, r5, #0
   24028:	ldrmi	r9, [r8], -r7, lsl #22
   2402c:			; <UNDEFINED> instruction: 0xf7e29312
   24030:	svcls	0x0008eb16
   24034:	blge	50e890 <ftello64@plt+0x507944>
   24038:	ldmdbge	r2, {r9, ip, pc}
   2403c:			; <UNDEFINED> instruction: 0x9713aa14
   24040:	subsge	pc, r4, sp, asr #17
   24044:			; <UNDEFINED> instruction: 0x46489014
   24048:			; <UNDEFINED> instruction: 0xf8c0f007
   2404c:			; <UNDEFINED> instruction: 0xf0003001
   24050:	blls	504ae4 <ftello64@plt+0x4fdb98>
   24054:	bls	23597c <ftello64@plt+0x22ea30>
   24058:	andls	r7, r7, #29
   2405c:			; <UNDEFINED> instruction: 0xf8b8f007
   24060:	bllt	fe1e2064 <ftello64@plt+0xfe1db118>
   24064:	bleq	e01a8 <ftello64@plt+0xd925c>
   24068:			; <UNDEFINED> instruction: 0xf1bb44b3
   2406c:	svclt	0x00980f7f
   24070:			; <UNDEFINED> instruction: 0xf67f2502
   24074:			; <UNDEFINED> instruction: 0xf1bbad98
   24078:	svclt	0x00980fff
   2407c:			; <UNDEFINED> instruction: 0xf67f2503
   24080:			; <UNDEFINED> instruction: 0xf5bbad92
   24084:	svclt	0x00383f80
   24088:			; <UNDEFINED> instruction: 0xf4ff2504
   2408c:	ldrbmi	sl, [sp], -ip, lsl #27
   24090:			; <UNDEFINED> instruction: 0xf5b9e27b
   24094:			; <UNDEFINED> instruction: 0xf4bf3f80
   24098:			; <UNDEFINED> instruction: 0xf109af5a
   2409c:			; <UNDEFINED> instruction: 0xf5b80804
   240a0:			; <UNDEFINED> instruction: 0xf4bf3f80
   240a4:	strcs	sl, [r4], #-3932	; 0xfffff0a4
   240a8:	bllt	ff6a20ac <ftello64@plt+0xff69b160>
   240ac:	svceq	0x00fff1ba
   240b0:			; <UNDEFINED> instruction: 0xf04fbf98
   240b4:			; <UNDEFINED> instruction: 0xf67f0903
   240b8:			; <UNDEFINED> instruction: 0xf5baad8d
   240bc:	svclt	0x00383f80
   240c0:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   240c4:	cfstrsge	mvf15, [r6, #1020]	; 0x3fc
   240c8:	ldrbmi	r4, [r1], fp, ror #17
   240cc:			; <UNDEFINED> instruction: 0xf0094478
   240d0:	str	pc, [r0, #3141]	; 0xc45
   240d4:	svceq	0x00fff1bb
   240d8:	movwcs	fp, #16280	; 0x3f98
   240dc:	mcrge	6, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   240e0:	svccc	0x0080f5bb
   240e4:	movwcs	fp, #20280	; 0x4f38
   240e8:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {7}
   240ec:	ldrbtmi	r4, [r8], #-2275	; 0xfffff71d
   240f0:	ldc2	0, cr15, [r4], #-36	; 0xffffffdc
   240f4:	ssat	r4, #23, fp, asr #12
   240f8:	beq	e023c <ftello64@plt+0xd92f0>
   240fc:	movwcs	lr, #9570	; 0x2562
   24100:	blcs	1ff5234 <ftello64@plt+0x1fee2e8>
   24104:	ldclge	6, cr15, [fp, #-508]!	; 0xfffffe04
   24108:	vpadd.i8	q1, q8, <illegal reg q15.5>
   2410c:			; <UNDEFINED> instruction: 0xf10381ea
   24110:	ldclne	0, cr0, [sl], {11}
   24114:	movwcs	lr, #59853	; 0xe9cd
   24118:	ldcl	7, cr15, [r0, #900]	; 0x384
   2411c:	andls	r4, fp, r1, lsl #12
   24120:			; <UNDEFINED> instruction: 0xf0002800
   24124:	blls	404ba4 <ftello64@plt+0x3fdc58>
   24128:	addvc	r1, r3, r2, asr #25
   2412c:	andvc	r2, r3, r0, lsr r3
   24130:	subvc	r2, r3, r1, lsl #7
   24134:	movwcc	lr, #54646	; 0xd576
   24138:	movwls	r9, #53774	; 0xd20e
   2413c:			; <UNDEFINED> instruction: 0xf7e14618
   24140:	bls	3df840 <ftello64@plt+0x3d88f4>
   24144:	stmdacs	r0, {r0, r7, r9, sl, lr}
   24148:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {1}
   2414c:	teqcs	r0, fp, asr #12
   24150:	blne	e2164 <ftello64@plt+0xdb218>
   24154:	andcs	pc, r1, r9, lsl #17
   24158:	smlabtcs	r6, r9, sl, r4
   2415c:	tstcs	r9, r9, lsl r0
   24160:	subsvc	r4, r9, sl, ror r4
   24164:	svceq	0x007ff1bb
   24168:	stceq	0, cr15, [r0], #316	; 0x13c
   2416c:			; <UNDEFINED> instruction: 0xf883ca03
   24170:	svclt	0x0098c00b
   24174:	andlt	pc, ip, r3, lsl #17
   24178:			; <UNDEFINED> instruction: 0xf8c37812
   2417c:			; <UNDEFINED> instruction: 0xf8c30002
   24180:	addsvc	r1, sl, #6
   24184:			; <UNDEFINED> instruction: 0xf103bf98
   24188:	stmdble	r9, {r0, r2, r3, r9}
   2418c:	svceq	0x00fff1bb
   24190:	orrhi	pc, r2, r0, lsl #4
   24194:	tstvc	sl, #268435464	; 0x10000008
   24198:	andeq	pc, lr, #-1073741824	; 0xc0000000
   2419c:	andlt	pc, sp, r3, lsl #17
   241a0:	svceq	0x007ff1ba
   241a4:	teqeq	r0, #79	; 0x4f	; <UNPREDICTABLE>
   241a8:			; <UNDEFINED> instruction: 0xf882bf98
   241ac:	andsvc	sl, r3, r1
   241b0:	ldcne	15, cr11, [r3], {152}	; 0x98
   241b4:			; <UNDEFINED> instruction: 0xf1bad908
   241b8:	vrecps.f32	q0, q8, <illegal reg q15.5>
   241bc:	orrcs	r8, r1, #-2147483642	; 0x80000006
   241c0:	ldclne	0, cr7, [r3], {83}	; 0x53
   241c4:	andge	pc, r2, r2, lsl #17
   241c8:	svceq	0x007ff1b8
   241cc:	andeq	pc, r2, #79	; 0x4f
   241d0:			; <UNDEFINED> instruction: 0xf103bf98
   241d4:	andsvc	r0, sl, r5, lsl #24
   241d8:			; <UNDEFINED> instruction: 0xf883bf98
   241dc:			; <UNDEFINED> instruction: 0xf04f8004
   241e0:	subsvc	r0, sl, r1, lsl #4
   241e4:	andeq	pc, r0, #79	; 0x4f
   241e8:			; <UNDEFINED> instruction: 0xf04f709a
   241ec:	sbcsvc	r0, sl, r0, lsr r2
   241f0:			; <UNDEFINED> instruction: 0xf1b8d909
   241f4:	vrecps.f32	q0, q8, <illegal reg q15.5>
   241f8:			; <UNDEFINED> instruction: 0xf103810b
   241fc:	addcs	r0, r1, #1536	; 0x600
   24200:	andhi	pc, r5, r3, lsl #17
   24204:			; <UNDEFINED> instruction: 0xf8df711a
   24208:	movwcs	r8, #25212	; 0x627c
   2420c:	rsbs	pc, r8, #14614528	; 0xdf0000
   24210:	ldrbtmi	r2, [r8], #3711	; 0xe7f
   24214:	andcc	pc, r0, ip, lsl #17
   24218:			; <UNDEFINED> instruction: 0xf04f44fe
   2421c:	ldm	r8!, {r0, r3, r8, r9}
   24220:			; <UNDEFINED> instruction: 0xf88c0003
   24224:			; <UNDEFINED> instruction: 0xf04f3001
   24228:			; <UNDEFINED> instruction: 0xf88c0380
   2422c:			; <UNDEFINED> instruction: 0xf8cc3029
   24230:			; <UNDEFINED> instruction: 0xf8cc0002
   24234:	ldm	lr!, {r1, r2, ip}
   24238:			; <UNDEFINED> instruction: 0xf898000f
   2423c:	svclt	0x00988000
   24240:	eorvs	pc, sl, ip, lsl #17
   24244:	andeq	pc, fp, ip, asr #17
   24248:	andne	pc, pc, ip, asr #17
   2424c:	andscs	pc, r3, ip, asr #17
   24250:			; <UNDEFINED> instruction: 0x0007e8be
   24254:	andscc	pc, r7, ip, asr #17
   24258:	andhi	pc, sl, ip, lsl #17
   2425c:			; <UNDEFINED> instruction: 0x3000f8be
   24260:	andseq	pc, fp, ip, asr #17
   24264:			; <UNDEFINED> instruction: 0xf8cccd03
   24268:			; <UNDEFINED> instruction: 0xf8ac2023
   2426c:	svclt	0x00983027
   24270:	msreq	CPSR_fxc, #12, 2
   24274:	andseq	pc, sp, ip, asr #17
   24278:	eorne	pc, r1, ip, asr #17
   2427c:	vmovcs.f16	s27, #249	; 0xbfc80000 -1.5625000	; <UNPREDICTABLE>
   24280:	tsthi	fp, r0, lsl #4	; <UNPREDICTABLE>
   24284:			; <UNDEFINED> instruction: 0xf88c2381
   24288:			; <UNDEFINED> instruction: 0xf10c302a
   2428c:			; <UNDEFINED> instruction: 0xf88c032c
   24290:	stmdbls	fp, {r0, r1, r3, r5, sp, lr}
   24294:			; <UNDEFINED> instruction: 0x46184632
   24298:	cdp	7, 7, cr15, cr8, cr1, {7}
   2429c:	strmi	r9, [r6], #-2317	; 0xfffff6f3
   242a0:	streq	lr, [r9, #-2982]	; 0xfffff45a
   242a4:	andle	r4, r4, sp, lsl #5
   242a8:			; <UNDEFINED> instruction: 0x462a4878
   242ac:			; <UNDEFINED> instruction: 0xf0094478
   242b0:	stmdals	fp, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   242b4:	ldrls	r2, [r0, #-1537]	; 0xfffff9ff
   242b8:	subsls	pc, r8, sp, asr #17
   242bc:			; <UNDEFINED> instruction: 0xf7e19517
   242c0:			; <UNDEFINED> instruction: 0xf7ffeeb0
   242c4:			; <UNDEFINED> instruction: 0xf04fba60
   242c8:	strb	r0, [r4, #2818]	; 0xb02
   242cc:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   242d0:	cdp	7, 10, cr15, cr6, cr1, {7}
   242d4:	bllt	ffa622d8 <ftello64@plt+0xffa5b38c>
   242d8:	ldcl	7, cr15, [sl], #-904	; 0xfffffc78
   242dc:	stmdami	ip!, {r0, r9, sl, lr}^
   242e0:			; <UNDEFINED> instruction: 0xf0094478
   242e4:			; <UNDEFINED> instruction: 0x4628fb3b
   242e8:	cdp	7, 9, cr15, cr10, cr1, {7}
   242ec:	ldrmi	r9, [sp], -r7, lsl #22
   242f0:	bllt	ff6e22f4 <ftello64@plt+0xff6db3a8>
   242f4:	stcl	7, cr15, [ip], #-904	; 0xfffffc78
   242f8:	stmdami	r6!, {r0, r9, sl, lr}^
   242fc:			; <UNDEFINED> instruction: 0xf0094478
   24300:	ldmdals	r5, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   24304:	ldcl	7, cr15, [ip, #-900]!	; 0xfffffc7c
   24308:			; <UNDEFINED> instruction: 0xf7e14628
   2430c:	stcls	14, cr14, [sl, #-552]	; 0xfffffdd8
   24310:	bllt	ff2e2314 <ftello64@plt+0xff2db3c8>
   24314:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24318:			; <UNDEFINED> instruction: 0x464c461f
   2431c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24320:	blt	fe7a2324 <ftello64@plt+0xfe79b3d8>
   24324:	svccc	0x0080f5b6
   24328:	sbcsvc	fp, r6, r7, lsr pc
   2432c:	ldcne	12, cr1, [r0, #-320]	; 0xfffffec0
   24330:	svclt	0x003e2382
   24334:	beq	d00488 <ftello64@plt+0xcf953c>
   24338:	ldrbt	r7, [r4], #147	; 0x93
   2433c:	bleq	120480 <ftello64@plt+0x119534>
   24340:	movwcs	lr, #13354	; 0x342a
   24344:			; <UNDEFINED> instruction: 0xf5bae457
   24348:	svclt	0x00373f80
   2434c:	andsge	pc, r0, r3, lsl #17
   24350:	andeq	pc, lr, #-1073741824	; 0xc0000000
   24354:	bcs	6dec98 <ftello64@plt+0x6d7d4c>
   24358:	svclt	0x003e2182
   2435c:	andseq	pc, r1, #-1073741824	; 0xc0000000
   24360:	andge	pc, pc, r3, lsl #17
   24364:	ldr	r7, [sl], #921	; 0x399
   24368:	svccc	0x0080f5b5
   2436c:	sbcsvc	fp, r5, r7, lsr pc
   24370:	beq	b6b4c4 <ftello64@plt+0xb64578>
   24374:	svclt	0x003e2182
   24378:	addsvc	r1, r5, r3, lsl sp
   2437c:	ldr	r7, [lr], #81	; 0x51
   24380:	svccc	0x0080f5bb
   24384:			; <UNDEFINED> instruction: 0xf883bf37
   24388:			; <UNDEFINED> instruction: 0xf103b00f
   2438c:	b	13e4bc8 <ftello64@plt+0x13ddc7c>
   24390:	orrcs	r2, r2, fp, lsl fp
   24394:			; <UNDEFINED> instruction: 0xf103bf3e
   24398:			; <UNDEFINED> instruction: 0xf8830210
   2439c:	cmpvc	r9, #14
   243a0:			; <UNDEFINED> instruction: 0xf04fe4b1
   243a4:	str	r0, [sp], #-2563	; 0xfffff5fd
   243a8:	svccc	0x0080f5b9
   243ac:			; <UNDEFINED> instruction: 0xf882bf37
   243b0:	mrrcne	0, 0, r9, r3, cr3
   243b4:	ldmdbcs	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   243b8:	svclt	0x003e2182
   243bc:			; <UNDEFINED> instruction: 0xf8821d13
   243c0:	subsvc	r9, r1, r2
   243c4:	movwcc	lr, #58434	; 0xe442
   243c8:	movwls	r9, #53774	; 0xd20e
   243cc:			; <UNDEFINED> instruction: 0xf7e14618
   243d0:	bls	3df5b0 <ftello64@plt+0x3d8664>
   243d4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   243d8:	cfstrdge	mvd15, [r8, #-252]!	; 0xffffff04
   243dc:			; <UNDEFINED> instruction: 0xf8892330
   243e0:			; <UNDEFINED> instruction: 0xf8892002
   243e4:	orrcs	r3, r1, #0
   243e8:	andcc	pc, r1, r9, lsl #17
   243ec:	movweq	pc, #12553	; 0x3109	; <UNPREDICTABLE>
   243f0:			; <UNDEFINED> instruction: 0xf5bae6b2
   243f4:	svclt	0x00373f80
   243f8:	andge	pc, r3, r2, lsl #17
   243fc:	b	13eb550 <ftello64@plt+0x13e4604>
   24400:	orrcs	r2, r2, sl, lsl sl
   24404:	ldcne	15, cr11, [r3, #-248]	; 0xffffff08
   24408:	andge	pc, r2, r2, lsl #17
   2440c:			; <UNDEFINED> instruction: 0xe6db7051
   24410:	svccc	0x0080f5b8
   24414:			; <UNDEFINED> instruction: 0xf883bf37
   24418:			; <UNDEFINED> instruction: 0xf1038006
   2441c:	b	13e7434 <ftello64@plt+0x13e04e8>
   24420:	addcs	r2, r2, #24, 16	; 0x180000
   24424:			; <UNDEFINED> instruction: 0xf103bf3e
   24428:			; <UNDEFINED> instruction: 0xf8830c07
   2442c:	tstvc	sl, r5
   24430:	svclt	0x0000e6e9
   24434:	andeq	fp, r3, r6, lsl r2
   24438:	andeq	r0, r0, r4, ror #12
   2443c:	andeq	r4, r2, r6, lsl #30
   24440:	andeq	r5, r2, r0, lsr r5
   24444:	andeq	r4, r2, r4, ror #26
   24448:	andeq	sl, r3, r0, asr #28
   2444c:	muleq	r2, r0, r2
   24450:	andeq	r5, r2, sl, ror #3
   24454:	andeq	r5, r2, r4, lsl #3
   24458:	andeq	r5, r2, ip, lsl #4
   2445c:	andeq	r4, r2, sl, ror sl
   24460:	andeq	r4, r2, r8, lsr r9
   24464:	andeq	r4, r2, r0, lsl #16
   24468:	ldrdeq	r4, [r2], -lr
   2446c:	andeq	r4, r2, lr, asr #15
   24470:			; <UNDEFINED> instruction: 0x000247be
   24474:	andeq	r4, r2, ip, lsl #18
   24478:	andeq	r4, r2, r8, asr r6
   2447c:	andeq	r4, r2, r6, lsr r6
   24480:	strdeq	r4, [r2], -r8
   24484:	andeq	r4, r2, lr, lsl #12
   24488:	andeq	r4, r2, ip, asr #24
   2448c:	andeq	r4, r2, r8, asr r5
   24490:	andeq	r4, r2, ip, lsr #7
   24494:	andeq	r4, r2, r8, lsr #22
   24498:	svccc	0x0080f5bb
   2449c:			; <UNDEFINED> instruction: 0xf883bf37
   244a0:			; <UNDEFINED> instruction: 0xf103b00e
   244a4:	b	13e4cdc <ftello64@plt+0x13ddd90>
   244a8:	orrcs	r2, r2, fp, lsl fp
   244ac:			; <UNDEFINED> instruction: 0xf103bf3e
   244b0:			; <UNDEFINED> instruction: 0xf883020f
   244b4:	tstvc	r9, #13
   244b8:			; <UNDEFINED> instruction: 0xf5b6e672
   244bc:	svclt	0x00373f80
   244c0:	eorvs	pc, ip, ip, lsl #17
   244c4:	msreq	CPSR_fx, #12, 2
   244c8:	msreq	CPSR_fsc, #12, 2
   244cc:	svclt	0x003e2282
   244d0:	eorcs	pc, sl, ip, lsl #17
   244d4:			; <UNDEFINED> instruction: 0xf88c0a32
   244d8:	ldrb	r2, [sl], fp, lsr #32
   244dc:	bleq	120620 <ftello64@plt+0x1196d4>
   244e0:			; <UNDEFINED> instruction: 0xf5b3e4b9
   244e4:			; <UNDEFINED> instruction: 0xf0803f80
   244e8:			; <UNDEFINED> instruction: 0xf10380ae
   244ec:	ldcne	0, cr0, [sl, #-48]	; 0xffffffd0
   244f0:	movwcs	lr, #59853	; 0xe9cd
   244f4:	bl	ff8e2480 <ftello64@plt+0xff8db534>
   244f8:	andls	r9, fp, pc, lsl #22
   244fc:			; <UNDEFINED> instruction: 0xf0002800
   24500:	bls	3047c8 <ftello64@plt+0x2fd87c>
   24504:			; <UNDEFINED> instruction: 0x461170d3
   24508:	andcc	r0, r4, #110592	; 0x1b000
   2450c:	stccc	8, cr15, [r2], {2}
   24510:			; <UNDEFINED> instruction: 0xf8022330
   24514:	orrcs	r3, r2, #4, 24	; 0x400
   24518:	stccc	8, cr15, [r3], {2}
   2451c:	bllt	fe0e2520 <ftello64@plt+0xfe0db5d4>
   24520:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   24524:	blx	6e0550 <ftello64@plt+0x6d9604>
   24528:			; <UNDEFINED> instruction: 0xf7e14620
   2452c:	blls	2df454 <ftello64@plt+0x2d8508>
   24530:	stmdacs	r0, {r0, r2, r9, sl, lr}
   24534:			; <UNDEFINED> instruction: 0x4601d07e
   24538:			; <UNDEFINED> instruction: 0x46a32230
   2453c:	blcs	a2548 <ftello64@plt+0x9b5fc>
   24540:	stmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24544:			; <UNDEFINED> instruction: 0xf8cd484c
   24548:	ldrbtmi	r9, [r8], #-56	; 0xffffffc8
   2454c:	blx	1e0578 <ftello64@plt+0x1d962c>
   24550:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
   24554:	blx	e0580 <ftello64@plt+0xd9634>
   24558:			; <UNDEFINED> instruction: 0xf1039b0e
   2455c:			; <UNDEFINED> instruction: 0xf7e10008
   24560:	andls	lr, fp, lr, lsr #23
   24564:	rsbsle	r2, ip, r0, lsl #16
   24568:	teqcs	r0, #45056	; 0xb000
   2456c:	blcc	a257c <ftello64@plt+0x9b630>
   24570:	bllt	1662574 <ftello64@plt+0x165b628>
   24574:	strtmi	r4, [sl], r2, asr #16
   24578:			; <UNDEFINED> instruction: 0xf0094478
   2457c:	str	pc, [r3, #2543]!	; 0x9ef
   24580:	ldrtmi	r4, [r5], -r0, asr #16
   24584:			; <UNDEFINED> instruction: 0xf0094478
   24588:	ldmdami	pc!, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2458c:	ldrbtmi	r4, [r8], #-1707	; 0xfffff955
   24590:			; <UNDEFINED> instruction: 0xf9e4f009
   24594:	bllt	262598 <ftello64@plt+0x25b64c>
   24598:	stmdb	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2459c:			; <UNDEFINED> instruction: 0xf7e16800
   245a0:	usub16mi	lr, r9, r0
   245a4:	ldmdami	r9!, {r1, r9, sl, lr}
   245a8:			; <UNDEFINED> instruction: 0xf0094478
   245ac:			; <UNDEFINED> instruction: 0x4648f9d7
   245b0:	cdp2	0, 0, cr15, cr14, cr6, {0}
   245b4:	stmdbls	ip, {r3, sl, fp, ip, pc}
   245b8:			; <UNDEFINED> instruction: 0xf00a4620
   245bc:			; <UNDEFINED> instruction: 0x4620f8d1
   245c0:	stc	7, cr15, [lr, #-900]!	; 0xfffffc7c
   245c4:	ldmdami	r2!, {r0, r1, r2, r7, sl, sp, lr, pc}
   245c8:			; <UNDEFINED> instruction: 0xf0094478
   245cc:	ldr	pc, [sl], #-2503	; 0xfffff639
   245d0:	andls	r4, sp, #48, 16	; 0x300000
   245d4:			; <UNDEFINED> instruction: 0xf0094478
   245d8:	bls	3a2ce4 <ftello64@plt+0x39bd98>
   245dc:			; <UNDEFINED> instruction: 0xf7e14610
   245e0:	bls	39f3a0 <ftello64@plt+0x398454>
   245e4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   245e8:	cfstrdge	mvd15, [r0], #-252	; 0xffffff04
   245ec:	andls	r4, sp, #3145728	; 0x300000
   245f0:			; <UNDEFINED> instruction: 0xf8032230
   245f4:	str	r2, [pc, #2817]!	; 250fd <ftello64@plt+0x1e1b1>
   245f8:	ldrbmi	r4, [r3], r7, lsr #16
   245fc:			; <UNDEFINED> instruction: 0xf0094478
   24600:	ldrb	pc, [r3, #-2477]!	; 0xfffff653	; <UNPREDICTABLE>
   24604:			; <UNDEFINED> instruction: 0xf04f4825
   24608:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
   2460c:			; <UNDEFINED> instruction: 0xf9a6f009
   24610:			; <UNDEFINED> instruction: 0xf7e2e40f
   24614:	stmdavs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   24618:	svc	0x0032f7e1
   2461c:			; <UNDEFINED> instruction: 0x46024659
   24620:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   24624:			; <UNDEFINED> instruction: 0xf99af009
   24628:	ldmdami	lr, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2462c:			; <UNDEFINED> instruction: 0xf0094478
   24630:	ldrb	pc, [r0], #-2453	; 0xfffff66b	; <UNPREDICTABLE>
   24634:	strcs	r4, [r0, #-2076]	; 0xfffff7e4
   24638:			; <UNDEFINED> instruction: 0xf0094478
   2463c:			; <UNDEFINED> instruction: 0xf7fff98f
   24640:			; <UNDEFINED> instruction: 0xf7e1ba33
   24644:	movwls	lr, #60742	; 0xed46
   24648:	blmi	65e458 <ftello64@plt+0x65750c>
   2464c:	rsceq	pc, r1, #64, 12	; 0x4000000
   24650:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   24654:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   24658:	orrvc	pc, lr, #12582912	; 0xc00000
   2465c:			; <UNDEFINED> instruction: 0xf7e24478
   24660:	ldmdami	r5, {r3, r4, r6, sl, fp, sp, lr, pc}
   24664:			; <UNDEFINED> instruction: 0xf0094478
   24668:			; <UNDEFINED> instruction: 0x9c08f979
   2466c:			; <UNDEFINED> instruction: 0xf47f2c00
   24670:	ldrt	sl, [r0], #-3115	; 0xfffff3d5
   24674:	andeq	r4, r2, r2, lsl #4
   24678:	ldrdeq	r4, [r2], -sl
   2467c:	ldrdeq	r4, [r2], -r2
   24680:	andeq	r4, r2, ip, lsr #3
   24684:	andeq	r4, r2, r0, lsr #3
   24688:	muleq	r2, r6, r1
   2468c:	andeq	r4, r2, r4, lsl r8
   24690:	andeq	r4, r2, ip, asr r1
   24694:	andeq	r4, r2, r0, asr r1
   24698:	andeq	r4, r2, r8, lsr #2
   2469c:	andeq	r4, r2, sl, lsl r1
   246a0:	andeq	r4, r2, r2, ror #14
   246a4:	andeq	r4, r2, r4, asr #5
   246a8:			; <UNDEFINED> instruction: 0x000241b0
   246ac:	strdeq	r4, [r2], -r0
   246b0:	andeq	r4, r2, lr, asr r1
   246b4:			; <UNDEFINED> instruction: 0x000247b0
   246b8:	andeq	r4, r2, r4, lsl #3
   246bc:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   246c0:	ldrlt	r1, [r0, #-3659]	; 0xfffff1b5
   246c4:	bmi	575f1c <ftello64@plt+0x56efd0>
   246c8:	blcs	75ac0 <ftello64@plt+0x6eb74>
   246cc:			; <UNDEFINED> instruction: 0xf85cb082
   246d0:	ldmdavs	r2, {r1, sp}
   246d4:			; <UNDEFINED> instruction: 0xf04f9201
   246d8:	stmdale	pc, {r9}	; <UNPREDICTABLE>
   246dc:			; <UNDEFINED> instruction: 0xf7fc466a
   246e0:	tstlt	r8, pc, lsr sl	; <UNPREDICTABLE>
   246e4:	eorvs	r9, r3, r0, lsl #22
   246e8:	blmi	336f24 <ftello64@plt+0x32ffd8>
   246ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   246f0:	blls	7e760 <ftello64@plt+0x77814>
   246f4:	qaddle	r4, sl, sp
   246f8:	ldclt	0, cr11, [r0, #-8]
   246fc:			; <UNDEFINED> instruction: 0xf6404b09
   24700:	stmdbmi	r9, {r0, r1, r5, r6, r7, r9, ip}
   24704:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   24708:			; <UNDEFINED> instruction: 0xf5034479
   2470c:	ldrbtmi	r7, [r8], #-946	; 0xfffffc4e
   24710:	bl	fffe26a0 <ftello64@plt+0xfffdb754>
   24714:	ldcl	7, cr15, [ip], {225}	; 0xe1
   24718:	andeq	sl, r3, r0, ror #4
   2471c:	andeq	r0, r0, r4, ror #12
   24720:	andeq	sl, r3, ip, lsr r2
   24724:	andeq	r4, r2, lr, lsr r8
   24728:	andeq	r4, r2, ip, lsr #1
   2472c:	andeq	r4, r2, r6, ror r7
   24730:	stmibmi	ip, {r3, r9, sl, lr}^
   24734:	ldrbtmi	r4, [r9], #-3020	; 0xfffff434
   24738:	svcmi	0x00f0e92d
   2473c:	stmiapl	fp, {r0, r1, r4, r6, r7, ip, sp, pc}^
   24740:	cmpls	r1, #1769472	; 0x1b0000
   24744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24748:	tstlt	sl, r2, lsl #4
   2474c:	andsvc	r2, r3, r0, lsl #6
   24750:			; <UNDEFINED> instruction: 0xf7eb2102
   24754:			; <UNDEFINED> instruction: 0x4607fef7
   24758:			; <UNDEFINED> instruction: 0xf0002800
   2475c:	stfmip	f0, [r3], {96}	; 0x60
   24760:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   24764:	andcs	fp, r0, #48, 2
   24768:			; <UNDEFINED> instruction: 0xf7e24611
   2476c:	stmdavs	r0!, {r4, r5, r8, r9, fp, sp, lr, pc}
   24770:	ldmib	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24774:	stcge	13, cr4, [r6], {190}	; 0xbe
   24778:			; <UNDEFINED> instruction: 0xf10d4bbe
   2477c:	ldrbtmi	r0, [sp], #-2068	; 0xfffff7ec
   24780:	ldrtmi	r2, [sl], r0, lsl #12
   24784:	movwls	r4, #5243	; 0x147b
   24788:	movwcs	r6, #2159	; 0x86f
   2478c:			; <UNDEFINED> instruction: 0xf8887023
   24790:	svccs	0x00003000
   24794:	sbcshi	pc, fp, r0
   24798:	bcs	3e848 <ftello64@plt+0x378fc>
   2479c:	rschi	pc, lr, r0
   247a0:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   247a4:			; <UNDEFINED> instruction: 0x464821ff
   247a8:	bl	fe562734 <ftello64@plt+0xfe55b7e8>
   247ac:			; <UNDEFINED> instruction: 0xf899b378
   247b0:	svccs	0x00007000
   247b4:	strbmi	sp, [r8], -r5, asr #32
   247b8:	svc	0x0050f7e1
   247bc:			; <UNDEFINED> instruction: 0xf8104448
   247c0:	blcs	2b37cc <ftello64@plt+0x2ac880>
   247c4:	svccs	0x0009d13d
   247c8:	svccs	0x0020bf18
   247cc:	streq	pc, [r1], -r6, lsl #2
   247d0:	tstle	r5, r8, asr #12
   247d4:	svcvc	0x0001f810
   247d8:	svclt	0x00182f09
   247dc:	rscsle	r2, r9, r0, lsr #30
   247e0:	movweq	pc, #41383	; 0xa1a7	; <UNPREDICTABLE>
   247e4:			; <UNDEFINED> instruction: 0xf383fab3
   247e8:	svccs	0x0000095b
   247ec:	movwcs	fp, #7944	; 0x1f08
   247f0:	svclt	0x00142f23
   247f4:			; <UNDEFINED> instruction: 0xf043461f
   247f8:	svccs	0x00000701
   247fc:	blls	98924 <ftello64@plt+0x919d8>
   24800:			; <UNDEFINED> instruction: 0x464821ff
   24804:			; <UNDEFINED> instruction: 0xf7e1681a
   24808:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
   2480c:	blmi	fe6d8f50 <ftello64@plt+0xfe6d2004>
   24810:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   24814:	cdp	7, 13, cr15, cr14, cr1, {7}
   24818:			; <UNDEFINED> instruction: 0xf0402800
   2481c:			; <UNDEFINED> instruction: 0xf7e180af
   24820:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   24824:	addhi	pc, r1, r0
   24828:	ldrbmi	fp, [r7], -r4, lsl #5
   2482c:	stmdbvc	r0, {r2, r6, ip, sp, lr, pc}^
   24830:	vorr.i32	d18, #2816	; 0x00000b00
   24834:			; <UNDEFINED> instruction: 0xf6433300
   24838:	addsmi	r7, r4, #-268435441	; 0xf000000f
   2483c:	ldrmi	fp, [r9], r8, lsl #30
   24840:	stcmi	0, cr14, [lr], {22}
   24844:	ldrbtmi	r4, [ip], #-1623	; 0xfffff9a9
   24848:			; <UNDEFINED> instruction: 0xf7e26820
   2484c:			; <UNDEFINED> instruction: 0xf1b0eb04
   24850:	svclt	0x00183fff
   24854:	mvnsle	r2, sl, lsl #16
   24858:	muleq	r0, r9, r8
   2485c:			; <UNDEFINED> instruction: 0xf04f234b
   24860:	vmul.f<illegal width 8>	d16, d0, d1[4]
   24864:	vsubw.s8	<illegal reg q9.5>, q0, d0
   24868:	stmdacs	r0, {r8, fp, ip, sp}
   2486c:	ldrmi	fp, [r9], r8, lsl #30
   24870:			; <UNDEFINED> instruction: 0xf7e14638
   24874:	bmi	fe0df7d4 <ftello64@plt+0xfe0d8888>
   24878:	ldrbtmi	r4, [sl], #-2939	; 0xfffff485
   2487c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24880:	subsmi	r9, sl, r1, asr fp
   24884:	rschi	pc, ip, r0, asr #32
   24888:	subslt	r4, r3, r8, asr #12
   2488c:	svchi	0x00f0e8bd
   24890:	blcc	20c98 <ftello64@plt+0x19d4c>
   24894:	stmdbeq	r1, {r6, r7, r8, ip, sp, lr, pc}
   24898:	bl	27618c <ftello64@plt+0x26f240>
   2489c:			; <UNDEFINED> instruction: 0xf81b0e0b
   248a0:	bcs	eb04ac <ftello64@plt+0xea9560>
   248a4:			; <UNDEFINED> instruction: 0xf002d07d
   248a8:			; <UNDEFINED> instruction: 0xf1a201df
   248ac:			; <UNDEFINED> instruction: 0xf1a10730
   248b0:			; <UNDEFINED> instruction: 0xf1bc0c41
   248b4:	svclt	0x00880f05
   248b8:	stmdble	r5!, {r0, r3, r8, r9, sl, fp, sp}^
   248bc:			; <UNDEFINED> instruction: 0xf04f2b28
   248c0:	strbtpl	r0, [r1], #256	; 0x100
   248c4:			; <UNDEFINED> instruction: 0xf1a2d170
   248c8:	bcs	8254f4 <ftello64@plt+0x81e5a8>
   248cc:	blcs	94534 <ftello64@plt+0x8d5e8>
   248d0:	bcs	5aa80 <ftello64@plt+0x53b34>
   248d4:	adcshi	pc, fp, r0
   248d8:	movweq	pc, #4366	; 0x110e	; <UNPREDICTABLE>
   248dc:	ldrmi	r5, [sl], -r1, asr #25
   248e0:	svclt	0x00182909
   248e4:	tstle	r8, r0, lsr #18
   248e8:	bl	f58fc <ftello64@plt+0xee9b0>
   248ec:			; <UNDEFINED> instruction: 0xf8130209
   248f0:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
   248f4:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   248f8:			; <UNDEFINED> instruction: 0xf1a1d0f7
   248fc:	blcs	665688 <ftello64@plt+0x65e73c>
   24900:	ldrmi	sp, [r0], #-2148	; 0xfffff79c
   24904:			; <UNDEFINED> instruction: 0xf1a37843
   24908:	bcs	665294 <ftello64@plt+0x65e348>
   2490c:	stmvc	r2, {r1, r2, r3, r4, r6, fp, ip, lr, pc}
   24910:	andeq	pc, r9, r2, lsr #3
   24914:	svclt	0x00182a20
   24918:	ldmdale	r7, {r0, fp, sp}^
   2491c:			; <UNDEFINED> instruction: 0xf8882200
   24920:			; <UNDEFINED> instruction: 0xf8881000
   24924:			; <UNDEFINED> instruction: 0xf8883001
   24928:	ldrbmi	r2, [r1], -r2
   2492c:			; <UNDEFINED> instruction: 0xf7e14620
   24930:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
   24934:	svcge	0x0028f47f
   24938:	ldrbmi	r9, [r7], -r2, lsl #22
   2493c:	blcs	36348 <ftello64@plt+0x2f3fc>
   24940:	addhi	pc, r3, r0
   24944:	strbmi	r9, [r1], -r2, lsl #16
   24948:	ldcl	7, cr15, [r8], {225}	; 0xe1
   2494c:			; <UNDEFINED> instruction: 0xf00ce790
   24950:	stmdbmi	ip, {r0, r2, r5, r7, fp, ip, sp, lr, pc}^
   24954:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   24958:			; <UNDEFINED> instruction: 0xf97af005
   2495c:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
   24960:			; <UNDEFINED> instruction: 0xf7e26068
   24964:	strmi	lr, [r2], -r0, lsl #19
   24968:	stmdacs	r0, {r3, r5, sp, lr}
   2496c:	svcge	0x0018f47f
   24970:			; <UNDEFINED> instruction: 0xf7e19003
   24974:	stmdavs	r3, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   24978:	teqle	r5, r2, lsl #22
   2497c:	ldmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24980:	vmov.i32	q10, #117440512	; 0x07000000
   24984:	ldrb	r3, [r3, -r0, lsl #18]!
   24988:	fldmiaxle	r7, {d2-d20}	;@ Deprecated
   2498c:	svclt	0x00982a60
   24990:	bl	2761dc <ftello64@plt+0x26f290>
   24994:			; <UNDEFINED> instruction: 0xf81b0e0b
   24998:	strbtpl	r2, [r1], #3841	; 0xf01
   2499c:	bcs	eb15a8 <ftello64@plt+0xeaa65c>
   249a0:	blcs	a18fac <ftello64@plt+0xa12060>
   249a4:	svcge	0x0079f77f
   249a8:	andcs	r4, r5, #56, 18	; 0xe0000
   249ac:	ldrbmi	r2, [r7], -r0
   249b0:			; <UNDEFINED> instruction: 0xf7e14479
   249b4:	blmi	ddf794 <ftello64@plt+0xdd8848>
   249b8:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
   249bc:			; <UNDEFINED> instruction: 0xf0086859
   249c0:			; <UNDEFINED> instruction: 0xf04fffcd
   249c4:	vorr.i16	q8, #9	; 0x0009
   249c8:	ldrb	r3, [r1, -r0, lsl #18]
   249cc:	andcs	r4, r5, #802816	; 0xc4000
   249d0:	ldrbmi	r2, [r7], -r0
   249d4:			; <UNDEFINED> instruction: 0xf7e14479
   249d8:	blmi	c1f770 <ftello64@plt+0xc18824>
   249dc:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
   249e0:			; <UNDEFINED> instruction: 0xf0086859
   249e4:			; <UNDEFINED> instruction: 0xe7ecffbb
   249e8:	cdp	7, 8, cr15, cr8, cr1, {7}
   249ec:	bicslt	r4, r8, r1, lsl #13
   249f0:	addlt	r9, r4, #12288	; 0x3000
   249f4:			; <UNDEFINED> instruction: 0xf0444929
   249f8:	ldrbmi	r7, [r7], -r0, asr #18
   249fc:			; <UNDEFINED> instruction: 0x46104479
   24a00:			; <UNDEFINED> instruction: 0xf7e12205
   24a04:	stmdavs	r9!, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}^
   24a08:	strmi	r9, [r5], -r1, lsl #2
   24a0c:			; <UNDEFINED> instruction: 0xf7e24648
   24a10:	stmdbls	r1, {r5, r6, r7, fp, sp, lr, pc}
   24a14:	strtmi	r4, [r8], -r2, lsl #12
   24a18:			; <UNDEFINED> instruction: 0xffa0f008
   24a1c:			; <UNDEFINED> instruction: 0xf04fe708
   24a20:	vqdmlal.s<illegal width 8>	q8, d0, d1
   24a24:	str	r3, [r6, -r0, lsl #18]!
   24a28:	andcs	r4, r5, #475136	; 0x74000
   24a2c:			; <UNDEFINED> instruction: 0xf7e14479
   24a30:	stmdavs	r9!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
   24a34:	strmi	r9, [r7], -r3, lsl #2
   24a38:			; <UNDEFINED> instruction: 0xf7e24648
   24a3c:	stmdbls	r3, {r1, r3, r6, r7, fp, sp, lr, pc}
   24a40:	ldrtmi	r4, [r8], -r2, lsl #12
   24a44:			; <UNDEFINED> instruction: 0xff8af008
   24a48:	ldrmi	lr, [r9], pc, ror #14
   24a4c:	blmi	59e694 <ftello64@plt+0x597748>
   24a50:	ldmdbmi	r5, {r0, r2, r3, r5, r6, r9, sp}
   24a54:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
   24a58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   24a5c:	b	16629ec <ftello64@plt+0x165baa0>
   24a60:	bl	de29ec <ftello64@plt+0xddbaa0>
   24a64:	strdeq	sl, [r3], -r2
   24a68:	andeq	r0, r0, r4, ror #12
   24a6c:	strdeq	fp, [r3], -r4
   24a70:	ldrdeq	fp, [r3], -r6
   24a74:	ldrdeq	fp, [r3], -r0
   24a78:	andeq	fp, r3, r4, asr #8
   24a7c:	andeq	fp, r3, lr, lsl #8
   24a80:	andeq	sl, r3, lr, lsr #1
   24a84:	andeq	r4, r2, r2, ror #14
   24a88:	andeq	r0, r2, r6, ror #28
   24a8c:	andeq	r4, r2, r8, lsl r7
   24a90:	muleq	r3, sl, r2
   24a94:	andeq	r4, r2, r4, asr #14
   24a98:	andeq	fp, r3, r6, ror r2
   24a9c:	andeq	sl, r1, r4, asr #3
   24aa0:	muleq	r1, r4, r1
   24aa4:	andeq	r4, r2, r6, lsr r8
   24aa8:	andeq	r4, r2, r0, lsr #13
   24aac:			; <UNDEFINED> instruction: 0x000246b6
   24ab0:	bmi	18762e4 <ftello64@plt+0x186f398>
   24ab4:	mvnsmi	lr, #737280	; 0xb4000
   24ab8:	ldrmi	r4, [r8], -r6, lsl #12
   24abc:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
   24ac0:	smlabbcs	r0, r5, r0, fp
   24ac4:	ldrsbhi	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   24ac8:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   24acc:	movwls	r6, #14363	; 0x381b
   24ad0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24ad4:	ldc	7, cr15, [r4], #900	; 0x384
   24ad8:	stmdacs	r0, {r1, ip, pc}
   24adc:	addshi	pc, r7, r0
   24ae0:	strmi	r2, [sp], -r0, lsl #2
   24ae4:	blx	262aa2 <ftello64@plt+0x25bb56>
   24ae8:	stmdals	r2, {r2, r9, sl, lr}
   24aec:	cdp	7, 3, cr15, cr14, cr1, {7}
   24af0:			; <UNDEFINED> instruction: 0xf0049502
   24af4:	ldmdbmi	r3, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   24af8:	strtmi	r2, [r1], r5, lsl #4
   24afc:			; <UNDEFINED> instruction: 0x46074479
   24b00:			; <UNDEFINED> instruction: 0xf7e14628
   24b04:	strmi	lr, [r5], -lr, asr #21
   24b08:	rsble	r2, lr, r0, lsl #24
   24b0c:			; <UNDEFINED> instruction: 0xf8584b4e
   24b10:			; <UNDEFINED> instruction: 0xf8d88003
   24b14:	stmdacs	r0, {r6, r7}
   24b18:	blmi	1358c8c <ftello64@plt+0x1351d40>
   24b1c:			; <UNDEFINED> instruction: 0x461a447b
   24b20:	stmdage	r2, {r9, ip, pc}
   24b24:	strtmi	r4, [r9], -sl, asr #12
   24b28:	ldmda	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24b2c:	blle	182eb34 <ftello64@plt+0x1827be8>
   24b30:			; <UNDEFINED> instruction: 0xf0044638
   24b34:	strtmi	pc, [r0], -r7, ror #21
   24b38:	b	1ce2ac4 <ftello64@plt+0x1cdbb78>
   24b3c:			; <UNDEFINED> instruction: 0xf7e19802
   24b40:	bl	60180 <ftello64@plt+0x59234>
   24b44:	andcc	r0, r1, r0, asr #32
   24b48:	ldm	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24b4c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   24b50:	stcls	0, cr13, [r2, #-416]	; 0xfffffe60
   24b54:	bcs	42c04 <ftello64@plt+0x3bcb8>
   24b58:			; <UNDEFINED> instruction: 0xf8dfd05d
   24b5c:			; <UNDEFINED> instruction: 0x460480f4
   24b60:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24b64:	strd	r4, [r9], -r8
   24b68:	svclt	0x000c2a20
   24b6c:	andls	pc, r0, r4, lsl #17
   24b70:	stclne	0, cr7, [r1], #-136	; 0xffffff78
   24b74:	svccs	0x0001f815
   24b78:	orrlt	r4, r2, ip, lsl #12
   24b7c:	svclt	0x00182a2b
   24b80:	ldmle	r1!, {r0, r1, r2, r3, r4, r9, fp, sp}^
   24b84:	andls	r4, r0, #32, 12	; 0x2000000
   24b88:			; <UNDEFINED> instruction: 0xf04f4643
   24b8c:	strdcs	r3, [r1, -pc]
   24b90:			; <UNDEFINED> instruction: 0xf7e13403
   24b94:			; <UNDEFINED> instruction: 0xf815ee3c
   24b98:	bcs	307a4 <ftello64@plt+0x29858>
   24b9c:	stflsd	f5, [r2, #-952]	; 0xfffffc48
   24ba0:	movwcs	r4, #1576	; 0x628
   24ba4:			; <UNDEFINED> instruction: 0xf7e17023
   24ba8:	ldrtmi	lr, [r9], -r4, lsl #19
   24bac:			; <UNDEFINED> instruction: 0xf7e94630
   24bb0:	strmi	pc, [r5], -r3, ror #30
   24bb4:			; <UNDEFINED> instruction: 0xf7e14638
   24bb8:	bmi	9df490 <ftello64@plt+0x9d8544>
   24bbc:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   24bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24bc4:	subsmi	r9, sl, r3, lsl #22
   24bc8:	strtmi	sp, [r8], -r7, lsr #2
   24bcc:	pop	{r0, r2, ip, sp, pc}
   24bd0:	stmdbmi	r1!, {r4, r5, r6, r7, r8, r9, pc}
   24bd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   24bd8:	b	18e2b64 <ftello64@plt+0x18dbc18>
   24bdc:	ldrdcs	pc, [r0], #136	; 0x88
   24be0:	stmiblt	r2!, {r0, r1, r9, sl, lr}^
   24be4:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
   24be8:			; <UNDEFINED> instruction: 0xf8dfe79a
   24bec:	ldrbtmi	r9, [r9], #116	; 0x74
   24bf0:			; <UNDEFINED> instruction: 0xf7e1e78c
   24bf4:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
   24bf8:	addlt	sp, r5, #154	; 0x9a
   24bfc:			; <UNDEFINED> instruction: 0xf0044638
   24c00:	strtmi	pc, [r0], -r1, lsl #21
   24c04:	strbvc	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
   24c08:	b	2e2b94 <ftello64@plt+0x2dbc48>
   24c0c:	strcs	lr, [r1, #-2005]	; 0xfffff82b
   24c10:	strcc	pc, [r0, #-704]	; 0xfffffd40
   24c14:			; <UNDEFINED> instruction: 0x4604e7d1
   24c18:			; <UNDEFINED> instruction: 0xf7e1e7c2
   24c1c:	bmi	49f58c <ftello64@plt+0x498640>
   24c20:			; <UNDEFINED> instruction: 0xe77d447a
   24c24:	stcl	7, cr15, [sl, #-900]!	; 0xfffffc7c
   24c28:	tstlt	r8, r5, lsl #12
   24c2c:	strcc	pc, [r0, #-704]	; 0xfffffd40
   24c30:			; <UNDEFINED> instruction: 0xf7e19802
   24c34:			; <UNDEFINED> instruction: 0xe7c0e93e
   24c38:	andeq	r9, r3, sl, ror #28
   24c3c:	andeq	r0, r0, r4, ror #12
   24c40:	andeq	r9, r3, lr, asr lr
   24c44:	andeq	r4, r2, r4, asr #12
   24c48:	andeq	r0, r0, ip, asr #13
   24c4c:	muleq	r2, r8, fp
   24c50:			; <UNDEFINED> instruction: 0x0001e4bc
   24c54:	andeq	r9, r3, sl, ror #26
   24c58:	andeq	r1, r2, r2, ror r9
   24c5c:	strdeq	r6, [r2], -lr
   24c60:	andeq	r4, r2, r6, lsl r6
   24c64:	muleq	r2, r4, sl
   24c68:	mvnsmi	lr, #737280	; 0xb4000
   24c6c:	mrrcmi	0, 8, fp, r6, cr5
   24c70:	ldrbtmi	r4, [ip], #-2646	; 0xfffff5aa
   24c74:	stmiapl	r2!, {r1, r2, r4, r6, r8, r9, fp, lr}
   24c78:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   24c7c:			; <UNDEFINED> instruction: 0xf04f9203
   24c80:	bmi	1525488 <ftello64@plt+0x151e53c>
   24c84:			; <UNDEFINED> instruction: 0xf8d3589b
   24c88:	stmdblt	r4!, {r6, r7, lr}^
   24c8c:	blmi	13f75dc <ftello64@plt+0x13f0690>
   24c90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24c94:	blls	fed04 <ftello64@plt+0xf7db8>
   24c98:			; <UNDEFINED> instruction: 0xf040405a
   24c9c:	strtmi	r8, [r0], -r8, lsl #1
   24ca0:	pop	{r0, r2, ip, sp, pc}
   24ca4:			; <UNDEFINED> instruction: 0x460583f0
   24ca8:	tstcs	r0, r8, lsl #12
   24cac:	bl	ff262c38 <ftello64@plt+0xff25bcec>
   24cb0:	stmdacs	r0, {r1, ip, pc}
   24cb4:	tstcs	r0, r5, ror r0
   24cb8:			; <UNDEFINED> instruction: 0xf7ed460f
   24cbc:			; <UNDEFINED> instruction: 0x4606fa1d
   24cc0:			; <UNDEFINED> instruction: 0xf7e19802
   24cc4:	smlsdls	r2, r4, sp, lr
   24cc8:			; <UNDEFINED> instruction: 0xf9f2f004
   24ccc:	andcs	r4, r5, #1097728	; 0x10c000
   24cd0:			; <UNDEFINED> instruction: 0x46044479
   24cd4:			; <UNDEFINED> instruction: 0xf7e14638
   24cd8:	ldrtmi	lr, [r2], -r4, ror #19
   24cdc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx1
   24ce0:	stmdage	r2, {r1, r3, r6, ip, lr, pc}
   24ce4:	svc	0x003cf7e1
   24ce8:	blle	132ecf0 <ftello64@plt+0x1327da4>
   24cec:			; <UNDEFINED> instruction: 0xf0044620
   24cf0:	ldrtmi	pc, [r0], -r9, lsl #20	; <UNPREDICTABLE>
   24cf4:	ldmib	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24cf8:			; <UNDEFINED> instruction: 0xf7e19802
   24cfc:	bl	5ffc4 <ftello64@plt+0x59078>
   24d00:	andcc	r0, r1, r0, asr #32
   24d04:	svc	0x00daf7e0
   24d08:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   24d0c:	mcrls	0, 0, sp, cr2, cr1, {2}
   24d10:	bcs	42de0 <ftello64@plt+0x3be94>
   24d14:			; <UNDEFINED> instruction: 0xf8dfd049
   24d18:	strmi	r8, [r4], -r8, asr #1
   24d1c:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24d20:	strd	r4, [r9], -r8
   24d24:	svclt	0x000c2a20
   24d28:	andls	pc, r0, r4, lsl #17
   24d2c:	stclne	0, cr7, [r1], #-136	; 0xffffff78
   24d30:	svccs	0x0001f816
   24d34:	orrlt	r4, r2, ip, lsl #12
   24d38:	svclt	0x00182a2b
   24d3c:	ldmle	r1!, {r0, r1, r2, r3, r4, r9, fp, sp}^
   24d40:	andls	r4, r0, #32, 12	; 0x2000000
   24d44:			; <UNDEFINED> instruction: 0xf04f4643
   24d48:	strdcs	r3, [r1, -pc]
   24d4c:			; <UNDEFINED> instruction: 0xf7e13403
   24d50:			; <UNDEFINED> instruction: 0xf816ed5e
   24d54:	bcs	30960 <ftello64@plt+0x29a14>
   24d58:	mvflsdz	f5, #0.5
   24d5c:	ldrtmi	r2, [r0], -r0, lsl #6
   24d60:			; <UNDEFINED> instruction: 0xf7e17023
   24d64:	ldrtmi	lr, [r9], -r6, lsr #17
   24d68:			; <UNDEFINED> instruction: 0xf7e94628
   24d6c:	strmi	pc, [r4], -r5, lsl #29
   24d70:			; <UNDEFINED> instruction: 0xf7e14638
   24d74:			; <UNDEFINED> instruction: 0xe789e956
   24d78:	stmdage	r2, {r1, r3, r4, r9, fp, lr}
   24d7c:			; <UNDEFINED> instruction: 0xf7e1447a
   24d80:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   24d84:			; <UNDEFINED> instruction: 0xf7e1dab2
   24d88:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   24d8c:	addlt	sp, r3, #174	; 0xae
   24d90:			; <UNDEFINED> instruction: 0xf0434620
   24d94:			; <UNDEFINED> instruction: 0xf0047440
   24d98:			; <UNDEFINED> instruction: 0x4630f9b5
   24d9c:	stmdb	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24da0:	strcs	lr, [r1], #-1908	; 0xfffff88c
   24da4:	strcc	pc, [r0], #-704	; 0xfffffd40
   24da8:			; <UNDEFINED> instruction: 0x4604e770
   24dac:			; <UNDEFINED> instruction: 0xf7e1e7d6
   24db0:			; <UNDEFINED> instruction: 0xf7e1e990
   24db4:	strmi	lr, [r4], -r4, lsr #25
   24db8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   24dbc:	stmdals	r2, {sl, ip, sp}
   24dc0:	ldmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24dc4:	svclt	0x0000e762
   24dc8:			; <UNDEFINED> instruction: 0x00039cb6
   24dcc:	andeq	r0, r0, r4, ror #12
   24dd0:			; <UNDEFINED> instruction: 0x00039cb0
   24dd4:	andeq	r0, r0, ip, asr #13
   24dd8:	muleq	r3, r8, ip
   24ddc:	andeq	r4, r2, r8, lsr r5
   24de0:	andeq	lr, r1, r0, lsl #6
   24de4:	andeq	r4, r2, r8, lsl #9
   24de8:	bmi	2b7a14 <ftello64@plt+0x2b0ac8>
   24dec:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   24df0:			; <UNDEFINED> instruction: 0xb1206818
   24df4:	ldmpl	r3, {r3, r8, r9, fp, lr}^
   24df8:	ldrdlt	r6, [sl, -sl]
   24dfc:	ldrbmi	r2, [r0, -r1]!
   24e00:			; <UNDEFINED> instruction: 0xf1a06d98
   24e04:	blx	fec24e18 <ftello64@plt+0xfec1decc>
   24e08:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   24e0c:	svclt	0x00004770
   24e10:	andeq	sl, r3, r0, ror lr
   24e14:	andeq	r9, r3, sl, lsr fp
   24e18:	andeq	r0, r0, ip, asr #13
   24e1c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   24e20:			; <UNDEFINED> instruction: 0x47706818
   24e24:	andeq	sl, r3, lr, lsr lr
   24e28:	bmi	f3731c <ftello64@plt+0xf303d0>
   24e2c:	blmi	f36018 <ftello64@plt+0xf2f0cc>
   24e30:	mvnsmi	lr, #737280	; 0xb4000
   24e34:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
   24e38:	sxtab16mi	r4, r0, fp, ror #8
   24e3c:	andls	r6, r1, #1179648	; 0x120000
   24e40:	andeq	pc, r0, #79	; 0x4f
   24e44:			; <UNDEFINED> instruction: 0xf8534a37
   24e48:			; <UNDEFINED> instruction: 0xf8d99002
   24e4c:	stmiblt	lr, {r2, r3, sp, lr}
   24e50:	ldrsbcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   24e54:	subsle	r2, r9, r3, lsl #22
   24e58:	and	r4, r3, ip, ror #12
   24e5c:	mulcc	r0, sp, r8
   24e60:	eorsle	r2, ip, sl, lsl #22
   24e64:	strtmi	r2, [r1], -r1, lsl #4
   24e68:			; <UNDEFINED> instruction: 0xf7e04640
   24e6c:	stmdacs	r1, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   24e70:	ldrsht	sp, [r4], -r4
   24e74:	strcs	r2, [r0], -r4, ror #14
   24e78:	and	r4, sl, sp, lsr r6
   24e7c:	strtmi	r2, [r1], -r1, lsl #4
   24e80:			; <UNDEFINED> instruction: 0xf7e04640
   24e84:	stmdacs	r1, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   24e88:	stmdavc	r3!, {r1, r2, r3, r4, r8, ip, lr, pc}
   24e8c:	andsle	r2, fp, sl, lsl #22
   24e90:	cdpne	5, 7, cr3, cr11, cr1, {0}
   24e94:	svclt	0x00c842ab
   24e98:			; <UNDEFINED> instruction: 0xdcef1974
   24e9c:	ldrtmi	r3, [r8], -r4, ror #14
   24ea0:	cdp	7, 13, cr15, cr2, cr0, {7}
   24ea4:			; <UNDEFINED> instruction: 0xb32e4604
   24ea8:			; <UNDEFINED> instruction: 0x462a4631
   24eac:	stmda	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24eb0:			; <UNDEFINED> instruction: 0x46264630
   24eb4:			; <UNDEFINED> instruction: 0xf7e1442c
   24eb8:	andcs	lr, r1, #180, 16	; 0xb40000
   24ebc:	strbmi	r4, [r0], -r1, lsr #12
   24ec0:	svc	0x00b6f7e0
   24ec4:	rscle	r2, r0, r1, lsl #16
   24ec8:	ldrdcc	pc, [ip], -r9
   24ecc:	eorvc	r2, r2, r0, lsl #4
   24ed0:	ldfmid	f3, [r5], {155}	; 0x9b
   24ed4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   24ed8:	stmia	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24edc:	bmi	4fcf7c <ftello64@plt+0x4f6030>
   24ee0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   24ee4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24ee8:	subsmi	r9, sl, r1, lsl #22
   24eec:	andlt	sp, r3, r1, lsl r1
   24ef0:	mvnshi	lr, #12386304	; 0xbd0000
   24ef4:	strcs	r4, [r0, #-1542]	; 0xfffff9fa
   24ef8:			; <UNDEFINED> instruction: 0xf8d9e7c0
   24efc:	blcs	f1064 <ftello64@plt+0xea118>
   24f00:	stmdami	fp, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   24f04:			; <UNDEFINED> instruction: 0xf0114478
   24f08:	strb	pc, [r2, pc, lsr #20]!	; <UNPREDICTABLE>
   24f0c:	ldrtmi	r2, [sp], -r4, ror #14
   24f10:			; <UNDEFINED> instruction: 0xf7e1e7bf
   24f14:	svclt	0x0000e8de
   24f18:	strdeq	r9, [r3], -ip
   24f1c:	andeq	r0, r0, r4, ror #12
   24f20:	strdeq	r9, [r3], -r0
   24f24:	andeq	r0, r0, ip, asr #13
   24f28:	andeq	sl, r3, r8, lsl #27
   24f2c:	andeq	r9, r3, r6, asr #20
   24f30:	muleq	r2, r4, r3
   24f34:	mvnsmi	lr, sp, lsr #18
   24f38:	rsble	r2, fp, r0, lsl #16
   24f3c:	stmdavs	r2, {r0, r2, r4, r9, sl, lr}^
   24f40:			; <UNDEFINED> instruction: 0xf381fab1
   24f44:	bcc	3677c <ftello64@plt+0x2f830>
   24f48:	b	13f676c <ftello64@plt+0x13ef820>
   24f4c:	svclt	0x00181353
   24f50:	addsmi	r2, sl, #268435456	; 0x10000000
   24f54:	teqcs	ip, lr, asr r0
   24f58:			; <UNDEFINED> instruction: 0xf7e12001
   24f5c:	strmi	lr, [r6], -ip, lsr #25
   24f60:	ldmvs	r8!, {r3, r5, r6, r7, r8, ip, sp, pc}
   24f64:			; <UNDEFINED> instruction: 0x61b53c00
   24f68:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   24f6c:	strvc	lr, [r0], #-2502	; 0xfffff63a
   24f70:	ldmvs	sp!, {r7, r8, r9, ip, sp, pc}^
   24f74:	eorsle	r2, ip, r0, lsl #26
   24f78:	strtmi	r4, [r8], r3, lsl #12
   24f7c:	and	r2, r2, r0, lsl #8
   24f80:	adcmi	r3, ip, #16777216	; 0x1000000
   24f84:	ldrmi	sp, [sl], -lr
   24f88:	ldmdavs	r1, {r2, r8, r9, ip, sp}
   24f8c:	mvnsle	r2, r0, lsl #18
   24f90:	andsvs	r4, r6, r5, lsr #5
   24f94:	strcc	fp, [r5, #-3998]	; 0xfffff062
   24f98:	adceq	r4, r9, r0, lsr #13
   24f9c:	ldrtmi	sp, [r0], -r4, lsl #18
   24fa0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24fa4:	adceq	r1, r9, r5, ror #26
   24fa8:	ldc	7, cr15, [r2, #-900]	; 0xfffffc7c
   24fac:			; <UNDEFINED> instruction: 0xf108b368
   24fb0:	stmib	r7, {r0, r8, r9}^
   24fb4:	addsmi	r0, sp, #8388608	; 0x800000
   24fb8:	eorvs	pc, r4, r0, asr #16
   24fbc:	bl	5b780 <ftello64@plt+0x54834>
   24fc0:	smlabbcs	r0, r8, r2, r0
   24fc4:			; <UNDEFINED> instruction: 0xf8423301
   24fc8:	adcmi	r1, fp, #4, 30
   24fcc:			; <UNDEFINED> instruction: 0x4630d3fa
   24fd0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24fd4:	tstcs	r4, r3
   24fd8:			; <UNDEFINED> instruction: 0xf7e160f8
   24fdc:	strmi	lr, [r4], -ip, ror #24
   24fe0:	stmdacs	r0, {r3, r4, r5, r7, sp, lr}
   24fe4:	rscsvs	sp, r8, r5, asr #3
   24fe8:			; <UNDEFINED> instruction: 0xf7e14630
   24fec:			; <UNDEFINED> instruction: 0x4626e81a
   24ff0:			; <UNDEFINED> instruction: 0x2114e7d5
   24ff4:	stcl	7, cr15, [ip], #900	; 0x384
   24ff8:	movwcs	fp, #20792	; 0x5138
   24ffc:	rscsvs	r4, fp, r8, lsr #13
   25000:	adcsvs	r4, r8, sp, lsl r6
   25004:	andvs	r2, r6, r1, lsl #6
   25008:			; <UNDEFINED> instruction: 0x4630e7d9
   2500c:			; <UNDEFINED> instruction: 0xf7e12600
   25010:	strb	lr, [r4, r8, lsl #16]
   25014:	subscs	r4, lr, #4, 22	; 0x1000
   25018:	stmdami	r5, {r2, r8, fp, lr}
   2501c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25020:			; <UNDEFINED> instruction: 0xf7e14478
   25024:	svclt	0x0000ef76
   25028:	andeq	r4, r2, r4, ror #5
   2502c:	andeq	r4, r2, r2, lsl #5
   25030:	muleq	r2, r8, r2
   25034:			; <UNDEFINED> instruction: 0x4616b5f8
   25038:			; <UNDEFINED> instruction: 0x46054b1e
   2503c:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
   25040:	movwcs	r6, #2076	; 0x81c
   25044:	ldmdblt	r4, {r0, r1, r4, sp, lr}
   25048:	stmdavs	r4!, {r1, r2, r3, sp, lr, pc}
   2504c:			; <UNDEFINED> instruction: 0xf104b164
   25050:			; <UNDEFINED> instruction: 0x4629001c
   25054:	blx	fe261082 <ftello64@plt+0xfe25a136>
   25058:	rscsle	r2, r6, r0, lsl #16
   2505c:	eoreq	pc, r3, r8, asr #4
   25060:	andeq	pc, r0, r0, asr #13
   25064:	ldcllt	0, cr6, [r8, #208]!	; 0xd0
   25068:			; <UNDEFINED> instruction: 0xf7e14628
   2506c:	strdcc	lr, [r0], -r8	; <UNPREDICTABLE>
   25070:	cdp	7, 2, cr15, cr4, cr0, {7}
   25074:			; <UNDEFINED> instruction: 0xb1a84604
   25078:	andscc	r4, ip, r9, lsr #12
   2507c:	ldmdb	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25080:	movwcs	r4, #2573	; 0xa0d
   25084:	ldrbtmi	r1, [sl], #-2815	; 0xfffff501
   25088:	svclt	0x00184618
   2508c:	eorsvs	r2, r4, r1, lsl #14
   25090:	rsbvs	r6, r7, r1, lsl r8
   25094:	eorvs	r6, r1, r4, lsl r0
   25098:	movwcc	lr, #10692	; 0x29c4
   2509c:	movwcc	lr, #18884	; 0x49c4
   250a0:	ldflte	f6, [r8, #652]!	; 0x28c
   250a4:	bl	ae3030 <ftello64@plt+0xadc0e4>
   250a8:	sbcsle	r2, ip, r0, lsl #16
   250ac:	andeq	pc, r0, r0, asr #13
   250b0:	svclt	0x0000bdf8
   250b4:	andeq	sl, r3, r2, lsr #24
   250b8:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   250bc:	tstcs	r2, r0, asr #2
   250c0:	strlt	r3, [r8, #-28]	; 0xffffffe4
   250c4:	ldcl	7, cr15, [r8], #-900	; 0xfffffc7c
   250c8:			; <UNDEFINED> instruction: 0xf080fab0
   250cc:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   250d0:	svclt	0x00004770
   250d4:	str	r2, [sp, -r1, lsl #4]!
   250d8:	str	r2, [fp, -r0, lsl #4]!
   250dc:	stmdavs	r2, {r6, r8, r9, ip, sp, pc}
   250e0:			; <UNDEFINED> instruction: 0x4604b510
   250e4:			; <UNDEFINED> instruction: 0xb1636893
   250e8:	ldrsblt	r6, [r1, #-129]	; 0xffffff7f
   250ec:	orreq	lr, r1, r3, lsl #22
   250f0:			; <UNDEFINED> instruction: 0xf8532000
   250f4:	adcmi	r2, r2, #4, 22	; 0x1000
   250f8:			; <UNDEFINED> instruction: 0xf843bf08
   250fc:	addmi	r0, fp, #4, 24	; 0x400
   25100:	stmibvs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   25104:	blx	ffb6110e <ftello64@plt+0xffb5a1c2>
   25108:			; <UNDEFINED> instruction: 0xf0006aa0
   2510c:	stmiavs	r0!, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25110:			; <UNDEFINED> instruction: 0xf7e1b118
   25114:	movwcs	lr, #3172	; 0xc64
   25118:	blvs	183d3ac <ftello64@plt+0x1836460>
   2511c:	svc	0x0080f7e0
   25120:			; <UNDEFINED> instruction: 0xf7e06ba0
   25124:	qsub16mi	lr, r0, lr
   25128:			; <UNDEFINED> instruction: 0x4010e8bd
   2512c:	svclt	0x0076f7e0
   25130:	svclt	0x00004770
   25134:			; <UNDEFINED> instruction: 0x4604b538
   25138:	smlabblt	r8, r0, sl, r6
   2513c:	blx	ff461146 <ftello64@plt+0xff45a1fa>
   25140:	andseq	pc, ip, #4, 2
   25144:	msreq	CPSR_f, #4, 2
   25148:	bgt	1ee550 <ftello64@plt+0x1e7604>
   2514c:	andeq	lr, r7, r3, lsl #17
   25150:	ldflts	f6, [r8, #-916]!	; 0xfffffc6c
   25154:			; <UNDEFINED> instruction: 0x4604b538
   25158:	smlabtlt	r8, r0, r9, r6
   2515c:	blx	ff061166 <ftello64@plt+0xff05a21a>
   25160:	eoreq	pc, r8, #4, 2
   25164:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
   25168:	bgt	1ee570 <ftello64@plt+0x1e7624>
   2516c:	andeq	lr, r7, r3, lsl #17
   25170:	lfmlt	f6, 4, [r8, #-660]!	; 0xfffffd6c
   25174:	stmdavs	r0, {r4, r8, ip, sp, pc}
   25178:	andscc	fp, ip, r0, lsl #2
   2517c:	svclt	0x00004770
   25180:	cmpvs	r1, r0, lsl r1
   25184:	ldrbmi	r2, [r0, -r0]!
   25188:			; <UNDEFINED> instruction: 0xf6c02049
   2518c:	ldrbmi	r0, [r0, -r0]!
   25190:	ldrblt	fp, [r8, #472]!	; 0x1d8
   25194:	stmdavs	r3, {r1, r2, r9, sl, lr}
   25198:	ldmvs	sl, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   2519c:	ldmvs	r9, {r1, r5, r7, r8, ip, sp, pc}^
   251a0:	strcs	fp, [r0], #-385	; 0xfffffe7f
   251a4:	and	r4, r0, r7, lsr #12
   251a8:			; <UNDEFINED> instruction: 0xf852689a
   251ac:			; <UNDEFINED> instruction: 0xb12d5024
   251b0:	tstlt	r8, r8, lsr #17
   251b4:	ldc	7, cr15, [r2], {225}	; 0xe1
   251b8:	adcvs	r6, pc, r3, lsr r8	; <UNPREDICTABLE>
   251bc:	strcc	r6, [r1], #-2266	; 0xfffff726
   251c0:	ldmle	r1!, {r1, r5, r7, r9, lr}^
   251c4:	stmdblt	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   251c8:			; <UNDEFINED> instruction: 0x4770bdf8
   251cc:	vqdmulh.s<illegal width 8>	d20, d0, d5
   251d0:	stmdbmi	r5, {r0, r1, r9, ip}
   251d4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   251d8:	tstcc	r0, #2030043136	; 0x79000000
   251dc:			; <UNDEFINED> instruction: 0xf7e14478
   251e0:	svclt	0x0000ee98
   251e4:	andeq	r4, r2, sl, lsr #2
   251e8:	andeq	r4, r2, r8, asr #1
   251ec:	andeq	r4, r2, r8, lsl #2
   251f0:	mvnsmi	lr, sp, lsr #18
   251f4:			; <UNDEFINED> instruction: 0xb1b46804
   251f8:	ldmdaeq	ip, {r2, r8, ip, sp, lr, pc}
   251fc:	tstcs	r2, lr, lsl #12
   25200:			; <UNDEFINED> instruction: 0x46404617
   25204:	bl	ff663190 <ftello64@plt+0xff65c244>
   25208:	stmdbvs	r1!, {r3, r5, r6, r8, fp, ip, sp, pc}
   2520c:	stmdbvs	r3!, {r0, r6, r7, r8, ip, sp, pc}^
   25210:	stmdblt	r3, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   25214:	ldrtmi	r6, [r9], -r0, lsr #18
   25218:			; <UNDEFINED> instruction: 0xf888f009
   2521c:	movwcs	fp, #6928	; 0x1b10
   25220:	cmnvs	r3, r5, lsl #12
   25224:	strcs	lr, [r0, #-0]
   25228:	pop	{r3, r5, r9, sl, lr}
   2522c:	blcs	459f4 <ftello64@plt+0x3eaa8>
   25230:	stmdbvs	r0!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   25234:	blx	861260 <ftello64@plt+0x85a314>
   25238:			; <UNDEFINED> instruction: 0x4635bb30
   2523c:	ldrb	r6, [r3, r6, ror #2]!
   25240:			; <UNDEFINED> instruction: 0xf0084640
   25244:	msrvs	LR_irq, fp
   25248:	mvnle	r2, r0, lsl #16
   2524c:	b	15e31d8 <ftello64@plt+0x15dc28c>
   25250:	tstlt	r8, r5, lsl #12
   25254:	streq	pc, [r0, #-1728]	; 0xfffff940
   25258:			; <UNDEFINED> instruction: 0x46414811
   2525c:			; <UNDEFINED> instruction: 0xf0084478
   25260:	strb	pc, [r1, fp, asr #22]!	; <UNPREDICTABLE>
   25264:	b	12e31f0 <ftello64@plt+0x12dc2a4>
   25268:	teqlt	r8, r5, lsl #12
   2526c:			; <UNDEFINED> instruction: 0xf043b283
   25270:	ldmdblt	pc, {r8, sl, sp, lr}	; <UNPREDICTABLE>
   25274:	andeq	pc, r1, #72, 4	; 0x80000004
   25278:	smullsle	r4, r5, r3, r2
   2527c:	strbmi	r4, [r1], -r9, lsl #16
   25280:			; <UNDEFINED> instruction: 0xf0084478
   25284:			; <UNDEFINED> instruction: 0xe7cffb39
   25288:	b	e63214 <ftello64@plt+0xe5c2c8>
   2528c:	tstlt	r8, r5, lsl #12
   25290:	streq	pc, [r0, #-1728]	; 0xfffff940
   25294:	strbmi	r4, [r1], -r4, lsl #16
   25298:			; <UNDEFINED> instruction: 0xf0084478
   2529c:	strb	pc, [r3, sp, lsr #22]	; <UNPREDICTABLE>
   252a0:	andeq	fp, r1, r0, ror #5
   252a4:	ldrdeq	fp, [r1], -ip
   252a8:	andeq	r4, r2, r4, asr r0
   252ac:			; <UNDEFINED> instruction: 0x4604b5f8
   252b0:	andcs	r4, r1, pc, lsl #12
   252b4:	ldrmi	r2, [r6], -ip, lsl #2
   252b8:			; <UNDEFINED> instruction: 0xf7e1461d
   252bc:	strdlt	lr, [r8, -ip]!
   252c0:	stmib	r0, {r0, r1, r5, fp, sp, lr}^
   252c4:	eorvs	r6, r0, r1, lsl #10
   252c8:	ldcllt	0, cr6, [r8, #12]!
   252cc:	eorsvs	r2, fp, r1, lsl #6
   252d0:	svclt	0x0000bdf8
   252d4:			; <UNDEFINED> instruction: 0x4606b5f0
   252d8:	addlt	r6, r3, r7, asr sl
   252dc:	cmpeq	ip, r0, lsl #20
   252e0:	sadd16mi	r2, r5, r4
   252e4:	ldrtmi	r4, [sl], -r0, lsr #8
   252e8:	msreq	CPSR_f, r5, lsl #2
   252ec:	andscs	fp, r4, #40, 30	; 0xa0
   252f0:			; <UNDEFINED> instruction: 0xf7e09201
   252f4:	svccs	0x0013ee4c
   252f8:	stmdble	r6, {r0, r4, r5, r9, fp, sp, lr}
   252fc:	movwcs	r4, #1036	; 0x40c
   25300:	andcs	r6, r0, r3, ror #2
   25304:	andlt	r8, r3, r0, lsr #7
   25308:	bls	94ad0 <ftello64@plt+0x8db84>
   2530c:			; <UNDEFINED> instruction: 0xf1c24421
   25310:	stmibne	r8, {r2, r4, r8, r9, sl}^
   25314:	ldc	7, cr15, [sl, #896]!	; 0x380
   25318:			; <UNDEFINED> instruction: 0x463a6a30
   2531c:	strtmi	r2, [r0], #-256	; 0xffffff00
   25320:	b	febe32ac <ftello64@plt+0xfebdc360>
   25324:			; <UNDEFINED> instruction: 0xf7e02010
   25328:	orrslt	lr, r8, sl, asr #25
   2532c:	svcvc	0x001cf855
   25330:	blvs	ffcedb3c <ftello64@plt+0xffce6bf0>
   25334:	andvs	r6, r3, r9, ror #16
   25338:	mvnsvs	r6, #135	; 0x87
   2533c:	and	r6, r1, r1, asr #1
   25340:			; <UNDEFINED> instruction: 0x460a681b
   25344:	blcs	2c490 <ftello64@plt+0x25544>
   25348:	bvs	c99b38 <ftello64@plt+0xc92bec>
   2534c:	strmi	r6, [ip], #-66	; 0xffffffbe
   25350:	ldrb	r6, [r6, r2, ror #2]
   25354:	ldmib	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25358:	sbcsle	r2, r4, r0, lsl #16
   2535c:	andeq	pc, r0, r0, asr #13
   25360:	svclt	0x0000e7d1
   25364:	bllt	4ff678 <ftello64@plt+0x4f872c>
   25368:			; <UNDEFINED> instruction: 0x460eb570
   2536c:	ldrdcc	lr, [r0, -r0]
   25370:			; <UNDEFINED> instruction: 0x46044615
   25374:	ldmne	sl, {r7, fp, sp, lr}
   25378:	andle	r4, r9, #-1610612728	; 0xa0000008
   2537c:			; <UNDEFINED> instruction: 0x46314418
   25380:			; <UNDEFINED> instruction: 0xb1ae462a
   25384:	cdp	7, 0, cr15, cr2, cr0, {7}
   25388:	strtmi	r6, [sl], #-2082	; 0xfffff7de
   2538c:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
   25390:	orrvs	pc, r0, #20971520	; 0x1400000
   25394:	rsbvs	r4, r1, r9, lsl r4
   25398:	bl	6e3324 <ftello64@plt+0x6dc3d8>
   2539c:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
   253a0:	adcvs	r4, r0, r1, lsr r6
   253a4:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   253a8:	mvnle	r2, r0, lsl #28
   253ac:	ldrbmi	lr, [r0, -r0]!
   253b0:	b	19e333c <ftello64@plt+0x19dc3f0>
   253b4:	movwcs	lr, #6120	; 0x17e8
   253b8:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
   253bc:	addlt	fp, r3, r0, lsl #10
   253c0:	ldrd	pc, [r0], #-143	; 0xffffff71
   253c4:			; <UNDEFINED> instruction: 0xf8df460b
   253c8:	andcs	ip, r4, #64	; 0x40
   253cc:			; <UNDEFINED> instruction: 0x466944fe
   253d0:			; <UNDEFINED> instruction: 0xf85eba1b
   253d4:			; <UNDEFINED> instruction: 0xf8dcc00c
   253d8:			; <UNDEFINED> instruction: 0xf8cdc000
   253dc:			; <UNDEFINED> instruction: 0xf04fc004
   253e0:	movwls	r0, #3072	; 0xc00
   253e4:			; <UNDEFINED> instruction: 0xffbef7ff
   253e8:	blmi	1f7c10 <ftello64@plt+0x1f0cc4>
   253ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   253f0:	blls	7f460 <ftello64@plt+0x78514>
   253f4:	qaddle	r4, sl, r2
   253f8:			; <UNDEFINED> instruction: 0xf85db003
   253fc:			; <UNDEFINED> instruction: 0xf7e0fb04
   25400:	svclt	0x0000ee68
   25404:	andeq	r9, r3, ip, asr r5
   25408:	andeq	r0, r0, r4, ror #12
   2540c:	andeq	r9, r3, ip, lsr r5
   25410:	svcmi	0x00f0e92d
   25414:	svcmi	0x00d1b085
   25418:	blmi	ff490c28 <ftello64@plt+0xff489cdc>
   2541c:	stmdaeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
   25420:	ldrbtmi	r6, [pc], #-3332	; 25428 <ftello64@plt+0x1e4dc>
   25424:	ldrmi	r4, [r1], r5, lsl #12
   25428:			; <UNDEFINED> instruction: 0x468a58fb
   2542c:	ldrtmi	r2, [r1], -r4, lsl #4
   25430:	ldmdavs	fp, {r5, r9, sl, lr}
   25434:			; <UNDEFINED> instruction: 0xf04f9303
   25438:	strcs	r0, [r0, -r0, lsl #6]
   2543c:			; <UNDEFINED> instruction: 0xf7ff9702
   25440:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
   25444:	andcs	r4, r1, #68157440	; 0x4100000
   25448:	andge	pc, r7, sp, lsl #17
   2544c:			; <UNDEFINED> instruction: 0xff8af7ff
   25450:	strtmi	r2, [r0], -r1, lsl #4
   25454:			; <UNDEFINED> instruction: 0xf88d4641
   25458:			; <UNDEFINED> instruction: 0xf7ff2007
   2545c:	ldrmi	pc, [r9, #3971]!	; 0xf83
   25460:	andeq	pc, r2, #79	; 0x4f
   25464:	ldrtmi	r4, [r1], -r0, lsr #12
   25468:	sadd16mi	fp, r3, r4
   2546c:			; <UNDEFINED> instruction: 0xf88d463b
   25470:			; <UNDEFINED> instruction: 0xf88d7008
   25474:			; <UNDEFINED> instruction: 0xf7ff3009
   25478:	qsub16mi	pc, r0, r5	; <UNPREDICTABLE>
   2547c:	andcs	r4, r4, #51380224	; 0x3100000
   25480:			; <UNDEFINED> instruction: 0xf7ff9702
   25484:	strtmi	pc, [r0], -pc, ror #30
   25488:	andcs	r4, r4, #51380224	; 0x3100000
   2548c:			; <UNDEFINED> instruction: 0xf7ff9702
   25490:	blhi	feb2523c <ftello64@plt+0xfeb1e2f0>
   25494:	ldrtmi	r4, [r1], -r0, lsr #12
   25498:	blt	16edca8 <ftello64@plt+0x16e6d5c>
   2549c:	andcc	pc, r8, sp, lsr #17
   254a0:			; <UNDEFINED> instruction: 0xff60f7ff
   254a4:	ldrtmi	r4, [r1], -r0, lsr #12
   254a8:	vst1.8	{d18-d21}, [pc], r2
   254ac:			; <UNDEFINED> instruction: 0xf8ad53e0
   254b0:			; <UNDEFINED> instruction: 0xf7ff3008
   254b4:	stmibvs	fp!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   254b8:	svclt	0x00c842bb
   254bc:	stcle	6, cr4, [sl, #-740]!	; 0xfffffd1c
   254c0:	b	13ffd6c <ftello64@plt+0x13f8e20>
   254c4:	andscs	r1, r4, #72704	; 0x11c00
   254c8:	ldrbmi	r4, [r9], #-1568	; 0xfffff9e0
   254cc:			; <UNDEFINED> instruction: 0xf7ff3701
   254d0:	bvs	aa51fc <ftello64@plt+0xa9e2b0>
   254d4:	andcs	r6, r4, #2293760	; 0x230000
   254d8:			; <UNDEFINED> instruction: 0x0c0beb01
   254dc:	ldrtmi	r4, [r1], -r0, lsr #12
   254e0:	andscc	pc, r8, ip, asr #17
   254e4:	andls	pc, r8, sp, asr #17
   254e8:			; <UNDEFINED> instruction: 0xff3cf7ff
   254ec:	andcs	r6, r2, #176128	; 0x2b000
   254f0:			; <UNDEFINED> instruction: 0x46204631
   254f4:	blhi	fe6f6668 <ftello64@plt+0xfe6ef71c>
   254f8:			; <UNDEFINED> instruction: 0xf8adba5b
   254fc:			; <UNDEFINED> instruction: 0xf7ff3008
   25500:	andcs	pc, r2, #49, 30	; 0xc4
   25504:			; <UNDEFINED> instruction: 0x46204631
   25508:	andls	pc, r8, sp, lsr #17
   2550c:			; <UNDEFINED> instruction: 0xff2af7ff
   25510:	adcsmi	r6, fp, #3850240	; 0x3ac000
   25514:	blhi	b1c86c <ftello64@plt+0xb15920>
   25518:	andcs	r4, r2, #51380224	; 0x3100000
   2551c:	blt	16f6da4 <ftello64@plt+0x16efe58>
   25520:	andcc	pc, r8, sp, lsr #17
   25524:			; <UNDEFINED> instruction: 0xff1ef7ff
   25528:	tstlt	r9, r9, ror #18
   2552c:	strtmi	r6, [r0], -sl, lsr #19
   25530:			; <UNDEFINED> instruction: 0xff18f7ff
   25534:	andcs	r8, r2, #43776	; 0xab00
   25538:			; <UNDEFINED> instruction: 0x46204631
   2553c:			; <UNDEFINED> instruction: 0xf8adba5b
   25540:			; <UNDEFINED> instruction: 0xf7ff3008
   25544:	andcs	pc, r2, #15, 30	; 0x3c
   25548:			; <UNDEFINED> instruction: 0x46204631
   2554c:	movtvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   25550:	andcc	pc, r8, sp, lsr #17
   25554:			; <UNDEFINED> instruction: 0xff06f7ff
   25558:	blcs	3ff0c <ftello64@plt+0x38fc0>
   2555c:	strcs	fp, [r0, -r2, asr #31]
   25560:			; <UNDEFINED> instruction: 0x46b946bb
   25564:	bvs	fea5ca30 <ftello64@plt+0xfea55ae4>
   25568:	stmdavs	r3!, {r2, r9, sp}
   2556c:	bl	36e38 <ftello64@plt+0x2feec>
   25570:	strtmi	r0, [r0], -r7, lsl #24
   25574:	bleq	a19a8 <ftello64@plt+0x9aa5c>
   25578:	andcc	pc, r4, ip, asr #17
   2557c:	andls	pc, r8, sp, asr #17
   25580:	mrc2	7, 7, pc, cr0, cr15, {7}
   25584:	strtmi	r6, [r0], -fp, lsr #21
   25588:	ldmvs	r9, {r0, r1, r3, r4, r5, sl, lr}^
   2558c:			; <UNDEFINED> instruction: 0xff16f7ff
   25590:	andcs	r6, r2, #700416	; 0xab000
   25594:	ldrtmi	r4, [fp], #-1585	; 0xfffff9cf
   25598:	ldrcc	r4, [r4, -r0, lsr #12]
   2559c:	blt	1707e10 <ftello64@plt+0x1700ec4>
   255a0:	andcc	pc, r8, sp, lsr #17
   255a4:	mrc2	7, 6, pc, cr14, cr15, {7}
   255a8:	strbmi	r2, [r1], -r1, lsl #4
   255ac:			; <UNDEFINED> instruction: 0xf88d4620
   255b0:			; <UNDEFINED> instruction: 0xf7ff9007
   255b4:	andcs	pc, r1, #3440	; 0xd70
   255b8:	strtmi	r4, [r0], -r1, asr #12
   255bc:	andls	pc, r7, sp, lsl #17
   255c0:	mrc2	7, 6, pc, cr0, cr15, {7}
   255c4:	ldrbmi	r6, [fp, #-2667]	; 0xfffff595
   255c8:	stchi	12, cr13, [fp, #820]!	; 0x334
   255cc:	ldrtmi	r2, [r1], -r2, lsl #4
   255d0:	blt	16f6e58 <ftello64@plt+0x16eff0c>
   255d4:	andcc	pc, r8, sp, lsr #17
   255d8:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   255dc:	ldrtmi	r2, [r1], -r2, lsl #4
   255e0:	vst1.8	{d20-d22}, [pc :128], r0
   255e4:			; <UNDEFINED> instruction: 0xf8ad6380
   255e8:			; <UNDEFINED> instruction: 0xf7ff3008
   255ec:	bvs	ffb250e0 <ftello64@plt+0xffb1e194>
   255f0:	svclt	0x00c82b00
   255f4:	stcle	7, cr2, [r9, #-0]
   255f8:	strtmi	r6, [r0], -fp, lsr #22
   255fc:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   25600:			; <UNDEFINED> instruction: 0xf7ff3701
   25604:	bvs	ffb25178 <ftello64@plt+0xffb1e22c>
   25608:	lfmle	f4, 2, [r5], #748	; 0x2ec
   2560c:	strbmi	r2, [r1], -r1, lsl #4
   25610:	strcs	r4, [r0, -r0, lsr #12]
   25614:	andvc	pc, r7, sp, lsl #17
   25618:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   2561c:	andcs	r4, r1, #68157440	; 0x4100000
   25620:			; <UNDEFINED> instruction: 0xf88d4620
   25624:			; <UNDEFINED> instruction: 0xf7ff7007
   25628:	andcs	pc, r2, #2512	; 0x9d0
   2562c:			; <UNDEFINED> instruction: 0x46204631
   25630:	andvc	pc, r8, sp, lsr #17
   25634:	mrc2	7, 4, pc, cr6, cr15, {7}
   25638:	ldrtmi	r2, [r1], -r4, lsl #4
   2563c:	strls	r4, [r2, -r0, lsr #12]
   25640:	mrc2	7, 4, pc, cr0, cr15, {7}
   25644:	ldrtmi	r2, [r1], -r4, lsl #4
   25648:	strls	r4, [r2, -r0, lsr #12]
   2564c:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   25650:	cdp2	0, 14, cr15, cr4, cr11, {0}
   25654:	strtmi	r4, [r0], -r1, lsl #12
   25658:	mrc2	7, 5, pc, cr0, cr15, {7}
   2565c:	andcs	r4, r4, #51380224	; 0x3100000
   25660:	strls	r4, [r2, -r0, lsr #12]
   25664:	mrc2	7, 3, pc, cr14, cr15, {7}
   25668:	svceq	0x0002f1ba
   2566c:	bvs	1ad9724 <ftello64@plt+0x1ad27d8>
   25670:	svclt	0x00c22a00
   25674:	ldmdbeq	r8!, {r0, r2, r8, ip, sp, lr, pc}
   25678:	ldmdaeq	r4!, {r0, r2, r8, ip, sp, lr, pc}
   2567c:	ldcle	6, cr4, [r7, #-248]	; 0xffffff08
   25680:	ldrtmi	r6, [fp], #-2731	; 0xfffff555
   25684:			; <UNDEFINED> instruction: 0xb1796899
   25688:	stmdblt	r2, {r1, r3, r5, r7, r8, r9, fp, sp, lr}^
   2568c:			; <UNDEFINED> instruction: 0x4649685a
   25690:	strbmi	r6, [r0], -r3, lsr #16
   25694:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   25698:	ldrtmi	r6, [fp], #-2731	; 0xfffff555
   2569c:	ldmvs	sl, {r0, r3, r4, r7, fp, sp, lr}^
   256a0:			; <UNDEFINED> instruction: 0xf7ff6d28
   256a4:	bvs	1ae5028 <ftello64@plt+0x1ade0dc>
   256a8:	ldrcc	r3, [r4, -r1, lsl #12]
   256ac:	sfmle	f4, 2, [r7], #712	; 0x2c8
   256b0:	blmi	af7f68 <ftello64@plt+0xaf101c>
   256b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   256b8:	blls	ff728 <ftello64@plt+0xf87dc>
   256bc:	qdaddle	r4, sl, sl
   256c0:	andlt	r2, r5, r0
   256c4:	svchi	0x00f0e8bd
   256c8:			; <UNDEFINED> instruction: 0xc01cf8d5
   256cc:	svceq	0x0000f1bc
   256d0:			; <UNDEFINED> instruction: 0xf8dfddee
   256d4:			; <UNDEFINED> instruction: 0xf105a094
   256d8:			; <UNDEFINED> instruction: 0xf8df0834
   256dc:			; <UNDEFINED> instruction: 0xf1059090
   256e0:	ldrbtmi	r0, [sl], #1592	; 0x638
   256e4:	bvs	af6ad0 <ftello64@plt+0xaefb84>
   256e8:	blne	122002c <ftello64@plt+0x12190e0>
   256ec:	ldrbmi	r6, [fp], #-2985	; 0xfffff457
   256f0:	andeq	lr, r5, #3457024	; 0x34c000
   256f4:	ldmdblt	r9!, {r3, r4, r6, r7, r8, ip, sp, pc}
   256f8:	strbmi	r6, [r0], -r3, lsr #16
   256fc:			; <UNDEFINED> instruction: 0xf7ff4631
   25700:	bvs	b24e5c <ftello64@plt+0xb1df10>
   25704:	ldmdbvs	r8, {r0, r1, r3, r4, r6, sl, lr}^
   25708:	ldmdblt	r1, {r0, r3, r5, r6, r7, r8, r9, fp, sp, lr}
   2570c:	stmdavs	r9, {r1, r3, r4, sp, lr, pc}
   25710:	stmdavs	fp, {r0, r6, r7, r8, ip, sp, pc}^
   25714:			; <UNDEFINED> instruction: 0xd1fa4298
   25718:	tstcc	r8, r8, lsr #26
   2571c:			; <UNDEFINED> instruction: 0xf7ff2208
   25720:			; <UNDEFINED> instruction: 0xf8d5fe21
   25724:	smladcc	r1, ip, r0, ip
   25728:	cfldr64le	mvdx4, [ip], {188}	; 0xbc
   2572c:	stmdbcs	r0, {r6, r7, r8, r9, sl, sp, lr, pc}
   25730:			; <UNDEFINED> instruction: 0xf1a2d1f9
   25734:	ldrtmi	r0, [r1], -r8, lsl #6
   25738:			; <UNDEFINED> instruction: 0xf7ff4640
   2573c:			; <UNDEFINED> instruction: 0xf8d5fdb7
   25740:			; <UNDEFINED> instruction: 0xe7f0c01c
   25744:	andcs	pc, r7, #64, 4
   25748:			; <UNDEFINED> instruction: 0x46484651
   2574c:			; <UNDEFINED> instruction: 0xf99ef008
   25750:			; <UNDEFINED> instruction: 0xc01cf8d5
   25754:			; <UNDEFINED> instruction: 0xf7e0e7e7
   25758:	svclt	0x0000ecbc
   2575c:	andeq	r9, r3, r6, lsl #10
   25760:	andeq	r0, r0, r4, ror #12
   25764:	andeq	r9, r3, r4, ror r2
   25768:	andeq	r3, r2, r2, asr #24
   2576c:	andeq	r3, r2, r8, asr ip
   25770:	mvnsmi	lr, #737280	; 0xb4000
   25774:	sfmvs	f2, 4, [r5, #-80]	; 0xffffffb0
   25778:	tstcs	r0, r6, lsl #12
   2577c:			; <UNDEFINED> instruction: 0xf7ff4628
   25780:	stmiavs	fp!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   25784:	cmple	r6, r0, lsl #22
   25788:	andcs	r6, r1, #172, 16	; 0xac0000
   2578c:	andcc	lr, r2, #3227648	; 0x314000
   25790:	stccs	8, cr6, [r0], {45}	; 0x2d
   25794:	ldccs	0, cr13, [r3, #-396]	; 0xfffffe74
   25798:	blvs	fecdbd60 <ftello64@plt+0xfecd4e14>
   2579c:	vrhadd.s8	<illegal reg q13.5>, q4, q5
   257a0:			; <UNDEFINED> instruction: 0xf6c00956
   257a4:	strtmi	r0, [r0], -r0, lsl #18
   257a8:	ldc	7, cr15, [sl], #-896	; 0xfffffc80
   257ac:	pop	{r3, r6, r9, sl, lr}
   257b0:			; <UNDEFINED> instruction: 0xf10683f8
   257b4:			; <UNDEFINED> instruction: 0xf1060138
   257b8:			; <UNDEFINED> instruction: 0x462b0034
   257bc:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   257c0:	ldrsbtls	pc, [r8], -r6	; <UNPREDICTABLE>
   257c4:	svceq	0x0000f1b9
   257c8:	blvs	1c59f74 <ftello64@plt+0x1c53028>
   257cc:	ands	fp, r8, r8, lsl #18
   257d0:	stmdavs	r3, {r3, r4, r5, r9, sl, lr}^
   257d4:	adcmi	r1, sl, #1664	; 0x680
   257d8:	bvc	ff0db8bc <ftello64@plt+0xff0d4970>
   257dc:	stmdavs	r3, {r1, r5, r6, r7, sl, ip, lr}^
   257e0:	strtmi	r8, [r3], #-2370	; 0xfffff6be
   257e4:	ldmib	r0, {r1, r3, r4, r6, ip, sp, lr}^
   257e8:	strtmi	r3, [r3], #-513	; 0xfffffdff
   257ec:	addsvc	r0, sl, r2, lsl sl
   257f0:	andcc	lr, r1, #208, 18	; 0x340000
   257f4:	sbcsvc	r4, sl, r3, lsr #8
   257f8:			; <UNDEFINED> instruction: 0xf7e06807
   257fc:	svccs	0x0000ec12
   25800:			; <UNDEFINED> instruction: 0xf1a5d1e6
   25804:	andcs	r0, r0, #20, 6	; 0x50000000
   25808:	andcs	r1, r2, r1, ror #17
   2580c:			; <UNDEFINED> instruction: 0x46226372
   25810:	ldmdb	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25814:			; <UNDEFINED> instruction: 0xf7e04628
   25818:	pkhtbmi	lr, r0, r2, asr #20
   2581c:	strtmi	fp, [sl], -r0, lsr #6
   25820:			; <UNDEFINED> instruction: 0xf7e04621
   25824:			; <UNDEFINED> instruction: 0x4620ebb4
   25828:	bl	ffee37b0 <ftello64@plt+0xffedc864>
   2582c:	strhi	lr, [r0, #-2502]	; 0xfffff63a
   25830:	pop	{r3, r6, r9, sl, lr}
   25834:	stmiavs	r8!, {r3, r4, r5, r6, r7, r8, r9, pc}
   25838:	ldmdbeq	r6, {r3, r6, r9, ip, sp, lr, pc}^
   2583c:	bl	ffc637c4 <ftello64@plt+0xffc5c878>
   25840:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   25844:	adcvs	r2, fp, r0, lsl #6
   25848:	blmi	49f818 <ftello64@plt+0x4988cc>
   2584c:	adccs	pc, r3, #64, 4
   25850:	ldmdami	r1, {r4, r8, fp, lr}
   25854:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25858:			; <UNDEFINED> instruction: 0xf7e14478
   2585c:	vpadd.i8	q15, q4, q5
   25860:			; <UNDEFINED> instruction: 0xf6c00956
   25864:	strb	r0, [r3, r0, lsl #18]!
   25868:			; <UNDEFINED> instruction: 0xf7e04620
   2586c:			; <UNDEFINED> instruction: 0xf7e0ebda
   25870:	tstlt	r8, r6, asr #30
   25874:	andeq	pc, r0, r0, asr #13
   25878:	ldrb	r4, [r9, r1, lsl #13]
   2587c:	vqdmulh.s<illegal width 8>	d20, d0, d7
   25880:	stmdbmi	r7, {r0, r1, r4, r7, r9, sp}
   25884:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   25888:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2588c:	bl	1063818 <ftello64@plt+0x105c8cc>
   25890:	andeq	r3, r2, r0, asr fp
   25894:	andeq	r3, r2, lr, asr #21
   25898:	andeq	r3, r2, r4, lsl fp
   2589c:	andeq	r3, r2, lr, lsl fp
   258a0:	muleq	r2, ip, sl
   258a4:	ldrdeq	r3, [r2], -sl
   258a8:			; <UNDEFINED> instruction: 0x460fb5f8
   258ac:	strcs	r4, [r0], #-1541	; 0xfffff9fb
   258b0:	andvs	r2, r4, r8, asr r1
   258b4:	ldrmi	r2, [r6], -r1
   258b8:	svc	0x00fcf7e0
   258bc:	ldmib	sp, {r3, r6, r8, ip, sp, pc}^
   258c0:	strmi	r1, [r3], -r6, lsl #4
   258c4:	stmib	r3, {r5, r9, sl, lr}^
   258c8:	eorvs	r7, fp, r0, lsl #12
   258cc:	andne	lr, r2, #3194880	; 0x30c000
   258d0:			; <UNDEFINED> instruction: 0xf7e0bdf8
   258d4:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   258d8:			; <UNDEFINED> instruction: 0xf6c0d0fa
   258dc:	ldcllt	0, cr0, [r8]
   258e0:	ldrblt	fp, [r0, #-888]!	; 0xfffffc88
   258e4:	stcvs	6, cr4, [r5, #-16]
   258e8:	ldmib	r5, {r0, r2, r3, r4, r5, r8, ip, sp, pc}^
   258ec:	bllt	12e64fc <ftello64@plt+0x12df5b0>
   258f0:	movwcs	r6, #4267	; 0x10ab
   258f4:			; <UNDEFINED> instruction: 0xf7e060eb
   258f8:	bvs	860750 <ftello64@plt+0x859804>
   258fc:	bl	fe463884 <ftello64@plt+0xfe45c938>
   25900:			; <UNDEFINED> instruction: 0xf7e06920
   25904:	bvs	1920744 <ftello64@plt+0x19197f8>
   25908:	svclt	0x00c42b00
   2590c:	strtmi	r2, [lr], -r0, lsl #10
   25910:	bvs	fe91cd3c <ftello64@plt+0xfe915df0>
   25914:	strtmi	r3, [fp], #-1537	; 0xfffff9ff
   25918:	ldmvs	r8, {r2, r4, r8, sl, ip, sp}
   2591c:	bl	fe0638a4 <ftello64@plt+0xfe05c958>
   25920:	addsmi	r6, lr, #405504	; 0x63000
   25924:	bvs	fe85c900 <ftello64@plt+0xfe8559b4>
   25928:	bl	1ee38b0 <ftello64@plt+0x1edc964>
   2592c:			; <UNDEFINED> instruction: 0xf7e06b20
   25930:	stmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   25934:	bl	1d638bc <ftello64@plt+0x1d5c970>
   25938:	pop	{r5, r9, sl, lr}
   2593c:			; <UNDEFINED> instruction: 0xf7e04070
   25940:	ldrbmi	fp, [r0, -sp, ror #22]!
   25944:	bl	1b638cc <ftello64@plt+0x1b5c980>
   25948:	ldrmi	r2, [r8], -r0, lsl #6
   2594c:	ldrb	r6, [r2, fp, lsr #1]
   25950:	svcmi	0x00f0e92d
   25954:	addlt	r4, r3, r6, lsl #12
   25958:	strmi	r2, [sp], -r0
   2595c:	cmpcs	r8, r0, lsr r0
   25960:	ldrmi	r2, [r8], r1
   25964:			; <UNDEFINED> instruction: 0xf7e09200
   25968:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   2596c:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   25970:	stmdavs	r8!, {r2, r9, sl, lr}^
   25974:	andcc	r2, r1, r0, lsr #2
   25978:			; <UNDEFINED> instruction: 0xf7e061e0
   2597c:	eorvs	lr, r0, #156, 30	; 0x270
   25980:			; <UNDEFINED> instruction: 0xf0002800
   25984:	stmiavs	r8!, {r3, r6, r7, pc}
   25988:	stmdacs	r0, {r5, r6, r9, sp, lr}
   2598c:	sbchi	pc, ip, r0, asr #32
   25990:	rscvs	r6, r0, #232, 16	; 0xe80000
   25994:			; <UNDEFINED> instruction: 0xf0402800
   25998:			; <UNDEFINED> instruction: 0xf10580b7
   2599c:	tstcs	r0, r0, lsl r2
   259a0:			; <UNDEFINED> instruction: 0xf7ff4620
   259a4:	pkhbtmi	pc, r1, r7, lsl #25	; <UNPREDICTABLE>
   259a8:			; <UNDEFINED> instruction: 0xf0402800
   259ac:	stmdavs	fp!, {r0, r3, r4, r7, pc}^
   259b0:			; <UNDEFINED> instruction: 0xf0402b00
   259b4:			; <UNDEFINED> instruction: 0xf04f8082
   259b8:	stmibvs	r3!, {r0, r8, r9, fp}^
   259bc:			; <UNDEFINED> instruction: 0xf040455b
   259c0:	stmiavs	sl!, {r0, r2, r5, r6, r7, pc}
   259c4:	ldrdgt	pc, [r4], -r4	; <UNPREDICTABLE>
   259c8:	bvs	fe912038 <ftello64@plt+0xfe90b0ec>
   259cc:			; <UNDEFINED> instruction: 0xf1052200
   259d0:	ldrmi	r0, [r5], -r8, lsl #3
   259d4:	andcc	r6, r1, #72, 16	; 0x480000
   259d8:			; <UNDEFINED> instruction: 0xf8433314
   259dc:	stmvs	r8, {r2, r4, sl, fp}
   259e0:	stcpl	8, cr15, [r2], {3}
   259e4:			; <UNDEFINED> instruction: 0xf8436809
   259e8:			; <UNDEFINED> instruction: 0xf8230c08
   259ec:	stmdbcs	r0, {r2, sl, fp, ip, lr}
   259f0:	ldrmi	sp, [r4, #496]	; 0x1f0
   259f4:	adcshi	pc, r7, r0, asr #32
   259f8:	blcs	4058c <ftello64@plt+0x39640>
   259fc:	blvs	8dce28 <ftello64@plt+0x8d5edc>
   25a00:	ldrmi	r2, [r8], -r0, lsl #6
   25a04:			; <UNDEFINED> instruction: 0xf8423a04
   25a08:	movwcc	r0, #7940	; 0x1f04
   25a0c:	addmi	r6, fp, #921600	; 0xe1000
   25a10:	movwcs	sp, #3065	; 0xbf9
   25a14:	addvs	pc, r0, pc, asr #8
   25a18:			; <UNDEFINED> instruction: 0xf10464e3
   25a1c:	stmib	r4, {r6, r8, sl}^
   25a20:			; <UNDEFINED> instruction: 0xf7e03010
   25a24:	strtvs	lr, [r0], #2380	; 0x94c
   25a28:			; <UNDEFINED> instruction: 0xf0002800
   25a2c:	bls	345d1c <ftello64@plt+0x33edd0>
   25a30:	strtmi	r2, [r0], -r2, lsl #2
   25a34:			; <UNDEFINED> instruction: 0xf7ff6525
   25a38:	strmi	pc, [r1], fp, ror #25
   25a3c:	cmple	pc, r0, lsl #16
   25a40:			; <UNDEFINED> instruction: 0xf1046d23
   25a44:			; <UNDEFINED> instruction: 0xf1040a34
   25a48:			; <UNDEFINED> instruction: 0x461a0b38
   25a4c:	blvs	fe90a658 <ftello64@plt+0xfe90370c>
   25a50:	ldrdls	pc, [r0], -r2
   25a54:	rsbsle	r2, pc, r0, lsl #22
   25a58:	bcs	403e8 <ftello64@plt+0x3949c>
   25a5c:	strcs	sp, [r0, #-3346]	; 0xfffff2ee
   25a60:	stmdblt	r3!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   25a64:	bvs	fe8ae6bc <ftello64@plt+0xfe8a7770>
   25a68:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   25a6c:			; <UNDEFINED> instruction: 0x46504659
   25a70:	ldmpl	r3, {r0, r1, r2, r4, r6, r7, fp, ip}^
   25a74:	strbmi	r6, [fp], #-2170	; 0xfffff786
   25a78:	ldc2	7, cr15, [r8], {255}	; 0xff
   25a7c:	strcc	r6, [r1, #-2658]	; 0xfffff59e
   25a80:	blle	ffb764dc <ftello64@plt+0xffb6f590>
   25a84:	strne	lr, [r0, #-2525]	; 0xfffff623
   25a88:	strtmi	r4, [r8], -r2, asr #12
   25a8c:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
   25a90:	blcs	40924 <ftello64@plt+0x399d8>
   25a94:			; <UNDEFINED> instruction: 0x4620d050
   25a98:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   25a9c:	strmi	r6, [r1], r5, ror #23
   25aa0:	movwcs	fp, #2821	; 0xb05
   25aa4:			; <UNDEFINED> instruction: 0xf1b963e3
   25aa8:			; <UNDEFINED> instruction: 0xd1260f00
   25aac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25ab0:			; <UNDEFINED> instruction: 0x46486034
   25ab4:	pop	{r0, r1, ip, sp, pc}
   25ab8:			; <UNDEFINED> instruction: 0xf1058ff0
   25abc:			; <UNDEFINED> instruction: 0xf04f074c
   25ac0:	and	r0, r3, r1, lsl #22
   25ac4:	svccs	0x0000683f
   25ac8:	svcge	0x0077f43f
   25acc:			; <UNDEFINED> instruction: 0x463a4659
   25ad0:			; <UNDEFINED> instruction: 0xf10b4620
   25ad4:			; <UNDEFINED> instruction: 0xf7ff0b01
   25ad8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25adc:			; <UNDEFINED> instruction: 0x4681d0f2
   25ae0:	cmplt	r5, r5, ror #23
   25ae4:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   25ae8:	b	fe6e3a70 <ftello64@plt+0xfe6dcb24>
   25aec:	mvnsle	r2, r0, lsl #26
   25af0:	mvnvs	r2, #0, 6
   25af4:	svceq	0x0000f1b9
   25af8:			; <UNDEFINED> instruction: 0x4620d0d8
   25afc:	mrc2	7, 7, pc, cr0, cr15, {7}
   25b00:	andlt	r4, r3, r8, asr #12
   25b04:	svchi	0x00f0e8bd
   25b08:			; <UNDEFINED> instruction: 0xf7e02104
   25b0c:			; <UNDEFINED> instruction: 0x6320eed4
   25b10:			; <UNDEFINED> instruction: 0xf47f2800
   25b14:			; <UNDEFINED> instruction: 0xf7e0af42
   25b18:			; <UNDEFINED> instruction: 0x4681edf2
   25b1c:	cmple	r3, r0, lsl #16
   25b20:	vstrcs	d6, [r0, #-916]	; 0xfffffc6c
   25b24:			; <UNDEFINED> instruction: 0xe7c1d1de
   25b28:			; <UNDEFINED> instruction: 0xf7e02114
   25b2c:	adcvs	lr, r0, #196, 28	; 0xc40
   25b30:			; <UNDEFINED> instruction: 0xf47f2800
   25b34:	strb	sl, [lr, sp, lsr #30]!
   25b38:	ldrbmi	r6, [r9], -fp, lsr #16
   25b3c:	andcs	r4, ip, #80, 12	; 0x5000000
   25b40:	movweq	lr, #39843	; 0x9ba3
   25b44:	blx	fece3b4a <ftello64@plt+0xfecdcbfe>
   25b48:			; <UNDEFINED> instruction: 0xf7ff4620
   25b4c:	blvs	ff9a5398 <ftello64@plt+0xff99e44c>
   25b50:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
   25b54:	str	sp, [r4, r6, asr #3]!
   25b58:	andcs	r4, r8, #78643200	; 0x4b00000
   25b5c:			; <UNDEFINED> instruction: 0x46504659
   25b60:	blx	fe963b66 <ftello64@plt+0xfe95cc1a>
   25b64:	blmi	4df94c <ftello64@plt+0x4d8a00>
   25b68:	sbcsvc	pc, ip, #1325400064	; 0x4f000000
   25b6c:	ldmdami	r2, {r0, r4, r8, fp, lr}
   25b70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25b74:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
   25b78:	stmib	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25b7c:	ldc	7, cr15, [lr, #896]!	; 0x380
   25b80:	stmdacs	r0, {r0, r7, r9, sl, lr}
   25b84:			; <UNDEFINED> instruction: 0xf6c0d095
   25b88:	ldr	r0, [r2, r0, lsl #18]
   25b8c:	vqdmulh.s<illegal width 8>	d20, d0, d11
   25b90:	stmdbmi	fp, {r0, r5, r7, r9, ip}
   25b94:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   25b98:	tstcc	r4, #2030043136	; 0x79000000
   25b9c:			; <UNDEFINED> instruction: 0xf7e14478
   25ba0:	movwcs	lr, #6584	; 0x19b8
   25ba4:	strb	r6, [r2, -r3, ror #9]
   25ba8:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   25bac:	svclt	0x0000e798
   25bb0:	andeq	r3, r2, r4, lsr r8
   25bb4:			; <UNDEFINED> instruction: 0x000237b2
   25bb8:	andeq	r3, r2, sl, lsl r8
   25bbc:	andeq	r3, r2, lr, lsl #16
   25bc0:	andeq	r3, r2, ip, lsl #15
   25bc4:	andeq	r3, r2, r0, ror #15
   25bc8:	svcmi	0x00f0e92d
   25bcc:			; <UNDEFINED> instruction: 0xf8df4688
   25bd0:	addlt	r4, r7, r8, asr r4
   25bd4:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   25bd8:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   25bdc:	stmdapl	r1!, {r1, ip, pc}^
   25be0:	tstls	r5, r9, lsl #16
   25be4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   25be8:	cmpcs	r8, r5
   25bec:	andls	r2, r1, #1
   25bf0:			; <UNDEFINED> instruction: 0xf7e09303
   25bf4:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
   25bf8:	mvnshi	pc, r0
   25bfc:	strbmi	r4, [r0], -r4, lsl #12
   25c00:	mrrc	7, 14, pc, r6, cr0	; <UNPREDICTABLE>
   25c04:	teqlt	r8, #6291456	; 0x600000
   25c08:	strtmi	r4, [sl], -fp, lsr #12
   25c0c:			; <UNDEFINED> instruction: 0xf7e14629
   25c10:	stmdacs	r1, {r1, r6, r8, fp, sp, lr, pc}
   25c14:	bicshi	pc, ip, r0, asr #4
   25c18:	ldclne	8, cr1, [r3], #-220	; 0xffffff24
   25c1c:			; <UNDEFINED> instruction: 0xf04f462a
   25c20:			; <UNDEFINED> instruction: 0x61260c0a
   25c24:			; <UNDEFINED> instruction: 0xf1a5e00b
   25c28:	stmdacs	r9, {r4, r5}
   25c2c:	bichi	pc, r7, r0, lsl #4
   25c30:	andpl	pc, r2, #12, 22	; 0x3000
   25c34:			; <UNDEFINED> instruction: 0xf1a2429f
   25c38:			; <UNDEFINED> instruction: 0xf0000230
   25c3c:	ldmdavc	sp, {r5, r7, r8, pc}
   25c40:	movwcc	r4, #5657	; 0x1619
   25c44:	svclt	0x00182d00
   25c48:	mvnle	r2, sl, lsr sp
   25c4c:			; <UNDEFINED> instruction: 0xf0402d3a
   25c50:			; <UNDEFINED> instruction: 0x310181b6
   25c54:	andne	lr, r5, #196, 18	; 0x310000
   25c58:	strcs	r2, [r0, #-769]	; 0xfffffcff
   25c5c:	sbcvc	pc, r8, pc, asr #8
   25c60:	rsbvs	r6, r5, #-1073741768	; 0xc0000038
   25c64:	stmda	sl!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25c68:	stmdacs	r0, {r1, r2, r9, sl, lr}
   25c6c:	bichi	pc, fp, r0
   25c70:	strbmi	r4, [r0], -r9, lsr #12
   25c74:	ldmdb	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25c78:			; <UNDEFINED> instruction: 0xf0002800
   25c7c:	stmibmi	ip!, {r2, r3, r7, r8, pc}^
   25c80:	bvs	18efa18 <ftello64@plt+0x18e8acc>
   25c84:	smlsdxls	r0, r9, r4, r4
   25c88:	rsbvs	r1, r2, #23040	; 0x5a00
   25c8c:			; <UNDEFINED> instruction: 0xf8464689
   25c90:	and	r0, r5, r3, lsr #32
   25c94:	rsbvs	r1, r1, #22784	; 0x5900
   25c98:	eorvc	pc, r3, r6, asr #16
   25c9c:	strcc	fp, [r1, #-501]	; 0xfffffe0b
   25ca0:	strbmi	r4, [r0], -r9, lsr #12
   25ca4:	bl	ff363c2c <ftello64@plt+0xff35cce0>
   25ca8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   25cac:	addshi	pc, r8, r0
   25cb0:	bls	40644 <ftello64@plt+0x396f8>
   25cb4:	mvnle	r4, #805306377	; 0x30000009
   25cb8:	cmncc	r4, #19922944	; 0x1300000
   25cbc:	movwls	r4, #1584	; 0x630
   25cc0:			; <UNDEFINED> instruction: 0xf7e00099
   25cc4:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
   25cc8:	cmphi	ip, r0	; <UNPREDICTABLE>
   25ccc:	strmi	r6, [r6], -r3, ror #20
   25cd0:	rsbvs	r1, r1, #22784	; 0x5900
   25cd4:	eorvc	pc, r3, r6, asr #16
   25cd8:	mvnle	r2, r0, lsl #26
   25cdc:			; <UNDEFINED> instruction: 0xe00146bb
   25ce0:	bleq	5e20e8 <ftello64@plt+0x5db19c>
   25ce4:	ldrbmi	r4, [r8], -r9, asr #12
   25ce8:	svc	0x00baf7df
   25cec:	sbcsle	r2, r6, r0, lsl #16
   25cf0:	andle	r4, fp, r7, lsl #5
   25cf4:	bleq	a2128 <ftello64@plt+0x9b1dc>
   25cf8:	ldmible	r1!, {r3, r4, r6, r8, sl, lr}^
   25cfc:	stccc	8, cr15, [r1], {16}
   25d00:	mvnle	r2, ip, lsr #22
   25d04:	stccc	8, cr15, [r2], {16}
   25d08:	rscle	r2, r9, ip, asr fp
   25d0c:			; <UNDEFINED> instruction: 0xf10a4682
   25d10:			; <UNDEFINED> instruction: 0xf1000217
   25d14:	andcs	r0, r0, r6, lsl r1
   25d18:	andscc	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
   25d1c:	streq	pc, [r0, -r3, lsr #32]!
   25d20:	svccc	0x00413b30
   25d24:	svclt	0x00882b09
   25d28:	ldmdble	r1!, {r0, r2, r8, r9, sl, fp, sp}
   25d2c:	adcsle	r2, r6, r0, lsl #16
   25d30:			; <UNDEFINED> instruction: 0xf7df3003
   25d34:	strmi	lr, [r7], -r4, asr #31
   25d38:	adcsle	r2, r0, r0, lsl #16
   25d3c:	teqeq	ip, #79	; 0x4f	; <UNPREDICTABLE>
   25d40:	mvfeqdm	f7, f0
   25d44:			; <UNDEFINED> instruction: 0xf10a7003
   25d48:			; <UNDEFINED> instruction: 0xf8130318
   25d4c:	bl	3acd5c <ftello64@plt+0x3a5e10>
   25d50:			; <UNDEFINED> instruction: 0xf1a10b00
   25d54:			; <UNDEFINED> instruction: 0xf0210230
   25d58:			; <UNDEFINED> instruction: 0xf1aa0a20
   25d5c:	sbcslt	r0, r2, #266240	; 0x41000
   25d60:	svclt	0x00882a09
   25d64:	svceq	0x0005f1ba
   25d68:			; <UNDEFINED> instruction: 0xf04fbf94
   25d6c:			; <UNDEFINED> instruction: 0xf04f0a01
   25d70:	ldmdble	r9, {r9, fp}
   25d74:	bl	200708 <ftello64@plt+0x1f97bc>
   25d78:			; <UNDEFINED> instruction: 0xf04f020b
   25d7c:			; <UNDEFINED> instruction: 0xf807013e
   25d80:			; <UNDEFINED> instruction: 0xf882100b
   25d84:	mrrcne	0, 0, sl, sl, cr1	; <UNPREDICTABLE>
   25d88:			; <UNDEFINED> instruction: 0xf8466262
   25d8c:	str	r7, [r6, r3, lsr #32]
   25d90:	andscc	pc, r0, r2, lsl r8	; <UNPREDICTABLE>
   25d94:	streq	pc, [r0, -r3, lsr #32]!
   25d98:	svccc	0x00413b30
   25d9c:	svclt	0x00882b09
   25da0:	stmiale	r3, {r0, r2, r8, r9, sl, fp, sp}^
   25da4:	ldr	r3, [r7, r1]!
   25da8:	svclt	0x009c2939
   25dac:	sbcslt	r0, r1, #-2147483644	; 0x80000004
   25db0:	stmdbcs	r6, {r0, r2, r8, fp, ip, lr, pc}^
   25db4:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   25db8:	tsteq	r9, r7, asr r9
   25dbc:			; <UNDEFINED> instruction: 0xf813b2c9
   25dc0:	bcs	e70dcc <ftello64@plt+0xe69e80>
   25dc4:	bcc	c55c3c <ftello64@plt+0xc4ecf0>
   25dc8:	stmdble	r4, {r1, r4, r6, r7, r9, ip, sp, pc}
   25dcc:	svclt	0x00942a46
   25dd0:	bcc	15f46b4 <ftello64@plt+0x15ed768>
   25dd4:	strmi	fp, [sl], #-722	; 0xfffffd2e
   25dd8:			; <UNDEFINED> instruction: 0xf8003302
   25ddc:	ldr	r2, [r4, r1, lsl #30]!
   25de0:			; <UNDEFINED> instruction: 0x21202301
   25de4:	stmibvs	r0!, {r0, r1, r5, r6, r7, r9, sp, lr}^
   25de8:	stcl	7, cr15, [r4, #-896]!	; 0xfffffc80
   25dec:	eorvs	r2, r0, #20, 2
   25df0:			; <UNDEFINED> instruction: 0xf7e06a60
   25df4:	tstcs	r4, r0, ror #26
   25df8:	bvs	ff83e880 <ftello64@plt+0xff837934>
   25dfc:	ldcl	7, cr15, [sl, #-896]	; 0xfffffc80
   25e00:			; <UNDEFINED> instruction: 0x63206a22
   25e04:			; <UNDEFINED> instruction: 0xf0002a00
   25e08:	blx	fec460d8 <ftello64@plt+0xfec3f18c>
   25e0c:	bvs	fe924814 <ftello64@plt+0xfe91d8c8>
   25e10:	bne	16e0754 <ftello64@plt+0x16d9808>
   25e14:	svclt	0x00142b00
   25e18:	movwcs	r4, #5715	; 0x1653
   25e1c:			; <UNDEFINED> instruction: 0xf0402b00
   25e20:	stmdals	r1, {r1, r2, r5, r7, pc}
   25e24:	stmdavs	r7, {r0, fp, sp, lr}^
   25e28:	stmiavs	r0, {r0, r2, r7, fp, sp, lr}^
   25e2c:	subsvs	r6, r7, r1, lsl r0
   25e30:	stmdals	r1, {r4, r6, r7, sp, lr}
   25e34:	stmdbvs	r1, {r0, r2, r4, r7, sp, lr}
   25e38:	ldmib	r4, {r0, r4, r8, sp, lr}^
   25e3c:	stmdbcs	r0, {r3, r8, sp}
   25e40:	orrshi	r6, r3, #-1073741804	; 0xc0000014
   25e44:	bvs	fe99d2a4 <ftello64@plt+0xfe996358>
   25e48:	stmibeq	r1, {r1, r2, r8, r9, fp, sp, lr, pc}
   25e4c:			; <UNDEFINED> instruction: 0x4637469a
   25e50:	ldrcc	r6, [r4, #-2107]	; 0xfffff7c5
   25e54:	stccc	8, cr15, [ip], {69}	; 0x45
   25e58:	bleq	163fbc <ftello64@plt+0x15d070>
   25e5c:	bl	fffe3de4 <ftello64@plt+0xfffdce98>
   25e60:			; <UNDEFINED> instruction: 0xf84545b9
   25e64:			; <UNDEFINED> instruction: 0xf8470c08
   25e68:			; <UNDEFINED> instruction: 0xf825ac04
   25e6c:			; <UNDEFINED> instruction: 0xf805ac04
   25e70:	mvnle	sl, r2, lsl #24
   25e74:			; <UNDEFINED> instruction: 0xf1044630
   25e78:			; <UNDEFINED> instruction: 0xf7e00540
   25e7c:	blvs	8e01cc <ftello64@plt+0x8d9280>
   25e80:	vst2.8	{d18-d21}, [pc], r0
   25e84:	andsvs	r6, r3, r0, lsl #1
   25e88:	strbtvs	r6, [r3], #1059	; 0x423
   25e8c:			; <UNDEFINED> instruction: 0xf7df6460
   25e90:	strtvs	lr, [r0], #3862	; 0xf16
   25e94:			; <UNDEFINED> instruction: 0xf0002800
   25e98:	bls	10616c <ftello64@plt+0xff220>
   25e9c:	strtmi	r2, [r0], -r3, lsl #2
   25ea0:			; <UNDEFINED> instruction: 0xf7ff6525
   25ea4:			; <UNDEFINED> instruction: 0x4607fab5
   25ea8:	eorle	r2, sp, r0, lsl #16
   25eac:	vstrcs	d6, [r0, #-916]	; 0xfffffc6c
   25eb0:			; <UNDEFINED> instruction: 0x2600d056
   25eb4:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   25eb8:	ldm	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25ebc:	mvnsle	r2, r0, lsl #26
   25ec0:	orrlt	r6, r6, r5, ror #7
   25ec4:	blcs	40858 <ftello64@plt+0x3990c>
   25ec8:			; <UNDEFINED> instruction: 0xf1a6dd0a
   25ecc:	strcs	r0, [r0, #-2052]	; 0xfffff7fc
   25ed0:	svceq	0x0004f858
   25ed4:			; <UNDEFINED> instruction: 0xf7e03501
   25ed8:	bvs	1920170 <ftello64@plt+0x1919224>
   25edc:	lfmle	f4, 2, [r7], #684	; 0x2ac
   25ee0:			; <UNDEFINED> instruction: 0xf7e04630
   25ee4:	svccs	0x0000e89e
   25ee8:	blls	da3d8 <ftello64@plt+0xd348c>
   25eec:	andsvs	r2, ip, r0, lsl #14
   25ef0:	blmi	13b8838 <ftello64@plt+0x13b18ec>
   25ef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25ef8:	blls	17ff68 <ftello64@plt+0x17901c>
   25efc:	cmnle	r6, sl, asr r0
   25f00:	andlt	r4, r7, r8, lsr r6
   25f04:	svchi	0x00f0e8bd
   25f08:			; <UNDEFINED> instruction: 0xf1046d25
   25f0c:	blvs	fe8e83e4 <ftello64@plt+0xfe8e1498>
   25f10:	beq	e62328 <ftello64@plt+0xe5b3dc>
   25f14:	stmdblt	fp!, {r0, r1, r2, r3, r5, fp, sp, lr}
   25f18:	andcs	r4, r8, #61865984	; 0x3b00000
   25f1c:			; <UNDEFINED> instruction: 0x46484651
   25f20:			; <UNDEFINED> instruction: 0xf9c4f7ff
   25f24:	strbmi	sl, [r0], -r4, lsl #18
   25f28:	cdp	7, 11, cr15, cr6, cr0, {7}
   25f2c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   25f30:			; <UNDEFINED> instruction: 0x4601d055
   25f34:	strtmi	r9, [r8], -r4, lsl #20
   25f38:	blx	563f3c <ftello64@plt+0x55cff0>
   25f3c:	ldmdblt	r3!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   25f40:	ldrbmi	r6, [r1], -fp, lsr #16
   25f44:	andcs	r4, ip, #72, 12	; 0x4800000
   25f48:			; <UNDEFINED> instruction: 0xf7ff1bdb
   25f4c:	strtmi	pc, [r0], -pc, lsr #19
   25f50:	stc2	7, cr15, [lr], {255}	; 0xff
   25f54:	strmi	r6, [r7], -r5, ror #23
   25f58:			; <UNDEFINED> instruction: 0xd1aa2d00
   25f5c:	sbcle	r2, r4, r0, lsl #30
   25f60:			; <UNDEFINED> instruction: 0xf7ff4620
   25f64:	bls	e5260 <ftello64@plt+0xde314>
   25f68:	andsvs	r2, r3, r0, lsl #6
   25f6c:	vabd.s8	q15, q12, q0
   25f70:			; <UNDEFINED> instruction: 0xf6c00756
   25f74:	blvs	ff967b7c <ftello64@plt+0xff960c30>
   25f78:	orrsle	r2, fp, r0, lsl #26
   25f7c:	stmdavc	sp, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
   25f80:			; <UNDEFINED> instruction: 0xe6634639
   25f84:	bl	feee3f0c <ftello64@plt+0xfeedcfc0>
   25f88:			; <UNDEFINED> instruction: 0xf047b287
   25f8c:	stmdacs	r0, {r8, r9, sl, sp, lr}
   25f90:			; <UNDEFINED> instruction: 0x4607d1f1
   25f94:	blvs	ff99ff58 <ftello64@plt+0xff99900c>
   25f98:			; <UNDEFINED> instruction: 0xf6c02780
   25f9c:	stccs	7, cr0, [r0, #-0]
   25fa0:	bvs	191a5c8 <ftello64@plt+0x191367c>
   25fa4:	svclt	0x00c42b00
   25fa8:			; <UNDEFINED> instruction: 0xf6c02780
   25fac:	stcle	7, cr0, [ip], {0}
   25fb0:			; <UNDEFINED> instruction: 0x27804630
   25fb4:	ldmda	r4!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25fb8:	streq	pc, [r0, -r0, asr #13]
   25fbc:			; <UNDEFINED> instruction: 0x4630e7d0
   25fc0:			; <UNDEFINED> instruction: 0xf7e02701
   25fc4:			; <UNDEFINED> instruction: 0xf6c0e82e
   25fc8:	movwcs	r0, #1792	; 0x700
   25fcc:	str	r6, [pc, r3, lsr #2]
   25fd0:	smladxcs	r1, r0, r6, r4
   25fd4:	stmda	r4!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25fd8:	streq	pc, [r0, -r0, asr #13]
   25fdc:	blvs	ff99fe04 <ftello64@plt+0xff998eb8>
   25fe0:			; <UNDEFINED> instruction: 0xf6c02701
   25fe4:	stccs	7, cr0, [r0, #-0]
   25fe8:	svcge	0x0064f47f
   25fec:			; <UNDEFINED> instruction: 0xf7e0e7b8
   25ff0:			; <UNDEFINED> instruction: 0xf7e0e870
   25ff4:	smlabblt	r8, r4, fp, lr
   25ff8:	andeq	pc, r0, r0, asr #13
   25ffc:	ldrb	r4, [r7, -r7, lsl #12]!
   26000:	strbtvs	r2, [r3], #769	; 0x301
   26004:			; <UNDEFINED> instruction: 0xf7e0e749
   26008:	blvs	ff9a0df8 <ftello64@plt+0xff999eac>
   2600c:	addlt	fp, r0, #48, 2
   26010:	strvs	pc, [r0, -r0, asr #32]
   26014:			; <UNDEFINED> instruction: 0xf47f2d00
   26018:	str	sl, [r1, sp, asr #30]!
   2601c:	stccs	6, cr4, [r0, #-220]	; 0xffffff24
   26020:	svcge	0x0048f47f
   26024:	svclt	0x0000e761
   26028:	andeq	r8, r3, lr, asr #26
   2602c:	andeq	r0, r0, r4, ror #12
   26030:	andeq	lr, r1, r0, asr lr
   26034:	andeq	r8, r3, r4, lsr sl
   26038:	movweq	lr, #2512	; 0x9d0
   2603c:	ldrbmi	r6, [r0, -fp]!
   26040:	ldrdeq	lr, [r2, -r0]
   26044:	svclt	0x00004770
   26048:	blcs	80015c <ftello64@plt+0x7f9210>
   2604c:	stmdavs	r3, {r1, r2, r8, fp, ip, lr, pc}
   26050:			; <UNDEFINED> instruction: 0x4604b570
   26054:	blcs	844c8 <ftello64@plt+0x7d57c>
   26058:	ldcllt	0, cr13, [r0, #-4]!
   2605c:			; <UNDEFINED> instruction: 0x460e4770
   26060:			; <UNDEFINED> instruction: 0xf9dcf00b
   26064:	cdpeq	8, 0, cr6, cr2, cr3, {1}
   26068:	stmdavs	r3!, {r1, r3, r4, r8, sl, ip, sp, lr}
   2606c:	beq	a9088 <ftello64@plt+0xa213c>
   26070:	stmdavs	r3!, {r0, r2, r3, r4, r6, r8, sl, ip, sp, lr}
   26074:	stmdavs	r3!, {r1, r3, r4, r7, r8, sl, ip, sp, lr}
   26078:	mcrcs	5, 0, r7, cr0, cr8, {6}
   2607c:	stmdavs	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   26080:			; <UNDEFINED> instruction: 0xf04379d3
   26084:	bicsvc	r0, r3, r2, lsl #6
   26088:	svclt	0x0000bd70
   2608c:	svcmi	0x00f0e92d
   26090:	strmi	fp, [ip], -r7, lsl #1
   26094:	andls	r9, r4, #3
   26098:	movwcs	fp, #266	; 0x10a
   2609c:	blls	fe0f0 <ftello64@plt+0xf71a4>
   260a0:	andcs	fp, r0, #-1073741822	; 0xc0000002
   260a4:			; <UNDEFINED> instruction: 0x4620601a
   260a8:	svc	0x0052f7e0
   260ac:	svccc	0x00fff1b1
   260b0:	svclt	0x00084680
   260b4:	svccc	0x00fff1b0
   260b8:	subsle	r4, r4, r9, lsl #13
   260bc:			; <UNDEFINED> instruction: 0xf7e04620
   260c0:	strmi	lr, [r6], -sl, asr #29
   260c4:			; <UNDEFINED> instruction: 0x46201c71
   260c8:			; <UNDEFINED> instruction: 0xf7e0d034
   260cc:	mcrrne	14, 12, lr, r2, cr4
   260d0:	eorsle	r4, r3, r7, lsl #12
   260d4:			; <UNDEFINED> instruction: 0xf7e04620
   260d8:			; <UNDEFINED> instruction: 0xf1b0eebe
   260dc:			; <UNDEFINED> instruction: 0x46823fff
   260e0:	strtmi	sp, [r0], -ip, lsr #32
   260e4:	cdp	7, 11, cr15, cr6, cr0, {7}
   260e8:	svccc	0x00fff1b0
   260ec:	eorle	r4, r5, r3, lsl #13
   260f0:			; <UNDEFINED> instruction: 0xf7e04620
   260f4:	mcrrne	14, 11, lr, r3, cr0
   260f8:	andsle	r4, pc, r5, lsl #12
   260fc:	b	10e71f0 <ftello64@plt+0x10e02a4>
   26100:	b	10fed20 <ftello64@plt+0x10f7dd4>
   26104:	b	10eed34 <ftello64@plt+0x10e7de8>
   26108:	movwls	r0, #21259	; 0x530b
   2610c:	ldmdble	r9, {r2, r8, r9, fp, sp}
   26110:	teqle	r4, r0, lsl #16
   26114:	andcs	r1, r1, #356	; 0x164
   26118:			; <UNDEFINED> instruction: 0xf7e04620
   2611c:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   26120:	blls	15a680 <ftello64@plt+0x153734>
   26124:	adcsle	r2, sl, r0, lsl #22
   26128:	andsvs	r2, sl, r1, lsl #4
   2612c:	blcs	4cd40 <ftello64@plt+0x45df4>
   26130:			; <UNDEFINED> instruction: 0xe7b8d1b7
   26134:	mrc	7, 7, APSR_nzcv, cr2, cr15, {6}
   26138:	subsle	r2, fp, r0, lsl #16
   2613c:			; <UNDEFINED> instruction: 0xf7df4620
   26140:	stmiblt	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   26144:			; <UNDEFINED> instruction: 0xf6c02542
   26148:	strtmi	r0, [r8], -r0, lsl #10
   2614c:	pop	{r0, r1, r2, ip, sp, pc}
   26150:	svcne	0x00598ff0
   26154:	andcs	r4, r1, #32, 12	; 0x2000000
   26158:			; <UNDEFINED> instruction: 0xf7e02543
   2615c:			; <UNDEFINED> instruction: 0xf6c0ee38
   26160:	stmdacs	r0, {r8, sl}
   26164:			; <UNDEFINED> instruction: 0xf7e0d0f1
   26168:	addlt	lr, r5, #827392	; 0xca000
   2616c:	strvs	pc, [r0, #-69]	; 0xffffffbb
   26170:	mvnle	r2, r0, lsl #16
   26174:	strtmi	r4, [r8], -r5, lsl #12
   26178:	pop	{r0, r1, r2, ip, sp, pc}
   2617c:	blls	18a144 <ftello64@plt+0x1831f8>
   26180:	svceq	0x00a0f5b3
   26184:	blls	11c520 <ftello64@plt+0x1155d4>
   26188:	stmdals	r5, {r0, r1, r4, r6, r8, r9, ip, sp, pc}
   2618c:	ldc	7, cr15, [r6, #892]	; 0x37c
   26190:	stmdacs	r0, {r2, ip, pc}
   26194:	stmdals	r4, {r1, r3, r4, r5, ip, lr, pc}
   26198:	stmdbls	r5, {r0, r1, r5, r9, sl, lr}
   2619c:	strmi	r2, [r4], -r1, lsl #4
   261a0:	subvc	r7, r7, r6
   261a4:			; <UNDEFINED> instruction: 0xf8803905
   261a8:	andcc	sl, r5, r2
   261ac:	stclt	8, cr15, [r2], {-0}
   261b0:			; <UNDEFINED> instruction: 0xf7e07125
   261b4:	stmdacs	r1, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   261b8:			; <UNDEFINED> instruction: 0xf7e0d01e
   261bc:	addlt	lr, r5, #160, 20	; 0xa0000
   261c0:	strvs	pc, [r0, #-69]	; 0xffffffbb
   261c4:	strmi	fp, [r5], -r0, lsl #18
   261c8:			; <UNDEFINED> instruction: 0xf7df9804
   261cc:	ldr	lr, [ip, sl, lsr #30]!
   261d0:	b	fe564158 <ftello64@plt+0xfe55d20c>
   261d4:	adcsle	r2, r8, r0, lsl #16
   261d8:			; <UNDEFINED> instruction: 0xf040b280
   261dc:	ldr	r6, [r4, r0, lsl #10]!
   261e0:	strtmi	r9, [r0], -r5, lsl #22
   261e4:	svcne	0x00592201
   261e8:	ldcl	7, cr15, [r0, #896]!	; 0x380
   261ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   261f0:	ldr	sp, [r8, fp, lsr #1]!
   261f4:			; <UNDEFINED> instruction: 0xe7a84635
   261f8:	stmib	sp, {r0, r1, fp, sp, pc}^
   261fc:	stmdagt	r7, {r8, fp, pc}
   26200:	blx	14e4206 <ftello64@plt+0x14dd2ba>
   26204:	stmdacs	r0, {r0, r2, r9, sl, lr}
   26208:	bfc	sp, #1, #29
   2620c:	b	1de4194 <ftello64@plt+0x1ddd248>
   26210:	adcle	r2, pc, r0, lsl #16
   26214:	andeq	pc, r0, r0, asr #13
   26218:	str	r4, [ip, r5, lsl #12]!
   2621c:	blmi	678a84 <ftello64@plt+0x671b38>
   26220:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   26224:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   26228:	strbtmi	r4, [r9], -ip, lsl #12
   2622c:	movwls	r6, #6171	; 0x181b
   26230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26234:			; <UNDEFINED> instruction: 0xff00f7ff
   26238:			; <UNDEFINED> instruction: 0xf5b19900
   2623c:	ldmdale	r9, {r5, r7, r8, r9, sl, fp}
   26240:	andcs	r4, r1, #36700160	; 0x2300000
   26244:	ldmda	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26248:	svclt	0x00082801
   2624c:	mrsle	r2, (UNDEF: 9)
   26250:	blmi	338a8c <ftello64@plt+0x331b40>
   26254:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26258:	blls	802c8 <ftello64@plt+0x7937c>
   2625c:	qaddle	r4, sl, sp
   26260:	ldclt	0, cr11, [r0, #-8]
   26264:	b	12e41ec <ftello64@plt+0x12dd2a0>
   26268:	rscsle	r2, r1, r0, lsl #16
   2626c:			; <UNDEFINED> instruction: 0xf040b280
   26270:	strb	r6, [sp, r0]!
   26274:			; <UNDEFINED> instruction: 0xf6c02043
   26278:	strb	r0, [r9, r0]!
   2627c:	svc	0x0028f7df
   26280:	andeq	r8, r3, r8, lsl #14
   26284:	andeq	r0, r0, r4, ror #12
   26288:	ldrdeq	r8, [r3], -r4
   2628c:			; <UNDEFINED> instruction: 0xc090f8df
   26290:	ldrblt	r4, [r0, #2852]!	; 0xb24
   26294:	strdlt	r4, [fp], ip
   26298:	cdpge	7, 0, cr2, cr1, cr0, {1}
   2629c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   262a0:	strmi	r4, [r5], -ip, lsl #12
   262a4:			; <UNDEFINED> instruction: 0x4630463a
   262a8:	ldmdavs	fp, {r8, sp}
   262ac:			; <UNDEFINED> instruction: 0xf04f9309
   262b0:			; <UNDEFINED> instruction: 0xf7e00300
   262b4:	vpmax.s8	q15, q8, q11
   262b8:			; <UNDEFINED> instruction: 0xf88d1301
   262bc:			; <UNDEFINED> instruction: 0xf8ad7007
   262c0:	tstlt	r4, r8
   262c4:			; <UNDEFINED> instruction: 0xf88d2302
   262c8:	andcs	r3, r0, fp
   262cc:	movtcs	pc, #45636	; 0xb244	; <UNPREDICTABLE>
   262d0:	cmpvs	r8, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
   262d4:			; <UNDEFINED> instruction: 0xf7df9303
   262d8:			; <UNDEFINED> instruction: 0x462bee7e
   262dc:			; <UNDEFINED> instruction: 0x21202201
   262e0:	ldrtmi	r4, [r0], -r4, lsl #12
   262e4:	stmib	sp, {r2, r5, r9, fp, ip, sp, pc}^
   262e8:			; <UNDEFINED> instruction: 0xf7df4405
   262ec:	stmdacs	r1, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   262f0:	andcs	fp, r0, r8, lsl #30
   262f4:	bmi	35a720 <ftello64@plt+0x3537d4>
   262f8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   262fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26300:	subsmi	r9, sl, r9, lsl #22
   26304:	andlt	sp, fp, r9, lsl #2
   26308:			; <UNDEFINED> instruction: 0xf7e0bdf0
   2630c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   26310:	addlt	sp, r0, #241	; 0xf1
   26314:	andvs	pc, r0, r0, asr #32
   26318:			; <UNDEFINED> instruction: 0xf7dfe7ed
   2631c:	svclt	0x0000eeda
   26320:	muleq	r3, r4, r6
   26324:	andeq	r0, r0, r4, ror #12
   26328:	andeq	r8, r3, lr, lsr #12
   2632c:			; <UNDEFINED> instruction: 0x4606b570
   26330:	bl	5283c <ftello64@plt+0x4b8f0>
   26334:	strmi	r0, [r4], -r1, asr #11
   26338:	strcc	r6, [r8], #-2144	; 0xfffff7a0
   2633c:	mrc	7, 3, APSR_nzcv, cr0, cr15, {6}
   26340:	mvnsle	r4, ip, lsr #5
   26344:	pop	{r4, r5, r9, sl, lr}
   26348:			; <UNDEFINED> instruction: 0xf7df4070
   2634c:	svclt	0x0000be67
   26350:	svcmi	0x00f0e92d
   26354:	bmi	1677bb4 <ftello64@plt+0x1670c68>
   26358:	blmi	1677bd4 <ftello64@plt+0x1670c88>
   2635c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   26360:	strbtmi	r4, [r9], -pc, lsl #12
   26364:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26368:			; <UNDEFINED> instruction: 0xf04f9301
   2636c:			; <UNDEFINED> instruction: 0xf7ff0300
   26370:	bls	65d04 <ftello64@plt+0x5edb8>
   26374:	ldmdble	sp, {r0, r1, r2, r5, r9, fp, sp}^
   26378:	strmi	r8, [r4], -r3, asr #20
   2637c:	addslt	fp, fp, #372736	; 0x5b000
   26380:	ldmdble	r7, {r0, r1, r3, r4, r8, r9, fp, sp}^
   26384:	tstcs	r0, r0, lsl #20
   26388:	bleq	624cc <ftello64@plt+0x5b580>
   2638c:	blt	1037ddc <ftello64@plt+0x1030e90>
   26390:	blx	112d9a <ftello64@plt+0x10be4e>
   26394:	tstcc	r4, #0, 6	; <UNPREDICTABLE>
   26398:	stmdaeq	r2, {r0, r1, r4, r8, ip, sp, lr, pc}
   2639c:	stmdbeq	r1, {r0, r6, r8, r9, fp, sp, lr, pc}
   263a0:	svclt	0x000845cb
   263a4:	movtle	r4, #21826	; 0x5542
   263a8:	blt	127cf34 <ftello64@plt+0x1275fe8>
   263ac:	vmov.i16	d15, #37632	; 0x9300
   263b0:	addmi	r1, sl, #9792	; 0x2640
   263b4:	strtmi	sp, [r3], #-830	; 0xfffffcc2
   263b8:			; <UNDEFINED> instruction: 0x8004f8b3
   263bc:			; <UNDEFINED> instruction: 0xf898fa98
   263c0:			; <UNDEFINED> instruction: 0xf888fa1f
   263c4:	svceq	0x000bf1b8
   263c8:			; <UNDEFINED> instruction: 0xf8b3d934
   263cc:	blx	fe68a3dc <ftello64@plt+0xfe683490>
   263d0:	blx	824a3c <ftello64@plt+0x81daf0>
   263d4:	blx	2a4a02 <ftello64@plt+0x29dab6>
   263d8:	addsmi	r1, sl, #8, 6	; 0x20000000
   263dc:	ldclne	3, cr13, [fp], #-168	; 0xffffff58
   263e0:	strbmi	sp, [pc, #-52]	; 263b4 <ftello64@plt+0x1f468>
   263e4:	blx	25c486 <ftello64@plt+0x25553a>
   263e8:	bl	12c40c <ftello64@plt+0x1254c0>
   263ec:	ldmdavs	r9, {r3, r8, r9}^
   263f0:	andeq	pc, r8, r4, asr r8	; <UNPREDICTABLE>
   263f4:	blx	fec94c20 <ftello64@plt+0xfec8dcd4>
   263f8:	blt	63204 <ftello64@plt+0x5c2b8>
   263fc:			; <UNDEFINED> instruction: 0x0c00eb01
   26400:	strbmi	r0, [r2, #-2395]!	; 0xfffff6a5
   26404:	ldrmi	fp, [sl], -ip, lsr #30
   26408:	andeq	pc, r1, #67	; 0x43
   2640c:	blls	354a5c <ftello64@plt+0x34db10>
   26410:	addmi	fp, sp, #1228800	; 0x12c000
   26414:	strtmi	sp, [r0], #-270	; 0xfffffef2
   26418:	ldrtmi	r4, [r1], -sl, lsr #12
   2641c:	mcr	7, 0, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
   26420:			; <UNDEFINED> instruction: 0x1c78b940
   26424:	strtmi	lr, [r0], #-7
   26428:	ldrtmi	r4, [r2], -fp, lsr #12
   2642c:	cdp2	0, 0, cr15, cr4, cr3, {0}
   26430:	mvnsle	r2, r0, lsl #16
   26434:	bmi	8ee43c <ftello64@plt+0x8e74f0>
   26438:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   2643c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26440:	subsmi	r9, sl, r1, lsl #22
   26444:	andlt	sp, r3, r8, lsr r1
   26448:	svchi	0x00f0e8bd
   2644c:	ldrmi	r9, [r9, #2829]	; 0xb0d
   26450:	blx	11cc1a <ftello64@plt+0x115cce>
   26454:	strtmi	r1, [r7], #-1800	; 0xfffff8f8
   26458:	addmi	lr, sp, #11
   2645c:	blls	39a4f4 <ftello64@plt+0x3935a8>
   26460:	movwcc	r4, #5191	; 0x1447
   26464:	strbmi	r9, [fp, #-781]	; 0xfffffcf3
   26468:	bls	5b000 <ftello64@plt+0x540b4>
   2646c:	bleq	625b0 <ftello64@plt+0x5b664>
   26470:	ldmdavs	r9!, {r1, r4, r7, r9, sl, lr}^
   26474:	ldmdavs	r8!, {r8, r9, sp}
   26478:	blt	54ca4 <ftello64@plt+0x4dd58>
   2647c:			; <UNDEFINED> instruction: 0xf143180a
   26480:	ldrmi	r0, [fp, #768]	; 0x300
   26484:	ldrmi	fp, [r2, #3848]	; 0xf08
   26488:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, ip, lr, pc}
   2648c:	blls	35a830 <ftello64@plt+0x3538e4>
   26490:	rscle	r2, r2, r0, lsl #22
   26494:	strtmi	r4, [fp], -r0, lsr #8
   26498:			; <UNDEFINED> instruction: 0xf0034632
   2649c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   264a0:	blls	39a81c <ftello64@plt+0x3938d0>
   264a4:			; <UNDEFINED> instruction: 0xe7c61c58
   264a8:	strtmi	r4, [sl], -r0, lsr #8
   264ac:			; <UNDEFINED> instruction: 0xf7df4631
   264b0:	stmdacs	r0, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
   264b4:	ubfx	sp, r3, #3, #21
   264b8:	mcr	7, 0, pc, cr10, cr15, {6}	; <UNPREDICTABLE>
   264bc:	andeq	r8, r3, sl, asr #11
   264c0:	andeq	r0, r0, r4, ror #12
   264c4:	andeq	r8, r3, lr, ror #9
   264c8:			; <UNDEFINED> instruction: 0x4614b570
   264cc:	addlt	r4, r2, lr, lsl sl
   264d0:			; <UNDEFINED> instruction: 0x460d4b1e
   264d4:			; <UNDEFINED> instruction: 0x4669447a
   264d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   264dc:			; <UNDEFINED> instruction: 0xf04f9301
   264e0:			; <UNDEFINED> instruction: 0xf7ff0300
   264e4:	stmdbls	r0, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   264e8:	ldmdble	pc, {r0, r1, r2, r5, r8, fp, sp}	; <UNPREDICTABLE>
   264ec:	blt	1708e00 <ftello64@plt+0x1701eb4>
   264f0:	blcs	712f64 <ftello64@plt+0x70c018>
   264f4:	bhi	dc964 <ftello64@plt+0xd5a18>
   264f8:	addslt	fp, r2, #335872	; 0x52000
   264fc:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   26500:	ldreq	pc, [r6], -r3, lsl #2
   26504:	tstle	r1, #268435467	; 0x1000000b
   26508:	bhi	fe6b751c <ftello64@plt+0xfe6b05d0>
   2650c:	blx	5d4e5c <ftello64@plt+0x5cdf10>
   26510:	addslt	pc, r2, #134217730	; 0x8000002
   26514:	movwle	r4, #37529	; 0x9299
   26518:	smlatble	r7, r2, r2, r4
   2651c:			; <UNDEFINED> instruction: 0x46294430
   26520:	stc	7, cr15, [sl, #892]	; 0x37c
   26524:			; <UNDEFINED> instruction: 0xf080fab0
   26528:	and	r0, r0, r0, asr #18
   2652c:	bmi	22e534 <ftello64@plt+0x2275e8>
   26530:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   26534:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26538:	subsmi	r9, sl, r1, lsl #22
   2653c:	andlt	sp, r2, r1, lsl #2
   26540:			; <UNDEFINED> instruction: 0xf7dfbd70
   26544:	svclt	0x0000edc6
   26548:	andeq	r8, r3, r4, asr r4
   2654c:	andeq	r0, r0, r4, ror #12
   26550:	strdeq	r8, [r3], -r6
   26554:	svcmi	0x00f0e92d
   26558:	bmi	8f7fa0 <ftello64@plt+0x8f1054>
   2655c:	blmi	8f7ddc <ftello64@plt+0x8f0e90>
   26560:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   26564:	strbtmi	r4, [r9], -sp, lsl #12
   26568:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2656c:			; <UNDEFINED> instruction: 0xf04f9301
   26570:			; <UNDEFINED> instruction: 0xf7ff0300
   26574:	stmdbls	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   26578:	stmdble	r2!, {r0, r1, r2, r5, r8, fp, sp}
   2657c:	blt	1948e94 <ftello64@plt+0x1941f48>
   26580:	lfmcs	f3, 1, [fp], {164}	; 0xa4
   26584:	bhi	21ca00 <ftello64@plt+0x215ab4>
   26588:	movwcs	r2, #532	; 0x214
   2658c:	bleq	626d0 <ftello64@plt+0x5b784>
   26590:	adcslt	fp, pc, #520192	; 0x7f000
   26594:	movwcs	pc, #19431	; 0x4be7	; <UNPREDICTABLE>
   26598:	svclt	0x0008459b
   2659c:	tstle	r0, #268435465	; 0x10000009
   265a0:			; <UNDEFINED> instruction: 0xf108b1ef
   265a4:			; <UNDEFINED> instruction: 0xf04f0814
   265a8:	strmi	r0, [r0], #2304	; 0x900
   265ac:			; <UNDEFINED> instruction: 0x46294632
   265b0:			; <UNDEFINED> instruction: 0xf1094640
   265b4:			; <UNDEFINED> instruction: 0xf7df0901
   265b8:			; <UNDEFINED> instruction: 0xb120ed40
   265bc:	strtmi	r4, [r0], #1359	; 0x54f
   265c0:			; <UNDEFINED> instruction: 0xf04fd1f4
   265c4:	bmi	2a89cc <ftello64@plt+0x2a1a80>
   265c8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   265cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   265d0:	subsmi	r9, sl, r1, lsl #22
   265d4:	strbmi	sp, [r8], -r5, lsl #2
   265d8:	pop	{r0, r1, ip, sp, pc}
   265dc:			; <UNDEFINED> instruction: 0x46b98ff0
   265e0:			; <UNDEFINED> instruction: 0xf7dfe7f1
   265e4:	svclt	0x0000ed76
   265e8:	andeq	r8, r3, r6, asr #7
   265ec:	andeq	r0, r0, r4, ror #12
   265f0:	andeq	r8, r3, lr, asr r3
   265f4:			; <UNDEFINED> instruction: 0x4604b510
   265f8:	stmdavs	r0, {r3, r8, fp, lr}
   265fc:	andscc	r4, ip, r9, ror r4
   26600:	bl	c64588 <ftello64@plt+0xc5d63c>
   26604:	smlatblt	r8, r0, r0, r6
   26608:	ldclt	0, cr2, [r0, #-0]
   2660c:	ldmda	r6!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26610:			; <UNDEFINED> instruction: 0xf6c0b108
   26614:			; <UNDEFINED> instruction: 0x61200000
   26618:	svclt	0x0000bd10
   2661c:	ldrdeq	r9, [r1], -r4
   26620:	bhi	11539e8 <ftello64@plt+0x114ca9c>
   26624:	blt	1948e40 <ftello64@plt+0x1941ef4>
   26628:	lfmcs	f3, 1, [fp], {164}	; 0xa4
   2662c:	blt	1b9cb34 <ftello64@plt+0x1b95be8>
   26630:	blx	1530ee <ftello64@plt+0x14c1a2>
   26634:			; <UNDEFINED> instruction: 0xf104f405
   26638:	ldrcc	r0, [r4], #-1302	; 0xfffffaea
   2663c:	ldmdale	r7!, {r0, r2, r3, r7, r9, lr}
   26640:	blt	1b7d25c <ftello64@plt+0x1b76310>
   26644:	vst3.32			; <UNDEFINED> instruction: 0xf485fa14
   26648:	stcne	13, cr1, [r5], #668	; 0x29c
   2664c:			; <UNDEFINED> instruction: 0xd32f42b9
   26650:	blpl	11b7668 <ftello64@plt+0x11b071c>
   26654:	blt	1d488f0 <ftello64@plt+0x1d419a4>
   26658:	adclt	fp, r4, #446464	; 0x6d000
   2665c:	sfmcs	f3, 1, [fp, #-692]	; 0xfffffd4c
   26660:	blx	19cb02 <ftello64@plt+0x195bb6>
   26664:	cfstrsne	mvf7, [r5, #-16]!
   26668:			; <UNDEFINED> instruction: 0xd32142a9
   2666c:	blpl	1aca90 <ftello64@plt+0x1a5b44>
   26670:	blt	1dc8858 <ftello64@plt+0x1dc190c>
   26674:	adcslt	fp, r6, #64, 20	; 0x40000
   26678:	stmdacs	r3, {r7, r9, ip, sp, pc}
   2667c:	blx	5cae6 <ftello64@plt+0x55b9a>
   26680:	strmi	pc, [r5], #-6
   26684:	ldreq	pc, [r4], -r5, lsl #2
   26688:	tstle	r1, #268435467	; 0x1000000b
   2668c:	bcs	1cdea4 <ftello64@plt+0x1c6f58>
   26690:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   26694:	andsvs	r6, sp, r1, lsr r0
   26698:	bcs	21a6d4 <ftello64@plt+0x213788>
   2669c:	addmi	sp, sl, #19
   266a0:	stmdane	sp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
   266a4:	andcs	r6, r0, sp, lsl r0
   266a8:	andcs	sp, r0, r3
   266ac:			; <UNDEFINED> instruction: 0x4770bcf0
   266b0:	ldcllt	0, cr2, [r0], #260	; 0x104
   266b4:	stmdbls	r4, {r4, r5, r6, r8, r9, sl, lr}
   266b8:	andcs	r2, r0, r4, lsl #4
   266bc:	ldmdavs	sl, {r1, r3, sp, lr}
   266c0:	andsvs	r3, sl, pc, lsl #4
   266c4:	bls	1606a0 <ftello64@plt+0x159754>
   266c8:	andcs	r6, r0, r0, lsl r0
   266cc:			; <UNDEFINED> instruction: 0xe7f0601c
   266d0:	ldrtlt	r2, [r0], #-2562	; 0xfffff5fe
   266d4:	stcle	13, cr9, [fp], {2}
   266d8:			; <UNDEFINED> instruction: 0xdc0c2a00
   266dc:	stmdbcs	r7, {r4, r8, ip, lr, pc}
   266e0:			; <UNDEFINED> instruction: 0x4610d911
   266e4:	andcs	r2, r2, #-2147483647	; 0x80000001
   266e8:	eorvs	r6, sl, r9, lsl r0
   266ec:			; <UNDEFINED> instruction: 0x4770bc30
   266f0:	stccs	15, cr1, [r1], {148}	; 0x94
   266f4:	ldmdbcs	r3, {r2, fp, ip, lr, pc}
   266f8:	strls	sp, [r2, #-2309]	; 0xfffff6fb
   266fc:			; <UNDEFINED> instruction: 0xe78fbc30
   26700:	ldclt	0, cr2, [r0], #-288	; 0xfffffee0
   26704:	subcs	r4, r1, r0, ror r7
   26708:			; <UNDEFINED> instruction: 0x4770bc30
   2670c:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
   26710:	stmibvs	r0, {r2, r9, sl, lr}^
   26714:	tstlt	r8, r3, lsl #1
   26718:			; <UNDEFINED> instruction: 0xf8e2f7ff
   2671c:	mvnvs	r2, r0, lsl #6
   26720:	teqlt	r0, r0, lsr #17
   26724:	andcs	r2, r0, #0, 10
   26728:	strls	r2, [r0, #-768]	; 0xfffffd00
   2672c:	ldmdb	ip!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26730:	andcs	fp, r0, r0, lsr #18
   26734:	andeq	lr, r3, r4, asr #19
   26738:	ldclt	0, cr11, [r0, #-12]!
   2673c:			; <UNDEFINED> instruction: 0xf7e068a0
   26740:	andcs	lr, r0, lr, asr #18
   26744:	stmib	r4, {r0, r2, r5, r7, sp, lr}^
   26748:	andlt	r0, r3, r3
   2674c:	eorscs	fp, r7, r0, lsr sp
   26750:	andeq	pc, r0, r0, asr #13
   26754:	svclt	0x00004770
   26758:	svcmi	0x00f0e92d
   2675c:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   26760:	strcs	r8, [r0], -r2, lsl #22
   26764:	ldccs	8, cr15, [r8], {223}	; 0xdf
   26768:	sbclt	r4, r9, sl, ror r4
   2676c:			; <UNDEFINED> instruction: 0xf8df9302
   26770:	tstls	r3, r4, lsl ip
   26774:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26778:			; <UNDEFINED> instruction: 0xf04f9347
   2677c:	blls	1527384 <ftello64@plt+0x1520438>
   26780:	movwls	r9, #34328	; 0x8618
   26784:	movwls	r9, #31573	; 0x7b55
   26788:			; <UNDEFINED> instruction: 0xf0002800
   2678c:			; <UNDEFINED> instruction: 0x46828579
   26790:	strmi	r6, [r4], -r0, asr #19
   26794:	cmplt	r8, r5, lsl #12
   26798:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   2679c:			; <UNDEFINED> instruction: 0xf8da4604
   267a0:			; <UNDEFINED> instruction: 0x460d001c
   267a4:			; <UNDEFINED> instruction: 0xf89cf7ff
   267a8:	andsvs	pc, ip, sl, asr #17
   267ac:			; <UNDEFINED> instruction: 0x0010f8da
   267b0:			; <UNDEFINED> instruction: 0xf0402800
   267b4:			; <UNDEFINED> instruction: 0xf8da81b6
   267b8:	blcs	327f0 <ftello64@plt+0x2b8a4>
   267bc:	ldrhi	pc, [r7, #-64]!	; 0xffffffc0
   267c0:	svceq	0x0000f1b9
   267c4:	strhi	pc, [pc], -r0
   267c8:	ldrmi	r9, [fp], r3, lsl #28
   267cc:			; <UNDEFINED> instruction: 0x461f4698
   267d0:	ldmdavs	r2!, {r0, r1, r2, r3, sp, lr, pc}^
   267d4:	bcs	40ca8 <ftello64@plt+0x39d5c>
   267d8:			; <UNDEFINED> instruction: 0xf04fbf18
   267dc:			; <UNDEFINED> instruction: 0xf1b30b01
   267e0:	svclt	0x00083fff
   267e4:	svceq	0x0000f1b8
   267e8:	strcc	sp, [r1, -ip]
   267ec:	ldrmi	r3, [r9, #1584]!	; 0x630
   267f0:	ldmdavs	r3!, {r0, r1, r3, r4, ip, lr, pc}
   267f4:	mvnle	r2, r1, lsl fp
   267f8:	strcs	r4, [r0], #-1616	; 0xfffff9b0
   267fc:			; <UNDEFINED> instruction: 0xff86f7ff
   26800:	strb	r4, [r6, r5, lsr #12]!
   26804:	strbmi	r2, [r8], -r8, lsl #2
   26808:	ldmda	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2680c:	stmdacs	r0, {r7, r9, sl, lr}
   26810:			; <UNDEFINED> instruction: 0xf7dfd1eb
   26814:			; <UNDEFINED> instruction: 0x4603ef74
   26818:	tstlt	r0, r4
   2681c:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   26820:	blls	14b438 <ftello64@plt+0x1444ec>
   26824:	andscc	pc, r0, sl, asr #17
   26828:			; <UNDEFINED> instruction: 0xf8dae0eb
   2682c:			; <UNDEFINED> instruction: 0xf8cd3008
   26830:	blcs	46888 <ftello64@plt+0x3f93c>
   26834:	strhi	pc, [sl, #-0]!
   26838:	blcs	4d454 <ftello64@plt+0x46508>
   2683c:	addhi	pc, r5, r0
   26840:	strcs	r9, [r0], #-3845	; 0xfffff0fb
   26844:	ldcne	14, cr9, [sp, #-12]!
   26848:	andsge	pc, r0, sp, asr #17
   2684c:			; <UNDEFINED> instruction: 0x4650e011
   26850:	b	d647d4 <ftello64@plt+0xd5d888>
   26854:	eorseq	pc, r4, r5, asr #16
   26858:			; <UNDEFINED> instruction: 0xf0002800
   2685c:	ldrbmi	r8, [r2], -r7, asr #13
   26860:			; <UNDEFINED> instruction: 0xf8474641
   26864:			; <UNDEFINED> instruction: 0xf7dfa034
   26868:	strcc	lr, [r1], #-2962	; 0xfffff46e
   2686c:	strmi	r3, [r1, #1584]!	; 0x630
   26870:			; <UNDEFINED> instruction: 0xf8d6d969
   26874:			; <UNDEFINED> instruction: 0xf1b8800c
   26878:	rscsle	r0, r6, r0, lsl #30
   2687c:			; <UNDEFINED> instruction: 0xa010f8d6
   26880:	svccc	0x00fff1ba
   26884:			; <UNDEFINED> instruction: 0xf898d1e3
   26888:			; <UNDEFINED> instruction: 0xf1b22000
   2688c:	svclt	0x0018032f
   26890:	bcs	2f49c <ftello64@plt+0x28550>
   26894:	movwcs	fp, #3848	; 0xf08
   26898:			; <UNDEFINED> instruction: 0xf0002b00
   2689c:	strbmi	r8, [r1], -r2, ror #9
   268a0:			; <UNDEFINED> instruction: 0xf8112300
   268a4:	ldrmi	r2, [r8], -r1, lsl #30
   268a8:	bcs	334b4 <ftello64@plt+0x2c568>
   268ac:	bcs	c16514 <ftello64@plt+0xc0f5c8>
   268b0:	strdcc	sp, [r2], -r7
   268b4:	stmdaeq	r1, {r0, r1, ip, sp, lr, pc}
   268b8:	beq	18611fc <ftello64@plt+0x185a2b0>
   268bc:			; <UNDEFINED> instruction: 0xf7df4650
   268c0:			; <UNDEFINED> instruction: 0xf845e9fe
   268c4:	stmdacs	r0, {r2, r4, r5}
   268c8:	ldrhi	pc, [r0], r0
   268cc:			; <UNDEFINED> instruction: 0xf84768f2
   268d0:			; <UNDEFINED> instruction: 0xf1b8a034
   268d4:	andle	r0, sp, r0, lsl #30
   268d8:	blcs	e8492c <ftello64@plt+0xe7d9e0>
   268dc:	blcc	c56754 <ftello64@plt+0xc4f808>
   268e0:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   268e4:	svclt	0x00942b46
   268e8:	blcc	15f55cc <ftello64@plt+0x15ee680>
   268ec:	andcc	fp, r1, #-1342177267	; 0xb000000d
   268f0:	blcc	a48f8 <ftello64@plt+0x9d9ac>
   268f4:	blcs	c04948 <ftello64@plt+0xbfd9fc>
   268f8:	blcs	56560 <ftello64@plt+0x4f614>
   268fc:	blcs	e9abd8 <ftello64@plt+0xe93c8c>
   26900:			; <UNDEFINED> instruction: 0x011bbf9c
   26904:	mvnseq	pc, #3
   26908:	blcs	11dcd24 <ftello64@plt+0x11d5dd8>
   2690c:	blcc	e16764 <ftello64@plt+0xe0f818>
   26910:	tsteq	fp, r7, asr fp
   26914:	ldmdavc	r1, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
   26918:	svclt	0x009c2939
   2691c:	sbclt	r3, r9, #48, 18	; 0xc0000
   26920:	stmdbcs	r6, {r2, r8, fp, ip, lr, pc}^
   26924:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   26928:	sbclt	r3, r9, #1425408	; 0x15c000
   2692c:			; <UNDEFINED> instruction: 0xf800440b
   26930:			; <UNDEFINED> instruction: 0xf8123b01
   26934:	blcs	36544 <ftello64@plt+0x2f5f8>
   26938:	blcs	c165a0 <ftello64@plt+0xc0f654>
   2693c:	strcc	sp, [r1], #-479	; 0xfffffe21
   26940:	strmi	r3, [r1, #1584]!	; 0x630
   26944:			; <UNDEFINED> instruction: 0xf8ddd895
   26948:	movwcs	sl, #16
   2694c:	movwls	r9, #41734	; 0xa306
   26950:	ldmdals	r8, {r3, r4, r8, r9, fp, sp, pc}
   26954:	bcc	46217c <ftello64@plt+0x45b230>
   26958:	bcc	b64cdc <ftello64@plt+0xb5dd90>
   2695c:	movwls	r4, #50299	; 0xc47b
   26960:	bcc	a64ce4 <ftello64@plt+0xa5dd98>
   26964:	movwls	r4, #54395	; 0xd47b
   26968:	bcc	964cec <ftello64@plt+0x95dda0>
   2696c:	tstls	r0, #2063597568	; 0x7b000000
   26970:			; <UNDEFINED> instruction: 0xffb6f7fe
   26974:	cdp	2, 1, cr2, cr8, cr0, {0}
   26978:			; <UNDEFINED> instruction: 0xf8da0a10
   2697c:	andsls	r1, r8, #8
   26980:	blx	fe164986 <ftello64@plt+0xfe15da3a>
   26984:	strmi	fp, [r6], -r3, lsl #5
   26988:	eorle	r2, r7, r3, asr #22
   2698c:	mcrcs	8, 0, r9, cr0, cr8, {0}
   26990:	strbthi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
   26994:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   26998:			; <UNDEFINED> instruction: 0xf7ff4641
   2699c:	blls	7656d8 <ftello64@plt+0x75e78c>
   269a0:	svclt	0x009c2b1f
   269a4:			; <UNDEFINED> instruction: 0xf04f9818
   269a8:	stmdble	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   269ac:	ldmdals	r8, {r0, r1, r8, fp, ip, sp, lr}
   269b0:	sbcsle	r2, sp, r1, lsl #22
   269b4:	bcs	4d1c4 <ftello64@plt+0x46278>
   269b8:	addsmi	fp, sl, #24, 30	; 0x60
   269bc:			; <UNDEFINED> instruction: 0x4641d1d8
   269c0:	blx	ee49c6 <ftello64@plt+0xedda7a>
   269c4:	blcs	20d63c <ftello64@plt+0x2066f0>
   269c8:			; <UNDEFINED> instruction: 0xf8dad92c
   269cc:	stmiahi	r3, {r2, r4, sp}^
   269d0:	blt	17156e0 <ftello64@plt+0x170e794>
   269d4:	strle	r0, [r5, #-1947]!	; 0xfffff865
   269d8:	bfi	r9, r8, (invalid: 16:9)
   269dc:	movwvs	pc, #25536	; 0x63c0	; <UNPREDICTABLE>
   269e0:	blcs	24ca48 <ftello64@plt+0x245afc>
   269e4:	addshi	pc, r8, r0
   269e8:			; <UNDEFINED> instruction: 0xf8cd46b0
   269ec:			; <UNDEFINED> instruction: 0xf7fe8010
   269f0:			; <UNDEFINED> instruction: 0xf8caff77
   269f4:	blls	186a3c <ftello64@plt+0x17faf0>
   269f8:			; <UNDEFINED> instruction: 0x4649b11b
   269fc:			; <UNDEFINED> instruction: 0xf7ff4618
   26a00:			; <UNDEFINED> instruction: 0xf8dffc95
   26a04:			; <UNDEFINED> instruction: 0xf8df2990
   26a08:	ldrbtmi	r3, [sl], #-2428	; 0xfffff684
   26a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26a10:	subsmi	r9, sl, r7, asr #22
   26a14:	ldrthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
   26a18:	sublt	r9, r9, r4, lsl #16
   26a1c:	blhi	e1d18 <ftello64@plt+0xdadcc>
   26a20:	svchi	0x00f0e8bd
   26a24:	svceq	0x0000f1b9
   26a28:	blls	11ad88 <ftello64@plt+0x113e3c>
   26a2c:	strls	r2, [r4], -r0, lsl #14
   26a30:	movwls	r3, #37652	; 0x9314
   26a34:			; <UNDEFINED> instruction: 0xf854461c
   26a38:	blcs	4b5a90 <ftello64@plt+0x4aeb44>
   26a3c:	mvnshi	pc, #0, 4
   26a40:			; <UNDEFINED> instruction: 0xf013e8df
   26a44:			; <UNDEFINED> instruction: 0x001302b5
   26a48:	mvneq	r0, ip, lsr #32
   26a4c:	eoreq	r0, r7, r6, lsl r1
   26a50:	tsteq	r3, r7, lsr #32
   26a54:	mvnseq	r0, #237	; 0xed
   26a58:	adceq	r0, r1, r1, lsr #1
   26a5c:	orrseq	r0, lr, #1140850691	; 0x44000003
   26a60:	cmpeq	sl, #-335544319	; 0xec000001
   26a64:	subseq	r0, r3, r3, asr #5
   26a68:	stmdavs	r5!, {r0, r1, r4, r6}
   26a6c:			; <UNDEFINED> instruction: 0xf0002d00
   26a70:	cdpls	4, 1, cr8, cr8, cr13, {5}
   26a74:	ldrtmi	r4, [r0], -r1, asr #12
   26a78:	blx	ff7e4a7c <ftello64@plt+0xff7ddb30>
   26a7c:	blcs	80d6f4 <ftello64@plt+0x8067a8>
   26a80:	stmdbvc	r1, {r0, r2, r8, fp, ip, lr, pc}
   26a84:	blcs	6e4b8 <ftello64@plt+0x6756c>
   26a88:	vrhadd.s8	d25, d0, d6
   26a8c:	movwcs	r8, #1109	; 0x455
   26a90:	strcc	r9, [r1, -r6, lsl #6]
   26a94:	ldrmi	r3, [r9, #1072]!	; 0x430
   26a98:	ldr	sp, [sp, sp, asr #3]
   26a9c:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
   26aa0:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
   26aa4:			; <UNDEFINED> instruction: 0x46419e18
   26aa8:			; <UNDEFINED> instruction: 0xf7ff4630
   26aac:	blls	7655c8 <ftello64@plt+0x75e67c>
   26ab0:	stmible	ip!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
   26ab4:	vdivne.f16	s14, s22, s2	; <UNPREDICTABLE>
   26ab8:	tstls	r6, r1, lsl #22
   26abc:	strtmi	sp, [r8], -r7, ror #17
   26ac0:	stcl	7, cr15, [ip, #892]	; 0x37c
   26ac4:	strtmi	r9, [sl], -r6, lsl #18
   26ac8:	smlatbeq	r3, r1, r1, pc	; <UNPREDICTABLE>
   26acc:			; <UNDEFINED> instruction: 0xf181fab1
   26ad0:	tstls	r1, r9, asr #18
   26ad4:	tstls	r0, r1, lsl #2
   26ad8:	mvnscc	pc, pc, asr #32
   26adc:	ldrtmi	r4, [r0], -r3, lsl #12
   26ae0:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
   26ae4:	stmdacs	r0, {r1, r2, ip, pc}
   26ae8:	mcrls	0, 0, sp, cr4, cr3, {6}
   26aec:	movwls	r2, #17152	; 0x4300
   26af0:	tstlt	r3, r8, lsl #22
   26af4:	ldmdals	r8, {r0, r1, r2, r3, r4, sp, lr}
   26af8:	svceq	0x0000f1bb
   26afc:	blls	15af50 <ftello64@plt+0x154004>
   26b00:			; <UNDEFINED> instruction: 0xf0402b00
   26b04:	blls	2c7c50 <ftello64@plt+0x2c0d04>
   26b08:	andseq	pc, ip, sl, asr #17
   26b0c:	eorcc	pc, r0, sl, asr #17
   26b10:			; <UNDEFINED> instruction: 0xf8ca9b06
   26b14:	strb	r3, [lr, -r4, lsr #32]!
   26b18:	ldmdavs	r3, {r0, r1, r2, r9, fp, ip, pc}
   26b1c:	andsvs	r3, r3, r1, lsl #6
   26b20:	andls	lr, r4, r6, lsr #14
   26b24:	stcls	7, cr14, [r3, #-436]	; 0xfffffe4c
   26b28:	svcls	0x0006ac1d
   26b2c:	ldmdals	r8, {r2, sp, lr, pc}
   26b30:	ldrcc	r3, [r0, #-1537]!	; 0xfffff9ff
   26b34:	strhtle	r4, [r2], #81	; 0x51
   26b38:	blcs	40cec <ftello64@plt+0x39da0>
   26b3c:			; <UNDEFINED> instruction: 0x4641d0f8
   26b40:	blx	1ee4b44 <ftello64@plt+0x1eddbf8>
   26b44:	blcs	c0d7bc <ftello64@plt+0xc06870>
   26b48:	bhi	111d314 <ftello64@plt+0x11163c8>
   26b4c:	blt	170935c <ftello64@plt+0x1702410>
   26b50:	bcs	535c4 <ftello64@plt+0x4c678>
   26b54:	blcs	7167bc <ftello64@plt+0x70f870>
   26b58:			; <UNDEFINED> instruction: 0xf8d0d9e9
   26b5c:	ldrtmi	ip, [sl], -r0, lsr #32
   26b60:	blx	fe7383ec <ftello64@plt+0xfe7314a0>
   26b64:	tstls	sp, #140, 6	; 0x30000002	; <UNPREDICTABLE>
   26b68:	ldrdgt	pc, [r4], -r0	; <UNPREDICTABLE>
   26b6c:	blx	fe740e14 <ftello64@plt+0xfe739ec8>
   26b70:	tstls	lr, #140, 6	; 0x30000002	; <UNPREDICTABLE>
   26b74:	ldrmi	r6, [r8, fp, ror #16]
   26b78:	sbcsle	r2, r8, r0, lsl #16
   26b7c:	ldmdals	r8, {r0, r4, r5, r7, r8, sl, lr}
   26b80:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
   26b84:	ldmdals	r8, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   26b88:			; <UNDEFINED> instruction: 0xf7ff4641
   26b8c:	bls	7654e8 <ftello64@plt+0x75e59c>
   26b90:	strmi	r2, [r4], r7, lsr #20
   26b94:	cmphi	fp, #64, 4	; <UNPREDICTABLE>
   26b98:	blt	1b894b4 <ftello64@plt+0x1b82568>
   26b9c:	lfmcs	f3, 1, [fp, #-692]	; 0xfffffd4c
   26ba0:	cmphi	r5, #64, 4	; <UNPREDICTABLE>
   26ba4:	movwcs	r8, #2566	; 0xa06
   26ba8:	andscs	r4, r4, #16, 12	; 0x1000000
   26bac:	tstcs	r0, r6, ror sl
   26bb0:	smlabteq	sl, sp, r9, lr
   26bb4:	blx	ff9d3696 <ftello64@plt+0xff9cc74a>
   26bb8:	ldrtmi	r2, [r6], r5, lsl #6
   26bbc:			; <UNDEFINED> instruction: 0x46194610
   26bc0:	movwcs	lr, #43485	; 0xa9dd
   26bc4:	svclt	0x0008428b
   26bc8:			; <UNDEFINED> instruction: 0xf0c04282
   26bcc:	cdpcs	3, 0, cr8, cr0, cr0, {2}
   26bd0:	teqhi	sp, #0	; <UNPREDICTABLE>
   26bd4:	teqcs	r0, r9, lsl #22
   26bd8:	ldreq	pc, [r4], -ip, lsl #2
   26bdc:	bhi	fe462404 <ftello64@plt+0xfe45b4b8>
   26be0:	blx	8bc12 <ftello64@plt+0x84cc6>
   26be4:	movwcs	r3, #263	; 0x107
   26be8:			; <UNDEFINED> instruction: 0xf8cd46b0
   26bec:			; <UNDEFINED> instruction: 0x461c9038
   26bf0:			; <UNDEFINED> instruction: 0x46894676
   26bf4:	adcmi	lr, r6, #3
   26bf8:			; <UNDEFINED> instruction: 0xf00044a8
   26bfc:	andscs	r8, r4, #-1946157056	; 0x8c000000
   26c00:	strbmi	r4, [r0], -r9, asr #12
   26c04:			; <UNDEFINED> instruction: 0xf7df3401
   26c08:	stmdacs	r0, {r3, r4, r9, fp, sp, lr, pc}
   26c0c:	mcrls	1, 0, sp, cr4, cr3, {7}
   26c10:	bhi	fe462478 <ftello64@plt+0xfe45b52c>
   26c14:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   26c18:	andls	r9, r4, sl, lsl #8
   26c1c:	stmdavs	r0!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
   26c20:	stmdavs	r5!, {r1, r6, r8, fp, sp, pc}^
   26c24:	blt	1af84c <ftello64@plt+0x1a8900>
   26c28:	ldmdals	r8, {r2, r3, r9, sp}
   26c2c:	strbls	fp, [r2], -sp, lsr #20
   26c30:			; <UNDEFINED> instruction: 0xf7ff9543
   26c34:	andls	pc, sl, pc, lsl #25
   26c38:			; <UNDEFINED> instruction: 0xf47f2800
   26c3c:	smlsdcc	r1, r6, pc, sl	; <UNPREDICTABLE>
   26c40:	ldrmi	r3, [r9, #1072]!	; 0x430
   26c44:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {3}
   26c48:	stmdavs	r5!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}^
   26c4c:	ldmdals	r8, {r1, r6, r8, fp, sp, pc}
   26c50:	andscs	r2, r0, #4, 6	; 0x10000000
   26c54:	strbls	fp, [r2, #-2605]	; 0xfffff5d3
   26c58:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   26c5c:	stmdacs	r0, {r1, r3, ip, pc}
   26c60:	svcge	0x0043f47f
   26c64:	ldrtcc	r3, [r0], #-1793	; 0xfffff8ff
   26c68:			; <UNDEFINED> instruction: 0xf47f45b9
   26c6c:	ldrt	sl, [r3], r4, ror #29
   26c70:	movwls	r6, #26659	; 0x6823
   26c74:			; <UNDEFINED> instruction: 0xf0002b00
   26c78:	cdpls	3, 1, cr8, cr8, cr3, {7}
   26c7c:	ldrtmi	r4, [r0], -r1, asr #12
   26c80:			; <UNDEFINED> instruction: 0xf9daf7ff
   26c84:	blcs	80d8fc <ftello64@plt+0x8069b0>
   26c88:	svcge	0x0001f67f
   26c8c:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
   26c90:			; <UNDEFINED> instruction: 0xf63f2a01
   26c94:	blcs	d288c <ftello64@plt+0xcb940>
   26c98:	teqhi	r2, #0	; <UNPREDICTABLE>
   26c9c:	strcs	r2, [r1, #-771]	; 0xfffffcfd
   26ca0:	ldrcc	lr, [r1, #-2509]	; 0xfffff633
   26ca4:			; <UNDEFINED> instruction: 0xf7df9806
   26ca8:			; <UNDEFINED> instruction: 0x4601ecda
   26cac:	teqlt	r0, lr
   26cb0:	vmlane.f32	s19, s6, s12
   26cb4:	bcs	fbe004 <ftello64@plt+0xfb70b8>
   26cb8:	ldrmi	fp, [r9], -r8, lsl #30
   26cbc:	ldrtmi	r9, [r0], -lr, lsl #2
   26cc0:			; <UNDEFINED> instruction: 0xf7ff4641
   26cc4:	bls	7653b0 <ftello64@plt+0x75e464>
   26cc8:	strmi	r2, [r6], -r7, lsr #20
   26ccc:	mrcge	6, 6, APSR_nzcv, cr15, cr15, {3}
   26cd0:	blt	17095e4 <ftello64@plt+0x1702698>
   26cd4:	blcs	713748 <ftello64@plt+0x70c7fc>
   26cd8:	mrcge	6, 6, APSR_nzcv, cr9, cr15, {3}
   26cdc:	blt	12894e8 <ftello64@plt+0x128259c>
   26ce0:	blx	11370e <ftello64@plt+0x10c7c2>
   26ce4:			; <UNDEFINED> instruction: 0xf103f301
   26ce8:	addmi	r0, sl, #-2147483643	; 0x80000005
   26cec:	mcrge	4, 6, pc, cr15, cr15, {7}	; <UNPREDICTABLE>
   26cf0:	bpl	ff073948 <ftello64@plt+0xff06c9fc>
   26cf4:	blx	515620 <ftello64@plt+0x50e6d4>
   26cf8:	ldcne	3, cr15, [r9, #516]	; 0x204
   26cfc:	addmi	r9, sl, #-1073741820	; 0xc0000004
   26d00:	mcrge	4, 6, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
   26d04:	ldmhi	r9, {r0, r1, sl, lr}
   26d08:	addlt	fp, r9, #299008	; 0x49000
   26d0c:	stmdbcs	fp, {r2, r4, r8, ip, pc}
   26d10:	mrcge	6, 5, APSR_nzcv, cr13, cr15, {3}
   26d14:	ldmib	sp, {r0, r1, r3, r4, r6, fp, pc}^
   26d18:	blt	16e716c <ftello64@plt+0x16e0220>
   26d1c:	tstls	r5, #-1342177271	; 0xb0000009
   26d20:	movweq	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   26d24:			; <UNDEFINED> instruction: 0xf4ff429a
   26d28:	blls	3d27f8 <ftello64@plt+0x3cb8ac>
   26d2c:			; <UNDEFINED> instruction: 0xf0002b00
   26d30:	blls	587de4 <ftello64@plt+0x580e98>
   26d34:	adcmi	r4, fp, #42991616	; 0x2900000
   26d38:	mcrge	6, 5, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   26d3c:	ldrlt	lr, [r6, -sp, asr #19]
   26d40:	streq	pc, [r1, #-454]	; 0xfffffe3a
   26d44:	ldrmi	r4, [r0], -r3, lsr #13
   26d48:	eor	r9, r2, r2, lsl ip
   26d4c:	ldmdble	r9, {r0, r8, r9, sl, fp, sp}
   26d50:	andcc	pc, ip, r6, lsl r8	; <UNPREDICTABLE>
   26d54:	tstle	r5, ip, lsr fp
   26d58:	blcs	ae74c <ftello64@plt+0xa7800>
   26d5c:	bl	1dd1ac <ftello64@plt+0x1d6260>
   26d60:	lfmpl	f0, 2, [r3], {12}
   26d64:	tstle	sp, lr, lsr fp
   26d68:	stfeqd	f7, [r1], {12}
   26d6c:	bl	1b697c <ftello64@plt+0x1afa30>
   26d70:	ldrmi	r0, [r8], -ip, lsl #6
   26d74:	blls	3cd594 <ftello64@plt+0x3c6648>
   26d78:			; <UNDEFINED> instruction: 0xf0034639
   26d7c:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   26d80:	ldrbthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   26d84:	strcc	r9, [r1], #-2837	; 0xfffff4eb
   26d88:			; <UNDEFINED> instruction: 0x4621429c
   26d8c:	strhi	pc, [r0], #-128	; 0xffffff80
   26d90:	ldmib	sp, {r2, r3, r4, fp, ip, pc}^
   26d94:	blx	6f9ea <ftello64@plt+0x68a9e>
   26d98:	tstcs	r0, r3, lsl #24
   26d9c:	movweq	lr, #51974	; 0xcb06
   26da0:	andgt	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   26da4:	movwcs	r6, #2143	; 0x85f
   26da8:	stc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   26dac:	bl	6156b0 <ftello64@plt+0x60e764>
   26db0:			; <UNDEFINED> instruction: 0xf143020c
   26db4:	addsmi	r0, r9, #0, 6
   26db8:	addsmi	fp, r0, #8, 30
   26dbc:	mvnhi	pc, #192	; 0xc0
   26dc0:	blcs	10da0c <ftello64@plt+0x106ac0>
   26dc4:	svccs	0x0000d0c2
   26dc8:	bichi	pc, r8, #0
   26dcc:	mvnscc	pc, #12, 2
   26dd0:	ldrtmi	r4, [r3], #-1594	; 0xfffff9c6
   26dd4:	bcc	9ede4 <ftello64@plt+0x97e98>
   26dd8:	bichi	pc, r0, #0
   26ddc:			; <UNDEFINED> instruction: 0xf81318e8
   26de0:	ldmdbcs	ip!, {r0, r8, r9, sl, fp, ip}
   26de4:	bcs	9b5c8 <ftello64@plt+0x9467c>
   26de8:			; <UNDEFINED> instruction: 0x83b8f000
   26dec:	stfeqd	f7, [r1], {-0}
   26df0:	ldmdane	r3!, {r1, sl, lr}
   26df4:	and	r4, r2, r7, ror #12
   26df8:	adcsmi	r3, sl, #262144	; 0x40000
   26dfc:			; <UNDEFINED> instruction: 0xf813d0c2
   26e00:	ldmdbcs	lr!, {r0, r8, r9, sl, fp, ip}
   26e04:	ldrmi	sp, [ip, #504]!	; 0x1f8
   26e08:	bl	fea1b100 <ftello64@plt+0xfea141b4>
   26e0c:	bl	1a8a44 <ftello64@plt+0x1a1af8>
   26e10:	str	r0, [lr, ip, lsl #6]!
   26e14:	movwls	r6, #26659	; 0x6823
   26e18:			; <UNDEFINED> instruction: 0xf0002b00
   26e1c:	lfmls	f0, 1, [r8, #-956]	; 0xfffffc44
   26e20:	strtmi	r4, [r8], -r1, asr #12
   26e24:			; <UNDEFINED> instruction: 0xf908f7ff
   26e28:	blcs	80daa0 <ftello64@plt+0x806b54>
   26e2c:	mcrge	6, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   26e30:	vfnmsne.f16	s14, s20, s6	; <UNPREDICTABLE>
   26e34:			; <UNDEFINED> instruction: 0xf63f2a01
   26e38:	blcs	d26e8 <ftello64@plt+0xcb79c>
   26e3c:	rsbhi	pc, lr, #0
   26e40:	strcs	r2, [r1], -r3, lsl #6
   26e44:	ldrcc	lr, [r1], -sp, asr #19
   26e48:			; <UNDEFINED> instruction: 0xf7df9806
   26e4c:	strmi	lr, [r1], -r8, lsl #24
   26e50:	teqlt	r0, lr
   26e54:	vmlane.f32	s19, s6, s12
   26e58:	bcs	fbe1a8 <ftello64@plt+0xfb725c>
   26e5c:	ldrmi	fp, [r9], -r8, lsl #30
   26e60:	strtmi	r9, [r8], -lr, lsl #2
   26e64:			; <UNDEFINED> instruction: 0xf7ff4641
   26e68:	bls	76520c <ftello64@plt+0x75e2c0>
   26e6c:	strmi	r2, [r5], -r7, lsr #20
   26e70:	mcrge	6, 0, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   26e74:	blt	1709788 <ftello64@plt+0x170283c>
   26e78:	blcs	7138ec <ftello64@plt+0x70c9a0>
   26e7c:	mcrge	6, 0, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   26e80:	blt	128968c <ftello64@plt+0x1282740>
   26e84:	blx	1138b2 <ftello64@plt+0x10c966>
   26e88:			; <UNDEFINED> instruction: 0xf103f301
   26e8c:	addmi	r0, sl, #-2147483643	; 0x80000005
   26e90:	cfldrdge	mvd15, [sp, #1020]!	; 0x3fc
   26e94:	bpl	ff073aec <ftello64@plt+0xff06cba0>
   26e98:	blx	5157c4 <ftello64@plt+0x50e878>
   26e9c:	ldcne	3, cr15, [r9, #516]	; 0x204
   26ea0:	addmi	r9, sl, #-1073741820	; 0xc0000004
   26ea4:	cfldrdge	mvd15, [r3, #1020]!	; 0x3fc
   26ea8:	ldmhi	r9, {r0, r1, sl, lr}
   26eac:	addlt	fp, r9, #299008	; 0x49000
   26eb0:	stmdbcs	fp, {r0, r2, r4, r8, ip, pc}
   26eb4:	stclge	6, cr15, [fp, #508]!	; 0x1fc
   26eb8:	ldmdbls	r5, {r0, r1, r3, r4, r6, fp, pc}
   26ebc:	ldmdals	r3, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}
   26ec0:	tstls	r4, #-1342177271	; 0xb0000009
   26ec4:	movweq	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   26ec8:			; <UNDEFINED> instruction: 0xf4ff429a
   26ecc:	blls	3d2654 <ftello64@plt+0x3cb708>
   26ed0:			; <UNDEFINED> instruction: 0xf0002b00
   26ed4:	blls	547c40 <ftello64@plt+0x540cf4>
   26ed8:	adcsmi	r4, r3, #51380224	; 0x3100000
   26edc:	ldclge	6, cr15, [r7, #508]	; 0x1fc
   26ee0:	movweq	pc, #4549	; 0x11c5	; <UNPREDICTABLE>
   26ee4:			; <UNDEFINED> instruction: 0xf8cd462e
   26ee8:			; <UNDEFINED> instruction: 0x46d3b058
   26eec:			; <UNDEFINED> instruction: 0x46ca9d12
   26ef0:			; <UNDEFINED> instruction: 0x461f9712
   26ef4:	ands	r9, ip, r7, lsl r4
   26ef8:	svceq	0x0001f1b9
   26efc:			; <UNDEFINED> instruction: 0x5d33d912
   26f00:	tstle	pc, ip, lsr fp	; <UNPREDICTABLE>
   26f04:	mvnscc	pc, #1073741826	; 0x40000002
   26f08:	stmdble	fp, {r1, r8, r9, fp, sp}
   26f0c:			; <UNDEFINED> instruction: 0x5cd31932
   26f10:	svclt	0x00042b3e
   26f14:			; <UNDEFINED> instruction: 0xf1a93401
   26f18:	tstle	r3, r2, lsl #18
   26f1c:	strbmi	r9, [fp, #-2830]	; 0xfffff4f2
   26f20:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
   26f24:	strcc	r9, [r1, #-2836]	; 0xfffff4ec
   26f28:	strtmi	r4, [r9], -fp, lsr #5
   26f2c:	teqhi	r6, #64, 4	; <UNPREDICTABLE>
   26f30:	blls	58d7a8 <ftello64@plt+0x58685c>
   26f34:	blx	8cf8a <ftello64@plt+0x8603e>
   26f38:	movwcs	r0, #259	; 0x103
   26f3c:	ldmdapl	r4!, {r4, r5, r6, fp, ip}^
   26f40:			; <UNDEFINED> instruction: 0xf8d02100
   26f44:	blt	94af5c <ftello64@plt+0x944010>
   26f48:			; <UNDEFINED> instruction: 0xf989fa99
   26f4c:	andeq	lr, r4, r9, lsl fp
   26f50:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   26f54:	svclt	0x0008428b
   26f58:			; <UNDEFINED> instruction: 0xf0c04282
   26f5c:	blls	487be0 <ftello64@plt+0x480c94>
   26f60:	sbcle	r2, r9, r3, lsl #22
   26f64:	svceq	0x0000f1b9
   26f68:	rschi	pc, r4, #0
   26f6c:	strbmi	r1, [sl], -r3, ror #28
   26f70:	and	r4, r2, r3, lsr r4
   26f74:			; <UNDEFINED> instruction: 0xf0003a01
   26f78:	ldmne	r8!, {r0, r2, r3, r4, r6, r7, r9, pc}^
   26f7c:	svcne	0x0001f813
   26f80:	mvnsle	r2, ip, lsr r9
   26f84:			; <UNDEFINED> instruction: 0xf0002a01
   26f88:	sfmne	f0, 3, [r4], {213}	; 0xd5
   26f8c:	ldrtmi	r4, [r0], #-1026	; 0xfffffbfe
   26f90:	and	r4, r3, r1, lsr #13
   26f94:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   26f98:	sbcle	r4, r3, sl, asr #10
   26f9c:	svccc	0x0001f810
   26fa0:	mvnsle	r2, lr, lsr fp
   26fa4:	adcsle	r4, sp, ip, asr #10
   26fa8:	stmdbeq	r4, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   26fac:	ldmibmi	sl!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   26fb0:	ldmmi	sl!, {r0, r8, r9, sl, ip, sp}^
   26fb4:	andmi	pc, r3, #64, 4
   26fb8:	ldrtcc	r4, [r0], #-1145	; 0xfffffb87
   26fbc:			; <UNDEFINED> instruction: 0xf0064478
   26fc0:	ldrmi	pc, [r9, #3429]!	; 0xd65
   26fc4:	cfldrsge	mvf15, [r7, #-508]!	; 0xfffffe04
   26fc8:	cfldr32ls	mvfx14, [r8, #-24]	; 0xffffffe8
   26fcc:	blls	270894 <ftello64@plt+0x269948>
   26fd0:	strtmi	r4, [r8], -r1, asr #12
   26fd4:	strcc	pc, [r7], -r6, lsl #22
   26fd8:			; <UNDEFINED> instruction: 0xf82ef7ff
   26fdc:	blcs	80dc54 <ftello64@plt+0x806d08>
   26fe0:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
   26fe4:			; <UNDEFINED> instruction: 0xf0002b02
   26fe8:			; <UNDEFINED> instruction: 0x4641825b
   26fec:			; <UNDEFINED> instruction: 0xf7ff4628
   26ff0:	blls	765084 <ftello64@plt+0x75e138>
   26ff4:			; <UNDEFINED> instruction: 0xf67f2b1f
   26ff8:	stmdbvc	r3, {r2, r3, r6, r8, sl, fp, sp, pc}
   26ffc:			; <UNDEFINED> instruction: 0xf47f2b03
   27000:	strtmi	sl, [r8], -r8, asr #26
   27004:	movwcs	sl, #2329	; 0x919
   27008:	tstcc	sl, #3358720	; 0x334000
   2700c:			; <UNDEFINED> instruction: 0xf814f7ff
   27010:	blcs	a0dc7c <ftello64@plt+0xa06d30>
   27014:			; <UNDEFINED> instruction: 0xf67f4605
   27018:	stmiavs	r2, {r2, r3, r4, r5, r8, sl, fp, sp, pc}^
   2701c:	stmiavs	fp!, {r3, r4, r9, sl, lr}
   27020:	blt	4af428 <ftello64@plt+0x4a84dc>
   27024:	smlabteq	lr, sp, r9, lr
   27028:	andsls	fp, r2, #110592	; 0x1b000
   2702c:	tstls	r1, #208, 16	; 0xd00000
   27030:	movwcs	lr, #59869	; 0xe9dd
   27034:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   27038:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   2703c:	svclt	0x0008428b
   27040:			; <UNDEFINED> instruction: 0xf4ff4282
   27044:	ldmdage	sl, {r1, r2, r5, r8, sl, fp, sp, pc}
   27048:	ldc	7, cr15, [r0], #892	; 0x37c
   2704c:			; <UNDEFINED> instruction: 0xf47f2800
   27050:	ldmib	sp, {r5, r8, sl, fp, sp, pc}^
   27054:	ldmdals	sl, {r0, r4, r9, ip, sp}
   27058:			; <UNDEFINED> instruction: 0xf7df18e9
   2705c:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
   27060:	adcshi	pc, r8, #64	; 0x40
   27064:			; <UNDEFINED> instruction: 0xf7dfa81b
   27068:	stmdacs	r0, {r4, r6, r8, r9, fp, sp, lr, pc}
   2706c:	adcshi	pc, r2, #64	; 0x40
   27070:			; <UNDEFINED> instruction: 0x101ae9dd
   27074:	bl	fe664ff8 <ftello64@plt+0xfe65e0ac>
   27078:	stmdacs	r0, {r1, r2, r3, ip, pc}
   2707c:	adchi	pc, sl, #64	; 0x40
   27080:			; <UNDEFINED> instruction: 0xf7df981b
   27084:			; <UNDEFINED> instruction: 0x4605e8b8
   27088:			; <UNDEFINED> instruction: 0xf0002800
   2708c:	blls	3c7b20 <ftello64@plt+0x3c0bd4>
   27090:			; <UNDEFINED> instruction: 0x4619461a
   27094:	mrc	7, 7, APSR_nzcv, cr14, cr15, {6}
   27098:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2709c:	addshi	pc, fp, #0
   270a0:	tstcs	r0, sl, lsr #12
   270a4:			; <UNDEFINED> instruction: 0xf7de4640
   270a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   270ac:	sbcshi	pc, r1, #64	; 0x40
   270b0:	ldmdals	ip, {r1, r6, r8, r9, fp, sp, pc}
   270b4:			; <UNDEFINED> instruction: 0x46199311
   270b8:	ldcl	7, cr15, [r2, #-892]!	; 0xfffffc84
   270bc:	ldmdals	ip, {r1, r2, r3, ip, pc}
   270c0:	svc	0x0040f7de
   270c4:	bcs	4d904 <ftello64@plt+0x469b8>
   270c8:	addhi	pc, r5, #0
   270cc:			; <UNDEFINED> instruction: 0xf7de4628
   270d0:	ldmdals	fp, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   270d4:	stcl	7, cr15, [ip, #888]!	; 0x378
   270d8:			; <UNDEFINED> instruction: 0xf7de981a
   270dc:	blls	4a2a2c <ftello64@plt+0x49bae0>
   270e0:	andscs	r4, r4, #51380224	; 0x3100000
   270e4:			; <UNDEFINED> instruction: 0xf7de4618
   270e8:	blx	fec62f90 <ftello64@plt+0xfec5c044>
   270ec:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
   270f0:			; <UNDEFINED> instruction: 0xf43f2d00
   270f4:	ldrbt	sl, [r8], #3278	; 0xcce
   270f8:	cdpcs	8, 0, cr6, cr0, cr6, {1}
   270fc:	orrhi	pc, sl, r0
   27100:			; <UNDEFINED> instruction: 0x46419d18
   27104:			; <UNDEFINED> instruction: 0xf7fe4628
   27108:	blls	766f6c <ftello64@plt+0x760020>
   2710c:			; <UNDEFINED> instruction: 0xf67f2b1f
   27110:	stmdbvc	r3, {r6, r7, sl, fp, sp, pc}
   27114:			; <UNDEFINED> instruction: 0xf47f2b03
   27118:			; <UNDEFINED> instruction: 0x4630acbc
   2711c:	b	fe7e50a0 <ftello64@plt+0xfe7de154>
   27120:	ldrtmi	r2, [r2], -r1, lsl #2
   27124:	strmi	r9, [r3], -r1, lsl #2
   27128:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   2712c:			; <UNDEFINED> instruction: 0xf7ff9500
   27130:	stmdacs	r0, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   27134:	cfstrsge	mvf15, [sp], #252	; 0xfc
   27138:	bls	1a049c <ftello64@plt+0x199550>
   2713c:			; <UNDEFINED> instruction: 0xf0002a00
   27140:	ldfned	f0, [r3, #-260]	; 0xfffffefc
   27144:	eorscs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   27148:	eorspl	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   2714c:	sfmcs	f1, 1, [r0, #-56]	; 0xffffffc8
   27150:	orrhi	pc, r2, r0
   27154:			; <UNDEFINED> instruction: 0x46419e18
   27158:			; <UNDEFINED> instruction: 0xf7fe4630
   2715c:	bls	766f18 <ftello64@plt+0x75ffcc>
   27160:			; <UNDEFINED> instruction: 0xf67f2a1f
   27164:	stmdbvc	r2, {r1, r2, r4, r7, sl, fp, sp, pc}
   27168:			; <UNDEFINED> instruction: 0xf47f2a03
   2716c:	bls	3d23bc <ftello64@plt+0x3cb470>
   27170:	ldrtmi	r4, [r0], -r9, lsr #12
   27174:			; <UNDEFINED> instruction: 0xf9a8f7ff
   27178:			; <UNDEFINED> instruction: 0xf43f2800
   2717c:	ldrt	sl, [r4], #3210	; 0xc8a
   27180:	stmdavs	r5!, {r0, r2, r9, fp, ip, pc}
   27184:			; <UNDEFINED> instruction: 0xf0002a00
   27188:	ldfned	f0, [r3, #-100]	; 0xffffff9c
   2718c:	eorscs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   27190:	eorscc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   27194:	sfmcs	f1, 1, [r0, #-68]	; 0xffffffbc
   27198:	bicshi	pc, r4, r0
   2719c:			; <UNDEFINED> instruction: 0xf0002b00
   271a0:	mrcls	1, 0, r8, cr8, cr3, {3}
   271a4:	movwls	r4, #58945	; 0xe641
   271a8:			; <UNDEFINED> instruction: 0xf7fe4630
   271ac:	bls	766ec8 <ftello64@plt+0x75ff7c>
   271b0:			; <UNDEFINED> instruction: 0xf67f2a1f
   271b4:	stmdbvc	r2, {r1, r2, r3, r5, r6, sl, fp, sp, pc}
   271b8:			; <UNDEFINED> instruction: 0xf47f2a03
   271bc:	strtmi	sl, [r8], -sl, ror #24
   271c0:	b	1365144 <ftello64@plt+0x135e1f8>
   271c4:	bls	48de04 <ftello64@plt+0x486eb8>
   271c8:	pkhbtmi	r4, r4, r9, lsl #12
   271cc:			; <UNDEFINED> instruction: 0xf8cd4630
   271d0:			; <UNDEFINED> instruction: 0xf7ffc038
   271d4:	blls	3e57c0 <ftello64@plt+0x3de874>
   271d8:			; <UNDEFINED> instruction: 0xf43f2800
   271dc:	tstcs	r0, sl, asr ip
   271e0:	ldrtmi	r4, [r0], -sl, lsr #12
   271e4:	stmdavs	r6!, {r0, r1, r2, r4, sp, lr, pc}
   271e8:			; <UNDEFINED> instruction: 0xf0002e00
   271ec:	ldflsd	f0, [r8, #-260]	; 0xfffffefc
   271f0:	strtmi	r4, [r8], -r1, asr #12
   271f4:			; <UNDEFINED> instruction: 0xff20f7fe
   271f8:	blcs	80de70 <ftello64@plt+0x806f24>
   271fc:	mcrrge	6, 7, pc, r9, cr15	; <UNPREDICTABLE>
   27200:	blcs	105614 <ftello64@plt+0xfe6c8>
   27204:	cfstrdge	mvd15, [r5], {127}	; 0x7f
   27208:			; <UNDEFINED> instruction: 0xf7df4630
   2720c:	ldrtmi	lr, [r2], -r8, lsr #20
   27210:	strmi	r2, [r3], -r0, lsl #2
   27214:	tstls	r0, r8, lsr #12
   27218:	strls	r2, [r1, #-1281]	; 0xfffffaff
   2721c:			; <UNDEFINED> instruction: 0xf898f7ff
   27220:	stmdacs	r0, {r8, sp}
   27224:	cfldrsge	mvf15, [r5], #-252	; 0xffffff04
   27228:	tstls	r4, r4, lsl #28
   2722c:			; <UNDEFINED> instruction: 0xf04fe460
   27230:	movwls	r3, #17407	; 0x43ff
   27234:	bllt	ff9a5238 <ftello64@plt+0xff99e2ec>
   27238:	teqcs	r7, #4, 28	; 0x40
   2723c:	movweq	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   27240:	ldrb	r9, [r5], #-772	; 0xfffffcfc
   27244:	bhi	fe462aac <ftello64@plt+0xfe45bb60>
   27248:			; <UNDEFINED> instruction: 0xf8dd9c0a
   2724c:	smladxcc	r1, r8, r0, r9
   27250:	ldrmi	r2, [r9, #768]!	; 0x300
   27254:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   27258:			; <UNDEFINED> instruction: 0xf47f930a
   2725c:			; <UNDEFINED> instruction: 0xf7ffabec
   27260:			; <UNDEFINED> instruction: 0x4618bbbb
   27264:			; <UNDEFINED> instruction: 0xf7de9306
   27268:	blls	1e2718 <ftello64@plt+0x1db7cc>
   2726c:	eorseq	pc, r4, r5, asr #16
   27270:			; <UNDEFINED> instruction: 0xf0002800
   27274:	ldmvs	r2!, {r0, r1, r3, r4, r5, r7, r8, pc}^
   27278:	eorscc	pc, r4, r7, asr #16
   2727c:	bllt	ee5280 <ftello64@plt+0xede334>
   27280:			; <UNDEFINED> instruction: 0xf6c02337
   27284:	movwls	r0, #17152	; 0x4300
   27288:	bllt	fef2528c <ftello64@plt+0xfef1e340>
   2728c:			; <UNDEFINED> instruction: 0xf7ff4650
   27290:			; <UNDEFINED> instruction: 0x9004f9b1
   27294:	stmdals	r5, {r5, r8, ip, sp, pc}
   27298:	mcr	7, 6, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   2729c:	bllt	feca52a0 <ftello64@plt+0xfec9e354>
   272a0:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
   272a4:	movweq	lr, #23108	; 0x5a44
   272a8:	svclt	0x00182a11
   272ac:			; <UNDEFINED> instruction: 0xf43f2b00
   272b0:	blls	151dc4 <ftello64@plt+0x14ae78>
   272b4:	movwls	r4, #1570	; 0x622
   272b8:			; <UNDEFINED> instruction: 0xf8da462b
   272bc:			; <UNDEFINED> instruction: 0xf7df0008
   272c0:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   272c4:			; <UNDEFINED> instruction: 0x81a4f040
   272c8:			; <UNDEFINED> instruction: 0xf8da9a04
   272cc:			; <UNDEFINED> instruction: 0xf7fe1008
   272d0:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   272d4:	bge	fec643d8 <ftello64@plt+0xfec5d48c>
   272d8:	ldcl	7, cr15, [sl], #-892	; 0xfffffc84
   272dc:	cmncs	lr, #48, 18	; 0xc0000
   272e0:			; <UNDEFINED> instruction: 0x461c4479
   272e4:	stmdami	pc!, {r1, r9, sl, lr}	; <UNPREDICTABLE>
   272e8:			; <UNDEFINED> instruction: 0xf0064478
   272ec:	stmdals	r5, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   272f0:	mrc	7, 4, APSR_nzcv, cr6, cr14, {6}
   272f4:			; <UNDEFINED> instruction: 0xf6c04623
   272f8:	movwls	r0, #17152	; 0x4300
   272fc:	bllt	fe0a5300 <ftello64@plt+0xfe09e3b4>
   27300:	strcs	r9, [r0, #-2566]	; 0xfffff5fa
   27304:	ldmdavc	r2, {r1, r4, r8, sl, ip, pc}
   27308:	svclt	0x00182a3c
   2730c:			; <UNDEFINED> instruction: 0xf47f9311
   27310:	bls	1d263c <ftello64@plt+0x1cb6f0>
   27314:	andcc	r9, r1, #1140850688	; 0x44000000
   27318:	strb	r9, [r3], #518	; 0x206
   2731c:	strcs	r9, [r0], -r6, lsl #20
   27320:	ldmdavc	r2, {r1, r4, r9, sl, ip, pc}
   27324:	svclt	0x00182a3c
   27328:			; <UNDEFINED> instruction: 0xf47f9311
   2732c:	bls	1d2968 <ftello64@plt+0x1cba1c>
   27330:	andcc	r9, r1, #1140850688	; 0x44000000
   27334:	str	r9, [r7, #518]	; 0x206
   27338:			; <UNDEFINED> instruction: 0xf7df4628
   2733c:	stmdbls	r6, {r4, r7, r8, fp, sp, lr, pc}
   27340:			; <UNDEFINED> instruction: 0xf1a1462a
   27344:	blx	fec67758 <ftello64@plt+0xfec6080c>
   27348:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   2734c:	tstcs	r0, r1, lsl #2
   27350:			; <UNDEFINED> instruction: 0xf04f9100
   27354:			; <UNDEFINED> instruction: 0x460331ff
   27358:			; <UNDEFINED> instruction: 0xf7fe4630
   2735c:	strdls	pc, [r6], -r9
   27360:			; <UNDEFINED> instruction: 0xf43f2800
   27364:			; <UNDEFINED> instruction: 0xf7ffab96
   27368:			; <UNDEFINED> instruction: 0xf1b6bbc0
   2736c:			; <UNDEFINED> instruction: 0x96043fff
   27370:			; <UNDEFINED> instruction: 0xf7fed11c
   27374:	movwcs	pc, #6837	; 0x1ab5	; <UNPREDICTABLE>
   27378:	andcc	pc, ip, sl, asr #17
   2737c:	bllt	f25380 <ftello64@plt+0xf1e434>
   27380:	andeq	r8, r3, r0, asr #3
   27384:	andeq	r0, r0, r4, ror #12
   27388:	andeq	pc, r1, r8, lsr #4
   2738c:	ldrdeq	r2, [r2], -r8
   27390:	andeq	r2, r2, ip, ror #21
   27394:	andeq	r7, r3, lr, lsl pc
   27398:	andeq	r2, r2, r4, lsl #9
   2739c:	andeq	r2, r2, r0, lsl #7
   273a0:	muleq	r2, ip, r1
   273a4:	andeq	r2, r2, r8, lsr #2
   273a8:			; <UNDEFINED> instruction: 0x3010f8bd
   273ac:	rscsvc	pc, pc, #70254592	; 0x4300000
   273b0:	smullsle	r4, lr, r3, r2
   273b4:			; <UNDEFINED> instruction: 0x8010f8dd
   273b8:	bllt	6253bc <ftello64@plt+0x61e470>
   273bc:	andcc	lr, r2, #84, 18	; 0x150000
   273c0:	usat	r9, #8, r1, lsl #4
   273c4:	movwpl	lr, #10580	; 0x2954
   273c8:	strb	r9, [r0], lr, lsl #6
   273cc:	vqdmulh.s<illegal width 8>	d20, d16, d30
   273d0:	stmibmi	lr!, {r1, r2, r3, r4, r6, r7, r9, sp}
   273d4:	ldrbtmi	r4, [fp], #-2222	; 0xfffff752
   273d8:	strls	r4, [r6, #-1145]	; 0xfffffb87
   273dc:			; <UNDEFINED> instruction: 0xf0064478
   273e0:			; <UNDEFINED> instruction: 0xf7fffb55
   273e4:			; <UNDEFINED> instruction: 0xf8dabb56
   273e8:	movwls	r3, #20488	; 0x5008
   273ec:			; <UNDEFINED> instruction: 0xf0002b00
   273f0:	strbmi	r8, [fp], r1, asr #1
   273f4:	andsls	pc, r4, sp, asr #17
   273f8:	blt	fea253fc <ftello64@plt+0xfea1e4b0>
   273fc:			; <UNDEFINED> instruction: 0xf44f4ba5
   27400:	stmibmi	r5!, {r2, r3, r4, r5, r9, ip, sp, lr}
   27404:	ldrbtmi	r4, [fp], #-2213	; 0xfffff75b
   27408:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2740c:	blx	fe342e <ftello64@plt+0xfdc4e2>
   27410:	bllt	1025414 <ftello64@plt+0x101e4c8>
   27414:	vqdmulh.s<illegal width 8>	d25, d0, d12
   27418:	stmdbls	sp, {r1, r2, r3, r6, r7, r9, sp}
   2741c:			; <UNDEFINED> instruction: 0xf0069810
   27420:			; <UNDEFINED> instruction: 0xf7fffb35
   27424:	blmi	fe7d6104 <ftello64@plt+0xfe7cf1b8>
   27428:	sbcscs	pc, lr, #64, 4
   2742c:	ldmmi	lr, {r0, r2, r3, r4, r7, r8, fp, lr}
   27430:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   27434:	ldrbtmi	r9, [r8], #-1286	; 0xfffffafa
   27438:	blx	a6345a <ftello64@plt+0xa5c50e>
   2743c:	bllt	aa5440 <ftello64@plt+0xa9e4f4>
   27440:			; <UNDEFINED> instruction: 0xf44f4b9a
   27444:	ldmibmi	sl, {r2, r3, r4, r5, r9, ip, sp, lr}
   27448:	ldrbtmi	r4, [fp], #-2202	; 0xfffff766
   2744c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27450:	blx	763472 <ftello64@plt+0x75c526>
   27454:	bllt	7a5458 <ftello64@plt+0x79e50c>
   27458:	vpadd.i8	d20, d16, d7
   2745c:	ldmibmi	r7, {r1, r6, r7, r9, sp}
   27460:	ldrbtmi	r4, [fp], #-2199	; 0xfffff769
   27464:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27468:	blx	46348a <ftello64@plt+0x45c53e>
   2746c:	bllt	4a5470 <ftello64@plt+0x49e524>
   27470:			; <UNDEFINED> instruction: 0xf44f4b94
   27474:	ldmibmi	r4, {r0, r3, r5, r9, ip, sp, lr}
   27478:	ldrbtmi	r4, [fp], #-2196	; 0xfffff76c
   2747c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27480:	blx	1634a2 <ftello64@plt+0x15c556>
   27484:	bllt	1a5488 <ftello64@plt+0x19e53c>
   27488:			; <UNDEFINED> instruction: 0xf44f4b91
   2748c:	ldmibmi	r1, {r0, r2, r3, r5, r9, ip, sp, lr}
   27490:	ldrbtmi	r4, [fp], #-2193	; 0xfffff76f
   27494:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27498:	blx	ffe634b8 <ftello64@plt+0xffe5c56c>
   2749c:	blt	ffea54a0 <ftello64@plt+0xffe9e554>
   274a0:	strbmi	r4, [r1], -r8, lsr #12
   274a4:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
   274a8:	blcs	a0e120 <ftello64@plt+0xa071d4>
   274ac:			; <UNDEFINED> instruction: 0xf67f4684
   274b0:			; <UNDEFINED> instruction: 0xf8d0aaf0
   274b4:	andcs	lr, r0, #12
   274b8:	ldrdpl	pc, [r8], -ip
   274bc:	blx	fe7b8d08 <ftello64@plt+0xfe7b1dbc>
   274c0:	ldrmi	pc, [r8], -lr, lsl #29
   274c4:	movwcs	fp, #2605	; 0xa2d
   274c8:	andeq	lr, r5, #30720	; 0x7800
   274cc:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   274d0:	svclt	0x00084299
   274d4:			; <UNDEFINED> instruction: 0xf4ff4290
   274d8:	blge	792050 <ftello64@plt+0x78b104>
   274dc:	andeq	lr, r5, ip, lsl #22
   274e0:	andcs	r4, r0, #118489088	; 0x7100000
   274e4:			; <UNDEFINED> instruction: 0xf001930e
   274e8:			; <UNDEFINED> instruction: 0x4605fc57
   274ec:			; <UNDEFINED> instruction: 0xf47f2800
   274f0:	stmdage	r3!, {r4, r6, r7, r9, fp, sp, pc}
   274f4:			; <UNDEFINED> instruction: 0x46312214
   274f8:	ldc	7, cr15, [lr, #888]	; 0x378
   274fc:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, ip, pc}
   27500:	adchi	pc, r0, r0
   27504:	bcs	4dd84 <ftello64@plt+0x46e38>
   27508:	addshi	pc, r7, r0
   2750c:	mcr	13, 0, sl, cr8, cr0, {1}
   27510:	mul	r3, r0, sl
   27514:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   27518:	addshi	pc, pc, r0
   2751c:	andeq	pc, r8, r5, lsl #2
   27520:			; <UNDEFINED> instruction: 0x46312214
   27524:	stc	7, cr15, [r8, #888]	; 0x378
   27528:	mvnsle	r2, r0, lsl #16
   2752c:	bcc	fe462d94 <ftello64@plt+0xfe45be48>
   27530:	adds	r2, r4, r1, lsl #10
   27534:			; <UNDEFINED> instruction: 0x46491930
   27538:	blx	fe7e356e <ftello64@plt+0xfe7dc622>
   2753c:			; <UNDEFINED> instruction: 0xf47f2800
   27540:	strbt	sl, [pc], #3309	; 27548 <ftello64@plt+0x205fc>
   27544:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q10.5>
   27548:	stmdbmi	r5!, {r0, r1, r4, r5, r7, r9, sp}^
   2754c:	ldrbtmi	r4, [fp], #-2149	; 0xfffff79b
   27550:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27554:	blx	fe6e3574 <ftello64@plt+0xfe6dc628>
   27558:	blt	fe72555c <ftello64@plt+0xfe71e610>
   2755c:	movweq	lr, #51974	; 0xcb06
   27560:	tstls	r2, #59768832	; 0x3900000
   27564:			; <UNDEFINED> instruction: 0xf00b4618
   27568:	blls	4e638c <ftello64@plt+0x4df440>
   2756c:			; <UNDEFINED> instruction: 0xf47f2800
   27570:	str	sl, [r7], #-3072	; 0xfffff400
   27574:			; <UNDEFINED> instruction: 0xf7ff4650
   27578:	andls	pc, r4, sp, lsr r8	; <UNPREDICTABLE>
   2757c:			; <UNDEFINED> instruction: 0xf47f2800
   27580:	strbmi	sl, [fp], sl, lsl #29
   27584:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27588:	movwls	r9, #27406	; 0x6b0e
   2758c:	blt	fe0a5590 <ftello64@plt+0xfe09e644>
   27590:	svcls	0x0017465c
   27594:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   27598:	blt	1ea559c <ftello64@plt+0x1e9e650>
   2759c:	svcls	0x001246d1
   275a0:	ldcls	6, cr4, [r7], {218}	; 0xda
   275a4:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   275a8:	blt	1ca55ac <ftello64@plt+0x1c9e660>
   275ac:	ldmdbne	r0!, {r1, r2, r8, fp, ip, pc}
   275b0:			; <UNDEFINED> instruction: 0xf002461a
   275b4:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   275b8:	cfldrsge	mvf15, [r4], #508	; 0x1fc
   275bc:	strtmi	r9, [fp], -r4, lsl #28
   275c0:	movwcc	r4, #5841	; 0x16d1
   275c4:	svcls	0x001246da
   275c8:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   275cc:	andls	r9, r4, r6, lsl #6
   275d0:	blt	fe3e55d4 <ftello64@plt+0xfe3de688>
   275d4:	strtmi	r2, [r8], -r0, lsl #10
   275d8:	stc	7, cr15, [r2, #-888]!	; 0xfffffc88
   275dc:			; <UNDEFINED> instruction: 0xf7de981b
   275e0:	ldmdals	sl, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
   275e4:	bl	ff365564 <ftello64@plt+0xff35e618>
   275e8:	blt	15255ec <ftello64@plt+0x151e6a0>
   275ec:			; <UNDEFINED> instruction: 0xa010f8dd
   275f0:	stm	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   275f4:			; <UNDEFINED> instruction: 0xf6c0b108
   275f8:			; <UNDEFINED> instruction: 0xf8ca0000
   275fc:			; <UNDEFINED> instruction: 0x46210010
   27600:			; <UNDEFINED> instruction: 0xf7fe9805
   27604:			; <UNDEFINED> instruction: 0xf8dafe93
   27608:	movwls	r3, #16400	; 0x4010
   2760c:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27610:	ldmda	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27614:			; <UNDEFINED> instruction: 0xf6c0b108
   27618:	cmncs	lr, #0
   2761c:			; <UNDEFINED> instruction: 0xf7df461c
   27620:	ldmdbmi	r1!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   27624:			; <UNDEFINED> instruction: 0xf6c04623
   27628:	movwls	r0, #17152	; 0x4300
   2762c:			; <UNDEFINED> instruction: 0x46024479
   27630:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   27634:	blx	ae3654 <ftello64@plt+0xadc708>
   27638:	ldrmi	lr, [r8], -sp, lsr #12
   2763c:	blx	fe1e364a <ftello64@plt+0xfe1dc6fe>
   27640:	blt	a25644 <ftello64@plt+0xa1e6f8>
   27644:	mcrls	6, 0, r4, cr4, cr8, {0}
   27648:			; <UNDEFINED> instruction: 0xf0019504
   2764c:			; <UNDEFINED> instruction: 0xf7fffb7f
   27650:	ldmdals	ip, {r0, r1, r2, r3, r6, r9, fp, ip, sp, pc}
   27654:	ldcl	7, cr15, [r6], #-888	; 0xfffffc88
   27658:	mrc	7, 0, lr, cr8, cr13, {5}
   2765c:			; <UNDEFINED> instruction: 0x46183a90
   27660:	blx	1d6366e <ftello64@plt+0x1d5c722>
   27664:			; <UNDEFINED> instruction: 0xf43f2d00
   27668:			; <UNDEFINED> instruction: 0xf7ffaa14
   2766c:			; <UNDEFINED> instruction: 0x9e04ba3e
   27670:			; <UNDEFINED> instruction: 0xf8dd4623
   27674:	movwcc	fp, #4184	; 0x1058
   27678:	movwls	r9, #28439	; 0x6f17
   2767c:	movwls	r2, #17152	; 0x4300
   27680:	blt	de5684 <ftello64@plt+0xdde738>
   27684:	stc	7, cr15, [r4, #-888]!	; 0xfffffc88
   27688:	andeq	lr, r1, lr, lsr #15
   2768c:	andeq	r2, r2, r4, rrx
   27690:	andeq	r2, r2, ip, ror r0
   27694:	andeq	lr, r1, lr, ror r7
   27698:	andeq	r2, r2, r4, lsr r0
   2769c:	andeq	r2, r2, lr, asr #32
   276a0:	andeq	lr, r1, r4, asr r7
   276a4:	andeq	r2, r2, sl
   276a8:	andeq	r2, r2, r2, lsr #32
   276ac:	andeq	lr, r1, sl, lsr r7
   276b0:	strdeq	r1, [r2], -r0
   276b4:	andeq	r2, r2, sl
   276b8:	andeq	r2, r2, r6, lsl r0
   276bc:	ldrdeq	r1, [r2], -r8
   276c0:	strdeq	r1, [r2], -r2
   276c4:	andeq	lr, r1, sl, lsl #14
   276c8:	andeq	r1, r2, r0, asr #31
   276cc:	ldrdeq	r1, [r2], -sl
   276d0:	andeq	r1, r2, r6, ror #31
   276d4:	andeq	r1, r2, r8, lsr #31
   276d8:	andeq	r1, r2, r2, asr #31
   276dc:	andeq	lr, r1, r6, lsr r6
   276e0:	andeq	r1, r2, ip, ror #29
   276e4:	andeq	r1, r2, r6, lsl #30
   276e8:	andeq	r1, r2, r0, asr lr
   276ec:	andeq	r1, r2, lr, lsr #27
   276f0:	svcmi	0x00f0e92d
   276f4:	bmi	e38f58 <ftello64@plt+0xe3200c>
   276f8:	blmi	e38f78 <ftello64@plt+0xe3202c>
   276fc:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   27700:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   27704:			; <UNDEFINED> instruction: 0xf04f9307
   27708:	movwcs	r0, #768	; 0x300
   2770c:	stmdacs	r0, {r0, r1, r3, sp, lr}
   27710:			; <UNDEFINED> instruction: 0x4604d05a
   27714:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   27718:			; <UNDEFINED> instruction: 0xf10dd051
   2771c:			; <UNDEFINED> instruction: 0x460d0918
   27720:			; <UNDEFINED> instruction: 0xf7fe4649
   27724:	blls	1e6950 <ftello64@plt+0x1dfa04>
   27728:	stmdble	r2, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   2772c:	blcs	c5b40 <ftello64@plt+0xbebf4>
   27730:			; <UNDEFINED> instruction: 0xf04fd00f
   27734:			; <UNDEFINED> instruction: 0xf6c0097f
   27738:	bmi	a69b40 <ftello64@plt+0xa62bf4>
   2773c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   27740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27744:	subsmi	r9, sl, r7, lsl #22
   27748:	strbmi	sp, [r8], -r3, asr #2
   2774c:	pop	{r0, r3, ip, sp, pc}
   27750:	stmdbge	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27754:			; <UNDEFINED> instruction: 0xf7fe69e0
   27758:	stmdbls	r4, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   2775c:	strmi	r2, [r0], r7, lsr #18
   27760:			; <UNDEFINED> instruction: 0xf8d0d928
   27764:			; <UNDEFINED> instruction: 0xf04fb00c
   27768:			; <UNDEFINED> instruction: 0xf8d00c00
   2776c:	blx	fe70f794 <ftello64@plt+0xfe708848>
   27770:	movwls	pc, #13195	; 0x338b	; <UNPREDICTABLE>
   27774:	blx	fe2e61e4 <ftello64@plt+0xfe2df298>
   27778:	andeq	lr, sl, #19456	; 0x4c00
   2777c:	movweq	pc, #332	; 0x14c	; <UNPREDICTABLE>
   27780:	movwcs	r4, #1692	; 0x69c
   27784:	svclt	0x00084563
   27788:	tstle	r3, #268435465	; 0x10000009
   2778c:	andls	pc, r0, sp, asr #17
   27790:	andcs	sl, r7, #5120	; 0x1400
   27794:			; <UNDEFINED> instruction: 0xff44f7fe
   27798:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2779c:	bvs	91bed8 <ftello64@plt+0x914f8c>
   277a0:	andeq	lr, sl, r8, lsl #22
   277a4:	eorsvs	r9, fp, r3, lsl #18
   277a8:	eorsvs	r6, r3, r3, ror #20
   277ac:			; <UNDEFINED> instruction: 0xf9f4f00d
   277b0:	strb	r6, [r2, r8, lsr #32]
   277b4:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   277b8:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   277bc:			; <UNDEFINED> instruction: 0xf04fe7bd
   277c0:			; <UNDEFINED> instruction: 0xf6c0097e
   277c4:	ldr	r0, [r8, r0, lsl #18]!
   277c8:	ldmdbeq	r7!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   277cc:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   277d0:			; <UNDEFINED> instruction: 0xf7dee7b3
   277d4:	svclt	0x0000ec7e
   277d8:	andeq	r7, r3, sl, lsr #4
   277dc:	andeq	r0, r0, r4, ror #12
   277e0:	andeq	r7, r3, sl, ror #3
   277e4:	blmi	10fa0f4 <ftello64@plt+0x10f31a8>
   277e8:	push	{r1, r3, r4, r5, r6, sl, lr}
   277ec:	strdlt	r4, [r6], r0
   277f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   277f4:			; <UNDEFINED> instruction: 0xf04f9305
   277f8:	movwcs	r0, #768	; 0x300
   277fc:	movwcc	lr, #10701	; 0x29cd
   27800:	subsle	r2, sl, r0, lsl #16
   27804:	stmibvs	r0, {r2, r9, sl, lr}^
   27808:	subsle	r2, r2, r0, lsl #16
   2780c:	stmdbge	r4, {r0, r2, r3, r9, sl, lr}
   27810:			; <UNDEFINED> instruction: 0xf7fe9101
   27814:	blls	166860 <ftello64@plt+0x15f914>
   27818:	blcs	80dc24 <ftello64@plt+0x806cd8>
   2781c:	stmdbvc	r3, {r1, r8, fp, ip, lr, pc}
   27820:	andle	r2, lr, r3, lsl #22
   27824:			; <UNDEFINED> instruction: 0xf6c0247f
   27828:	bmi	ce8830 <ftello64@plt+0xce18e4>
   2782c:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   27830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27834:	subsmi	r9, sl, r5, lsl #22
   27838:			; <UNDEFINED> instruction: 0x4620d158
   2783c:	pop	{r1, r2, ip, sp, pc}
   27840:	stmibvs	r0!, {r4, r5, r6, r7, r8, pc}^
   27844:	blx	ffe65846 <ftello64@plt+0xffe5e8fa>
   27848:	blcs	a0e460 <ftello64@plt+0xa07514>
   2784c:	stmdble	ip!, {r1, r2, r9, sl, lr}
   27850:	ldrdhi	pc, [ip], -r0
   27854:	ldmvs	r7!, {r3, r4, r9, sl, lr}
   27858:	blx	fe630460 <ftello64@plt+0xfe629514>
   2785c:	smlabbcs	r0, r8, r8, pc	; <UNPREDICTABLE>
   27860:	bl	656164 <ftello64@plt+0x64f218>
   27864:			; <UNDEFINED> instruction: 0xf1430207
   27868:	addsmi	r0, r9, #0, 6
   2786c:	addsmi	fp, r0, #8, 30
   27870:	stmdage	r2, {r0, r1, r3, r4, r8, r9, ip, lr, pc}
   27874:	ldm	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27878:	stmdacs	r0, {r2, r9, sl, lr}
   2787c:	stmdals	r2, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   27880:			; <UNDEFINED> instruction: 0x464219f1
   27884:	bl	ffe65804 <ftello64@plt+0xffe5e8b8>
   27888:	stmdage	r3, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2788c:	svc	0x003cf7de
   27890:	ldmiblt	r0!, {r2, r9, sl, lr}
   27894:	ldrdne	lr, [r2], -sp
   27898:	svc	0x0086f7de
   2789c:	ldmib	sp, {r5, r6, r7, r8, fp, ip, sp, pc}^
   278a0:	eorvs	r0, fp, r2, lsl #6
   278a4:	b	1b65824 <ftello64@plt+0x1b5e8d8>
   278a8:	strbcs	lr, [r2], #-1983	; 0xfffff841
   278ac:	streq	pc, [r0], #-1728	; 0xfffff940
   278b0:	ldrbtcs	lr, [lr], #-1979	; 0xfffff845
   278b4:	streq	pc, [r0], #-1728	; 0xfffff940
   278b8:	ldrtcs	lr, [r7], #-1975	; 0xfffff849
   278bc:	streq	pc, [r0], #-1728	; 0xfffff940
   278c0:	stmdals	r2, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   278c4:	b	1765844 <ftello64@plt+0x175e8f8>
   278c8:	stmdals	r2, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   278cc:			; <UNDEFINED> instruction: 0xf7de2401
   278d0:			; <UNDEFINED> instruction: 0xf6c0ea58
   278d4:	str	r0, [r8, r0, lsl #8]!
   278d8:	strcs	r9, [r1], #-2051	; 0xfffff7fd
   278dc:	stmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   278e0:			; <UNDEFINED> instruction: 0xf7de9802
   278e4:			; <UNDEFINED> instruction: 0xf6c0ea4e
   278e8:	ldr	r0, [lr, r0, lsl #8]
   278ec:	bl	ffc6586c <ftello64@plt+0xffc5e920>
   278f0:	andeq	r7, r3, r0, asr #2
   278f4:	andeq	r0, r0, r4, ror #12
   278f8:	strdeq	r7, [r3], -sl
   278fc:	ldrlt	r4, [r0, #-2599]!	; 0xfffff5d9
   27900:	blmi	9f9178 <ftello64@plt+0x9f222c>
   27904:	addlt	r4, r7, sl, ror r4
   27908:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2790c:			; <UNDEFINED> instruction: 0xf04f9305
   27910:	stmdacs	r0, {r8, r9}
   27914:	stmibvs	r0, {r4, r5, ip, lr, pc}^
   27918:			; <UNDEFINED> instruction: 0x460db350
   2791c:			; <UNDEFINED> instruction: 0xf7fea902
   27920:	movwcs	pc, #2955	; 0xb8b	; <UNPREDICTABLE>
   27924:	eorvs	r4, r3, sl, lsr #12
   27928:	blge	14dd38 <ftello64@plt+0x146dec>
   2792c:	blge	10c534 <ftello64@plt+0x1055e8>
   27930:			; <UNDEFINED> instruction: 0xf7fe4605
   27934:	ldmdblt	r0!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   27938:	blcs	ce550 <ftello64@plt+0xc7604>
   2793c:	blcs	15b9d8 <ftello64@plt+0x154a8c>
   27940:	blcs	9b9c0 <ftello64@plt+0x94a74>
   27944:	blls	117580 <ftello64@plt+0x110634>
   27948:			; <UNDEFINED> instruction: 0xf6c0203b
   2794c:	stclpl	0, cr0, [fp]
   27950:	eorvs	fp, r3, r8, lsl #30
   27954:	addlt	lr, r0, #2
   27958:	andvs	pc, r0, r0, asr #32
   2795c:	blmi	43a1a8 <ftello64@plt+0x43325c>
   27960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27964:	blls	1819d4 <ftello64@plt+0x17aa88>
   27968:	tstle	r4, sl, asr r0
   2796c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   27970:			; <UNDEFINED> instruction: 0xf6c0207e
   27974:	ldrb	r0, [r1, r0]!
   27978:			; <UNDEFINED> instruction: 0xf6c02037
   2797c:	strb	r0, [sp, r0]!
   27980:	stmiapl	fp!, {r0, r1, r8, r9, fp, ip, pc}^
   27984:	eorvs	fp, r3, fp, lsl sl
   27988:	blls	121930 <ftello64@plt+0x11a9e4>
   2798c:	blt	16fe540 <ftello64@plt+0x16f75f4>
   27990:	mlavs	r3, fp, r2, fp
   27994:			; <UNDEFINED> instruction: 0xf7dee7e2
   27998:	svclt	0x0000eb9c
   2799c:	andeq	r7, r3, r4, lsr #32
   279a0:	andeq	r0, r0, r4, ror #12
   279a4:	andeq	r6, r3, r8, asr #31
   279a8:	smlabblt	r8, r0, r8, r6
   279ac:	blt	ff3e5930 <ftello64@plt+0xff3de9e4>
   279b0:	mrscs	r2, (UNDEF: 0)
   279b4:	svclt	0x00004770
   279b8:	strdlt	fp, [r3], r0
   279bc:	bllt	181dd8 <ftello64@plt+0x17ae8c>
   279c0:	strmi	r6, [r4], -r1, lsl #17
   279c4:			; <UNDEFINED> instruction: 0x461f4616
   279c8:	ldrtmi	fp, [r2], -r1, lsl #3
   279cc:			; <UNDEFINED> instruction: 0x4608463b
   279d0:	mrsls	r2, (UNDEF: 16)
   279d4:	stmda	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   279d8:	mcrr	7, 13, pc, r8, cr14	; <UNPREDICTABLE>
   279dc:	addlt	fp, r3, #24, 2
   279e0:	strvs	pc, [r0, #-67]	; 0xffffffbd
   279e4:			; <UNDEFINED> instruction: 0x61254628
   279e8:	ldcllt	0, cr11, [r0, #12]!
   279ec:	movweq	lr, #31318	; 0x7a56
   279f0:	strmi	fp, [r8], -r8, lsl #30
   279f4:			; <UNDEFINED> instruction: 0xf7fed0f8
   279f8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   279fc:	stmiavs	r1!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   27a00:	strtmi	lr, [r8], -r3, ror #15
   27a04:	ldcllt	0, cr11, [r0, #12]!
   27a08:			; <UNDEFINED> instruction: 0x4615b5f8
   27a0c:	strmi	r4, [sl], -lr, lsl #12
   27a10:	tstcs	r0, pc, lsl r6
   27a14:			; <UNDEFINED> instruction: 0xf001462b
   27a18:	strmi	pc, [r4], -sp, ror #21
   27a1c:	strtmi	fp, [r0], -r8, lsl #2
   27a20:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   27a24:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   27a28:	ldmdb	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27a2c:	stmdacs	r0, {r3, r4, r5, sp, lr}
   27a30:			; <UNDEFINED> instruction: 0xf7ded1f5
   27a34:	addlt	lr, r4, #100, 28	; 0x640
   27a38:	strvs	pc, [r0], #-68	; 0xffffffbc
   27a3c:	strmi	fp, [r4], -r0, lsl #18
   27a40:	strcs	r6, [r0, -r8, lsr #16]
   27a44:	b	ffb659c4 <ftello64@plt+0xffb5ea78>
   27a48:	ldmdavs	r0!, {r0, r1, r2, r3, r5, sp, lr}
   27a4c:	b	ffa659cc <ftello64@plt+0xffa5ea80>
   27a50:			; <UNDEFINED> instruction: 0xe7e46037
   27a54:			; <UNDEFINED> instruction: 0x000171b2
   27a58:			; <UNDEFINED> instruction: 0x460eb570
   27a5c:			; <UNDEFINED> instruction: 0x46154918
   27a60:	addlt	r4, r2, r8, lsl sl
   27a64:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   27a68:	andls	r6, r1, #1179648	; 0x120000
   27a6c:	andeq	pc, r0, #79	; 0x4f
   27a70:	movwcs	fp, #419	; 0x1a3
   27a74:	strtmi	r9, [r9], -r0, lsl #6
   27a78:	andcs	r4, r0, #48, 12	; 0x3000000
   27a7c:	blx	fef63aa4 <ftello64@plt+0xfef5cb58>
   27a80:	strmi	r9, [r4], -r0, lsl #22
   27a84:	bmi	456178 <ftello64@plt+0x44f22c>
   27a88:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   27a8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27a90:	subsmi	r9, sl, r1, lsl #22
   27a94:			; <UNDEFINED> instruction: 0x4620d112
   27a98:	ldcllt	0, cr11, [r0, #-8]!
   27a9c:	strbtmi	r4, [sl], -r1, lsl #12
   27aa0:	movwcs	r4, #5672	; 0x1628
   27aa4:			; <UNDEFINED> instruction: 0xf0089300
   27aa8:	strmi	pc, [r4], -r7, lsr #21
   27aac:	rscle	r2, r2, r0, lsl #16
   27ab0:	blcs	4e6b8 <ftello64@plt+0x4776c>
   27ab4:			; <UNDEFINED> instruction: 0xf010d0e7
   27ab8:			; <UNDEFINED> instruction: 0xe7e4f831
   27abc:	bl	265a3c <ftello64@plt+0x25eaf0>
   27ac0:	andeq	r6, r3, r4, asr #29
   27ac4:	andeq	r0, r0, r4, ror #12
   27ac8:	muleq	r3, lr, lr
   27acc:	svcmi	0x00f0e92d
   27ad0:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   27ad4:	strmi	r8, [r7], -r2, lsl #22
   27ad8:			; <UNDEFINED> instruction: 0x46084cdf
   27adc:	ldrbtmi	r2, [ip], #-258	; 0xfffffefe
   27ae0:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   27ae4:	stcge	0, cr11, [lr, #-540]	; 0xfffffde4
   27ae8:	movwcs	lr, #14797	; 0x39cd
   27aec:	orrpl	pc, r1, #54525952	; 0x3400000
   27af0:	tstcc	r4, #892928	; 0xda000
   27af4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   27af8:			; <UNDEFINED> instruction: 0xf04f601a
   27afc:	movwcs	r0, #512	; 0x200
   27b00:	movwcc	lr, #14661	; 0x3945
   27b04:	svc	0x0058f7de
   27b08:	cmnle	r8, r0, lsl #16
   27b0c:			; <UNDEFINED> instruction: 0x460449d4
   27b10:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   27b14:	stmia	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27b18:	svclt	0x00082f01
   27b1c:	strmi	r2, [r6], -r0, lsl #16
   27b20:	stmdacs	r0, {r4, r6, ip, lr, pc}
   27b24:			; <UNDEFINED> instruction: 0xf1a5d053
   27b28:			; <UNDEFINED> instruction: 0xf1a50a0c
   27b2c:			; <UNDEFINED> instruction: 0xf1a50b08
   27b30:			; <UNDEFINED> instruction: 0x46400910
   27b34:			; <UNDEFINED> instruction: 0x4651465a
   27b38:			; <UNDEFINED> instruction: 0xf7ff464b
   27b3c:	strmi	pc, [r4], -r5, ror #30
   27b40:			; <UNDEFINED> instruction: 0xf0402800
   27b44:	svccs	0x00018104
   27b48:	sbchi	pc, r4, r0
   27b4c:	blcs	6f640 <ftello64@plt+0x686f4>
   27b50:	stmdals	r3, {r0, r1, r2, r4, r5, r6, r8, fp, ip, lr, pc}
   27b54:	ldcne	8, cr15, [r0], {85}	; 0x55
   27b58:	blx	1865b5a <ftello64@plt+0x185ec0e>
   27b5c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   27b60:	msrhi	SPSR_fc, r0, asr #32
   27b64:			; <UNDEFINED> instruction: 0xf7de4630
   27b68:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   27b6c:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   27b70:	ldceq	8, cr15, [r0], {85}	; 0x55
   27b74:	svc	0x0032f7de
   27b78:			; <UNDEFINED> instruction: 0xf0402800
   27b7c:	blls	1480ac <ftello64@plt+0x141160>
   27b80:	ldmdb	r5, {r1, r6, r9, sl, lr}^
   27b84:			; <UNDEFINED> instruction: 0xf7ff0103
   27b88:	strmi	pc, [r4], -r7, ror #30
   27b8c:	stceq	8, cr15, [ip], {85}	; 0x55
   27b90:	b	11e5b10 <ftello64@plt+0x11debc4>
   27b94:	stceq	8, cr15, [r8], {85}	; 0x55
   27b98:	b	10e5b18 <ftello64@plt+0x10debcc>
   27b9c:			; <UNDEFINED> instruction: 0xf50d49b1
   27ba0:	bmi	febbc9ac <ftello64@plt+0xfebb5a60>
   27ba4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   27ba8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   27bac:	subsmi	r6, r1, sl, lsl r8
   27bb0:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   27bb4:			; <UNDEFINED> instruction: 0xf50d4620
   27bb8:	andlt	r5, r7, r1, lsl #27
   27bbc:	blhi	e2eb8 <ftello64@plt+0xdbf6c>
   27bc0:	svchi	0x00f0e8bd
   27bc4:	mcr	7, 0, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   27bc8:	blcs	c1bdc <ftello64@plt+0xbac90>
   27bcc:			; <UNDEFINED> instruction: 0xf7ded00e
   27bd0:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   27bd4:	addlt	sp, r0, #218	; 0xda
   27bd8:	strvs	pc, [r0], #-64	; 0xffffffc0
   27bdc:			; <UNDEFINED> instruction: 0xf7dee7d6
   27be0:	cmnlt	r0, #9088	; 0x2380
   27be4:			; <UNDEFINED> instruction: 0xf040b280
   27be8:	ldrb	r6, [r7, r0, lsl #8]
   27bec:			; <UNDEFINED> instruction: 0x4640499e
   27bf0:	ldrbtmi	r3, [r9], #-3344	; 0xfffff2f0
   27bf4:	ldmda	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27bf8:	stmdacs	r0, {r3, r5, sp, lr}
   27bfc:	msrhi	CPSR_s, r0
   27c00:	orrpl	pc, r3, #54525952	; 0x3400000
   27c04:	ldmdavs	r9, {r3, r8, r9, ip, sp}
   27c08:	blx	1065c0a <ftello64@plt+0x105ecbe>
   27c0c:	stmdacs	r0, {r2, r9, sl, lr}
   27c10:	sbcshi	pc, lr, r0, asr #32
   27c14:	stmdavs	r9!, {r0, r1, fp, ip, pc}
   27c18:	blx	65c1a <ftello64@plt+0x5ecce>
   27c1c:	stmdavs	r8!, {r2, r9, sl, lr}
   27c20:			; <UNDEFINED> instruction: 0xf0402c00
   27c24:			; <UNDEFINED> instruction: 0xf7de810e
   27c28:			; <UNDEFINED> instruction: 0x4604eeda
   27c2c:	adcsle	r2, r5, r0, lsl #16
   27c30:	stcl	7, cr15, [r4, #-888]!	; 0xfffffc88
   27c34:			; <UNDEFINED> instruction: 0xf044b284
   27c38:	stmdacs	r0, {sl, sp, lr}
   27c3c:	strmi	sp, [r4], -lr, lsr #3
   27c40:			; <UNDEFINED> instruction: 0xf50de7ac
   27c44:	svcne	0x002b5283
   27c48:	mcr	2, 0, r3, cr8, cr0, {0}
   27c4c:	smladls	r7, r0, sl, r8
   27c50:	beq	63d94 <ftello64@plt+0x5ce48>
   27c54:	stmdavc	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   27c58:	bleq	63d9c <ftello64@plt+0x5ce50>
   27c5c:	andls	pc, r8, sp, asr #17
   27c60:	mulls	r5, r9, r6
   27c64:	ldrmi	r9, [sl, #1286]!	; 0x506
   27c68:	movweq	lr, #35707	; 0x8b7b
   27c6c:			; <UNDEFINED> instruction: 0xf51ada73
   27c70:			; <UNDEFINED> instruction: 0xf14b5480
   27c74:	adcmi	r0, r7, #0, 10
   27c78:	movweq	lr, #23416	; 0x5b78
   27c7c:			; <UNDEFINED> instruction: 0x4633db1f
   27c80:	addpl	pc, r0, #1325400064	; 0x4f000000
   27c84:	strbmi	r2, [r8], -r1, lsl #2
   27c88:	bl	12e5c08 <ftello64@plt+0x12decbc>
   27c8c:			; <UNDEFINED> instruction: 0xf1bc4684
   27c90:	rsble	r0, r0, r0, lsl #30
   27c94:	bl	6ce8a4 <ftello64@plt+0x6c7958>
   27c98:	strbtmi	r0, [r1], -ip, lsl #20
   27c9c:	andeq	pc, r1, #79	; 0x4f
   27ca0:	bl	12f95c8 <ftello64@plt+0x12f267c>
   27ca4:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr}
   27ca8:	b	ff9e5c28 <ftello64@plt+0xff9decdc>
   27cac:	sbcsle	r2, sl, r1, lsl #16
   27cb0:	strmi	lr, [r5, #-2525]	; 0xfffff623
   27cb4:	stc	7, cr15, [r2, #-888]!	; 0xfffffc88
   27cb8:	suble	r2, r0, r0, lsl #16
   27cbc:	bl	fea1fdb4 <ftello64@plt+0xfea18e68>
   27cc0:	andcs	r0, r1, #671088640	; 0x28000000
   27cc4:	orrpl	pc, r0, pc, asr #8
   27cc8:	strls	r4, [r0], -r8, asr #12
   27ccc:	mcr	7, 6, pc, cr12, cr14, {6}	; <UNPREDICTABLE>
   27cd0:	ldrb	r4, [ip, r4, lsl #13]
   27cd4:	orrpl	pc, r3, #54525952	; 0x3400000
   27cd8:	beq	d64114 <ftello64@plt+0xd5d1c8>
   27cdc:			; <UNDEFINED> instruction: 0xf8d33308
   27ce0:	ands	fp, r7, r0
   27ce4:	movweq	lr, #47639	; 0xba17
   27ce8:			; <UNDEFINED> instruction: 0xf89ad00c
   27cec:	bcs	6fd04 <ftello64@plt+0x68db8>
   27cf0:			; <UNDEFINED> instruction: 0xf89abf05
   27cf4:	strcs	r3, [r0, -r7]
   27cf8:			; <UNDEFINED> instruction: 0xf043461f
   27cfc:	svclt	0x00080302
   27d00:	andcc	pc, r7, sl, lsl #17
   27d04:	ldrdcc	pc, [r0], -r9
   27d08:	ldrbmi	r2, [r0], -r1, lsl #4
   27d0c:	b	fed65c8c <ftello64@plt+0xfed5ed40>
   27d10:	tstle	lr, r1, lsl #16
   27d14:	ldrtmi	r2, [r3], -r1, lsl #2
   27d18:	addpl	pc, r0, #1325400064	; 0x4f000000
   27d1c:			; <UNDEFINED> instruction: 0xf7de4650
   27d20:	vmlane.f64	d14, d1, d0
   27d24:			; <UNDEFINED> instruction: 0x4630dcde
   27d28:	ldm	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27d2c:			; <UNDEFINED> instruction: 0xf43f2800
   27d30:			; <UNDEFINED> instruction: 0xf7deaf10
   27d34:	tstlt	r0, r4, ror #25
   27d38:			; <UNDEFINED> instruction: 0xf040b280
   27d3c:	ldrtmi	r6, [r0], -r0, lsl #8
   27d40:	mcr	7, 2, pc, cr12, cr14, {6}	; <UNPREDICTABLE>
   27d44:	ldceq	8, cr15, [r0], {85}	; 0x55
   27d48:	mcr	7, 2, pc, cr8, cr14, {6}	; <UNPREDICTABLE>
   27d4c:			; <UNDEFINED> instruction: 0x4630e71e
   27d50:	mcr	7, 2, pc, cr4, cr14, {6}	; <UNPREDICTABLE>
   27d54:			; <UNDEFINED> instruction: 0x4630e71a
   27d58:	svcls	0x00079c05
   27d5c:	ldrdls	pc, [r8], -sp
   27d60:			; <UNDEFINED> instruction: 0xf7de9d06
   27d64:	mrc	8, 0, lr, cr8, cr12, {6}
   27d68:			; <UNDEFINED> instruction: 0x46028a10
   27d6c:	mvnle	r2, r0, lsl #16
   27d70:			; <UNDEFINED> instruction: 0xf7fe4631
   27d74:	strmi	pc, [r3], fp, lsl #19
   27d78:	svccs	0x0002bb70
   27d7c:			; <UNDEFINED> instruction: 0xf10dd153
   27d80:	and	r0, r7, r4, lsr sl
   27d84:	ldrdcc	pc, [r0], -r9
   27d88:	ldrbmi	r2, [r0], -r1, lsl #4
   27d8c:	b	1d65d0c <ftello64@plt+0x1d5edc0>
   27d90:			; <UNDEFINED> instruction: 0xd12a2801
   27d94:	ldrtmi	r2, [r3], -r1, lsl #2
   27d98:	addpl	pc, r0, #1325400064	; 0x4f000000
   27d9c:			; <UNDEFINED> instruction: 0xf7de4650
   27da0:	vmlsne.f32	s28, s3, s0
   27da4:	ldrtmi	sp, [r0], -lr, ror #25
   27da8:	ldm	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27dac:			; <UNDEFINED> instruction: 0xf43f2800
   27db0:			; <UNDEFINED> instruction: 0xf7deaed9
   27db4:	tstlt	r0, r4, lsr #25
   27db8:			; <UNDEFINED> instruction: 0xf040b280
   27dbc:	ldrtmi	r6, [r0], -r0, lsl #22
   27dc0:			; <UNDEFINED> instruction: 0xf7de465c
   27dc4:			; <UNDEFINED> instruction: 0xf855ee0c
   27dc8:			; <UNDEFINED> instruction: 0xf7de0c10
   27dcc:	ldrb	lr, [sp], r8, lsl #28
   27dd0:			; <UNDEFINED> instruction: 0xf7de6828
   27dd4:	strbt	lr, [r1], r4, lsl #28
   27dd8:			; <UNDEFINED> instruction: 0x465c4630
   27ddc:	ldcl	7, cr15, [lr, #888]!	; 0x378
   27de0:	ldceq	8, cr15, [r0], {85}	; 0x55
   27de4:	ldcl	7, cr15, [sl, #888]!	; 0x378
   27de8:			; <UNDEFINED> instruction: 0xf7dee6d8
   27dec:	addlt	lr, r4, #136, 24	; 0x8800
   27df0:	strvs	pc, [r0], #-68	; 0xffffffbc
   27df4:			; <UNDEFINED> instruction: 0xd1a22800
   27df8:	str	r4, [r0, r4, lsl #12]!
   27dfc:	ldcl	7, cr15, [lr], #-888	; 0xfffffc88
   27e00:	addlt	fp, r0, #16, 2
   27e04:	strvs	pc, [r0], #-64	; 0xffffffc0
   27e08:	ldceq	8, cr15, [r0], {85}	; 0x55
   27e0c:	stcl	7, cr15, [r6, #888]!	; 0x378
   27e10:			; <UNDEFINED> instruction: 0xf7dee6bc
   27e14:	addlt	lr, r4, #116, 24	; 0x7400
   27e18:	strvs	pc, [r0], #-68	; 0xffffffbc
   27e1c:			; <UNDEFINED> instruction: 0xf47f2800
   27e20:			; <UNDEFINED> instruction: 0x4604aeb5
   27e24:	stmdals	r3, {r1, r4, r5, r7, r9, sl, sp, lr, pc}
   27e28:	ldcne	8, cr15, [r0], {85}	; 0x55
   27e2c:			; <UNDEFINED> instruction: 0xf9f6f7fe
   27e30:	stmdacs	r0, {r0, r1, r9, sl, lr}
   27e34:	ldrtmi	sp, [r0], -r3, lsr #1
   27e38:			; <UNDEFINED> instruction: 0xf7de461c
   27e3c:			; <UNDEFINED> instruction: 0xf855edd0
   27e40:			; <UNDEFINED> instruction: 0xf7de0c10
   27e44:	strt	lr, [r9], ip, asr #27
   27e48:	mrrc	7, 13, pc, r8, cr14	; <UNPREDICTABLE>
   27e4c:			; <UNDEFINED> instruction: 0xf43f2800
   27e50:	strb	sl, [r7], r5, lsr #29
   27e54:	ldmdb	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27e58:	andeq	r6, r3, sl, asr #28
   27e5c:	andeq	r0, r0, r4, ror #12
   27e60:			; <UNDEFINED> instruction: 0x000189be
   27e64:	andeq	r6, r3, r2, lsl #27
   27e68:	andeq	r6, r1, r6, ror #31
   27e6c:	mvnsmi	lr, #737280	; 0xb4000
   27e70:	bmi	b396d0 <ftello64@plt+0xb32784>
   27e74:	blmi	b54130 <ftello64@plt+0xb4d1e4>
   27e78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27e7c:			; <UNDEFINED> instruction: 0x932b681b
   27e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27e84:			; <UNDEFINED> instruction: 0xf8d0b368
   27e88:	strmi	r8, [r5], -r0
   27e8c:	svceq	0x0000f1b8
   27e90:	svcge	0x0006d027
   27e94:			; <UNDEFINED> instruction: 0xf7fd4689
   27e98:	bge	1a648c <ftello64@plt+0x19f540>
   27e9c:			; <UNDEFINED> instruction: 0x463b4631
   27ea0:			; <UNDEFINED> instruction: 0xf0004648
   27ea4:			; <UNDEFINED> instruction: 0x4604ff79
   27ea8:	blls	196490 <ftello64@plt+0x18f544>
   27eac:	stmdale	pc!, {r0, r1, r4, r5, r7, r9, lr}	; <UNPREDICTABLE>
   27eb0:	stmdage	r4, {r2, r3, r5, r6, r8, fp, sp, lr}
   27eb4:			; <UNDEFINED> instruction: 0x464a4633
   27eb8:	strls	r4, [r0], #-1593	; 0xfffff9c7
   27ebc:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
   27ec0:	ldrtmi	r4, [r8], -r4, lsl #12
   27ec4:			; <UNDEFINED> instruction: 0xff42f000
   27ec8:	bmi	6544c0 <ftello64@plt+0x64d574>
   27ecc:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   27ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27ed4:	subsmi	r9, sl, fp, lsr #22
   27ed8:			; <UNDEFINED> instruction: 0x4620d118
   27edc:	pop	{r0, r2, r3, r5, ip, sp, pc}
   27ee0:	strbcs	r8, [r9], #-1008	; 0xfffffc10
   27ee4:	streq	pc, [r0], #-1728	; 0xfffff940
   27ee8:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   27eec:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   27ef0:	andcs	r9, r1, r4, lsl #20
   27ef4:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   27ef8:	stmib	sp, {ip, pc}^
   27efc:			; <UNDEFINED> instruction: 0xf7ff4502
   27f00:	strmi	pc, [r4], -r5, ror #27
   27f04:			; <UNDEFINED> instruction: 0xf7fd9804
   27f08:	ldrb	pc, [lr, fp, ror #25]	; <UNPREDICTABLE>
   27f0c:	stmia	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27f10:	vqdmulh.s<illegal width 8>	d20, d0, d7
   27f14:	stmdbmi	r7, {r0, r1, r2, r3, r4, r5, r6, r9, ip}
   27f18:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   27f1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27f20:	svc	0x00f6f7de
   27f24:			; <UNDEFINED> instruction: 0x00036ab0
   27f28:	andeq	r0, r0, r4, ror #12
   27f2c:	andeq	r6, r3, sl, asr sl
   27f30:	andeq	r1, r2, r6, lsr #11
   27f34:	andeq	r1, r2, r0, ror r5
   27f38:	andeq	r1, r2, sl, lsl #11
   27f3c:	svcmi	0x00f0e92d
   27f40:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
   27f44:	adclt	r4, sp, r1, asr #26
   27f48:	stmdbeq	r4!, {r0, r6, r8, r9, fp, lr}^
   27f4c:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   27f50:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   27f54:	svclt	0x00082800
   27f58:	stmiapl	fp!, {r0, sl, sp}^
   27f5c:			; <UNDEFINED> instruction: 0x932b681b
   27f60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27f64:	cmple	r9, r0, lsl #24
   27f68:	stmibvs	r0, {r0, r2, r9, sl, lr}^
   27f6c:	subsle	r2, r8, r0, lsl #16
   27f70:	strmi	sl, [pc], -r5, lsl #24
   27f74:			; <UNDEFINED> instruction: 0x46214616
   27f78:			; <UNDEFINED> instruction: 0xf85ef7fe
   27f7c:	blcs	80eb98 <ftello64@plt+0x807c4c>
   27f80:	stmdbvc	r3, {r0, r1, r3, r6, r8, fp, ip, lr, pc}
   27f84:	cmple	r8, r2, lsl #22
   27f88:			; <UNDEFINED> instruction: 0xf8d569e8
   27f8c:			; <UNDEFINED> instruction: 0xf7feb000
   27f90:			; <UNDEFINED> instruction: 0xf1b1f857
   27f94:			; <UNDEFINED> instruction: 0x46803fff
   27f98:			; <UNDEFINED> instruction: 0xf1b0bf08
   27f9c:			; <UNDEFINED> instruction: 0x46893fff
   27fa0:			; <UNDEFINED> instruction: 0xf10dd043
   27fa4:			; <UNDEFINED> instruction: 0x46280a18
   27fa8:			; <UNDEFINED> instruction: 0xf8f2f7fd
   27fac:	ldrbmi	r4, [r3], -r2, lsr #12
   27fb0:			; <UNDEFINED> instruction: 0x46384631
   27fb4:	cdp2	0, 15, cr15, cr0, cr0, {0}
   27fb8:	bllt	4397d0 <ftello64@plt+0x432884>
   27fbc:	adcsmi	r9, r3, #5120	; 0x1400
   27fc0:	stmdbvs	ip!, {r0, r3, r4, r5, fp, ip, lr, pc}^
   27fc4:	ldrtmi	sl, [r3], -r4, lsl #16
   27fc8:			; <UNDEFINED> instruction: 0x4651463a
   27fcc:			; <UNDEFINED> instruction: 0xf7fd9400
   27fd0:			; <UNDEFINED> instruction: 0x4604fcbf
   27fd4:			; <UNDEFINED> instruction: 0xf0004650
   27fd8:	ldmiblt	r4, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   27fdc:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   27fe0:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
   27fe4:	strcs	r6, [r1], #-2155	; 0xfffff795
   27fe8:	andcs	r9, r3, r4, lsl #20
   27fec:			; <UNDEFINED> instruction: 0xf7ff9400
   27ff0:	strmi	pc, [r4], -sp, ror #26
   27ff4:			; <UNDEFINED> instruction: 0xf7fd9804
   27ff8:	and	pc, r2, r3, ror ip	; <UNPREDICTABLE>
   27ffc:			; <UNDEFINED> instruction: 0xf6c02437
   28000:	bmi	529008 <ftello64@plt+0x5220bc>
   28004:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   28008:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2800c:	subsmi	r9, sl, fp, lsr #22
   28010:	strtmi	sp, [r0], -pc, lsl #2
   28014:	pop	{r0, r2, r3, r5, ip, sp, pc}
   28018:	ldrbtcs	r8, [pc], #-4080	; 28020 <ftello64@plt+0x210d4>
   2801c:	streq	pc, [r0], #-1728	; 0xfffff940
   28020:	ldrbtcs	lr, [lr], #-2031	; 0xfffff811
   28024:	streq	pc, [r0], #-1728	; 0xfffff940
   28028:	strcs	lr, [r1], #-2027	; 0xfffff815
   2802c:	streq	pc, [r0], #-1728	; 0xfffff940
   28030:			; <UNDEFINED> instruction: 0xf7dee7e7
   28034:	blmi	262174 <ftello64@plt+0x25b228>
   28038:	sbcsvc	pc, r9, #1325400064	; 0x4f000000
   2803c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   28040:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28044:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
   28048:	svc	0x0062f7de
   2804c:	ldrdeq	r6, [r3], -ip
   28050:	andeq	r0, r0, r4, ror #12
   28054:	andeq	r6, r3, r2, lsr #18
   28058:	andeq	r1, r2, r0, lsl #9
   2805c:	andeq	r1, r2, sl, asr #8
   28060:	andeq	r1, r2, r2, ror #8
   28064:			; <UNDEFINED> instruction: 0x4616b5f0
   28068:	addlt	r4, r7, ip, lsl sl
   2806c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   28070:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28074:			; <UNDEFINED> instruction: 0xf04f9305
   28078:	movtlt	r0, #33536	; 0x8300
   2807c:	strmi	r6, [r4], -r7, lsl #16
   28080:			; <UNDEFINED> instruction: 0x460db337
   28084:			; <UNDEFINED> instruction: 0xf884f7fd
   28088:	stmdbvs	r3!, {r0, r3, r5, r9, sl, lr}^
   2808c:	ldrtmi	sl, [r2], -r4, lsl #16
   28090:	ldc2	7, cr15, [sl, #1012]	; 0x3f4
   28094:	cmplt	r0, r5, lsl #12
   28098:	blmi	47a8e8 <ftello64@plt+0x47399c>
   2809c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   280a0:	blls	182110 <ftello64@plt+0x17b1c4>
   280a4:	tstle	r7, sl, asr r0
   280a8:	andlt	r4, r7, r8, lsr #12
   280ac:	strdls	fp, [r0], -r0
   280b0:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
   280b4:	strcs	r6, [r0, #-2147]	; 0xfffff79d
   280b8:	strcs	r9, [r0], #-2564	; 0xfffff5fc
   280bc:	stmib	sp, {r0, sp}^
   280c0:			; <UNDEFINED> instruction: 0xf7ff4502
   280c4:	strmi	pc, [r5], -r3, lsl #26
   280c8:			; <UNDEFINED> instruction: 0xf7fd9804
   280cc:	strb	pc, [r3, r9, lsl #24]!	; <UNPREDICTABLE>
   280d0:			; <UNDEFINED> instruction: 0xf6c02549
   280d4:	ldrb	r0, [pc, r0, lsl #10]
   280d8:	svc	0x00faf7dd
   280dc:			; <UNDEFINED> instruction: 0x000368ba
   280e0:	andeq	r0, r0, r4, ror #12
   280e4:	andeq	r6, r3, ip, lsl #17
   280e8:	rscscc	pc, pc, pc, asr #32
   280ec:	svclt	0x00004770
   280f0:	push	{r0, r2, r3, r6, r9, fp, lr}
   280f4:			; <UNDEFINED> instruction: 0x469843f0
   280f8:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   280fc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   28100:	movwls	r6, #30747	; 0x781b
   28104:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28108:	rsble	r2, ip, r0, lsl #16
   2810c:	stmibvs	r0, {r2, r9, sl, lr}^
   28110:	rsble	r2, ip, r0, lsl #16
   28114:	blcs	421a8 <ftello64@plt+0x3b25c>
   28118:	strmi	sp, [sp], -ip, asr #32
   2811c:			; <UNDEFINED> instruction: 0xff90f7fd
   28120:	strmi	r1, [r6], -fp, asr #24
   28124:			; <UNDEFINED> instruction: 0xf1b0bf08
   28128:			; <UNDEFINED> instruction: 0x460f3fff
   2812c:	stmdbge	r5, {r1, r2, r3, r4, r5, ip, lr, pc}
   28130:			; <UNDEFINED> instruction: 0xf7fd69e0
   28134:	stmdbge	r4, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28138:	tstls	r0, sl, lsr #12
   2813c:	stmdbls	r5, {r0, r1, r8, r9, fp, sp, pc}
   28140:	blx	ff1e6140 <ftello64@plt+0xff1df1f4>
   28144:	addlt	r4, r0, #5242880	; 0x500000
   28148:	andvs	pc, r0, r0, asr #32
   2814c:	blls	116dc8 <ftello64@plt+0x10fe7c>
   28150:	ldmne	r6!, {r5, r9, sl, lr}^
   28154:	streq	pc, [r0, -r7, asr #2]
   28158:			; <UNDEFINED> instruction: 0xf81af7fd
   2815c:	ldmdbmi	r4!, {r5, fp, sp, lr}
   28160:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
   28164:	ldcl	7, cr15, [lr, #-888]!	; 0xfffffc88
   28168:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2816c:			; <UNDEFINED> instruction: 0x4632d051
   28170:	strls	r4, [r0, #-1595]	; 0xfffff9c5
   28174:	mrrc	7, 13, pc, r8, cr14	; <UNPREDICTABLE>
   28178:	teqle	ip, r0, lsl #16
   2817c:	blx	fe64e594 <ftello64@plt+0xfe647648>
   28180:	movwls	pc, #25480	; 0x6388	; <UNPREDICTABLE>
   28184:	ldmdale	r9, {r1, r8, fp, sp}
   28188:			; <UNDEFINED> instruction: 0x4648b9d1
   2818c:	stc	7, cr15, [r6], #-888	; 0xfffffc88
   28190:			; <UNDEFINED> instruction: 0xf6c0203b
   28194:	bmi	9e819c <ftello64@plt+0x9e1250>
   28198:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2819c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   281a0:	subsmi	r9, sl, r7, lsl #22
   281a4:	andlt	sp, r9, sp, lsr r1
   281a8:	mvnshi	lr, #12386304	; 0xbd0000
   281ac:			; <UNDEFINED> instruction: 0xf6c02001
   281b0:	ldrb	r0, [r0, r0]!
   281b4:			; <UNDEFINED> instruction: 0xf6c02049
   281b8:	strb	r0, [ip, r0]!
   281bc:	mvnle	r2, r4, lsl #18
   281c0:	andcs	sl, r1, #8, 22	; 0x2000
   281c4:			; <UNDEFINED> instruction: 0x464b1a58
   281c8:			; <UNDEFINED> instruction: 0xf7de3804
   281cc:	stmdacs	r1, {r1, r2, r4, r6, fp, sp, lr, pc}
   281d0:			; <UNDEFINED> instruction: 0x4648d111
   281d4:	stc	7, cr15, [r2], {222}	; 0xde
   281d8:			; <UNDEFINED> instruction: 0xf7deb118
   281dc:			; <UNDEFINED> instruction: 0x4604ea90
   281e0:	mulcs	r0, ip, r9
   281e4:	ldrsbtcs	lr, [r7], -r7
   281e8:	andeq	pc, r0, r0, asr #13
   281ec:	ldrsbtcs	lr, [lr], #-115	; 0xffffff8d
   281f0:	andeq	pc, r0, r0, asr #13
   281f4:			; <UNDEFINED> instruction: 0xf7dee7cf
   281f8:	strmi	lr, [r4], -r2, lsl #21
   281fc:			; <UNDEFINED> instruction: 0xf7de4648
   28200:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   28204:	stccs	0, cr13, [r0], {236}	; 0xec
   28208:	adclt	sp, r0, #231	; 0xe7
   2820c:	andvs	pc, r0, r0, asr #32
   28210:			; <UNDEFINED> instruction: 0xf7dee7c1
   28214:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   28218:	addlt	sp, r0, #189	; 0xbd
   2821c:	andvs	pc, r0, r0, asr #32
   28220:			; <UNDEFINED> instruction: 0xf7dde7b9
   28224:	svclt	0x0000ef56
   28228:	andeq	r6, r3, lr, lsr #16
   2822c:	andeq	r0, r0, r4, ror #12
   28230:	andeq	r1, r2, sl, asr r3
   28234:	andeq	r6, r3, lr, lsl #15
   28238:	mvnsmi	lr, sp, lsr #18
   2823c:	stmdacs	r0, {r1, r7, ip, sp, pc}
   28240:			; <UNDEFINED> instruction: 0x4604d056
   28244:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   28248:	stmdavs	r3!, {r0, r3, r4, r6, ip, lr, pc}
   2824c:	suble	r2, r8, r0, lsl #22
   28250:	mrc2	7, 7, pc, cr6, cr13, {7}
   28254:	svclt	0x00081c4b
   28258:	svccc	0x00fff1b0
   2825c:			; <UNDEFINED> instruction: 0xf110d031
   28260:	strtmi	r0, [r0], -r4, lsl #16
   28264:	streq	pc, [r0], -r1, asr #2
   28268:			; <UNDEFINED> instruction: 0xff92f7fc
   2826c:	stmdbmi	r6!, {r5, fp, sp, lr}
   28270:	ldrbtmi	r3, [r9], #-28	; 0xffffffe4
   28274:	ldcl	7, cr15, [r6], #888	; 0x378
   28278:	movtlt	r4, #34309	; 0x8605
   2827c:	strbmi	r2, [r2], -r0, lsl #2
   28280:	tstls	r0, r3, lsr r6
   28284:	bl	ff466204 <ftello64@plt+0xff45f2b8>
   28288:	strtmi	fp, [r9], -r8, ror #18
   2828c:	ldc	7, cr15, [r8], #888	; 0x378
   28290:	andle	r3, r8, r1
   28294:			; <UNDEFINED> instruction: 0xf7de4628
   28298:	strmi	lr, [r4], -r2, lsr #23
   2829c:	strtmi	fp, [r0], -r0, asr #19
   282a0:	pop	{r1, ip, sp, pc}
   282a4:			; <UNDEFINED> instruction: 0xf7de81f0
   282a8:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
   282ac:	addlt	sp, r4, #242	; 0xf2
   282b0:			; <UNDEFINED> instruction: 0xf7de4628
   282b4:			; <UNDEFINED> instruction: 0xf044eb94
   282b8:	strtmi	r6, [r0], -r0, lsl #8
   282bc:	pop	{r1, ip, sp, pc}
   282c0:	strcs	r8, [r1], #-496	; 0xfffffe10
   282c4:	streq	pc, [r0], #-1728	; 0xfffff940
   282c8:	andlt	r4, r2, r0, lsr #12
   282cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   282d0:	b	566250 <ftello64@plt+0x55f304>
   282d4:	stmdacs	r0, {r2, r9, sl, lr}
   282d8:	addlt	sp, r4, #225	; 0xe1
   282dc:	strvs	pc, [r0], #-68	; 0xffffffbc
   282e0:	strbcs	lr, [r9], #-2013	; 0xfffff823
   282e4:	streq	pc, [r0], #-1728	; 0xfffff940
   282e8:	andlt	r4, r2, r0, lsr #12
   282ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   282f0:			; <UNDEFINED> instruction: 0xf6c02437
   282f4:	strtmi	r0, [r0], -r0, lsl #8
   282f8:	pop	{r1, ip, sp, pc}
   282fc:	ldrbtcs	r8, [lr], #-496	; 0xfffffe10
   28300:	streq	pc, [r0], #-1728	; 0xfffff940
   28304:	svclt	0x0000e7cb
   28308:	andeq	r1, r2, sl, asr #4
   2830c:	svcmi	0x00f0e92d
   28310:	vpush	{s8-s217}
   28314:	blmi	ff4caf24 <ftello64@plt+0xff4c3fd8>
   28318:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2831c:	ldmdavs	fp, {r0, r4, r7, ip, sp, pc}
   28320:			; <UNDEFINED> instruction: 0xf04f930f
   28324:	movwcs	r0, #768	; 0x300
   28328:	movwcc	lr, #35277	; 0x89cd
   2832c:	stmdacs	r0, {r1, r3, r8, r9, ip, pc}
   28330:	sbchi	pc, r9, r0
   28334:	strmi	r6, [r5], -r7, lsl #16
   28338:			; <UNDEFINED> instruction: 0xf0002f00
   2833c:	stmdavs	r6, {r2, r6, r7, pc}^
   28340:			; <UNDEFINED> instruction: 0xf0402e00
   28344:			; <UNDEFINED> instruction: 0xf10780ae
   28348:			; <UNDEFINED> instruction: 0x461c031c
   2834c:	bcc	463b74 <ftello64@plt+0x45cc28>
   28350:			; <UNDEFINED> instruction: 0xff1ef7fc
   28354:	tstcs	r2, r0, lsr #12
   28358:	bl	be62d8 <ftello64@plt+0xbdf38c>
   2835c:	stmdacs	r0, {r2, r9, sl, lr}
   28360:	adcshi	pc, r5, r0, asr #32
   28364:			; <UNDEFINED> instruction: 0xee1849bf
   28368:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   2836c:	ldcl	7, cr15, [sl], #-888	; 0xfffffc88
   28370:	stmdacs	r0, {r7, r9, sl, lr}
   28374:	sbchi	pc, r0, r0
   28378:	bleq	a647b4 <ftello64@plt+0xa5d868>
   2837c:			; <UNDEFINED> instruction: 0x46014632
   28380:			; <UNDEFINED> instruction: 0xf7fd4658
   28384:	strmi	pc, [r6], -r3, lsl #29
   28388:	stmdals	sl, {r3, r5, r7, r8, fp, ip, sp, pc}
   2838c:			; <UNDEFINED> instruction: 0xf7fda90e
   28390:	blls	3e7ce4 <ftello64@plt+0x3e0d98>
   28394:	stmdble	r3, {r2, r8, r9, fp, sp}
   28398:	blcs	867ac <ftello64@plt+0x7f860>
   2839c:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   283a0:			; <UNDEFINED> instruction: 0xf7fd980a
   283a4:	andcs	pc, r0, #643072	; 0x9d000
   283a8:			; <UNDEFINED> instruction: 0x46404611
   283ac:	stc	7, cr15, [lr, #-888]	; 0xfffffc88
   283b0:			; <UNDEFINED> instruction: 0xf7de4640
   283b4:			; <UNDEFINED> instruction: 0xee18ebdc
   283b8:	blge	1eac00 <ftello64@plt+0x1e3cb4>
   283bc:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   283c0:	blx	8e63c6 <ftello64@plt+0x8df47a>
   283c4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   283c8:	addhi	pc, r9, r0, asr #32
   283cc:			; <UNDEFINED> instruction: 0xf826f009
   283d0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   283d4:	svcge	0x000baa0e
   283d8:	strcs	lr, [r3, #-2509]	; 0xfffff633
   283dc:	beq	d64818 <ftello64@plt+0xd5d8cc>
   283e0:	strls	r4, [fp], -sp, asr #12
   283e4:			; <UNDEFINED> instruction: 0x33a8f5a0
   283e8:	bicvc	pc, r0, #683671552	; 0x28c00000
   283ec:	blge	34d008 <ftello64@plt+0x3460bc>
   283f0:	mlas	fp, r9, r6, r4
   283f4:	bls	14f02c <ftello64@plt+0x1480e0>
   283f8:	ldmibvs	r1, {r2, r8, r9, fp, sp}
   283fc:	stmdbvc	r3, {r0, r1, r8, fp, ip, lr, pc}
   28400:			; <UNDEFINED> instruction: 0xf0002b01
   28404:	stmdals	r7, {r1, r2, r7, pc}
   28408:			; <UNDEFINED> instruction: 0xff40f7fd
   2840c:			; <UNDEFINED> instruction: 0xf0402800
   28410:	stmdbls	ip, {r0, r3, r7, pc}
   28414:	blls	f9cd4 <ftello64@plt+0xf2d88>
   28418:	strtmi	r2, [r0], -r0, lsl #4
   2841c:	ldrbmi	r9, [r3], -r0, lsl #6
   28420:			; <UNDEFINED> instruction: 0xf956f7fe
   28424:			; <UNDEFINED> instruction: 0xf0402800
   28428:	blls	3c86a8 <ftello64@plt+0x3c175c>
   2842c:			; <UNDEFINED> instruction: 0xf0402b02
   28430:	blls	3886a0 <ftello64@plt+0x381754>
   28434:	blt	16fefc8 <ftello64@plt+0x16f807c>
   28438:	strle	r0, [fp, #-1946]	; 0xfffff866
   2843c:	andcs	r9, r6, #3072	; 0xc00
   28440:	strtmi	r9, [r0], -ip, lsl #18
   28444:	ldrbmi	r9, [r3], -r0, lsl #6
   28448:			; <UNDEFINED> instruction: 0xf942f7fe
   2844c:	blls	3d6894 <ftello64@plt+0x3cf948>
   28450:	suble	r2, r8, r4, lsl #22
   28454:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
   28458:	mcr2	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   2845c:	cmnle	r1, r0, lsl #16
   28460:			; <UNDEFINED> instruction: 0xf7fd980a
   28464:	movwcs	pc, #2621	; 0xa3d	; <UNPREDICTABLE>
   28468:	movwls	r4, #42525	; 0xa61d
   2846c:			; <UNDEFINED> instruction: 0x4641463a
   28470:			; <UNDEFINED> instruction: 0xf7fd4658
   28474:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   28478:	adchi	pc, ip, r0, asr #32
   2847c:	strbmi	r9, [r9], -fp, lsl #22
   28480:	blcs	4e4b0 <ftello64@plt+0x47564>
   28484:			; <UNDEFINED> instruction: 0x2601bf18
   28488:	ldc2l	7, cr15, [r6, #1012]	; 0x3f4
   2848c:	stccs	6, cr4, [r0, #-16]
   28490:	stmdbls	ip, {r4, r5, r7, r8, ip, lr, pc}
   28494:	ldmible	lr!, {r2, r8, fp, sp}
   28498:	blcs	868ac <ftello64@plt+0x7f960>
   2849c:			; <UNDEFINED> instruction: 0x2601d1bb
   284a0:			; <UNDEFINED> instruction: 0x2645e7de
   284a4:	streq	pc, [r0], -r0, asr #13
   284a8:	blmi	1b7ae6c <ftello64@plt+0x1b73f20>
   284ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   284b0:	blls	402520 <ftello64@plt+0x3fb5d4>
   284b4:			; <UNDEFINED> instruction: 0xf040405a
   284b8:	ldrtmi	r8, [r0], -ip, asr #1
   284bc:	ldc	0, cr11, [sp], #68	; 0x44
   284c0:	pop	{r1, r8, r9, fp, pc}
   284c4:			; <UNDEFINED> instruction: 0x26498ff0
   284c8:	streq	pc, [r0], -r0, asr #13
   284cc:			; <UNDEFINED> instruction: 0xf7dee7ec
   284d0:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
   284d4:	addlt	sp, r6, #232	; 0xe8
   284d8:	strvs	pc, [r0], -r6, asr #32
   284dc:	strbmi	lr, [r0], -r4, ror #15
   284e0:	b	1f66460 <ftello64@plt+0x1f5f514>
   284e4:	blls	3a246c <ftello64@plt+0x39b520>
   284e8:	stmiapl	r3!, {r0, r2, r8, fp, ip, pc}^
   284ec:	blcs	56d5c <ftello64@plt+0x4fe10>
   284f0:	addsmi	fp, r1, #24, 30	; 0x60
   284f4:	sbfx	sp, r3, #17, #14
   284f8:	ldmdb	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   284fc:	blcs	c2510 <ftello64@plt+0xbb5c4>
   28500:			; <UNDEFINED> instruction: 0xf7ded0d2
   28504:			; <UNDEFINED> instruction: 0xb110e8fc
   28508:			; <UNDEFINED> instruction: 0xf040b280
   2850c:	strtmi	r6, [r6], -r0, lsl #8
   28510:	stmdals	sl, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   28514:	ldc2	7, cr15, [r8, #1012]	; 0x3f4
   28518:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
   2851c:	mrc2	7, 3, pc, cr14, cr13, {7}
   28520:	addsle	r2, sp, r0, lsl #16
   28524:	strmi	r9, [r2], -r4, lsl #26
   28528:	streq	lr, [sl], #-2525	; 0xfffff623
   2852c:	andls	fp, r3, #4, 22	; 0x1000
   28530:			; <UNDEFINED> instruction: 0xf9d6f7fd
   28534:	strls	r9, [sl], #-2563	; 0xfffff5fd
   28538:	andls	r4, r3, #64, 12	; 0x4000000
   2853c:	b	13e64bc <ftello64@plt+0x13df570>
   28540:	tstlt	r0, #12288	; 0x3000
   28544:	andls	r9, r3, #458752	; 0x70000
   28548:	b	12664c8 <ftello64@plt+0x125f57c>
   2854c:	stmdbls	r9, {r0, r1, r9, fp, ip, pc}
   28550:			; <UNDEFINED> instruction: 0x46084616
   28554:	stc2l	0, cr15, [lr, #-28]	; 0xffffffe4
   28558:			; <UNDEFINED> instruction: 0xf7dd9808
   2855c:	stmdals	r9, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   28560:	ldcl	7, cr15, [lr, #-884]	; 0xfffffc8c
   28564:	eorscs	lr, fp, #160, 14	; 0x2800000
   28568:			; <UNDEFINED> instruction: 0xf6c09d04
   2856c:	ldrb	r0, [fp, r0, lsl #4]
   28570:	strcs	r9, [r1], -r3, lsl #4
   28574:			; <UNDEFINED> instruction: 0xf9b4f7fd
   28578:	bls	f1180 <ftello64@plt+0xea234>
   2857c:	ldrb	r9, [fp, sl, lsl #6]
   28580:	b	b66500 <ftello64@plt+0xb5f5b4>
   28584:	stmdacs	r0, {r1, r5, r9, sl, lr}
   28588:	stmdals	r7, {r2, r3, r4, r6, r7, r8, ip, lr, pc}
   2858c:			; <UNDEFINED> instruction: 0xf7de9203
   28590:	bls	122e30 <ftello64@plt+0x11bee4>
   28594:	stmdbls	r9, {r5, r6, r8, ip, sp, pc}
   28598:	bfi	r4, r6, #12, #15
   2859c:	stmdals	r7, {r1, r7, r9, ip, sp, pc}
   285a0:	andvs	pc, r0, #66	; 0x42
   285a4:			; <UNDEFINED> instruction: 0xf7de9203
   285a8:	bls	122e18 <ftello64@plt+0x11becc>
   285ac:	mvnsle	r2, r0, lsl #16
   285b0:	svclt	0x00181e13
   285b4:			; <UNDEFINED> instruction: 0xf0862301
   285b8:	stmdbls	r9, {r0, r9, sl}
   285bc:	streq	pc, [r1], -r6
   285c0:	cmple	r8, r3, lsr r3
   285c4:	bcs	463e2c <ftello64@plt+0x45cee0>
   285c8:	stmdals	r8, {r0, r1, r3, r5, r6, fp, sp, lr}
   285cc:	blx	11665d0 <ftello64@plt+0x115f684>
   285d0:	strb	r4, [r1, r6, lsl #12]
   285d4:	ldmib	sp, {r2, r9, sl, lr}^
   285d8:	stcls	3, cr0, [r4, #-40]	; 0xffffffd8
   285dc:	svclt	0x00182b00
   285e0:			; <UNDEFINED> instruction: 0xf7fd2601
   285e4:	movwcs	pc, #2429	; 0x97d	; <UNPREDICTABLE>
   285e8:	stclne	3, cr9, [r3], #-40	; 0xffffffd8
   285ec:	bicle	r4, r7, r0, asr #12
   285f0:	ldmib	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   285f4:			; <UNDEFINED> instruction: 0xf7deb188
   285f8:	stmdacs	r0, {r1, r7, fp, sp, lr, pc}
   285fc:	stmdals	r7, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
   28600:	stmib	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28604:	stmdacs	r0, {r1, r9, sl, lr}
   28608:			; <UNDEFINED> instruction: 0xf7ded0d2
   2860c:	mvnlt	lr, r8, ror r8
   28610:	stmdbls	r9, {r1, r2, r7, r9, ip, sp, pc}
   28614:	strvs	pc, [r0], -r6, asr #32
   28618:	stmdals	r7, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2861c:	ldmib	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28620:	stmdacs	r0, {r1, r9, sl, lr}
   28624:			; <UNDEFINED> instruction: 0x4613d1f1
   28628:	stmdbvs	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   2862c:			; <UNDEFINED> instruction: 0xf008ba1c
   28630:			; <UNDEFINED> instruction: 0xf504fef5
   28634:	teqcc	r0, #40, 6	; 0xa0000000
   28638:			; <UNDEFINED> instruction: 0xf67f4283
   2863c:			; <UNDEFINED> instruction: 0x4640aeb1
   28640:	stmib	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28644:			; <UNDEFINED> instruction: 0xf7fd980a
   28648:	str	pc, [sp, -fp, asr #18]!
   2864c:	ldrmi	r4, [r3], -r2, lsl #12
   28650:			; <UNDEFINED> instruction: 0xf7dde7b1
   28654:			; <UNDEFINED> instruction: 0x4616ed3e
   28658:	svclt	0x0000e77b
   2865c:	andeq	r6, r3, r0, lsl r6
   28660:	andeq	r0, r0, r4, ror #12
   28664:	andeq	r8, r1, r6, ror #2
   28668:	andeq	r6, r3, ip, ror r4
   2866c:	mvnsmi	lr, #737280	; 0xb4000
   28670:	stccs	8, cr6, [r0], {12}
   28674:	addshi	pc, r1, r0
   28678:	stmdavs	r0, {r2, r7, r9, sl, lr}
   2867c:	ldrteq	r7, [sp], -r7, lsl #16
   28680:	addhi	pc, r1, r0, asr #2
   28684:			; <UNDEFINED> instruction: 0x0640f017
   28688:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2868c:			; <UNDEFINED> instruction: 0xf007d03f
   28690:			; <UNDEFINED> instruction: 0xf1b80e3f
   28694:	rsbsle	r0, r6, r0, lsl #30
   28698:	svceq	0x0008f1be
   2869c:			; <UNDEFINED> instruction: 0xf1a47846
   286a0:	rsbsle	r0, r5, r2, lsl #10
   286a4:			; <UNDEFINED> instruction: 0x46772ebf
   286a8:			; <UNDEFINED> instruction: 0xf100bfd8
   286ac:	vstrle.16	s1, [r6, #-4]	; <UNPREDICTABLE>
   286b0:	vacge.f32	q9, q8, <illegal reg q7.5>
   286b4:	mrccs	0, 7, r8, cr15, cr10, {4}
   286b8:	stfcsd	f5, [r3, #-424]	; 0xfffffe58
   286bc:			; <UNDEFINED> instruction: 0xf8d0d963
   286c0:			; <UNDEFINED> instruction: 0xf1ae6002
   286c4:	blt	da9ad4 <ftello64@plt+0xda2b88>
   286c8:	stmdale	r1!, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
   286cc:			; <UNDEFINED> instruction: 0xf005e8df
   286d0:	bvs	1840880 <ftello64@plt+0x1839934>
   286d4:	rsbvs	r6, r0, sl, ror #20
   286d8:	bvs	1ac0888 <ftello64@plt+0x1ab993c>
   286dc:	bvs	1ac088c <ftello64@plt+0x1ab9940>
   286e0:	rsbvs	r6, r0, r0, rrx
   286e4:	rsbvs	r6, r0, r0, rrx
   286e8:	rsbvs	r6, r0, r0, rrx
   286ec:	rsbvs	r6, r0, r0, rrx
   286f0:	rsbvs	r6, r0, r0, rrx
   286f4:	rsbvs	r6, r0, r0, rrx
   286f8:	rsbvs	r6, r0, r0, rrx
   286fc:	rsbvs	r6, r0, r0, rrx
   28700:	rsbvs	r6, r0, r0, rrx
   28704:	rsbvs	r6, r0, r0, rrx
   28708:	bvs	1840890 <ftello64@plt+0x1839944>
   2870c:			; <UNDEFINED> instruction: 0xf0076a60
   28710:	cfstrscs	mvf0, [r3], {3}
   28714:	strcs	sp, [r1, #-60]	; 0xffffffc4
   28718:	strbmi	r4, [r5, #-165]	; 0xffffff5b
   2871c:			; <UNDEFINED> instruction: 0xf100d833
   28720:			; <UNDEFINED> instruction: 0x1c6c0901
   28724:	strbmi	r4, [ip], -r0, lsr #8
   28728:	bl	a6780 <ftello64@plt+0x9f834>
   2872c:	b	13b9144 <ftello64@plt+0x13b21f8>
   28730:	mvnsle	r2, r6, lsl #12
   28734:	vraddhn.i16	d20, <illegal reg q11.5>, <illegal reg q12.5>
   28738:	bl	fea2a54c <ftello64@plt+0xfea23600>
   2873c:	cdpne	5, 11, cr0, cr8, cr5, {0}
   28740:	stmdale	r5!, {r0, r2, r3, r4, r5, fp, sp}
   28744:			; <UNDEFINED> instruction: 0xf000e8df
   28748:			; <UNDEFINED> instruction: 0x37242437
   2874c:	strtcs	r3, [r4], #-1847	; 0xfffff8c9
   28750:			; <UNDEFINED> instruction: 0x37372437
   28754:			; <UNDEFINED> instruction: 0x37372437
   28758:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2875c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28760:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28764:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28768:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2876c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28770:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28774:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28778:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   2877c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
   28780:	strcc	r2, [r4, -r4, lsr #8]!
   28784:	andcs	r3, lr, r4, lsr #14
   28788:	andeq	pc, r0, r0, asr #13
   2878c:	mvnshi	lr, #12386304	; 0xbd0000
   28790:			; <UNDEFINED> instruction: 0xf6c02026
   28794:	pop	{}	; <UNPREDICTABLE>
   28798:	ldrshtcs	r8, [sl], -r0
   2879c:	andeq	pc, r0, r0, asr #13
   287a0:	mvnshi	lr, #12386304	; 0xbd0000
   287a4:	svceq	0x003ff1be
   287a8:			; <UNDEFINED> instruction: 0xf1b6bf08
   287ac:	strdle	r3, [sl], #255	; 0xff	; <UNPREDICTABLE>
   287b0:	stmdbeq	r6, {r8, ip, sp, lr, pc}
   287b4:	adcsmi	r1, r5, #660	; 0x294
   287b8:			; <UNDEFINED> instruction: 0xf8c2d3e5
   287bc:	blne	fea4c7c4 <ftello64@plt+0xfea45878>
   287c0:	ldrdcs	pc, [r0], -ip
   287c4:	streq	lr, [r6], #-2825	; 0xfffff4f7
   287c8:	blls	200848 <ftello64@plt+0x1f98fc>
   287cc:	vmlaeq.f64	d14, d18, d25
   287d0:	andsvs	r4, pc, r6, ror r4	; <UNPREDICTABLE>
   287d4:	andsvs	r9, lr, r8, lsl #22
   287d8:	andmi	pc, r0, ip, asr #17
   287dc:	ldmdblt	r0, {r3, sp, lr}
   287e0:	andeq	pc, r0, ip, asr #17
   287e4:	ldrdcs	lr, [r0], -r2
   287e8:	mcrcc	7, 6, lr, cr0, cr0, {6}
   287ec:	sfmcs	f0, 4, [r0, #-216]	; 0xffffff28
   287f0:			; <UNDEFINED> instruction: 0xf890d0c9
   287f4:			; <UNDEFINED> instruction: 0xf1008002
   287f8:	vfmane.f16	s1, s10, s6	; <UNPREDICTABLE>
   287fc:	sbceq	pc, r0, r8, lsl #2
   28800:	ldr	r4, [ip, r6, lsl #8]
   28804:	svcmi	0x00f0e92d
   28808:	cfstr64vc	mvdx15, [r5, #-692]!	; 0xfffffd4c
   2880c:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   28810:	andls	sl, r9, #20, 30	; 0x50
   28814:			; <UNDEFINED> instruction: 0xf8df2904
   28818:	ldrbtmi	r2, [sl], #-1296	; 0xfffffaf0
   2881c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   28820:			; <UNDEFINED> instruction: 0xf04f93e3
   28824:			; <UNDEFINED> instruction: 0xf04f0300
   28828:	stmib	r7, {r8, r9}^
   2882c:	stmib	r7, {r8, r9, ip, sp}^
   28830:	teqvs	fp, r2, lsl #6
   28834:	pkhtbmi	sp, r3, sl, asr #18
   28838:	cdpne	8, 8, cr7, cr3, cr0, {0}
   2883c:	andls	r2, sl, r2, lsl #22
   28840:	stmdacs	r3, {r2, r4, r6, fp, ip, lr, pc}
   28844:	andeq	pc, r5, #1073741864	; 0x40000028
   28848:			; <UNDEFINED> instruction: 0xf10bbfc8
   2884c:	cfstrsle	mvf0, [r4], {5}
   28850:	stmdble	fp, {r0, r9, fp, sp}^
   28854:			; <UNDEFINED> instruction: 0xf10b1fca
   28858:	bcs	2987c <ftello64@plt+0x22930>
   2885c:			; <UNDEFINED> instruction: 0xf814d046
   28860:	bcc	7746c <ftello64@plt+0x70520>
   28864:	blcc	8d498 <ftello64@plt+0x8654c>
   28868:	blcs	58d4a4 <ftello64@plt+0x586558>
   2886c:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   28870:	bleq	324884 <ftello64@plt+0x31d938>
   28874:	cmppl	r1, fp, lsl #2
   28878:	cmppl	r1, r1, asr r1
   2887c:	cmppl	r1, r1, asr r1
   28880:	blpl	1853dcc <ftello64@plt+0x184ce80>
   28884:			; <UNDEFINED> instruction: 0x5651ad56
   28888:	stceq	0, cr15, [r0], {79}	; 0x4f
   2888c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28890:	blge	68ecbc <ftello64@plt+0x687d70>
   28894:	strcs	r4, [r0], -r5, ror #12
   28898:	movwls	r4, #50844	; 0xc69c
   2889c:	stmdbls	fp, {r3, r9, sl, lr}
   288a0:	ldrmi	r6, [r8], -r1, asr #32
   288a4:			; <UNDEFINED> instruction: 0xf036e013
   288a8:	tstle	r4, r2, lsl #6
   288ac:	cdpne	8, 8, cr7, cr11, cr1, {1}
   288b0:	ldmdale	fp, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   288b4:	addsmi	r3, r1, #1073741824	; 0x40000000
   288b8:			; <UNDEFINED> instruction: 0x3601d818
   288bc:	smlabtmi	r0, r0, r9, lr
   288c0:	strmi	r4, [ip], #-1456	; 0xfffffa50
   288c4:	andeq	lr, r1, #165888	; 0x28800
   288c8:	andeq	pc, r8, r0, lsl #2
   288cc:	bcs	9c9ac <ftello64@plt+0x95a60>
   288d0:	vstrcs.16	s26, [r0, #-24]	; 0xffffffe8	; <UNPREDICTABLE>
   288d4:			; <UNDEFINED> instruction: 0xf834d1e7
   288d8:	bcc	b74e8 <ftello64@plt+0xb059c>
   288dc:	addslt	fp, fp, #372736	; 0x5b000
   288e0:	bl	fecb5504 <ftello64@plt+0xfecae5b8>
   288e4:	b	13ec838 <ftello64@plt+0x13e58ec>
   288e8:	rscle	r0, r6, #-1073741772	; 0xc0000034
   288ec:	stmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   288f0:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   288f4:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   288f8:	strtcc	pc, [r8], #-2271	; 0xfffff721
   288fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28900:	blls	ff902970 <ftello64@plt+0xff8fba24>
   28904:			; <UNDEFINED> instruction: 0xf040405a
   28908:	strbmi	r8, [r8], -r0, lsl #4
   2890c:	cfstr64vc	mvdx15, [r5, #-52]!	; 0xffffffcc
   28910:	svchi	0x00f0e8bd
   28914:	ldmibeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28918:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   2891c:			; <UNDEFINED> instruction: 0xf04fe7ea
   28920:			; <UNDEFINED> instruction: 0xf04f0c01
   28924:	ldr	r0, [r3, r2, lsl #16]!
   28928:	stceq	0, cr15, [r1], {79}	; 0x4f
   2892c:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28930:			; <UNDEFINED> instruction: 0xf04fe7ae
   28934:			; <UNDEFINED> instruction: 0xf04f0c00
   28938:	str	r0, [r9, r4, lsl #16]!
   2893c:	strbtmi	r9, [r5], -ip, lsl #22
   28940:			; <UNDEFINED> instruction: 0x971046ba
   28944:	biceq	lr, r8, #3072	; 0xc00
   28948:	strls	r9, [lr, -pc, lsl #8]
   2894c:	mul	r9, r9, r6
   28950:			; <UNDEFINED> instruction: 0xf9916829
   28954:	stmdbcs	r0, {ip}
   28958:	strcc	sp, [r8, #-2823]	; 0xfffff4f9
   2895c:	beq	164d8c <ftello64@plt+0x15de40>
   28960:	andsle	r4, fp, r9, lsr #11
   28964:	svccs	0x0000686f
   28968:	ldfnep	f5, [ip], #-968	; 0xfffffc38
   2896c:			; <UNDEFINED> instruction: 0xf7dd4620
   28970:	strmi	lr, [r6], -r6, lsr #19
   28974:	andeq	pc, r0, sl, asr #17
   28978:			; <UNDEFINED> instruction: 0xf0002800
   2897c:	stmdavs	r9!, {r3, r6, r7, r8, pc}
   28980:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28984:			; <UNDEFINED> instruction: 0xf800463a
   28988:			; <UNDEFINED> instruction: 0xf7dd3b01
   2898c:	stmib	r5, {r8, r9, fp, sp, lr, pc}^
   28990:	strcc	r6, [r8, #-1024]	; 0xfffffc00
   28994:	beq	164dc4 <ftello64@plt+0x15de78>
   28998:	mvnle	r4, r9, lsr #11
   2899c:	movwcs	sl, #3347	; 0xd13
   289a0:	eorvs	r9, fp, r9, lsl #20
   289a4:	andcc	r9, r8, #13312	; 0x3400
   289a8:	strvc	lr, [lr], #-2525	; 0xfffff623
   289ac:	blcs	58d1ec <ftello64@plt+0x5862a0>
   289b0:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   289b4:	ldmibls	r9, {r0, r1, ip, sp, lr, pc}
   289b8:	mulsne	r0, r9, r0
   289bc:	andsne	r1, r0, r0, lsl r0
   289c0:	andsne	r1, r0, r0, lsl r0
   289c4:	stmibcs	r5, {r4, r8, r9, fp, sp, pc}^
   289c8:	ldmdbcs	r0, {r0, r3, r5, r8, r9, fp, sp, pc}
   289cc:	stceq	0, cr15, [r0], {79}	; 0x4f
   289d0:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   289d4:	andcs	lr, r0, ip, asr r7
   289d8:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   289dc:	b	fece6958 <ftello64@plt+0xfecdfa0c>
   289e0:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   289e4:	movwcs	r9, #2569	; 0xa09
   289e8:	bls	3c0c3c <ftello64@plt+0x3b9cf0>
   289ec:	addsvs	r6, r3, r3, asr r0
   289f0:	ldrsbvs	r6, [r3, -r3]
   289f4:	bl	20fa3c <ftello64@plt+0x208af0>
   289f8:			; <UNDEFINED> instruction: 0xf8540788
   289fc:			; <UNDEFINED> instruction: 0xf7dd0b04
   28a00:	adcsmi	lr, ip, #16, 22	; 0x4000
   28a04:			; <UNDEFINED> instruction: 0xe775d1f9
   28a08:			; <UNDEFINED> instruction: 0xf8d39b0c
   28a0c:	ldmdavs	r9, {ip, pc}^
   28a10:	tstls	pc, r8, asr #12
   28a14:	blx	14e4a66 <ftello64@plt+0x14ddb1a>
   28a18:	strmi	r9, [r2], pc, lsl #18
   28a1c:			; <UNDEFINED> instruction: 0xf0002800
   28a20:	blls	308cf4 <ftello64@plt+0x301da8>
   28a24:			; <UNDEFINED> instruction: 0xf0002b16
   28a28:	blcs	4c8ef4 <ftello64@plt+0x4c1fa8>
   28a2c:	msrhi	SPSR_s, r0
   28a30:	ldrbtmi	r4, [sl], #-2751	; 0xfffff541
   28a34:	tstcs	r0, ip, lsl #22
   28a38:	ldmvs	fp, {r3, r4, r7, fp, sp, lr}^
   28a3c:	strtmi	r9, [r8], -r1
   28a40:			; <UNDEFINED> instruction: 0x4653461e
   28a44:			; <UNDEFINED> instruction: 0xf7dd9600
   28a48:	strmi	lr, [r1], r4, ror #31
   28a4c:			; <UNDEFINED> instruction: 0xf7dd4650
   28a50:			; <UNDEFINED> instruction: 0xf1b9eae8
   28a54:			; <UNDEFINED> instruction: 0xf0400f00
   28a58:	stmdbls	lr, {r0, r1, r2, r3, r4, r7, pc}
   28a5c:			; <UNDEFINED> instruction: 0xf7de6828
   28a60:	stmdacs	r0, {r5, r7, fp, sp, lr, pc}
   28a64:	tsthi	pc, r0	; <UNPREDICTABLE>
   28a68:			; <UNDEFINED> instruction: 0xf7dd6828
   28a6c:	blls	2e3424 <ftello64@plt+0x2dc4d8>
   28a70:	vqrdmulh.s<illegal width 8>	d2, d0, d3
   28a74:	blls	388cd0 <ftello64@plt+0x381d84>
   28a78:	vqdmulh.s<illegal width 8>	d2, d0, d2
   28a7c:	andcs	r8, r0, #-2147483648	; 0x80000000
   28a80:	strtmi	r2, [r8], -r1, lsl #2
   28a84:	b	fe6e6a00 <ftello64@plt+0xfe6dfab4>
   28a88:	stmdacs	r0, {r0, r7, r9, sl, lr}
   28a8c:	svcge	0x0032f47f
   28a90:	stmdavs	r8!, {r2, r3, r9, sl, fp, ip, pc}
   28a94:	strge	lr, [r0], #-2518	; 0xfffff62a
   28a98:			; <UNDEFINED> instruction: 0x46224651
   28a9c:	b	fece6a18 <ftello64@plt+0xfecdfacc>
   28aa0:	ldmvs	r1!, {r1, r4, r5, r6, r7, fp, sp, lr}
   28aa4:			; <UNDEFINED> instruction: 0xf7dd6828
   28aa8:	stmdavs	r8!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   28aac:			; <UNDEFINED> instruction: 0xf7dd4649
   28ab0:			; <UNDEFINED> instruction: 0x9e09e9fa
   28ab4:	stmdavs	r8!, {r0, r1, r9, sl, lr}
   28ab8:	ldmdavs	sp, {r1, r3, r4, r7, fp, sp, lr}
   28abc:	ldmvs	fp, {r0, r3, r4, r6, fp, sp, lr}^
   28ac0:	adcsvs	r6, r5, #-939524096	; 0xc8000000
   28ac4:	rscsvs	r6, r1, #-872415231	; 0xcc000001
   28ac8:	ldmib	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28acc:			; <UNDEFINED> instruction: 0xf04f2c07
   28ad0:			; <UNDEFINED> instruction: 0x46330210
   28ad4:			; <UNDEFINED> instruction: 0xf1036272
   28ad8:	vcge.u8	d0, d0, d12
   28adc:			; <UNDEFINED> instruction: 0xf8c680da
   28ae0:			; <UNDEFINED> instruction: 0xf8c3901c
   28ae4:	str	r9, [r5, r4]
   28ae8:	tstcs	r0, ip, lsl #28
   28aec:	ldmvs	r3!, {r3, r5, r9, sl, lr}^
   28af0:	movwls	r6, #47282	; 0xb8b2
   28af4:	andls	r6, r2, #3342336	; 0x330000
   28af8:	stmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
   28afc:	bmi	fe375304 <ftello64@plt+0xfe36e3b8>
   28b00:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
   28b04:	svc	0x0084f7dd
   28b08:	str	r4, [r2, r1, lsl #13]!
   28b0c:	tstcs	r0, ip, lsl #28
   28b10:	ldmdbvs	r3!, {r3, r5, r9, sl, lr}^
   28b14:	movwls	r6, #47410	; 0xb932
   28b18:	movwls	r6, #63667	; 0xf8b3
   28b1c:	andls	r6, r4, #15925248	; 0xf30000
   28b20:	tstls	r1, #3276800	; 0x320000
   28b24:	movwls	r9, #15115	; 0x3b0b
   28b28:	movwls	r9, #11023	; 0x2b0f
   28b2c:	stmib	sp, {r0, r4, r8, r9, fp, ip, pc}^
   28b30:	bmi	fe071738 <ftello64@plt+0xfe06a7ec>
   28b34:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
   28b38:	svc	0x006af7dd
   28b3c:	str	r4, [r8, r1, lsl #13]
   28b40:	tstcs	r0, ip, lsl #28
   28b44:	ldmibvs	r2!, {r3, r5, r9, sl, lr}
   28b48:	ldmdbvs	r6!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   28b4c:	cfmadd32ls	mvax0, mvfx9, mvfx12, mvfx11
   28b50:	ldmdbvs	r6!, {r2, r4, r5, r7, r9, sl, lr}^
   28b54:			; <UNDEFINED> instruction: 0xf8dc9206
   28b58:	strls	r2, [pc], -r8
   28b5c:	movwls	r9, #24075	; 0x5e0b
   28b60:	ldrdcc	pc, [ip], -ip
   28b64:			; <UNDEFINED> instruction: 0xf8dc9604
   28b68:	movwls	r6, #4096	; 0x1000
   28b6c:	cfmadd32ls	mvax0, mvfx9, mvfx15, mvfx11
   28b70:	strcs	lr, [r2], -sp, asr #19
   28b74:	andls	r9, r0, #45056	; 0xb000
   28b78:			; <UNDEFINED> instruction: 0xf8dc4a70
   28b7c:	ldrbtmi	r3, [sl], #-4
   28b80:	svc	0x0046f7dd
   28b84:	strb	r4, [r4, -r1, lsl #13]!
   28b88:	ldc	7, cr15, [r8, #884]!	; 0x374
   28b8c:			; <UNDEFINED> instruction: 0xf43f2800
   28b90:	addlt	sl, r0, #100, 30	; 0x190
   28b94:	stmdbvs	r0, {r6, ip, sp, lr, pc}
   28b98:			; <UNDEFINED> instruction: 0xf7dd6828
   28b9c:			; <UNDEFINED> instruction: 0xe721e9d4
   28ba0:	streq	lr, [fp], #-2980	; 0xfffff45c
   28ba4:			; <UNDEFINED> instruction: 0xf5b61ce6
   28ba8:	eorle	r7, r3, #64, 30	; 0x100
   28bac:	ldrbmi	r4, [r9], -r2, lsr #12
   28bb0:	mvnscs	pc, #64, 4
   28bb4:			; <UNDEFINED> instruction: 0xf88d2099
   28bb8:			; <UNDEFINED> instruction: 0xf10d008c
   28bbc:			; <UNDEFINED> instruction: 0xf88d008f
   28bc0:	stcge	0, cr4, [r3, #-568]!	; 0xfffffdc8
   28bc4:			; <UNDEFINED> instruction: 0xf88d0a24
   28bc8:			; <UNDEFINED> instruction: 0xf7dd408d
   28bcc:	stmdbls	r9, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   28bd0:			; <UNDEFINED> instruction: 0x462a4633
   28bd4:	andcs	r3, r2, r8, lsr #2
   28bd8:	svc	0x0058f7dd
   28bdc:	andscs	r9, r4, #147456	; 0x24000
   28be0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28be4:	subvs	r4, sl, #11534336	; 0xb00000
   28be8:	svccs	0x0034f853
   28bec:	bicvs	r6, sl, fp, asr r8
   28bf0:	ldrbt	r6, [pc], fp, lsl #4
   28bf4:	mrscs	r2, R10_usr
   28bf8:			; <UNDEFINED> instruction: 0xf7dd4628
   28bfc:	strmi	lr, [r1], r0, ror #19
   28c00:			; <UNDEFINED> instruction: 0xf47f2800
   28c04:	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp, pc}
   28c08:	andcc	lr, r1, #3506176	; 0x358000
   28c0c:	svclt	0x00184293
   28c10:	ldrhle	r4, [lr], #-97	; 0xffffff9f
   28c14:	movwcc	r1, #6385	; 0x18f1
   28c18:	orrscs	r6, r9, #115	; 0x73
   28c1c:			; <UNDEFINED> instruction: 0xf8d9730b
   28c20:	addsmi	r3, r3, #4
   28c24:			; <UNDEFINED> instruction: 0x464ebf18
   28c28:	bl	29cd54 <ftello64@plt+0x295e08>
   28c2c:	movwcc	r0, #4355	; 0x1103
   28c30:	andcc	pc, r4, r9, asr #17
   28c34:	movwvc	r0, #47651	; 0xba23
   28c38:	addsmi	r6, r3, #7536640	; 0x730000
   28c3c:	shadd16mi	fp, r0, r8
   28c40:	bl	1dcd90 <ftello64@plt+0x1d5e44>
   28c44:	strtmi	r0, [r2], -r3, lsl #24
   28c48:	ldrbmi	r3, [r9], -r1, lsl #6
   28c4c:			; <UNDEFINED> instruction: 0xf88c6073
   28c50:			; <UNDEFINED> instruction: 0xf7dd400c
   28c54:	stmdavs	r8!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   28c58:			; <UNDEFINED> instruction: 0xf7dd2100
   28c5c:	vmlals.f16	s28, s18, s9	; <UNPREDICTABLE>
   28c60:	stmdavs	r8!, {r0, r1, r9, sl, lr}
   28c64:	ldmdavs	sp, {r1, r3, r4, fp, sp, lr}^
   28c68:			; <UNDEFINED> instruction: 0xf8d3689c
   28c6c:	adcsvs	ip, r2, #12
   28c70:	teqvs	r4, #1342177295	; 0x5000000f
   28c74:	eorsgt	pc, r4, r6, asr #17
   28c78:			; <UNDEFINED> instruction: 0x63b2691a
   28c7c:	stmia	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28c80:			; <UNDEFINED> instruction: 0xf04fe7ac
   28c84:			; <UNDEFINED> instruction: 0xf6c00954
   28c88:	ldrt	r0, [r3], -r0, lsl #18
   28c8c:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   28c90:	stccc	6, cr14, [r8], {208}	; 0xd0
   28c94:	bl	2cecc0 <ftello64@plt+0x2c7d74>
   28c98:			; <UNDEFINED> instruction: 0xf85a0204
   28c9c:	ldmdavs	r2, {r2, ip}^
   28ca0:	subsvs	r6, sl, r1, asr #3
   28ca4:	stmdami	r7!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
   28ca8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28cac:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   28cb0:			; <UNDEFINED> instruction: 0xf0044478
   28cb4:	stmdavs	r8!, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   28cb8:	stmdb	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28cbc:	andcs	lr, r0, #153092096	; 0x9200000
   28cc0:	ldrmi	r4, [r1], -r8, asr #12
   28cc4:	ldmib	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28cc8:			; <UNDEFINED> instruction: 0xf8d9682e
   28ccc:	ldmvs	r2!, {r2, ip, sp}
   28cd0:	strbmi	lr, [sl], -fp, lsr #15
   28cd4:	ldrtmi	r4, [r0], -r9, asr #12
   28cd8:	ldmib	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28cdc:	ldrdls	pc, [r0], -r5
   28ce0:			; <UNDEFINED> instruction: 0xf8d96873
   28ce4:	ldr	r2, [r5, r8]
   28ce8:	ldrtmi	r2, [r0], -r0, lsl #4
   28cec:			; <UNDEFINED> instruction: 0xf7dd4611
   28cf0:	ldmdavs	r3!, {r1, r3, r7, r8, fp, sp, lr, pc}^
   28cf4:	str	r6, [r4, r8, lsr #16]!
   28cf8:			; <UNDEFINED> instruction: 0xf0124648
   28cfc:	stmdacs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   28d00:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
   28d04:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   28d08:			; <UNDEFINED> instruction: 0xf7dde694
   28d0c:	svcls	0x000ee9e2
   28d10:	ldcl	7, cr15, [r4], #884	; 0x374
   28d14:	stmdacs	r0, {r0, r7, r9, sl, lr}
   28d18:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   28d1c:	stmdbeq	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   28d20:	svclt	0x0000e668
   28d24:	andeq	r0, r0, r4, ror #12
   28d28:	andeq	r6, r3, lr, lsl #2
   28d2c:	andeq	r6, r3, ip, lsr #32
   28d30:			; <UNDEFINED> instruction: 0x00020abe
   28d34:			; <UNDEFINED> instruction: 0x00020abe
   28d38:	andeq	r0, r2, r6, ror #20
   28d3c:	strdeq	r0, [r2], -r6
   28d40:	andeq	r0, r2, r2, lsl #17
   28d44:	andeq	r0, r2, ip, lsr #18
   28d48:	andeq	r0, r2, sl, lsr r8
   28d4c:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   28d50:			; <UNDEFINED> instruction: 0x6cc4b993
   28d54:			; <UNDEFINED> instruction: 0xb12c4605
   28d58:	stmdavs	r4!, {r5, r9, sl, lr}
   28d5c:	stmdb	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28d60:	mvnsle	r2, r0, lsl #24
   28d64:	ldrdmi	pc, [r8], r5
   28d68:	strtmi	fp, [r0], -ip, lsr #2
   28d6c:			; <UNDEFINED> instruction: 0xf7dd6824
   28d70:			; <UNDEFINED> instruction: 0x2c00e958
   28d74:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
   28d78:	vqdmulh.s<illegal width 8>	d20, d0, d4
   28d7c:	stmdbmi	r4, {r0, r1, r2, r3, r5, r6, r9, sp}
   28d80:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   28d84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   28d88:	stmia	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28d8c:	andeq	r0, r2, sl, lsr #17
   28d90:	andeq	r0, r2, r8, ror r8
   28d94:	muleq	r2, r2, r8
   28d98:	svcmi	0x00f0e92d
   28d9c:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   28da0:	ldrmi	r8, [r5], -r2, lsl #22
   28da4:	addscs	r4, r4, #144, 24	; 0x9000
   28da8:	addslt	r4, r1, ip, ror r4
   28dac:	ldrmi	r9, [r8], -r9
   28db0:	smlabbls	r8, lr, fp, r4
   28db4:	stmiapl	r3!, {r8, sp}^
   28db8:	movwls	r6, #63515	; 0xf81b
   28dbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28dc0:	ldcl	7, cr15, [lr, #-884]	; 0xfffffc8c
   28dc4:	movwcs	fp, #269	; 0x10d
   28dc8:	blls	280e7c <ftello64@plt+0x279f30>
   28dcc:	blcs	4d9e4 <ftello64@plt+0x46a98>
   28dd0:	bge	3dcecc <ftello64@plt+0x3d5f80>
   28dd4:			; <UNDEFINED> instruction: 0xf1069202
   28dd8:			; <UNDEFINED> instruction: 0xf10d0210
   28ddc:			; <UNDEFINED> instruction: 0xf10d0b34
   28de0:			; <UNDEFINED> instruction: 0xf10d0a2c
   28de4:			; <UNDEFINED> instruction: 0xf10d0820
   28de8:	vmla.f16	s0, s16, s9
   28dec:	smladcs	r1, r0, sl, r2
   28df0:	stcge	3, cr2, [ip], {-0}
   28df4:	strls	r9, [r6], #-771	; 0xfffffcfd
   28df8:	bls	cda14 <ftello64@plt+0xc6ac8>
   28dfc:			; <UNDEFINED> instruction: 0x4641465b
   28e00:	strls	r4, [r1], #-1608	; 0xfffff9b8
   28e04:	ldrbmi	r9, [r2], -r0, lsl #4
   28e08:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
   28e0c:			; <UNDEFINED> instruction: 0xf0402800
   28e10:	stmdbls	lr, {r1, r5, r7, pc}
   28e14:	stmdbcs	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, pc}
   28e18:	stmdbcs	r5, {r2, ip, lr, pc}
   28e1c:	adchi	pc, r0, r0, asr #32
   28e20:	eorsvs	r2, r3, r1, lsl #6
   28e24:	subsle	r2, r9, r0, lsl #26
   28e28:	stmdbcs	r2, {r1, r3, r5, fp, sp, lr}
   28e2c:	strmi	r9, [r2], #-2060	; 0xfffff7f4
   28e30:	eorle	r6, r3, sl, lsr #32
   28e34:	eorle	r2, r5, sp, lsl #18
   28e38:	bcs	70b68 <ftello64@plt+0x69c1c>
   28e3c:	stmdbcs	lr, {r1, r2, r3, r6, r8, fp, ip, lr, pc}
   28e40:	stmdbcs	r7, {r0, r1, r2, r3, r5, ip, lr, pc}
   28e44:	bls	29cf18 <ftello64@plt+0x295fcc>
   28e48:	bcs	32a50 <ftello64@plt+0x2bb04>
   28e4c:	strcs	sp, [r0], #-469	; 0xfffffe2b
   28e50:	blmi	19bb7f4 <ftello64@plt+0x19b48a8>
   28e54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28e58:	blls	402ec8 <ftello64@plt+0x3fbf7c>
   28e5c:			; <UNDEFINED> instruction: 0xf040405a
   28e60:	strtmi	r8, [r0], -r0, asr #1
   28e64:	ldc	0, cr11, [sp], #68	; 0x44
   28e68:	pop	{r1, r8, r9, fp, pc}
   28e6c:	svcne	0x004a8ff0
   28e70:	stmible	ip!, {r0, r9, fp, sp}^
   28e74:	bicsle	r2, r7, r0, lsl #26
   28e78:	bicsle	r2, fp, r2, lsl #18
   28e7c:	andcc	r6, r1, #15859712	; 0xf20000
   28e80:			; <UNDEFINED> instruction: 0xe7e060f2
   28e84:	andcc	r6, r1, #11665408	; 0xb20000
   28e88:	bcs	81158 <ftello64@plt+0x7a20c>
   28e8c:	stmdbls	sp, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
   28e90:	orreq	pc, r8, #-2147483647	; 0x80000001
   28e94:	movwls	r9, #14859	; 0x3a0b
   28e98:	bne	ff4cfab0 <ftello64@plt+0xff4c8b64>
   28e9c:	smlawtcs	r3, r6, r9, lr
   28ea0:	bls	3a2dec <ftello64@plt+0x39bea0>
   28ea4:	bls	315314 <ftello64@plt+0x30e3c8>
   28ea8:	bcs	906ef8 <ftello64@plt+0x8fffac>
   28eac:	ldmdavs	r2!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   28eb0:	rsbsvs	r3, r2, r1, lsl #4
   28eb4:	eorsle	r2, r2, r1, lsl #20
   28eb8:	andcs	r2, r1, ip, lsr r1
   28ebc:	ldcl	7, cr15, [sl], #884	; 0x374
   28ec0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   28ec4:			; <UNDEFINED> instruction: 0x4602d07e
   28ec8:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   28ecc:	ldc2	7, cr15, [sl], {255}	; 0xff
   28ed0:			; <UNDEFINED> instruction: 0xd12f2800
   28ed4:	strls	r9, [r5, -r5, lsl #22]
   28ed8:			; <UNDEFINED> instruction: 0xe7b4601f
   28edc:	bcs	464744 <ftello64@plt+0x45d7f8>
   28ee0:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   28ee4:	stc2	7, cr15, [lr], {255}	; 0xff
   28ee8:	stmdacs	r0, {r1, r9, sl, lr}
   28eec:	ldrtmi	sp, [r0], -fp, lsr #1
   28ef0:			; <UNDEFINED> instruction: 0xf7ff4614
   28ef4:	svcls	0x0006ff2b
   28ef8:	strbmi	r9, [r1], -r2, lsl #28
   28efc:	tstcs	ip, lr, lsr r0
   28f00:			; <UNDEFINED> instruction: 0xf7dd2001
   28f04:	stmdacs	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
   28f08:	blls	15d080 <ftello64@plt+0x156134>
   28f0c:	stmdbls	sp, {r0, r1, r3, r9, fp, ip, pc}
   28f10:	blls	efa60 <ftello64@plt+0xe8b14>
   28f14:	addvs	r6, r1, r2, asr #32
   28f18:	andsvs	r9, r8, r3
   28f1c:			; <UNDEFINED> instruction: 0xf106e793
   28f20:	stmdbls	sp, {r2, r3, r6, r8, r9, sl}
   28f24:	ldrtmi	r9, [sl], -fp, lsl #16
   28f28:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   28f2c:	orrlt	r4, r0, r2, lsl #12
   28f30:	and	r6, r5, r0, ror r8
   28f34:	ldrtmi	r9, [r8], -r7
   28f38:	ldmda	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28f3c:	bls	203104 <ftello64@plt+0x1fc1b8>
   28f40:	stmdacc	r1, {r0, r4, r7, r9, ip, sp, pc}
   28f44:	svclt	0x00182995
   28f48:	rsbsvs	r2, r0, r4, asr r9
   28f4c:	svcge	0x007bf43f
   28f50:	strls	lr, [r5, -sp, asr #15]
   28f54:			; <UNDEFINED> instruction: 0x4604e777
   28f58:			; <UNDEFINED> instruction: 0xf7ff4630
   28f5c:			; <UNDEFINED> instruction: 0xe777fef7
   28f60:	stmdavs	sl!, {r0, r2, r4, r5, r8, r9, ip, sp, pc}
   28f64:	stmdbls	ip, {r4, r5, r9, sl, lr}
   28f68:			; <UNDEFINED> instruction: 0xf6c02426
   28f6c:	strmi	r0, [sl], #-1024	; 0xfffffc00
   28f70:			; <UNDEFINED> instruction: 0xf7ff602a
   28f74:	svcls	0x0006feeb
   28f78:	strbmi	r9, [r1], -r2, lsl #28
   28f7c:	blcs	4fba8 <ftello64@plt+0x48c5c>
   28f80:	svcge	0x0066f43f
   28f84:			; <UNDEFINED> instruction: 0x4652465b
   28f88:	strls	r4, [r1, -r8, asr #12]
   28f8c:			; <UNDEFINED> instruction: 0xf7ff9600
   28f90:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   28f94:	svcge	0x005cf47f
   28f98:	blcc	18fbd8 <ftello64@plt+0x188c8c>
   28f9c:			; <UNDEFINED> instruction: 0xf67f2b01
   28fa0:	stccs	15, cr10, [r0, #-348]	; 0xfffffea4
   28fa4:	stmdavs	sl!, {r1, r3, r5, r6, r7, ip, lr, pc}
   28fa8:	strmi	r9, [r2], #-2060	; 0xfffff7f4
   28fac:	strb	r6, [r5, sl, lsr #32]!
   28fb0:	strtcs	r4, [r6], #-1584	; 0xfffff9d0
   28fb4:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   28fb8:	streq	pc, [r0], #-1728	; 0xfffff940
   28fbc:	strbmi	r9, [r1], -r6, lsl #30
   28fc0:	ldrb	r9, [fp, r2, lsl #28]
   28fc4:	bl	fe6e6f40 <ftello64@plt+0xfe6dfff4>
   28fc8:			; <UNDEFINED> instruction: 0xf43f2800
   28fcc:	addlt	sl, r4, #64, 30	; 0x100
   28fd0:			; <UNDEFINED> instruction: 0xf7ff4630
   28fd4:			; <UNDEFINED> instruction: 0xf044febb
   28fd8:	svcls	0x00066400
   28fdc:	cfmadd32ls	mvax2, mvfx4, mvfx2, mvfx1
   28fe0:			; <UNDEFINED> instruction: 0xf7dde7cc
   28fe4:	svclt	0x0000e876
   28fe8:	andeq	r5, r3, r0, lsl #23
   28fec:	andeq	r0, r0, r4, ror #12
   28ff0:	ldrdeq	r5, [r3], -r4
   28ff4:	mvnsmi	lr, #737280	; 0xb4000
   28ff8:	andsvs	r2, r4, r0, lsl #8
   28ffc:	mulsvs	ip, r0, r6
   29000:			; <UNDEFINED> instruction: 0x4605461f
   29004:	bl	ae6f80 <ftello64@plt+0xae0034>
   29008:			; <UNDEFINED> instruction: 0xf7dc3002
   2900c:	movwlt	lr, #36440	; 0x8e58
   29010:	strmi	r4, [r6], -r9, lsr #12
   29014:	stmda	sl!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29018:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   2901c:			; <UNDEFINED> instruction: 0x4602881b
   29020:	andshi	r4, r3, r8, lsr #12
   29024:	bl	6e6fa0 <ftello64@plt+0x6e0054>
   29028:			; <UNDEFINED> instruction: 0xf7dc3005
   2902c:	strmi	lr, [r1], r8, asr #28
   29030:	strtmi	fp, [r9], -r0, asr #3
   29034:	ldmda	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29038:			; <UNDEFINED> instruction: 0xf8c84a10
   2903c:	ldrbtmi	r6, [sl], #-0
   29040:	andls	pc, r0, r7, asr #17
   29044:	ldmdavs	r0, {r0, r1, r9, sl, lr}
   29048:	andsvs	r7, r8, r2, lsl r9
   2904c:			; <UNDEFINED> instruction: 0x4620711a
   29050:	mvnshi	lr, #12386304	; 0xbd0000
   29054:	bl	14e6fd0 <ftello64@plt+0x14e0084>
   29058:	stmdacs	r0, {r2, r9, sl, lr}
   2905c:			; <UNDEFINED> instruction: 0xf6c0d0f7
   29060:	ldrb	r0, [r4, r0, lsl #8]!
   29064:	bl	12e6fe0 <ftello64@plt+0x12e0094>
   29068:	tstlt	r8, r4, lsl #12
   2906c:	streq	pc, [r0], #-1728	; 0xfffff940
   29070:			; <UNDEFINED> instruction: 0xf7dc4630
   29074:	ubfx	lr, r6, #31, #11
   29078:			; <UNDEFINED> instruction: 0x000221ba
   2907c:	andeq	r0, r2, lr, lsl #12
   29080:	andcs	r4, r6, r8, lsl #18
   29084:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   29088:			; <UNDEFINED> instruction: 0xf7dd4c07
   2908c:	stmdbmi	r7, {r2, r3, r8, sl, fp, sp, lr, pc}
   29090:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   29094:			; <UNDEFINED> instruction: 0xf7dd4620
   29098:	strtmi	lr, [r0], -r8, asr #28
   2909c:			; <UNDEFINED> instruction: 0x4010e8bd
   290a0:	stmdalt	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   290a4:	andeq	r0, r2, lr, lsr #12
   290a8:	ldrdeq	r0, [r2], -r8
   290ac:	andeq	r0, r2, r2, asr #11
   290b0:	tstcs	r0, r1, lsl r8
   290b4:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   290b8:	ldmdb	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   290bc:	cmnlt	r8, r4, lsl #12
   290c0:			; <UNDEFINED> instruction: 0xf7dd4620
   290c4:	stmdbmi	sp, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   290c8:			; <UNDEFINED> instruction: 0x46044479
   290cc:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   290d0:	stmdb	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   290d4:	cmplt	r8, r3, lsl #12
   290d8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   290dc:			; <UNDEFINED> instruction: 0xf7dd200e
   290e0:			; <UNDEFINED> instruction: 0x4604ed34
   290e4:	mvnle	r2, r0, lsl #16
   290e8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   290ec:	ldrmi	r4, [ip], -r0, lsr #12
   290f0:	svc	0x0096f7dc
   290f4:	svclt	0x0000e7f0
   290f8:			; <UNDEFINED> instruction: 0x000205b2
   290fc:	andeq	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   29100:	muleq	r2, sl, r5
   29104:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
   29108:	strmi	r4, [r4], -r1, lsl #12
   2910c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   29110:	stmdb	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29114:	pop	{r5, r9, sl, lr}
   29118:			; <UNDEFINED> instruction: 0xf7dc4010
   2911c:			; <UNDEFINED> instruction: 0x4770bf7f
   29120:	andeq	r0, r2, sl, asr r5
   29124:	addlt	fp, r3, r0, lsr r5
   29128:			; <UNDEFINED> instruction: 0xf7ff9001
   2912c:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29130:	strmi	r2, [r4], -r5, lsl #4
   29134:			; <UNDEFINED> instruction: 0xf7dc2000
   29138:			; <UNDEFINED> instruction: 0x4605efb4
   2913c:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
   29140:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   29144:	stmdb	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29148:			; <UNDEFINED> instruction: 0xf7dc4620
   2914c:	strtmi	lr, [r8], -sl, ror #30
   29150:	ldclt	0, cr11, [r0, #-12]!
   29154:	andeq	r0, r2, r6, lsr #10
   29158:	ldrbmi	lr, [r0, sp, lsr #18]!
   2915c:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
   29160:	blmi	f1d2b4 <ftello64@plt+0xf16368>
   29164:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   29168:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   2916c:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
   29170:			; <UNDEFINED> instruction: 0xf104b1c4
   29174:	strtmi	r0, [r9], -r8
   29178:	mcr	7, 0, pc, cr10, cr12, {6}	; <UNPREDICTABLE>
   2917c:	mvnsle	r2, r0, lsl #16
   29180:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
   29184:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
   29188:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
   2918c:	ldrhle	r4, [sl, #34]!	; 0x22
   29190:			; <UNDEFINED> instruction: 0xf04f689f
   29194:	strbmi	r0, [r0], -r0, lsl #16
   29198:	svc	0x0042f7dc
   2919c:	ldrtmi	fp, [r8], -r7, asr #7
   291a0:			; <UNDEFINED> instruction: 0x87f0e8bd
   291a4:	andcs	r2, r5, r0, lsl #2
   291a8:	ldcl	7, cr15, [ip], #-884	; 0xfffffc8c
   291ac:			; <UNDEFINED> instruction: 0xf7ddb368
   291b0:			; <UNDEFINED> instruction: 0x4680ee7a
   291b4:	strtmi	fp, [r9], -r8, asr #6
   291b8:			; <UNDEFINED> instruction: 0xf7dd2005
   291bc:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
   291c0:			; <UNDEFINED> instruction: 0xf8dfd042
   291c4:			; <UNDEFINED> instruction: 0xf8dfa090
   291c8:	ldrbtmi	r9, [sl], #144	; 0x90
   291cc:			; <UNDEFINED> instruction: 0x465144f9
   291d0:			; <UNDEFINED> instruction: 0xf7dd4648
   291d4:	andcs	lr, r5, #10880	; 0x2a80
   291d8:	andcs	r4, r0, r1, lsr r6
   291dc:	svc	0x0060f7dc
   291e0:	strmi	r4, [r7], -r1, asr #12
   291e4:			; <UNDEFINED> instruction: 0xf7dd2005
   291e8:			; <UNDEFINED> instruction: 0x4651ec5e
   291ec:			; <UNDEFINED> instruction: 0xf7dd4648
   291f0:			; <UNDEFINED> instruction: 0xb1a4ed9c
   291f4:			; <UNDEFINED> instruction: 0xf7dc200c
   291f8:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   291fc:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   29200:	strvs	lr, [r1, -r0, asr #19]
   29204:	rsbvs	r6, r0, r3
   29208:	andcs	lr, r0, r5, asr #15
   2920c:	svc	0x0008f7dc
   29210:	andcs	r4, r5, #51380224	; 0x3100000
   29214:			; <UNDEFINED> instruction: 0x47f0e8bd
   29218:			; <UNDEFINED> instruction: 0xf7dc2000
   2921c:	qasxmi	fp, r8, pc	; <UNPREDICTABLE>
   29220:	b	76719c <ftello64@plt+0x760250>
   29224:			; <UNDEFINED> instruction: 0xf7dc300c
   29228:	strmi	lr, [r4], -sl, asr #26
   2922c:	adcsle	r2, r2, r0, lsl #16
   29230:	strtmi	r3, [r9], -r8
   29234:	stmda	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29238:	andcs	r4, r0, #8, 22	; 0x2000
   2923c:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
   29240:	andsvs	r6, ip, sl, lsl r8
   29244:	ldrb	r6, [r5, r2, lsr #32]
   29248:			; <UNDEFINED> instruction: 0xf7dc4640
   2924c:	ldrb	lr, [pc, sl, ror #29]
   29250:	strdeq	r6, [r3], -lr
   29254:	andeq	r0, r2, sl, lsl #9
   29258:	muleq	r2, ip, r4
   2925c:	andeq	r6, r3, r6, lsr #20
   29260:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   29264:	eorsle	r2, lr, r0, lsr ip
   29268:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   2926c:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   29270:	svclt	0x00882c09
   29274:	ldmdale	r3, {r8, r9, sl, sp}
   29278:			; <UNDEFINED> instruction: 0xf1a47844
   2927c:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   29280:			; <UNDEFINED> instruction: 0xf04f2700
   29284:	and	r0, r3, sl, lsl #28
   29288:	svcmi	0x0001f816
   2928c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   29290:	ldrtmi	fp, [r0], -sp, ror #5
   29294:	blx	3b46c2 <ftello64@plt+0x3ad776>
   29298:			; <UNDEFINED> instruction: 0xf1a4c707
   2929c:	ldmible	r3!, {r4, r5, sl, fp}^
   292a0:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   292a4:			; <UNDEFINED> instruction: 0xd127292e
   292a8:	mcrrne	8, 4, r7, r4, cr5
   292ac:	eorle	r2, r6, r0, lsr sp
   292b0:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   292b4:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   292b8:	andcs	fp, r0, r8, lsl #31
   292bc:	andcs	sp, r0, sl, lsl #16
   292c0:			; <UNDEFINED> instruction: 0xf814260a
   292c4:	blx	1c0ed2 <ftello64@plt+0x1b9f86>
   292c8:			; <UNDEFINED> instruction: 0xf1a51000
   292cc:	sbclt	r0, sp, #48, 2
   292d0:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   292d4:	stmdavc	r2!, {r4, sp, lr}
   292d8:	svclt	0x001c2a2e
   292dc:	andsvs	r2, sl, r0, lsl #4
   292e0:			; <UNDEFINED> instruction: 0x4620d013
   292e4:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   292e8:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   292ec:	cdpcs	2, 0, cr11, cr9, cr14, {7}
   292f0:			; <UNDEFINED> instruction: 0xf04fbf88
   292f4:	stmiale	r2, {sl, fp}^
   292f8:	strtmi	r2, [r0], -r0, lsl #8
   292fc:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   29300:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   29304:	strdcs	sp, [r0, -r8]
   29308:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2930c:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
   29310:			; <UNDEFINED> instruction: 0xf1a1d016
   29314:	sbcslt	r0, r1, #48, 4
   29318:	svclt	0x00842909
   2931c:	andcs	r4, r0, r4, lsl #12
   29320:	strmi	sp, [r4], -fp, lsl #16
   29324:	andcs	r2, r0, sl, lsl #10
   29328:	svcne	0x0001f814
   2932c:	andcs	pc, r0, r5, lsl #22
   29330:	eorseq	pc, r0, #1073741864	; 0x40000028
   29334:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   29338:			; <UNDEFINED> instruction: 0x6018d9f6
   2933c:	ldcllt	6, cr4, [r0, #128]!	; 0x80
   29340:	bcc	c475d0 <ftello64@plt+0xc40684>
   29344:	ldmible	r7, {r0, r3, r9, fp, sp}^
   29348:	strb	r2, [sl, r0, lsl #4]!
   2934c:			; <UNDEFINED> instruction: 0x4604b510
   29350:	strmi	fp, [r8], -r9, ror #2
   29354:	stcl	7, cr15, [ip], #880	; 0x370
   29358:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
   2935c:	pop	{r2, r3, r4, r8, ip, sp, pc}
   29360:			; <UNDEFINED> instruction: 0xf7dd4010
   29364:	pop	{r0, r1, r3, r4, r8, r9, fp, ip, sp, pc}
   29368:			; <UNDEFINED> instruction: 0xf7dd4010
   2936c:			; <UNDEFINED> instruction: 0xf7dcbd99
   29370:			; <UNDEFINED> instruction: 0xf7dced7a
   29374:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   29378:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
   2937c:	blmi	93bc10 <ftello64@plt+0x934cc4>
   29380:	push	{r1, r3, r4, r5, r6, sl, lr}
   29384:	ldrshtlt	r4, [r2], r0
   29388:			; <UNDEFINED> instruction: 0x460d58d3
   2938c:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   29390:			; <UNDEFINED> instruction: 0xf04f9331
   29394:			; <UNDEFINED> instruction: 0xf7dd0300
   29398:			; <UNDEFINED> instruction: 0xf855e962
   2939c:	movwls	r3, #11012	; 0x2b04
   293a0:	orrslt	r4, r3, r6, lsl #12
   293a4:	stcge	6, cr4, [r3], {24}
   293a8:	ldmdb	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   293ac:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   293b0:	and	r4, r4, r6, lsl #8
   293b4:	ldmdb	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   293b8:	strmi	r4, [r6], #-1440	; 0xfffffa60
   293bc:			; <UNDEFINED> instruction: 0xf855d01e
   293c0:			; <UNDEFINED> instruction: 0xf8440b04
   293c4:	stmdacs	r0, {r2, r8, r9, fp}
   293c8:	ldfnep	f5, [r0], #-976	; 0xfffffc30
   293cc:	ldcl	7, cr15, [r6], #-880	; 0xfffffc90
   293d0:	teqlt	r8, r5, lsl #12
   293d4:	ldrtmi	sl, [r9], -r2, lsl #24
   293d8:	mcr	7, 2, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   293dc:	blvc	167534 <ftello64@plt+0x1605e8>
   293e0:	mvnsle	r2, r0, lsl #30
   293e4:	blmi	2bbc18 <ftello64@plt+0x2b4ccc>
   293e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   293ec:	blls	c8345c <ftello64@plt+0xc7c510>
   293f0:	qaddle	r4, sl, r8
   293f4:	eorslt	r4, r2, r8, lsr #12
   293f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   293fc:	strcs	r2, [r0, #-22]	; 0xffffffea
   29400:	bl	ff26737c <ftello64@plt+0xff260430>
   29404:			; <UNDEFINED> instruction: 0xf7dce7ee
   29408:	svclt	0x0000ee64
   2940c:	andeq	r5, r3, r8, lsr #11
   29410:	andeq	r0, r0, r4, ror #12
   29414:	andeq	r5, r3, r0, asr #10
   29418:	svcmi	0x00f0e92d
   2941c:	bmi	fef7ae68 <ftello64@plt+0xfef73f1c>
   29420:	blmi	fef956bc <ftello64@plt+0xfef8e770>
   29424:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   29428:	strmi	r4, [lr], -r8, lsl #12
   2942c:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
   29430:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   29434:			; <UNDEFINED> instruction: 0xf04f9323
   29438:			; <UNDEFINED> instruction: 0xf7dd0300
   2943c:			; <UNDEFINED> instruction: 0xf859e910
   29440:	blmi	fedbc058 <ftello64@plt+0xfedb510c>
   29444:	movwls	r4, #1147	; 0x47b
   29448:	stccs	6, cr4, [r0], {131}	; 0x83
   2944c:	tsthi	sp, r0	; <UNPREDICTABLE>
   29450:			; <UNDEFINED> instruction: 0xf10b4620
   29454:			; <UNDEFINED> instruction: 0xf7dd0b02
   29458:			; <UNDEFINED> instruction: 0xf10de902
   2945c:	vstmdbge	r3!, {s0-s15}
   29460:	and	r4, r7, r3, lsl #9
   29464:	ldm	sl!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29468:			; <UNDEFINED> instruction: 0xf10045aa
   2946c:	strmi	r0, [r3], #1
   29470:	addshi	pc, ip, r0
   29474:	bleq	1675e0 <ftello64@plt+0x160694>
   29478:	bleq	1675a8 <ftello64@plt+0x16065c>
   2947c:	mvnsle	r2, r0, lsl #16
   29480:			; <UNDEFINED> instruction: 0xf10b7832
   29484:	bcs	1faa090 <ftello64@plt+0x1fa3144>
   29488:			; <UNDEFINED> instruction: 0xf04fbf1e
   2948c:	strcs	r0, [r1, #-2304]	; 0xfffff700
   29490:	suble	r4, fp, fp, asr #13
   29494:			; <UNDEFINED> instruction: 0xf1b84618
   29498:	eorsle	r0, lr, r0, lsl #30
   2949c:	bl	ff267414 <ftello64@plt+0xff2604c8>
   294a0:			; <UNDEFINED> instruction: 0xf1b94682
   294a4:			; <UNDEFINED> instruction: 0xf0000f00
   294a8:			; <UNDEFINED> instruction: 0x464980d5
   294ac:			; <UNDEFINED> instruction: 0xf7dc4650
   294b0:	ldmdbne	r1!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   294b4:	ldcl	7, cr15, [sl, #880]	; 0x370
   294b8:	ldrbmi	r4, [r8], -r5, lsl #12
   294bc:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   294c0:	stc	7, cr15, [lr, #880]!	; 0x370
   294c4:	bleq	65608 <ftello64@plt+0x5e6bc>
   294c8:	orrslt	r2, ip, pc, lsr #12
   294cc:	svceq	0x0000f1bb
   294d0:			; <UNDEFINED> instruction: 0xf89ad103
   294d4:	bcs	bf14dc <ftello64@plt+0xbea590>
   294d8:			; <UNDEFINED> instruction: 0x4628d05e
   294dc:			; <UNDEFINED> instruction: 0xf8004621
   294e0:			; <UNDEFINED> instruction: 0xf7dc6b01
   294e4:	strmi	lr, [r5], -r4, asr #27
   294e8:	blmi	167654 <ftello64@plt+0x160708>
   294ec:	bleq	a5920 <ftello64@plt+0x9e9d4>
   294f0:	mvnle	r2, r0, lsl #24
   294f4:	strle	r0, [r3, #-1979]	; 0xfffff845
   294f8:	mulcc	r0, sl, r8
   294fc:	cmple	lr, pc, lsr #22
   29500:	blmi	fe17bf24 <ftello64@plt+0xfe174fd8>
   29504:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29508:	blls	903578 <ftello64@plt+0x8fc62c>
   2950c:			; <UNDEFINED> instruction: 0xf040405a
   29510:	ldrbmi	r8, [r0], -ip, ror #1
   29514:	pop	{r0, r2, r5, ip, sp, pc}
   29518:			; <UNDEFINED> instruction: 0xf7dc8ff0
   2951c:	pkhtbmi	lr, r2, r0, asr #23
   29520:			; <UNDEFINED> instruction: 0xd1be2800
   29524:			; <UNDEFINED> instruction: 0xf7dc4658
   29528:			; <UNDEFINED> instruction: 0xe7e9ed7c
   2952c:	bcs	476fc <ftello64@plt+0x407b0>
   29530:	bcs	c19198 <ftello64@plt+0xc1224c>
   29534:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
   29538:			; <UNDEFINED> instruction: 0xf1b89301
   2953c:			; <UNDEFINED> instruction: 0xf0000f00
   29540:			; <UNDEFINED> instruction: 0xf7dd808f
   29544:	blls	a3e04 <ftello64@plt+0x9ceb8>
   29548:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
   2954c:	movwls	r4, #5712	; 0x1650
   29550:	stmia	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29554:	tstlt	r8, r1, lsl #22
   29558:	andvc	r2, r2, r0, lsl #4
   2955c:	movwls	r4, #5712	; 0x1650
   29560:	ldmda	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29564:			; <UNDEFINED> instruction: 0x46054651
   29568:			; <UNDEFINED> instruction: 0xf7ff4640
   2956c:	strcc	pc, [r1, #-3823]	; 0xfffff111
   29570:	ldrbmi	r4, [r0], -r3, lsl #13
   29574:	ldcl	7, cr15, [r4, #-880]	; 0xfffffc90
   29578:			; <UNDEFINED> instruction: 0xf1bb9b01
   2957c:			; <UNDEFINED> instruction: 0xf0000f00
   29580:	ldrbmi	r8, [r8], -r7, lsl #1
   29584:			; <UNDEFINED> instruction: 0xf7dd46d9
   29588:	blls	a3738 <ftello64@plt+0x9c7ec>
   2958c:	ldrmi	r4, [r8], -r3, lsl #8
   29590:	svceq	0x0000f1b8
   29594:	str	sp, [r1, r1, asr #1]
   29598:	mulcs	r1, sl, r8
   2959c:	orrsle	r2, ip, r0, lsl #20
   295a0:	strtmi	r4, [r1], -r8, lsr #12
   295a4:	stcl	7, cr15, [r2, #-880]!	; 0xfffffc90
   295a8:	ldr	r4, [sp, r5, lsl #12]
   295ac:	svceq	0x0000f1b8
   295b0:	addshi	pc, r3, r0, asr #32
   295b4:			; <UNDEFINED> instruction: 0x46c22016
   295b8:	b	ffb67534 <ftello64@plt+0xffb605e8>
   295bc:			; <UNDEFINED> instruction: 0xf006e7a0
   295c0:	strmi	pc, [r4], -r7, ror #28
   295c4:	rsbsle	r2, r6, r0, lsl #16
   295c8:	stmda	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   295cc:	ldrbmi	r4, [r0], -r5, lsl #12
   295d0:	stmda	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   295d4:	andcc	r4, r2, r8, lsr #8
   295d8:	svceq	0x0000f1b8
   295dc:			; <UNDEFINED> instruction: 0xf7dcd048
   295e0:	strmi	lr, [r5], -r8, lsr #22
   295e4:	blcs	c07678 <ftello64@plt+0xc0072c>
   295e8:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
   295ec:	subsle	r2, r2, r0, lsl #20
   295f0:	strtmi	r4, [r8], -r1, lsr #12
   295f4:	ldc	7, cr15, [sl, #-880]!	; 0xfffffc90
   295f8:	ldrbmi	r2, [r1], -pc, lsr #6
   295fc:	blcc	a7604 <ftello64@plt+0xa06b8>
   29600:	mrc	7, 3, APSR_nzcv, cr12, cr12, {6}
   29604:			; <UNDEFINED> instruction: 0xf7dc4620
   29608:	ldrbmi	lr, [r0], -ip, lsl #26
   2960c:	stc	7, cr15, [r8, #-880]	; 0xfffffc90
   29610:			; <UNDEFINED> instruction: 0xf7dd4628
   29614:	stmdacs	r2, {r2, r5, fp, sp, lr, pc}
   29618:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
   2961c:	stclpl	8, cr1, [fp], #936	; 0x3a8
   29620:	eorsle	r2, pc, pc, lsr #22
   29624:	strb	r4, [fp, -sl, lsr #13]!
   29628:			; <UNDEFINED> instruction: 0xf04f483e
   2962c:	movwls	r0, #6912	; 0x1b00
   29630:			; <UNDEFINED> instruction: 0xf7dc4478
   29634:	blls	a51dc <ftello64@plt+0x9e290>
   29638:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2963c:			; <UNDEFINED> instruction: 0xf899d043
   29640:	teqlt	r2, #0
   29644:	movwls	r4, #5704	; 0x1648
   29648:	stmda	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2964c:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
   29650:	ldr	r4, [pc, -r3, lsl #8]
   29654:			; <UNDEFINED> instruction: 0x46504631
   29658:	stc	7, cr15, [r8, #-880]	; 0xfffffc90
   2965c:	str	r4, [ip, -r5, lsl #12]!
   29660:	stc	7, cr15, [r0], #-884	; 0xfffffc8c
   29664:	strmi	r9, [r2], r1, lsl #22
   29668:			; <UNDEFINED> instruction: 0xf47f2800
   2966c:	strb	sl, [r7, -lr, ror #30]
   29670:	bl	9675e8 <ftello64@plt+0x96069c>
   29674:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29678:			; <UNDEFINED> instruction: 0x4620d1b4
   2967c:	ldcl	7, cr15, [r0], {220}	; 0xdc
   29680:			; <UNDEFINED> instruction: 0xf7dc4650
   29684:	strbmi	lr, [r2], lr, asr #25
   29688:			; <UNDEFINED> instruction: 0xf100e73a
   2968c:	ldrbt	r0, [r7], r1, lsl #22
   29690:	strcs	r4, [r1, #-1753]	; 0xfffff927
   29694:			; <UNDEFINED> instruction: 0x4628e6fe
   29698:			; <UNDEFINED> instruction: 0xf8004651
   2969c:			; <UNDEFINED> instruction: 0xf7dc3b01
   296a0:	str	lr, [pc, lr, lsr #28]!
   296a4:	strtmi	r4, [sl], r8, lsr #8
   296a8:	stccc	8, cr15, [r1], {16}
   296ac:	svclt	0x00042b2e
   296b0:	andsvc	r2, r3, r0, lsl #6
   296b4:			; <UNDEFINED> instruction: 0xf1b8e724
   296b8:	tstle	r8, r0, lsl #30
   296bc:			; <UNDEFINED> instruction: 0x46c24650
   296c0:	stc	7, cr15, [lr], #880	; 0x370
   296c4:			; <UNDEFINED> instruction: 0x4601e71c
   296c8:			; <UNDEFINED> instruction: 0xf7ff4640
   296cc:	blls	a8fd0 <ftello64@plt+0xa2084>
   296d0:	strmi	r4, [r1], r3, lsl #13
   296d4:	sbcsle	r2, ip, r0, lsl #16
   296d8:	bmi	5235a4 <ftello64@plt+0x51c658>
   296dc:	bicsvc	pc, r8, pc, asr #8
   296e0:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   296e4:			; <UNDEFINED> instruction: 0xf0044478
   296e8:	pld	[ip, r7	; <illegal shifter operand>]
   296ec:	bls	64abc <ftello64@plt+0x5db70>
   296f0:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
   296f4:			; <UNDEFINED> instruction: 0xf7dd681c
   296f8:	stmdavs	r0, {r1, r4, r5, r6, fp, sp, lr, pc}
   296fc:	mcr	7, 6, pc, cr0, cr12, {6}	; <UNPREDICTABLE>
   29700:	tstcs	r1, ip, lsl #20
   29704:			; <UNDEFINED> instruction: 0x4603447a
   29708:			; <UNDEFINED> instruction: 0xf7dd4620
   2970c:	andcs	lr, r2, r2, asr #18
   29710:	svc	0x0054f7dc
   29714:	andeq	r5, r3, r2, lsl #10
   29718:	andeq	r0, r0, r4, ror #12
   2971c:	andeq	r5, r3, r4, ror #9
   29720:	andeq	r5, r3, r4, lsr #8
   29724:	andeq	r0, r2, ip, asr r0
   29728:	andeq	r0, r2, lr, lsr r0
   2972c:	andeq	pc, r1, ip, lsl #31
   29730:	andeq	r0, r0, r4, ror r6
   29734:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   29738:	svcmi	0x00f0e92d
   2973c:	stmdavc	r3, {r1, r2, r9, sl, lr}
   29740:	strmi	fp, [sl], r3, lsl #1
   29744:	blcs	3afa8 <ftello64@plt+0x3405c>
   29748:	addshi	pc, fp, r0
   2974c:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
   29750:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   29754:	and	r4, r5, r9, lsl r6
   29758:	bl	236b64 <ftello64@plt+0x22fc18>
   2975c:			; <UNDEFINED> instruction: 0xf8140004
   29760:	biclt	r1, r9, r1, lsl #30
   29764:	svclt	0x00182925
   29768:	svclt	0x000c293a
   2976c:	movwcs	r2, #769	; 0x301
   29770:	svclt	0x0008290a
   29774:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   29778:	mvnle	r2, r0, lsl #22
   2977c:			; <UNDEFINED> instruction: 0xf1ba4650
   29780:	rscle	r0, sl, r0, lsl #30
   29784:	svc	0x00a6f7dc
   29788:	mvnle	r2, r0, lsl #16
   2978c:	andeq	lr, r4, r8, lsl #22
   29790:	svcne	0x0001f814
   29794:	mvnle	r2, r0, lsl #18
   29798:	subeq	lr, r5, r0, lsl #22
   2979c:	svccs	0x00003001
   297a0:			; <UNDEFINED> instruction: 0xf7dcd065
   297a4:	ldmdavc	r1!, {r1, r2, r6, r9, fp, sp, lr, pc}
   297a8:	stmdbcs	r0, {r0, r2, r9, sl, lr}
   297ac:	strcs	sp, [r0], #-103	; 0xffffff99
   297b0:	bleq	9a58f4 <ftello64@plt+0x99e9a8>
   297b4:	eorscs	r2, r3, #-2080374783	; 0x84000001
   297b8:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
   297bc:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
   297c0:			; <UNDEFINED> instruction: 0xf1bad047
   297c4:	suble	r0, lr, r0, lsl #30
   297c8:	tstls	r1, r0, asr r6
   297cc:	svc	0x0082f7dc
   297d0:	cmncs	r1, #16384	; 0x4000
   297d4:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
   297d8:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
   297dc:	svclt	0x0094299f
   297e0:	subscc	r3, r7, r0, lsr r0
   297e4:	andlt	pc, r0, r9, lsl #17
   297e8:	tsteq	pc, r1	; <UNPREDICTABLE>
   297ec:	stcne	0, cr7, [r0], #224	; 0xe0
   297f0:	stmdbcs	r9, {r0, r1, sl, ip, sp}
   297f4:	streq	lr, [r4, -r5, lsl #22]
   297f8:	teqcc	r0, r4	; <illegal shifter operand>
   297fc:	strtpl	r3, [r9], #-343	; 0xfffffea9
   29800:	svcne	0x0001f816
   29804:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
   29808:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   2980c:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
   29810:	streq	lr, [r8, -r5, lsl #22]
   29814:	stfned	f5, [r1], #836	; 0x344
   29818:	andlt	pc, r4, r5, lsl #16
   2981c:	andcs	pc, r8, r5, lsl #16
   29820:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
   29824:			; <UNDEFINED> instruction: 0xf816192f
   29828:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   2982c:	movwcs	sp, #491	; 0x1eb
   29830:			; <UNDEFINED> instruction: 0x4628703b
   29834:	pop	{r0, r1, ip, sp, pc}
   29838:	stcne	15, cr8, [r0], #960	; 0x3c0
   2983c:			; <UNDEFINED> instruction: 0xf8893403
   29840:			; <UNDEFINED> instruction: 0xf04f1000
   29844:	eorsvc	r0, r9, r2, lsr r1
   29848:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
   2984c:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
   29850:	stcne	7, cr14, [r1], #856	; 0x358
   29854:			; <UNDEFINED> instruction: 0xf8893403
   29858:			; <UNDEFINED> instruction: 0xf04fb000
   2985c:	eorsvc	r0, r8, r0, lsr r0
   29860:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
   29864:	strbmi	lr, [r4], -ip, asr #15
   29868:	andne	pc, r0, r9, lsl #17
   2986c:			; <UNDEFINED> instruction: 0xf7dce7c8
   29870:	strmi	lr, [r5], -r6, lsr #20
   29874:	sbcsle	r2, ip, r0, lsl #16
   29878:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
   2987c:			; <UNDEFINED> instruction: 0x462fd197
   29880:	ldrdcs	lr, [r1], -r5
   29884:	svclt	0x0000e78b
   29888:	cmnlt	fp, r3, lsl #16
   2988c:			; <UNDEFINED> instruction: 0xf0032200
   29890:	blcs	fe02a798 <ftello64@plt+0xfe02384c>
   29894:	andcc	fp, r1, #24, 30	; 0x60
   29898:	andle	r1, r1, fp, asr #24
   2989c:	andle	r3, r3, r1, lsl #18
   298a0:	svccc	0x0001f810
   298a4:	mvnsle	r2, r0, lsl #22
   298a8:			; <UNDEFINED> instruction: 0x47704610
   298ac:			; <UNDEFINED> instruction: 0xe7fb461a
   298b0:	strmi	fp, [r2], #-794	; 0xfffffce6
   298b4:	ldrbtlt	r1, [r0], #3651	; 0xe43
   298b8:	mcrne	14, 2, r1, cr13, cr6, {2}
   298bc:	svcmi	0x0001f813
   298c0:	svcne	0x0001f815
   298c4:	stfeqp	f7, [r1], #-656	; 0xfffffd70
   298c8:			; <UNDEFINED> instruction: 0xf1a1428c
   298cc:	strtmi	r0, [r2], -r1, ror #14
   298d0:	andle	r4, sl, r8, lsl #12
   298d4:	svceq	0x0019f1bc
   298d8:			; <UNDEFINED> instruction: 0xf024bf98
   298dc:	svccs	0x00190220
   298e0:			; <UNDEFINED> instruction: 0xf021bf98
   298e4:	addsmi	r0, r0, #32
   298e8:	adcsmi	sp, r3, #4, 2
   298ec:	andcs	sp, r0, r6, ror #3
   298f0:			; <UNDEFINED> instruction: 0x4770bcf0
   298f4:	vldmialt	r0!, {s3-s18}
   298f8:			; <UNDEFINED> instruction: 0x46104770
   298fc:	svclt	0x00004770
   29900:	addlt	fp, r3, r0, lsr r5
   29904:	strmi	r4, [r8], -r4, lsl #12
   29908:			; <UNDEFINED> instruction: 0xf7dc9101
   2990c:	stmdbls	r1, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   29910:	strmi	r4, [r2], -r5, lsl #12
   29914:			; <UNDEFINED> instruction: 0xf7dd4620
   29918:	ldmiblt	r0!, {r1, r4, r7, r9, fp, sp, lr, pc}^
   2991c:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
   29920:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
   29924:	svceq	0x00dff012
   29928:			; <UNDEFINED> instruction: 0xf383fab3
   2992c:	tstcs	r1, r8, lsl #30
   29930:	cmpne	r3, #323584	; 0x4f000
   29934:	sadd16mi	fp, r9, r8
   29938:	bcs	855ec4 <ftello64@plt+0x84ef78>
   2993c:			; <UNDEFINED> instruction: 0xf043bf08
   29940:			; <UNDEFINED> instruction: 0xb12b0301
   29944:	svccc	0x0001f810
   29948:	svclt	0x00182b09
   2994c:	rscsle	r2, r9, r0, lsr #22
   29950:	ldclt	0, cr11, [r0, #-12]!
   29954:	andlt	r4, r3, r8, lsl #12
   29958:	andcs	fp, r0, r0, lsr sp
   2995c:	ldclt	0, cr11, [r0, #-12]!
   29960:	svcmi	0x00f8e92d
   29964:			; <UNDEFINED> instruction: 0xb1a1460e
   29968:	pkhbtmi	r4, r0, r1, lsl #13
   2996c:	ldcl	7, cr15, [ip, #880]	; 0x370
   29970:			; <UNDEFINED> instruction: 0xf81e46ce
   29974:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
   29978:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2997c:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
   29980:	blcc	a79dc <ftello64@plt+0xa0a90>
   29984:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   29988:	mulle	r5, fp, r5
   2998c:	strtmi	fp, [r8], lr, lsl #2
   29990:			; <UNDEFINED> instruction: 0x4630e7f4
   29994:	svchi	0x00f8e8bd
   29998:	mulne	r1, r9, r8
   2999c:			; <UNDEFINED> instruction: 0xb1a64673
   299a0:	beq	1e45e0 <ftello64@plt+0x1dd694>
   299a4:	and	r4, r3, r7, asr #12
   299a8:	svcne	0x0001f813
   299ac:	andle	r4, r7, r3, asr r5
   299b0:	svcgt	0x0001f817
   299b4:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   299b8:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   299bc:	rscsle	r4, r3, r2, lsl #5
   299c0:	mvnle	r2, r0, lsl #18
   299c4:	pop	{r6, r9, sl, lr}
   299c8:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   299cc:	strbmi	fp, [r0], -ip, lsl #30
   299d0:	ldmfd	sp!, {sp}
   299d4:	svclt	0x00008ff8
   299d8:	suble	r2, r8, r0, lsl #18
   299dc:	svcmi	0x00f0e92d
   299e0:			; <UNDEFINED> instruction: 0xf81b4693
   299e4:	addlt	sl, r3, r1, lsl #22
   299e8:			; <UNDEFINED> instruction: 0xf1aa1843
   299ec:	movwls	r0, #5217	; 0x1461
   299f0:	nopeq	{42}	; 0x2a
   299f4:	svclt	0x00982c19
   299f8:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
   299fc:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
   29a00:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
   29a04:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
   29a08:			; <UNDEFINED> instruction: 0xf024bf98
   29a0c:	strmi	r0, [r2, #1056]!	; 0x420
   29a10:	tstlt	r9, #2
   29a14:	ldrb	r4, [r0, r0, asr #12]!
   29a18:	ldrbmi	r9, [lr], -r1, lsl #24
   29a1c:	addsmi	r7, ip, #5570560	; 0x550000
   29a20:	bl	31daa8 <ftello64@plt+0x316b5c>
   29a24:	and	r0, r3, r1, lsl #18
   29a28:	svcpl	0x0001f816
   29a2c:	andsle	r4, r2, lr, asr #10
   29a30:			; <UNDEFINED> instruction: 0xf1a5781c
   29a34:	strtmi	r0, [pc], -r1, ror #24
   29a38:			; <UNDEFINED> instruction: 0xf1a43301
   29a3c:			; <UNDEFINED> instruction: 0xf1be0e61
   29a40:	svclt	0x00980f19
   29a44:	strteq	pc, [r0], #-36	; 0xffffffdc
   29a48:	svceq	0x0019f1bc
   29a4c:			; <UNDEFINED> instruction: 0xf025bf98
   29a50:	adcmi	r0, r7, #32, 14	; 0x800000
   29a54:	tstlt	r5, r8, ror #1
   29a58:	strb	r4, [lr, r0, asr #12]
   29a5c:	andlt	r2, r3, r0
   29a60:	svchi	0x00f0e8bd
   29a64:	rscsle	r2, sl, r0, lsl #26
   29a68:	bicsle	r2, r3, r0, lsl #18
   29a6c:	strdcs	lr, [r0], -r6
   29a70:	svclt	0x00004770
   29a74:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
   29a78:	orrslt	fp, r0, r2, lsl #1
   29a7c:	andsle	r3, r8, r1, lsl #20
   29a80:	stmne	r4, {r0, r8, fp, ip, sp}
   29a84:	and	r4, r3, r3, lsl #12
   29a88:	blcs	a7a9c <ftello64@plt+0xa0b50>
   29a8c:	andle	r4, r3, r3, lsr #5
   29a90:	svccs	0x0001f811
   29a94:	mvnsle	r2, r0, lsl #20
   29a98:	andsvc	r2, sl, r0, lsl #4
   29a9c:	ldclt	0, cr11, [r0, #-8]
   29aa0:			; <UNDEFINED> instruction: 0x46104770
   29aa4:	andls	r9, r0, #1073741824	; 0x40000000
   29aa8:	stmia	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29aac:	ldrdcs	lr, [r0, -sp]
   29ab0:	strmi	lr, [r3], -r4, ror #15
   29ab4:	svclt	0x0000e7f0
   29ab8:			; <UNDEFINED> instruction: 0x4605b570
   29abc:			; <UNDEFINED> instruction: 0xb3247804
   29ac0:	stcl	7, cr15, [r4, #-880]!	; 0xfffffc90
   29ac4:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
   29ac8:			; <UNDEFINED> instruction: 0xf812e002
   29acc:	mvnslt	r4, r1, lsl #30
   29ad0:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
   29ad4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   29ad8:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   29adc:	eorvc	r4, r9, ip, lsr #12
   29ae0:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
   29ae4:			; <UNDEFINED> instruction: 0xf8316801
   29ae8:			; <UNDEFINED> instruction: 0xf4111016
   29aec:	svclt	0x00085100
   29af0:	andle	r4, r2, fp, lsl #12
   29af4:	svclt	0x00082b00
   29af8:			; <UNDEFINED> instruction: 0xf8124623
   29afc:			; <UNDEFINED> instruction: 0xf8041f01
   29b00:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   29b04:	smlattlt	r3, sp, r1, sp
   29b08:			; <UNDEFINED> instruction: 0x46287019
   29b0c:			; <UNDEFINED> instruction: 0x4628bd70
   29b10:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
   29b14:			; <UNDEFINED> instruction: 0x4606b570
   29b18:			; <UNDEFINED> instruction: 0xb1a47804
   29b1c:	ldc	7, cr15, [r6, #-880]!	; 0xfffffc90
   29b20:	tstcs	r0, r2, lsr r6
   29b24:			; <UNDEFINED> instruction: 0xf8356805
   29b28:			; <UNDEFINED> instruction: 0xf4133014
   29b2c:	svclt	0x00085300
   29b30:	andle	r4, r2, r9, lsl r6
   29b34:	svclt	0x00082900
   29b38:			; <UNDEFINED> instruction: 0xf8124611
   29b3c:	stccs	15, cr4, [r0], {1}
   29b40:	strdlt	sp, [r1, -r1]
   29b44:	ldrtmi	r7, [r0], -ip
   29b48:	svclt	0x0000bd70
   29b4c:	ldrbmi	lr, [r0, sp, lsr #18]!
   29b50:	mvnlt	r4, r8, lsl #13
   29b54:	strmi	r1, [r1], r7, asr #16
   29b58:			; <UNDEFINED> instruction: 0x46044616
   29b5c:	and	r2, r4, r0, lsl #10
   29b60:	svclt	0x00082d00
   29b64:	adcsmi	r4, ip, #89128960	; 0x5500000
   29b68:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   29b6c:			; <UNDEFINED> instruction: 0x46a24630
   29b70:			; <UNDEFINED> instruction: 0xf7dc3401
   29b74:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   29b78:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
   29b7c:	mvnsle	r4, r5, lsl #12
   29b80:	movwcs	fp, #301	; 0x12d
   29b84:	andeq	lr, r9, r5, lsr #23
   29b88:	pop	{r0, r1, r3, r5, ip, sp, lr}
   29b8c:			; <UNDEFINED> instruction: 0x464087f0
   29b90:			; <UNDEFINED> instruction: 0x87f0e8bd
   29b94:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   29b98:	svclt	0x00d8f7ff
   29b9c:	andeq	pc, r1, sl, lsl fp	; <UNPREDICTABLE>
   29ba0:	ldrbmi	lr, [r0, sp, lsr #18]!
   29ba4:	mvnslt	r4, r8, lsl #13
   29ba8:	strmi	r1, [r1], r7, asr #16
   29bac:			; <UNDEFINED> instruction: 0x46044616
   29bb0:	beq	65cf4 <ftello64@plt+0x5eda8>
   29bb4:			; <UNDEFINED> instruction: 0xf1bae005
   29bb8:	svclt	0x00080f00
   29bbc:	adcsmi	r4, ip, #178257920	; 0xaa00000
   29bc0:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   29bc4:			; <UNDEFINED> instruction: 0x46254630
   29bc8:			; <UNDEFINED> instruction: 0xf7dc3401
   29bcc:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
   29bd0:	adcsmi	sp, ip, #1073741884	; 0x4000003c
   29bd4:	mvnsle	r4, r2, lsl #13
   29bd8:	andeq	lr, r9, sl, lsr #23
   29bdc:	svceq	0x0000f1ba
   29be0:	pop	{r0, ip, lr, pc}
   29be4:			; <UNDEFINED> instruction: 0x464087f0
   29be8:			; <UNDEFINED> instruction: 0x87f0e8bd
   29bec:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   29bf0:	svclt	0x00d6f7ff
   29bf4:	andeq	pc, r1, r2, asr #21
   29bf8:			; <UNDEFINED> instruction: 0x212fb510
   29bfc:			; <UNDEFINED> instruction: 0xf7dc4604
   29c00:			; <UNDEFINED> instruction: 0xb120ef90
   29c04:			; <UNDEFINED> instruction: 0x4010e8bd
   29c08:			; <UNDEFINED> instruction: 0xf7dc3001
   29c0c:	strtmi	fp, [r0], -r7, asr #29
   29c10:			; <UNDEFINED> instruction: 0x4010e8bd
   29c14:	mcrlt	7, 6, pc, cr2, cr12, {6}	; <UNPREDICTABLE>
   29c18:			; <UNDEFINED> instruction: 0x212fb538
   29c1c:			; <UNDEFINED> instruction: 0xf7dc4605
   29c20:	cmnlt	r0, r0, lsl #31
   29c24:			; <UNDEFINED> instruction: 0x1c601b44
   29c28:	stmda	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29c2c:	strtmi	r4, [r2], -r9, lsr #12
   29c30:			; <UNDEFINED> instruction: 0xf7dc4605
   29c34:	movwcs	lr, #3654	; 0xe46
   29c38:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
   29c3c:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   29c40:	ldrhtmi	lr, [r8], -sp
   29c44:			; <UNDEFINED> instruction: 0xf7dc4478
   29c48:	svclt	0x0000bea9
   29c4c:	andeq	r0, r2, r0, asr #1
   29c50:	andcs	fp, r1, pc, lsl #8
   29c54:	addlt	fp, r3, r0, lsl #10
   29c58:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   29c5c:	blmi	414474 <ftello64@plt+0x40d528>
   29c60:			; <UNDEFINED> instruction: 0xf85244fc
   29c64:			; <UNDEFINED> instruction: 0xf85c1b04
   29c68:	ldmdavs	fp, {r0, r1, ip, sp}
   29c6c:			; <UNDEFINED> instruction: 0xf04f9301
   29c70:	andls	r0, r0, #0, 6
   29c74:	blx	ff467c7a <ftello64@plt+0xff460d2e>
   29c78:	blmi	23c4a4 <ftello64@plt+0x235558>
   29c7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29c80:	blls	83cf0 <ftello64@plt+0x7cda4>
   29c84:	qaddle	r4, sl, r4
   29c88:			; <UNDEFINED> instruction: 0xf85db003
   29c8c:	andlt	lr, r4, r4, lsl #22
   29c90:			; <UNDEFINED> instruction: 0xf7dc4770
   29c94:	svclt	0x0000ea1e
   29c98:	andeq	r4, r3, r8, asr #25
   29c9c:	andeq	r0, r0, r4, ror #12
   29ca0:	andeq	r4, r3, ip, lsr #25
   29ca4:	andcs	fp, r0, pc, lsl #8
   29ca8:	addlt	fp, r3, r0, lsl #10
   29cac:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   29cb0:	blmi	4144c8 <ftello64@plt+0x40d57c>
   29cb4:			; <UNDEFINED> instruction: 0xf85244fc
   29cb8:			; <UNDEFINED> instruction: 0xf85c1b04
   29cbc:	ldmdavs	fp, {r0, r1, ip, sp}
   29cc0:			; <UNDEFINED> instruction: 0xf04f9301
   29cc4:	andls	r0, r0, #0, 6
   29cc8:	blx	fe9e7cce <ftello64@plt+0xfe9e0d82>
   29ccc:	blmi	23c4f8 <ftello64@plt+0x2355ac>
   29cd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29cd4:	blls	83d44 <ftello64@plt+0x7cdf8>
   29cd8:	qaddle	r4, sl, r4
   29cdc:			; <UNDEFINED> instruction: 0xf85db003
   29ce0:	andlt	lr, r4, r4, lsl #22
   29ce4:			; <UNDEFINED> instruction: 0xf7dc4770
   29ce8:	svclt	0x0000e9f4
   29cec:	andeq	r4, r3, r4, ror ip
   29cf0:	andeq	r0, r0, r4, ror #12
   29cf4:	andeq	r4, r3, r8, asr ip
   29cf8:	andcs	fp, r3, pc, lsl #8
   29cfc:	addlt	fp, r3, r0, lsl #10
   29d00:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   29d04:	blmi	41451c <ftello64@plt+0x40d5d0>
   29d08:			; <UNDEFINED> instruction: 0xf85244fc
   29d0c:			; <UNDEFINED> instruction: 0xf85c1b04
   29d10:	ldmdavs	fp, {r0, r1, ip, sp}
   29d14:			; <UNDEFINED> instruction: 0xf04f9301
   29d18:	andls	r0, r0, #0, 6
   29d1c:	blx	1f67d22 <ftello64@plt+0x1f60dd6>
   29d20:	blmi	23c54c <ftello64@plt+0x235600>
   29d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29d28:	blls	83d98 <ftello64@plt+0x7ce4c>
   29d2c:	qaddle	r4, sl, r4
   29d30:			; <UNDEFINED> instruction: 0xf85db003
   29d34:	andlt	lr, r4, r4, lsl #22
   29d38:			; <UNDEFINED> instruction: 0xf7dc4770
   29d3c:	svclt	0x0000e9ca
   29d40:	andeq	r4, r3, r0, lsr #24
   29d44:	andeq	r0, r0, r4, ror #12
   29d48:	andeq	r4, r3, r4, lsl #24
   29d4c:	andcs	fp, r2, pc, lsl #8
   29d50:	addlt	fp, r3, r0, lsl #10
   29d54:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   29d58:	blmi	414570 <ftello64@plt+0x40d624>
   29d5c:			; <UNDEFINED> instruction: 0xf85244fc
   29d60:			; <UNDEFINED> instruction: 0xf85c1b04
   29d64:	ldmdavs	fp, {r0, r1, ip, sp}
   29d68:			; <UNDEFINED> instruction: 0xf04f9301
   29d6c:	andls	r0, r0, #0, 6
   29d70:	blx	14e7d76 <ftello64@plt+0x14e0e2a>
   29d74:	blmi	23c5a0 <ftello64@plt+0x235654>
   29d78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29d7c:	blls	83dec <ftello64@plt+0x7cea0>
   29d80:	qaddle	r4, sl, r4
   29d84:			; <UNDEFINED> instruction: 0xf85db003
   29d88:	andlt	lr, r4, r4, lsl #22
   29d8c:			; <UNDEFINED> instruction: 0xf7dc4770
   29d90:	svclt	0x0000e9a0
   29d94:	andeq	r4, r3, ip, asr #23
   29d98:	andeq	r0, r0, r4, ror #12
   29d9c:			; <UNDEFINED> instruction: 0x00034bb0
   29da0:	svclt	0x00f4f7db
   29da4:			; <UNDEFINED> instruction: 0x4607b4f0
   29da8:	cdpcs	8, 0, cr7, cr9, cr6, {0}
   29dac:	mcrcs	15, 1, fp, cr0, cr8, {0}
   29db0:			; <UNDEFINED> instruction: 0xf817d105
   29db4:	cdpcs	15, 0, cr6, cr9, cr1, {0}
   29db8:	mcrcs	15, 1, fp, cr0, cr8, {0}
   29dbc:			; <UNDEFINED> instruction: 0xf1a6d0f9
   29dc0:	andcs	r0, r0, r0, lsr ip
   29dc4:	blx	17f21cc <ftello64@plt+0x17eb280>
   29dc8:	blcs	2a6c00 <ftello64@plt+0x29fcb4>
   29dcc:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
   29dd0:	svcvs	0x0001f817
   29dd4:	andeq	lr, r1, #66560	; 0x10400
   29dd8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   29ddc:	bl	106fe50 <ftello64@plt+0x1068f04>
   29de0:	ldmne	ip, {r1, r9}^
   29de4:	streq	lr, [r2, #-2882]	; 0xfffff4be
   29de8:	andeq	lr, ip, r4, lsl fp
   29dec:	mvnvc	lr, r5, asr #22
   29df0:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
   29df4:			; <UNDEFINED> instruction: 0xf38cfa5f
   29df8:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
   29dfc:			; <UNDEFINED> instruction: 0x4770bcf0
   29e00:			; <UNDEFINED> instruction: 0xf1a27802
   29e04:	sbcslt	r0, r9, #48, 6	; 0xc0000000
   29e08:	stmdble	sp, {r0, r3, r8, fp, sp}
   29e0c:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
   29e10:	svclt	0x009c2b05
   29e14:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   29e18:	stmdble	r6, {r0, r1, r3, r4, r8}
   29e1c:	msreq	SPSR_c, #-2147483608	; 0x80000028
   29e20:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
   29e24:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   29e28:	stmdavc	r2, {r0, r1, r3, r4, r8}^
   29e2c:	eorseq	pc, r0, r2, lsr #3
   29e30:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   29e34:			; <UNDEFINED> instruction: 0xf1a2d905
   29e38:	stmdbcs	r5, {r0, r6, r8}
   29e3c:			; <UNDEFINED> instruction: 0xf1a2d803
   29e40:	ldrmi	r0, [r8], #-55	; 0xffffffc9
   29e44:			; <UNDEFINED> instruction: 0xf1a24770
   29e48:	stmdbcs	r5, {r0, r5, r6, r8}
   29e4c:			; <UNDEFINED> instruction: 0xf1a2d803
   29e50:	ldrmi	r0, [r8], #-87	; 0xffffffa9
   29e54:			; <UNDEFINED> instruction: 0xf04f4770
   29e58:			; <UNDEFINED> instruction: 0x477030ff
   29e5c:	ldr	fp, [r3, #-257]	; 0xfffffeff
   29e60:	ldrbmi	r4, [r0, -r8, lsl #12]!
   29e64:	ldmdacs	r9, {r0, r6, fp, ip, sp}
   29e68:	andcs	fp, r0, ip, lsl #31
   29e6c:	ldrbmi	r2, [r0, -r1]!
   29e70:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
   29e74:	andcs	fp, r0, ip, lsl #31
   29e78:	ldrbmi	r2, [r0, -r1]!
   29e7c:	msreq	SPSR_c, #160, 2	; 0x28
   29e80:	svclt	0x00982b19
   29e84:	eoreq	pc, r0, r0, lsr #32
   29e88:	svclt	0x00004770
   29e8c:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   29e90:	svclt	0x00982b19
   29e94:	eoreq	pc, r0, r0, asr #32
   29e98:	svclt	0x00004770
   29e9c:	mvnlt	r7, r3, lsl #16
   29ea0:			; <UNDEFINED> instruction: 0x4604b410
   29ea4:			; <UNDEFINED> instruction: 0xf814e002
   29ea8:			; <UNDEFINED> instruction: 0xb1a33f01
   29eac:	svceq	0x0080f013
   29eb0:	subeq	pc, r1, #-1073741784	; 0xc0000028
   29eb4:	tstcs	r1, ip, lsl #30
   29eb8:	bcs	6722c0 <ftello64@plt+0x66b374>
   29ebc:	andcs	fp, r0, #140, 30	; 0x230
   29ec0:	andeq	pc, r1, #1
   29ec4:	rscle	r2, lr, r0, lsl #20
   29ec8:	nopeq	{67}	; 0x43
   29ecc:			; <UNDEFINED> instruction: 0xf8147023
   29ed0:	blcs	39adc <ftello64@plt+0x32b90>
   29ed4:			; <UNDEFINED> instruction: 0xf85dd1ea
   29ed8:	ldrbmi	r4, [r0, -r4, lsl #22]!
   29edc:	svclt	0x00004770
   29ee0:	mvnlt	r7, r3, lsl #16
   29ee4:			; <UNDEFINED> instruction: 0x4604b410
   29ee8:			; <UNDEFINED> instruction: 0xf814e002
   29eec:			; <UNDEFINED> instruction: 0xb1a33f01
   29ef0:	svceq	0x0080f013
   29ef4:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   29ef8:	tstcs	r1, ip, lsl #30
   29efc:	bcs	672304 <ftello64@plt+0x66b3b8>
   29f00:	andcs	fp, r0, #140, 30	; 0x230
   29f04:	andeq	pc, r1, #1
   29f08:	rscle	r2, lr, r0, lsl #20
   29f0c:	nopeq	{35}	; 0x23
   29f10:			; <UNDEFINED> instruction: 0xf8147023
   29f14:	blcs	39b20 <ftello64@plt+0x32bd4>
   29f18:			; <UNDEFINED> instruction: 0xf85dd1ea
   29f1c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   29f20:	svclt	0x00004770
   29f24:	eorsle	r4, r9, r8, lsl #5
   29f28:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
   29f2c:	strmi	fp, [sl], -fp, lsr #6
   29f30:	ands	r4, r3, r4, lsl #12
   29f34:	mulle	sp, r8, r2
   29f38:			; <UNDEFINED> instruction: 0xf1a02919
   29f3c:	ldrmi	r0, [sp], -r1, ror #14
   29f40:			; <UNDEFINED> instruction: 0xf023bf98
   29f44:	svccs	0x00190520
   29f48:	svclt	0x00984606
   29f4c:	strteq	pc, [r0], -r0, lsr #32
   29f50:	tstle	lr, lr, lsr #5
   29f54:	svccc	0x0001f814
   29f58:	cmnlt	r3, r1, lsl r6
   29f5c:	bleq	a7fac <ftello64@plt+0xa1060>
   29f60:	msreq	SPSR_c, r3, lsr #3
   29f64:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
   29f68:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
   29f6c:			; <UNDEFINED> instruction: 0xf02cbf98
   29f70:	bl	feb2cff8 <ftello64@plt+0xfeb260ac>
   29f74:	ldcllt	0, cr0, [r0]
   29f78:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
   29f7c:	stceq	0, cr15, [r0], {79}	; 0x4f
   29f80:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
   29f84:	rscsle	r2, r6, r0, lsl #16
   29f88:	svclt	0x00982f19
   29f8c:	eoreq	pc, r0, r0, lsr #32
   29f90:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   29f94:			; <UNDEFINED> instruction: 0xf023bf98
   29f98:	ldrb	r0, [r5, r0, lsr #24]!
   29f9c:	ldrbmi	r2, [r0, -r0]!
   29fa0:	svclt	0x00182a00
   29fa4:	andsle	r4, sp, r8, lsl #5
   29fa8:	stmdbcc	r1, {r0, r9, fp, ip, sp}
   29fac:	stmne	r4, {r4, r5, sl, ip, sp, pc}
   29fb0:			; <UNDEFINED> instruction: 0xb1a3e002
   29fb4:			; <UNDEFINED> instruction: 0xd1124293
   29fb8:			; <UNDEFINED> instruction: 0xf1a37803
   29fbc:	bcs	66a8c8 <ftello64@plt+0x66397c>
   29fc0:	svccs	0x0001f811
   29fc4:			; <UNDEFINED> instruction: 0xf043bf98
   29fc8:			; <UNDEFINED> instruction: 0xf1a20320
   29fcc:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
   29fd0:			; <UNDEFINED> instruction: 0xf042bf98
   29fd4:	adcmi	r0, r0, #32, 4
   29fd8:	andeq	pc, r1, r0, lsl #2
   29fdc:	bne	fe65e788 <ftello64@plt+0xfe65783c>
   29fe0:			; <UNDEFINED> instruction: 0x4770bc30
   29fe4:	ldrbmi	r2, [r0, -r0]!
   29fe8:	andle	r4, r0, r1, lsl #5
   29fec:	andcs	lr, r0, r0, ror #8
   29ff0:	svclt	0x00004770
   29ff4:	andsle	r4, ip, r8, lsl #5
   29ff8:	stmdavc	r2, {r4, sl, ip, sp, pc}
   29ffc:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
   2a000:			; <UNDEFINED> instruction: 0xf810e00d
   2a004:			; <UNDEFINED> instruction: 0xf8112f01
   2a008:	cmplt	r2, r1, lsl #30
   2a00c:			; <UNDEFINED> instruction: 0xf384fab4
   2a010:	adcmi	r0, r2, #1490944	; 0x16c000
   2a014:			; <UNDEFINED> instruction: 0xf043bf18
   2a018:	blcs	2ac24 <ftello64@plt+0x23cd8>
   2a01c:	adcmi	sp, r2, #241	; 0xf1
   2a020:	andcs	fp, r0, r8, lsl #30
   2a024:	subslt	sp, r2, #2
   2a028:	bne	4569b0 <ftello64@plt+0x44fa64>
   2a02c:	blmi	1681a8 <ftello64@plt+0x16125c>
   2a030:	andcs	r4, r0, r0, ror r7
   2a034:	svclt	0x00004770
   2a038:			; <UNDEFINED> instruction: 0x4604b5f8
   2a03c:	addmi	fp, fp, #-1073741778	; 0xc000002e
   2a040:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
   2a044:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
   2a048:	addsmi	sp, r0, #-268435456	; 0xf0000000
   2a04c:	andle	r4, lr, r6, lsl r6
   2a050:			; <UNDEFINED> instruction: 0x4631463a
   2a054:			; <UNDEFINED> instruction: 0xf7ff4620
   2a058:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
   2a05c:	adcmi	r3, r5, #16777216	; 0x1000000
   2a060:	adcmi	sp, r6, #201326592	; 0xc000000
   2a064:			; <UNDEFINED> instruction: 0x4630d1f4
   2a068:	strdcs	fp, [r0], -r8
   2a06c:			; <UNDEFINED> instruction: 0x4620bdf8
   2a070:	svclt	0x0000bdf8
   2a074:			; <UNDEFINED> instruction: 0x4605b538
   2a078:	cmplt	ip, r4, lsl #16
   2a07c:	b	13e7ff4 <ftello64@plt+0x13e10a8>
   2a080:	strmi	r4, [r1], -fp, lsr #12
   2a084:			; <UNDEFINED> instruction: 0xf852680a
   2a088:	andsvc	r2, sl, r4, lsr #32
   2a08c:	svcmi	0x0001f813
   2a090:	mvnsle	r2, r0, lsl #24
   2a094:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2a098:	bcc	96848 <ftello64@plt+0x8f8fc>
   2a09c:	mvnsmi	lr, sp, lsr #18
   2a0a0:	bl	319bc <ftello64@plt+0x2aa70>
   2a0a4:	cdpne	8, 4, cr0, cr15, cr2, {0}
   2a0a8:	svcmi	0x0001f815
   2a0ac:	svcvs	0x0001f817
   2a0b0:			; <UNDEFINED> instruction: 0xd00842b4
   2a0b4:	b	e6802c <ftello64@plt+0xe610e0>
   2a0b8:			; <UNDEFINED> instruction: 0xf8536803
   2a0bc:			; <UNDEFINED> instruction: 0xf8532026
   2a0c0:	addsmi	r3, sl, #36	; 0x24
   2a0c4:	strmi	sp, [r8, #260]!	; 0x104
   2a0c8:	andcs	sp, r0, lr, ror #3
   2a0cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2a0d0:	pop	{r5, r7, r8, r9, fp, ip}
   2a0d4:			; <UNDEFINED> instruction: 0x461081f0
   2a0d8:	svclt	0x00004770
   2a0dc:	andcs	fp, r1, #16, 2
   2a0e0:	bllt	ae80e4 <ftello64@plt+0xae1198>
   2a0e4:	svclt	0x00004770
   2a0e8:	andcs	fp, r0, #16, 2
   2a0ec:	bllt	9680f0 <ftello64@plt+0x9611a4>
   2a0f0:	svclt	0x00004770
   2a0f4:	bmi	4d7138 <ftello64@plt+0x4d01ec>
   2a0f8:	addlt	fp, r3, r0, lsl #10
   2a0fc:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2a100:	ldmpl	r3, {r2, fp, ip, pc}^
   2a104:	movwls	r6, #6171	; 0x181b
   2a108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a10c:	stmdbge	r5, {r7, r8, ip, sp, pc}
   2a110:			; <UNDEFINED> instruction: 0xf7ff9100
   2a114:	bmi	3685e8 <ftello64@plt+0x36169c>
   2a118:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2a11c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a120:	subsmi	r9, sl, r1, lsl #22
   2a124:	andlt	sp, r3, r9, lsl #2
   2a128:	bl	1682a4 <ftello64@plt+0x161358>
   2a12c:	ldrbmi	fp, [r0, -r4]!
   2a130:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2a134:	mrc	7, 5, APSR_nzcv, cr6, cr12, {6}
   2a138:			; <UNDEFINED> instruction: 0xf7dbe7ed
   2a13c:	svclt	0x0000efca
   2a140:	andeq	r4, r3, sl, lsr #16
   2a144:	andeq	r0, r0, r4, ror #12
   2a148:	andeq	r4, r3, lr, lsl #16
   2a14c:	andeq	pc, r1, r2, lsl #11
   2a150:	bmi	817194 <ftello64@plt+0x810248>
   2a154:	addlt	fp, r2, r0, lsl r5
   2a158:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   2a15c:	ldcmi	8, cr9, [lr], {4}
   2a160:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2a164:	movwls	r6, #6171	; 0x181b
   2a168:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a16c:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
   2a170:			; <UNDEFINED> instruction: 0xf7ff9100
   2a174:	orrslt	pc, r8, r3, lsl #18
   2a178:	blmi	5bc9e0 <ftello64@plt+0x5b5a94>
   2a17c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a180:	blls	841f0 <ftello64@plt+0x7d2a4>
   2a184:	qaddle	r4, sl, r9
   2a188:	pop	{r1, ip, sp, pc}
   2a18c:	andlt	r4, r4, r0, lsl r0
   2a190:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   2a194:			; <UNDEFINED> instruction: 0xf7dc4478
   2a198:	strb	lr, [ip, r4, lsl #24]!
   2a19c:	svc	0x0098f7db
   2a1a0:	bl	768118 <ftello64@plt+0x7611cc>
   2a1a4:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   2a1a8:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   2a1ac:	andle	r2, r8, r6, lsl sl
   2a1b0:	andscs	r4, r6, #851968	; 0xd0000
   2a1b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2a1b8:	ldmda	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a1bc:			; <UNDEFINED> instruction: 0xf7dc2002
   2a1c0:	stmdami	sl, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2a1c4:	tstcs	r1, r5, lsr #4
   2a1c8:			; <UNDEFINED> instruction: 0xf7dc4478
   2a1cc:	ubfx	lr, r6, #16, #22
   2a1d0:	andeq	r4, r3, lr, asr #15
   2a1d4:	andeq	r0, r0, r4, ror #12
   2a1d8:	andeq	r4, r3, r6, asr #15
   2a1dc:	andeq	r4, r3, ip, lsr #15
   2a1e0:	andeq	pc, r1, r0, lsr #10
   2a1e4:	andeq	r0, r0, r4, ror r6
   2a1e8:	andeq	pc, r1, sl, lsr #10
   2a1ec:	strdeq	pc, [r1], -r0
   2a1f0:	mvnsmi	lr, #737280	; 0xb4000
   2a1f4:	ldrmi	fp, [lr], -r3, lsl #1
   2a1f8:	pkhbtmi	r4, r0, r5, lsl #12
   2a1fc:	andls	r4, r1, #12, 12	; 0xc00000
   2a200:	b	1a68178 <ftello64@plt+0x1a6122c>
   2a204:	smlsdcs	r1, r8, r3, fp
   2a208:	strtmi	r3, [r1], -r1
   2a20c:	b	18e8184 <ftello64@plt+0x18e1238>
   2a210:	smladxcc	r1, fp, r6, r4
   2a214:	mvnsle	r2, r0, lsl #16
   2a218:			; <UNDEFINED> instruction: 0x21041c98
   2a21c:	bl	12e8194 <ftello64@plt+0x12e1248>
   2a220:	biclt	r4, r0, r7, lsl #12
   2a224:	andhi	pc, r0, r0, asr #17
   2a228:	strbmi	r4, [r0], -r1, lsr #12
   2a22c:	b	14e81a4 <ftello64@plt+0x14e1258>
   2a230:			; <UNDEFINED> instruction: 0x46b9b1b8
   2a234:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a238:	andvc	r1, r5, r3, asr #24
   2a23c:			; <UNDEFINED> instruction: 0xf8494621
   2a240:	ldrmi	r3, [r8], -r4, lsl #30
   2a244:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2a248:	b	11681c0 <ftello64@plt+0x1161274>
   2a24c:	mvnsle	r2, r0, lsl #16
   2a250:			; <UNDEFINED> instruction: 0xf8c6b10e
   2a254:	ldrtmi	r8, [r8], -r0
   2a258:	pop	{r0, r1, ip, sp, pc}
   2a25c:	strdcs	r8, [r2], -r0
   2a260:			; <UNDEFINED> instruction: 0xf04fe7db
   2a264:	ldrb	r0, [r3, r1, lsl #16]!
   2a268:	ldrbmi	lr, [r0, sp, lsr #18]!
   2a26c:	strmi	r4, [sp], -r4, lsl #12
   2a270:	stc	7, cr15, [ip, #-880]	; 0xfffffc90
   2a274:			; <UNDEFINED> instruction: 0xf0002800
   2a278:	strcs	r8, [r1], -r3, lsl #1
   2a27c:	strtmi	r3, [r9], -r1
   2a280:	stc	7, cr15, [r4, #-880]	; 0xfffffc90
   2a284:			; <UNDEFINED> instruction: 0x36014633
   2a288:	mvnsle	r2, r0, lsl #16
   2a28c:			; <UNDEFINED> instruction: 0xf0133302
   2a290:	b	13fdf98 <ftello64@plt+0x13f704c>
   2a294:	smulbble	fp, r3, r9
   2a298:			; <UNDEFINED> instruction: 0xf7dc4620
   2a29c:	andcc	lr, r1, r0, ror #19
   2a2a0:	andeq	lr, r0, r9, lsl fp
   2a2a4:	strcs	fp, [r1], -ip, lsr #30
   2a2a8:	rsble	r2, r1, #0, 12
   2a2ac:	stc	7, cr15, [r6, #-876]	; 0xfffffc94
   2a2b0:	stmdacs	r0, {r7, r9, sl, lr}
   2a2b4:	strmi	sp, [r1], #89	; 0x59
   2a2b8:	svcne	0x00074621
   2a2bc:			; <UNDEFINED> instruction: 0x464846b2
   2a2c0:			; <UNDEFINED> instruction: 0xf7dc464c
   2a2c4:			; <UNDEFINED> instruction: 0x4629e81c
   2a2c8:			; <UNDEFINED> instruction: 0xf7dc4620
   2a2cc:			; <UNDEFINED> instruction: 0xb328ece0
   2a2d0:	andge	pc, r0, r0, lsl #17
   2a2d4:	blcs	288368 <ftello64@plt+0x28141c>
   2a2d8:	blcs	859f40 <ftello64@plt+0x852ff4>
   2a2dc:			; <UNDEFINED> instruction: 0xf814d105
   2a2e0:	blcs	279eec <ftello64@plt+0x272fa0>
   2a2e4:	blcs	859f4c <ftello64@plt+0x853000>
   2a2e8:	mcrne	0, 2, sp, cr3, cr9, {7}
   2a2ec:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
   2a2f0:	and	r4, r3, r3, lsl #12
   2a2f4:			; <UNDEFINED> instruction: 0xf883429c
   2a2f8:	andle	sl, r5, r0
   2a2fc:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   2a300:	svclt	0x00182a09
   2a304:	rscsle	r2, r5, r0, lsr #20
   2a308:	svcmi	0x0004f847
   2a30c:	strtmi	r1, [r9], -r4, asr #24
   2a310:	strtmi	r3, [r0], -r1, lsl #12
   2a314:	ldc	7, cr15, [sl], #880	; 0x370
   2a318:	bicsle	r2, r9, r0, lsl #16
   2a31c:	blcs	2883b0 <ftello64@plt+0x281464>
   2a320:	blcs	859f88 <ftello64@plt+0x85303c>
   2a324:			; <UNDEFINED> instruction: 0xf814d105
   2a328:	blcs	279f34 <ftello64@plt+0x272fe8>
   2a32c:	blcs	859f94 <ftello64@plt+0x853048>
   2a330:			; <UNDEFINED> instruction: 0x4620d0f9
   2a334:	ldmib	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a338:	stmdane	r3!, {r0, fp, ip, sp}
   2a33c:	tstcs	r0, sl, lsl #4
   2a340:	addsmi	lr, ip, #2
   2a344:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
   2a348:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   2a34c:	svclt	0x00182a09
   2a350:	rscsle	r2, r6, r0, lsr #20
   2a354:	strhcs	r0, [r0, -r3]
   2a358:	andeq	lr, r3, #8, 22	; 0x2000
   2a35c:	strbmi	r3, [r3], #-776	; 0xfffffcf8
   2a360:	eormi	pc, r6, r8, asr #16
   2a364:			; <UNDEFINED> instruction: 0x60514599
   2a368:	strbmi	sp, [r0], -sp, lsl #2
   2a36c:			; <UNDEFINED> instruction: 0x87f0e8bd
   2a370:			; <UNDEFINED> instruction: 0xf04f200c
   2a374:			; <UNDEFINED> instruction: 0xf7dc0800
   2a378:	strbmi	lr, [r0], -lr, lsl #24
   2a37c:			; <UNDEFINED> instruction: 0x87f0e8bd
   2a380:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a384:	blmi	1a41ac <ftello64@plt+0x19d260>
   2a388:	andspl	pc, pc, #64, 4
   2a38c:	stmdami	r5, {r2, r8, fp, lr}
   2a390:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a394:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   2a398:	ldc	7, cr15, [sl, #880]!	; 0x370
   2a39c:	muleq	r1, r0, r3
   2a3a0:	ldrdeq	pc, [r1], -lr
   2a3a4:	andeq	pc, r1, r2, ror #6
   2a3a8:			; <UNDEFINED> instruction: 0x4616b5f8
   2a3ac:	blcs	8483c0 <ftello64@plt+0x841474>
   2a3b0:			; <UNDEFINED> instruction: 0xf810d103
   2a3b4:	blcs	839fc0 <ftello64@plt+0x833074>
   2a3b8:	strcs	sp, [r0], #-251	; 0xffffff05
   2a3bc:	strtmi	r1, [r7], -sp, lsl #30
   2a3c0:			; <UNDEFINED> instruction: 0xd01242b4
   2a3c4:			; <UNDEFINED> instruction: 0xf8452120
   2a3c8:			; <UNDEFINED> instruction: 0xf7dc0f04
   2a3cc:	strcc	lr, [r1], #-2436	; 0xfffff67c
   2a3d0:	cmplt	r0, r3, lsl #12
   2a3d4:	blvc	a83dc <ftello64@plt+0xa1490>
   2a3d8:	blcs	84854c <ftello64@plt+0x841600>
   2a3dc:			; <UNDEFINED> instruction: 0xf810d103
   2a3e0:	blcs	839fec <ftello64@plt+0x8330a0>
   2a3e4:	blcs	5e7d8 <ftello64@plt+0x5788c>
   2a3e8:	strtmi	sp, [r0], -sl, ror #3
   2a3ec:	svclt	0x0000bdf8
   2a3f0:	strcs	fp, [r0], #-1528	; 0xfffffa08
   2a3f4:	strmi	r1, [r3], -sp, lsl #30
   2a3f8:			; <UNDEFINED> instruction: 0x46274616
   2a3fc:			; <UNDEFINED> instruction: 0xf845e00a
   2a400:	strcc	r3, [r1], #-3844	; 0xfffff0fc
   2a404:	stmdb	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a408:	strmi	fp, [r3], -r8, asr #2
   2a40c:	blvc	a8420 <ftello64@plt+0xa14d4>
   2a410:			; <UNDEFINED> instruction: 0xb1217841
   2a414:			; <UNDEFINED> instruction: 0x461842b4
   2a418:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
   2a41c:	strtmi	sp, [r0], -pc, ror #3
   2a420:	svclt	0x0000bdf8
   2a424:	blmi	8fccb4 <ftello64@plt+0x8f5d68>
   2a428:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2a42c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   2a430:	movwls	r6, #30747	; 0x781b
   2a434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a438:	eorsle	r2, r3, r0, lsl #16
   2a43c:	bge	d5050 <ftello64@plt+0xce104>
   2a440:	stmdbge	r1, {r2, r3, r9, sl, lr}
   2a444:			; <UNDEFINED> instruction: 0xff0cf7fe
   2a448:	cmplt	r8, #5242880	; 0x500000
   2a44c:	blge	1d7164 <ftello64@plt+0x1d0218>
   2a450:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   2a454:			; <UNDEFINED> instruction: 0xf7fe4620
   2a458:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
   2a45c:	bls	151068 <ftello64@plt+0x14a11c>
   2a460:	mulle	pc, r3, r2	; <UNPREDICTABLE>
   2a464:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
   2a468:			; <UNDEFINED> instruction: 0xf04fbfb4
   2a46c:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   2a470:	blmi	43ccbc <ftello64@plt+0x435d70>
   2a474:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a478:	blls	2044e8 <ftello64@plt+0x1fd59c>
   2a47c:	tstle	r4, sl, asr r0
   2a480:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   2a484:	bls	191094 <ftello64@plt+0x18a148>
   2a488:			; <UNDEFINED> instruction: 0xd1eb4293
   2a48c:	bls	1d10a0 <ftello64@plt+0x1ca154>
   2a490:			; <UNDEFINED> instruction: 0xd1e74293
   2a494:	strtmi	r4, [r8], -r1, lsl #12
   2a498:	ldcl	7, cr15, [sl], #-876	; 0xfffffc94
   2a49c:	mvnle	r2, r0, lsl #16
   2a4a0:	strb	r2, [r5, r0]!
   2a4a4:	andmi	pc, r0, pc, asr #32
   2a4a8:			; <UNDEFINED> instruction: 0xf7dbe7e2
   2a4ac:	svclt	0x0000ee12
   2a4b0:	andeq	r4, r3, r0, lsl #10
   2a4b4:	andeq	r0, r0, r4, ror #12
   2a4b8:			; <UNDEFINED> instruction: 0x000344b4
   2a4bc:	svcmi	0x00f0e92d
   2a4c0:	strmi	fp, [lr], -r3, lsl #1
   2a4c4:			; <UNDEFINED> instruction: 0xf7dc9200
   2a4c8:	andls	lr, r1, lr, ror #25
   2a4cc:			; <UNDEFINED> instruction: 0xf0002800
   2a4d0:			; <UNDEFINED> instruction: 0xf8df8088
   2a4d4:	smladcs	r0, ip, r1, r9
   2a4d8:	ldrtmi	r4, [sp], -r4, lsl #12
   2a4dc:			; <UNDEFINED> instruction: 0x46b844f9
   2a4e0:	ldrbmi	r4, [r8], -r3, lsl #13
   2a4e4:			; <UNDEFINED> instruction: 0xf7db4649
   2a4e8:	bl	3256d8 <ftello64@plt+0x31e78c>
   2a4ec:	rfeda	fp
   2a4f0:			; <UNDEFINED> instruction: 0xf1bbb000
   2a4f4:	eorsle	r0, pc, sl, lsl #30
   2a4f8:			; <UNDEFINED> instruction: 0x0004ebba
   2a4fc:	strmi	sp, [r1], -r3
   2a500:			; <UNDEFINED> instruction: 0xf7ff4620
   2a504:	addmi	pc, r6, #3162112	; 0x304000
   2a508:	blls	615a8 <ftello64@plt+0x5a65c>
   2a50c:	bl	fe9b1324 <ftello64@plt+0xfe9aa3d8>
   2a510:	addmi	r0, r3, #1280	; 0x500
   2a514:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
   2a518:	bne	ff05a410 <ftello64@plt+0xff0534c4>
   2a51c:	streq	lr, [r0], #2820	; 0xb04
   2a520:	svclt	0x00b44564
   2a524:	strcs	r2, [r1], #-1024	; 0xfffffc00
   2a528:	svclt	0x00142d00
   2a52c:	strcs	r4, [r0, #-1573]	; 0xfffff9db
   2a530:			; <UNDEFINED> instruction: 0xf898b115
   2a534:	strbmi	fp, [r2], r0
   2a538:	svceq	0x0000f1bb
   2a53c:			; <UNDEFINED> instruction: 0x46d3d03b
   2a540:			; <UNDEFINED> instruction: 0xf80b210a
   2a544:			; <UNDEFINED> instruction: 0xf89a1b01
   2a548:	stmdbcs	r0!, {r0, ip}
   2a54c:	smladcs	r0, fp, r0, sp
   2a550:			; <UNDEFINED> instruction: 0x463d465c
   2a554:			; <UNDEFINED> instruction: 0xe7c446b8
   2a558:	svceq	0x0000f1bb
   2a55c:			; <UNDEFINED> instruction: 0xf89ad02b
   2a560:			; <UNDEFINED> instruction: 0xf10a1001
   2a564:	stmdbcs	r0!, {r0, r8, r9, fp}
   2a568:			; <UNDEFINED> instruction: 0xf81bd103
   2a56c:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
   2a570:			; <UNDEFINED> instruction: 0x4605d0fb
   2a574:	sbfx	r4, r0, #13, #21
   2a578:	bleq	a69a8 <ftello64@plt+0x9fa5c>
   2a57c:	strtmi	r2, [r8], r0, lsl #10
   2a580:	ldrbmi	r2, [ip], -r1, lsl #14
   2a584:			; <UNDEFINED> instruction: 0xf89ae7ad
   2a588:	stmdbcs	r0!, {r1, ip}
   2a58c:			; <UNDEFINED> instruction: 0xf10ad12d
   2a590:	ldrmi	r0, [r4], -r3, lsl #4
   2a594:	stmdavc	r1!, {r0, r9, ip, sp}
   2a598:	rscsle	r2, sl, r0, lsr #18
   2a59c:	strcs	r4, [r0, -r0, lsr #12]
   2a5a0:	ldmda	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a5a4:	ldrtmi	r4, [sp], -r1, lsr #12
   2a5a8:			; <UNDEFINED> instruction: 0x465c46b8
   2a5ac:	ldrbmi	r1, [r8], -r2, asr #24
   2a5b0:	stcl	7, cr15, [ip], #-876	; 0xfffffc94
   2a5b4:	stcls	7, cr14, [r1], {149}	; 0x95
   2a5b8:			; <UNDEFINED> instruction: 0xf7dc4620
   2a5bc:	bmi	3a4704 <ftello64@plt+0x39d7b8>
   2a5c0:			; <UNDEFINED> instruction: 0x4601447a
   2a5c4:			; <UNDEFINED> instruction: 0xf7ff4620
   2a5c8:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
   2a5cc:	cmplt	r3, r3, lsr #16
   2a5d0:			; <UNDEFINED> instruction: 0xf7dc4620
   2a5d4:	stmdacc	r1, {r2, r6, fp, sp, lr, pc}
   2a5d8:	blcs	2c166c <ftello64@plt+0x2ba720>
   2a5dc:	blls	9a1f4 <ftello64@plt+0x932a8>
   2a5e0:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
   2a5e4:	pop	{r0, r1, ip, sp, pc}
   2a5e8:			; <UNDEFINED> instruction: 0xf10a8ff0
   2a5ec:	ldrb	r0, [r5, r2, lsl #8]
   2a5f0:	andeq	pc, r1, r0, asr #4
   2a5f4:			; <UNDEFINED> instruction: 0x0001dfb4
   2a5f8:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   2a5fc:	strtmi	r4, [r0], -r4, lsl #12
   2a600:			; <UNDEFINED> instruction: 0xf7db6824
   2a604:	stccs	13, cr14, [r0], {14}
   2a608:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   2a60c:	svclt	0x00004770
   2a610:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
   2a614:	strtmi	r4, [r5], -r4, lsl #12
   2a618:	andeq	pc, r8, r5, lsl #2
   2a61c:	ldmda	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a620:	strmi	r6, [r1], -r4, lsr #16
   2a624:	tstcc	ip, r8, lsr #12
   2a628:			; <UNDEFINED> instruction: 0xf89af004
   2a62c:			; <UNDEFINED> instruction: 0xf7db4628
   2a630:	stccs	12, cr14, [r0], {248}	; 0xf8
   2a634:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   2a638:	svclt	0x00004770
   2a63c:	addlt	fp, r3, r0, lsr r5
   2a640:	strmi	r4, [r8], -r5, lsl #12
   2a644:			; <UNDEFINED> instruction: 0xf7dc9101
   2a648:	andcc	lr, ip, sl, lsl #16
   2a64c:	b	ffc685c0 <ftello64@plt+0xffc61674>
   2a650:	movwcs	r9, #2305	; 0x901
   2a654:	andcc	r4, r8, r4, lsl #12
   2a658:			; <UNDEFINED> instruction: 0xf7db6063
   2a65c:	stmdavs	fp!, {r4, r6, r9, sl, fp, sp, lr, pc}
   2a660:	eorvs	r4, ip, r0, lsr #12
   2a664:	andlt	r6, r3, r3, lsr #32
   2a668:	svclt	0x0000bd30
   2a66c:	addlt	fp, r3, r0, lsr r5
   2a670:	strmi	r4, [r8], -r5, lsl #12
   2a674:			; <UNDEFINED> instruction: 0xf7db9101
   2a678:	strdcc	lr, [ip], -r2
   2a67c:	bl	7e85f0 <ftello64@plt+0x7e16a4>
   2a680:	cmplt	r0, r4, lsl #12
   2a684:	stmdbls	r1, {r8, r9, sp}
   2a688:	andcc	r6, r8, r3, rrx
   2a68c:	mrc	7, 1, APSR_nzcv, cr6, cr11, {6}
   2a690:	eorvs	r6, ip, fp, lsr #16
   2a694:	strtmi	r6, [r0], -r3, lsr #32
   2a698:	ldclt	0, cr11, [r0, #-12]!
   2a69c:			; <UNDEFINED> instruction: 0xf7ffb10a
   2a6a0:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
   2a6a4:	strmi	r4, [r8], -r4, lsl #12
   2a6a8:	ldc2	0, cr15, [r4]
   2a6ac:	strtmi	r4, [r0], -r5, lsl #12
   2a6b0:			; <UNDEFINED> instruction: 0xf7ff4629
   2a6b4:	strmi	pc, [r4], -r3, asr #31
   2a6b8:			; <UNDEFINED> instruction: 0xf7db4628
   2a6bc:			; <UNDEFINED> instruction: 0x4620ecb2
   2a6c0:	svclt	0x0000bd38
   2a6c4:	addlt	fp, r2, r0, ror r5
   2a6c8:	strmi	r4, [r8], -r5, lsl #12
   2a6cc:			; <UNDEFINED> instruction: 0xf7db9101
   2a6d0:	andcc	lr, ip, r6, asr #31
   2a6d4:	b	ffce8648 <ftello64@plt+0xffce16fc>
   2a6d8:	cmnlt	r8, r4, lsl #12
   2a6dc:	stmdbls	r1, {r9, sl, sp}
   2a6e0:	rsbvs	r3, r6, r8
   2a6e4:	mcr	7, 0, pc, cr10, cr11, {6}	; <UNPREDICTABLE>
   2a6e8:	eorvs	r6, r6, fp, lsr #16
   2a6ec:			; <UNDEFINED> instruction: 0x461ab13b
   2a6f0:	blcs	44764 <ftello64@plt+0x3d818>
   2a6f4:			; <UNDEFINED> instruction: 0x6014d1fb
   2a6f8:	andlt	r4, r2, r0, lsr #12
   2a6fc:			; <UNDEFINED> instruction: 0x4620bd70
   2a700:	andlt	r6, r2, ip, lsr #32
   2a704:	svclt	0x0000bd70
   2a708:	addlt	fp, r3, r0, lsl #10
   2a70c:			; <UNDEFINED> instruction: 0xffdaf7ff
   2a710:	andlt	fp, r3, r0, lsl r1
   2a714:	blx	168892 <ftello64@plt+0x161946>
   2a718:			; <UNDEFINED> instruction: 0xf0089001
   2a71c:	stmdals	r1, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2a720:			; <UNDEFINED> instruction: 0xf85db003
   2a724:	svclt	0x0000fb04
   2a728:			; <UNDEFINED> instruction: 0xb12ab538
   2a72c:			; <UNDEFINED> instruction: 0xffcaf7ff
   2a730:	lsllt	r4, r4, #12
   2a734:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2a738:	strmi	r4, [r8], -r4, lsl #12
   2a73c:	stc2l	0, cr15, [sl], #-0
   2a740:	strtmi	r4, [r0], -r5, lsl #12
   2a744:			; <UNDEFINED> instruction: 0xf7ff4629
   2a748:			; <UNDEFINED> instruction: 0x4604ffbd
   2a74c:	strtmi	fp, [r8], -r0, lsr #2
   2a750:	stcl	7, cr15, [r6], #-876	; 0xfffffc94
   2a754:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2a758:	ldc2	0, cr15, [sl], {8}
   2a75c:			; <UNDEFINED> instruction: 0xf008e7f7
   2a760:			; <UNDEFINED> instruction: 0xe7e7fc97
   2a764:	blmi	73cfd8 <ftello64@plt+0x73608c>
   2a768:	push	{r1, r3, r4, r5, r6, sl, lr}
   2a76c:	strdlt	r4, [r6], r0
   2a770:			; <UNDEFINED> instruction: 0x270058d3
   2a774:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   2a778:			; <UNDEFINED> instruction: 0xf04f9305
   2a77c:	strls	r0, [r3, -r0, lsl #6]
   2a780:	fltgedm	f3, fp
   2a784:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2a788:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   2a78c:	strmi	r9, [r8], -r1, lsl #2
   2a790:	svc	0x0064f7db
   2a794:			; <UNDEFINED> instruction: 0xf7db300c
   2a798:	stmdavs	fp!, {r2, r3, r6, r9, fp, sp, lr, pc}^
   2a79c:	strmi	r9, [r4], -r1, lsl #18
   2a7a0:	strls	r3, [r4], #-8
   2a7a4:			; <UNDEFINED> instruction: 0xf7db6063
   2a7a8:	eorvs	lr, r7, sl, lsr #27
   2a7ac:	eorsvs	r6, r4, sp, lsr #16
   2a7b0:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
   2a7b4:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
   2a7b8:	blmi	1fcfe0 <ftello64@plt+0x1f6094>
   2a7bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a7c0:	blls	184830 <ftello64@plt+0x17d8e4>
   2a7c4:	qaddle	r4, sl, r2
   2a7c8:	pop	{r1, r2, ip, sp, pc}
   2a7cc:			; <UNDEFINED> instruction: 0xf7db81f0
   2a7d0:	svclt	0x0000ec80
   2a7d4:	andeq	r4, r3, r0, asr #3
   2a7d8:	andeq	r0, r0, r4, ror #12
   2a7dc:	andeq	r4, r3, ip, ror #2
   2a7e0:	svclt	0x00181a43
   2a7e4:	stmdacs	r0, {r0, r8, r9, sp}
   2a7e8:	movwcs	fp, #3848	; 0xf08
   2a7ec:	strmi	fp, [r3], -fp, lsr #2
   2a7f0:	stmdacs	r0, {fp, sp, lr}
   2a7f4:	addmi	fp, r1, #24, 30	; 0x60
   2a7f8:			; <UNDEFINED> instruction: 0x4618d1f9
   2a7fc:	svclt	0x00004770
   2a800:	tstlt	r8, r3, lsl #12
   2a804:	stmdavs	r0, {r0, r1, r9, sl, lr}
   2a808:	mvnsle	r2, r0, lsl #16
   2a80c:			; <UNDEFINED> instruction: 0x47704618
   2a810:	addlt	fp, r2, r0, ror r5
   2a814:	strtmi	r6, [lr], -r5, lsl #16
   2a818:			; <UNDEFINED> instruction: 0xf105b195
   2a81c:	strmi	r0, [r4], -r8, lsl #2
   2a820:	strmi	r9, [r8], -r1, lsl #2
   2a824:	svc	0x001af7db
   2a828:			; <UNDEFINED> instruction: 0xf7db3001
   2a82c:	stmdbls	r1, {r1, r9, fp, sp, lr, pc}
   2a830:			; <UNDEFINED> instruction: 0xf7db4606
   2a834:	stmdavs	fp!, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
   2a838:	eorvs	r4, r3, r8, lsr #12
   2a83c:	bl	ffc687b0 <ftello64@plt+0xffc61864>
   2a840:	andlt	r4, r2, r0, lsr r6
   2a844:	svclt	0x0000bd70
   2a848:			; <UNDEFINED> instruction: 0x4604b538
   2a84c:			; <UNDEFINED> instruction: 0x460db150
   2a850:	stmdavs	r4!, {r0, sp, lr, pc}
   2a854:			; <UNDEFINED> instruction: 0xf104b134
   2a858:	strtmi	r0, [r9], -r8
   2a85c:	b	fe6687d0 <ftello64@plt+0xfe661884>
   2a860:	mvnsle	r2, r0, lsl #16
   2a864:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2a868:	movwcs	fp, #304	; 0x130
   2a86c:	movwcc	r6, #6144	; 0x1800
   2a870:	mvnsle	r2, r0, lsl #16
   2a874:			; <UNDEFINED> instruction: 0x47704618
   2a878:	ldrmi	r4, [r8], -r3, lsl #12
   2a87c:	svclt	0x00004770
   2a880:	stmdavs	r0, {r0, r9, sl, lr}
   2a884:	andcs	fp, r0, #56, 2
   2a888:	ldrmi	lr, [r8], -r0
   2a88c:	andvs	r6, r2, r3, lsl #16
   2a890:	blcs	3c0a0 <ftello64@plt+0x35154>
   2a894:	strdvs	sp, [r8], -r9
   2a898:	svclt	0x00004770
   2a89c:			; <UNDEFINED> instruction: 0x4607b5f8
   2a8a0:	ldrmi	r4, [r5], -lr, lsl #12
   2a8a4:	svc	0x009af7db
   2a8a8:	blcs	5c48bc <ftello64@plt+0x5bd970>
   2a8ac:	blmi	89e93c <ftello64@plt+0x8979f0>
   2a8b0:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   2a8b4:			; <UNDEFINED> instruction: 0xb1786898
   2a8b8:	andcs	r4, r1, #31744	; 0x7c00
   2a8bc:	addsvs	r4, sl, fp, ror r4
   2a8c0:	bmi	7d6dfc <ftello64@plt+0x7cfeb0>
   2a8c4:	blmi	7b28cc <ftello64@plt+0x7ab980>
   2a8c8:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   2a8cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a8d0:	stmib	r3, {r0, r4, sp, lr}^
   2a8d4:	ldcllt	0, cr0, [r8, #12]!
   2a8d8:	andcs	r4, r5, #442368	; 0x6c000
   2a8dc:			; <UNDEFINED> instruction: 0xf7db4479
   2a8e0:	strmi	lr, [r6], -r0, ror #23
   2a8e4:			; <UNDEFINED> instruction: 0xf7db6820
   2a8e8:	strmi	lr, [r1], -ip, asr #27
   2a8ec:			; <UNDEFINED> instruction: 0xf0034630
   2a8f0:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
   2a8f4:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   2a8f8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2a8fc:	b	1268870 <ftello64@plt+0x1261924>
   2a900:	blmi	518f08 <ftello64@plt+0x511fbc>
   2a904:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   2a908:	andsvs	r6, sl, r8, lsl r8
   2a90c:	bicsle	r2, r7, r0, lsl #16
   2a910:	andcs	r4, r5, #16, 18	; 0x40000
   2a914:			; <UNDEFINED> instruction: 0xf7db4479
   2a918:	ldrtmi	lr, [sl], -r4, asr #23
   2a91c:			; <UNDEFINED> instruction: 0xf0024631
   2a920:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
   2a924:	andcs	r4, r1, #12, 22	; 0x3000
   2a928:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2a92c:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   2a930:	strb	sp, [sp, r6, asr #3]!
   2a934:			; <UNDEFINED> instruction: 0x000353b6
   2a938:	andeq	r5, r3, ip, lsr #7
   2a93c:	andeq	r5, r3, sl, asr r1
   2a940:	muleq	r3, ip, r3
   2a944:	andeq	lr, r1, r6, asr r0
   2a948:	muleq	r1, r0, lr
   2a94c:	andeq	lr, r1, sl, lsr #32
   2a950:	andeq	r5, r3, r2, ror #6
   2a954:	andeq	lr, r1, ip, lsr #28
   2a958:	andeq	r5, r3, r0, asr #6
   2a95c:	svcmi	0x00f0e92d
   2a960:	stc	7, cr2, [sp, #-0]
   2a964:	ldrtmi	r8, [r8], r2, lsl #22
   2a968:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2a96c:	addslt	r4, r3, ip, ror r4
   2a970:			; <UNDEFINED> instruction: 0xf8df9204
   2a974:	movwls	r2, #38116	; 0x94e4
   2a978:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2a97c:	strls	r4, [r8], #-1146	; 0xfffffb86
   2a980:	andne	lr, r6, sp, asr #19
   2a984:	strvc	lr, [r2, -sp, asr #19]
   2a988:			; <UNDEFINED> instruction: 0xf8df58d3
   2a98c:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   2a990:			; <UNDEFINED> instruction: 0xf04f9311
   2a994:	blls	1ab59c <ftello64@plt+0x1a4650>
   2a998:	mcr	4, 0, r4, cr8, cr12, {3}
   2a99c:	blcs	3d1e4 <ftello64@plt+0x36298>
   2a9a0:	bls	21ead0 <ftello64@plt+0x217b84>
   2a9a4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a9a8:	strbmi	r9, [lr], -r3, lsl #24
   2a9ac:	beq	1255bc <ftello64@plt+0x11e670>
   2a9b0:			; <UNDEFINED> instruction: 0x46431e55
   2a9b4:	bcc	26de4 <ftello64@plt+0x1fe98>
   2a9b8:	ldrmi	r4, [pc], -r8, asr #13
   2a9bc:	svccc	0x0001f815
   2a9c0:			; <UNDEFINED> instruction: 0xf103b157
   2a9c4:	ldmibeq	sl, {r6, r8}^
   2a9c8:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   2a9cc:	andcs	fp, r0, #148, 30	; 0x250
   2a9d0:	andeq	pc, r1, #2
   2a9d4:	cmple	ip, r0, lsl #20
   2a9d8:	svceq	0x0000f1b8
   2a9dc:	ldreq	sp, [pc], -r1, ror #2
   2a9e0:	addhi	pc, fp, r0, lsl #2
   2a9e4:	mrrcne	10, 0, r9, r0, cr4
   2a9e8:	andsle	r4, r1, r1, lsl r6
   2a9ec:	svclt	0x00182b7f
   2a9f0:	vpadd.i8	d18, d0, d15
   2a9f4:	addsmi	r8, r3, #170	; 0xaa
   2a9f8:	adchi	pc, r7, r0
   2a9fc:	subseq	pc, ip, #-1073741784	; 0xc0000028
   2aa00:			; <UNDEFINED> instruction: 0xf282fab2
   2aa04:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   2aa08:	andcs	fp, r0, #8, 30
   2aa0c:	cmple	r0, r0, lsl #20
   2aa10:			; <UNDEFINED> instruction: 0xf804b10c
   2aa14:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   2aa18:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2aa1c:	streq	pc, [r0, -pc, asr #32]
   2aa20:	blls	11f158 <ftello64@plt+0x11820c>
   2aa24:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   2aa28:	andeq	pc, r1, r9, lsl #2
   2aa2c:	stmdb	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2aa30:	andls	r9, r3, r6, lsl #22
   2aa34:			; <UNDEFINED> instruction: 0xd1b42b00
   2aa38:			; <UNDEFINED> instruction: 0x9c039b03
   2aa3c:			; <UNDEFINED> instruction: 0x9018f8dd
   2aa40:	rscsle	r2, r1, r0, lsl #22
   2aa44:	blcs	51670 <ftello64@plt+0x4a724>
   2aa48:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   2aa4c:	eorvc	r9, r3, r9, lsl #22
   2aa50:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   2aa54:	strcc	pc, [r4], #-2271	; 0xfffff721
   2aa58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2aa5c:	blls	484acc <ftello64@plt+0x47db80>
   2aa60:			; <UNDEFINED> instruction: 0xf040405a
   2aa64:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   2aa68:	ldc	0, cr11, [sp], #76	; 0x4c
   2aa6c:	pop	{r1, r8, r9, fp, pc}
   2aa70:	strdlt	r8, [ip, #-240]	; 0xffffff10
   2aa74:	strtmi	r9, [r0], -r0, lsl #6
   2aa78:			; <UNDEFINED> instruction: 0xf04f4bfb
   2aa7c:	strdcs	r3, [r1, -pc]
   2aa80:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   2aa84:	mcr	7, 6, pc, cr2, cr11, {6}	; <UNPREDICTABLE>
   2aa88:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   2aa8c:	orrsle	r4, r5, r5, asr r5
   2aa90:	stccs	7, cr14, [r0], {199}	; 0xc7
   2aa94:	teqhi	r7, r0	; <UNPREDICTABLE>
   2aa98:	cmpcs	ip, #32, 12	; 0x2000000
   2aa9c:	blcc	a8aa4 <ftello64@plt+0xa1b58>
   2aaa0:			; <UNDEFINED> instruction: 0xf083e137
   2aaa4:			; <UNDEFINED> instruction: 0xf1060280
   2aaa8:	bcs	fed6b4 <ftello64@plt+0xfe6768>
   2aaac:			; <UNDEFINED> instruction: 0x2c00d908
   2aab0:	addshi	pc, r4, r0, asr #32
   2aab4:	bl	2742bc <ftello64@plt+0x26d370>
   2aab8:	ldrtmi	r0, [r0], fp, lsl #19
   2aabc:	strb	r2, [r5, r1, lsl #14]!
   2aac0:			; <UNDEFINED> instruction: 0xf0039902
   2aac4:			; <UNDEFINED> instruction: 0xf1b8023f
   2aac8:	b	10acad4 <ftello64@plt+0x10a5b88>
   2aacc:	andls	r1, r2, #268435464	; 0x10000008
   2aad0:	svclt	0x0018aa12
   2aad4:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   2aad8:	uadd16mi	fp, lr, r8
   2aadc:	stccc	8, cr15, [ip], {2}
   2aae0:	blls	25f238 <ftello64@plt+0x2582ec>
   2aae4:	svccs	0x000068df
   2aae8:	adchi	pc, fp, r0
   2aaec:			; <UNDEFINED> instruction: 0xf0402c00
   2aaf0:			; <UNDEFINED> instruction: 0x270080d5
   2aaf4:			; <UNDEFINED> instruction: 0x463e44d9
   2aaf8:			; <UNDEFINED> instruction: 0xf003e7c8
   2aafc:	bcs	ff02b684 <ftello64@plt+0xff024738>
   2ab00:	addshi	pc, r6, r0
   2ab04:	rscseq	pc, r0, #3
   2ab08:			; <UNDEFINED> instruction: 0xf0002ae0
   2ab0c:			; <UNDEFINED> instruction: 0xf00380a2
   2ab10:	bcs	ffc2b6f8 <ftello64@plt+0xffc247ac>
   2ab14:	adcshi	pc, r8, r0
   2ab18:	rscseq	pc, ip, #3
   2ab1c:			; <UNDEFINED> instruction: 0xf0002af8
   2ab20:			; <UNDEFINED> instruction: 0xf00380c8
   2ab24:	bcs	fff2b724 <ftello64@plt+0xfff247d8>
   2ab28:	rschi	pc, r1, r0
   2ab2c:	movwls	fp, #332	; 0x14c
   2ab30:	blmi	ff3bc3b8 <ftello64@plt+0xff3b546c>
   2ab34:	rscscc	pc, pc, #79	; 0x4f
   2ab38:	strcc	r2, [r4], #-257	; 0xfffffeff
   2ab3c:			; <UNDEFINED> instruction: 0xf7db447b
   2ab40:			; <UNDEFINED> instruction: 0xf109ee66
   2ab44:	strcs	r0, [r1, -r4, lsl #18]
   2ab48:			; <UNDEFINED> instruction: 0xb3bce7a0
   2ab4c:	eorvc	r2, r2, ip, asr r2
   2ab50:	vqdmulh.s<illegal width 8>	d2, d0, d13
   2ab54:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   2ab58:	blle	ae6b6c <ftello64@plt+0xadfc20>
   2ab5c:	blle	ff721ad0 <ftello64@plt+0xff71ab84>
   2ab60:	blle	921ad4 <ftello64@plt+0x91ab88>
   2ab64:	smladeq	lr, ip, r5, r1
   2ab68:			; <UNDEFINED> instruction: 0xf1092372
   2ab6c:	rsbvc	r0, r3, r2, lsl #18
   2ab70:	strcc	r2, [r2], #-1792	; 0xfffff900
   2ab74:	cmncs	r6, #36175872	; 0x2280000
   2ab78:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2ab7c:	strcs	r7, [r0, -r3, rrx]
   2ab80:	str	r3, [r3, r2, lsl #8]
   2ab84:			; <UNDEFINED> instruction: 0xf1092376
   2ab88:	rsbvc	r0, r3, r2, lsl #18
   2ab8c:	strcc	r2, [r2], #-1792	; 0xfffff900
   2ab90:	cmncs	lr, #124, 14	; 0x1f00000
   2ab94:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2ab98:	strcs	r7, [r0, -r3, rrx]
   2ab9c:	ldrb	r3, [r5, -r2, lsl #8]!
   2aba0:			; <UNDEFINED> instruction: 0xf1092362
   2aba4:	rsbvc	r0, r3, r2, lsl #18
   2aba8:	strcc	r2, [r2], #-1792	; 0xfffff900
   2abac:	teqcs	r0, #28835840	; 0x1b80000
   2abb0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2abb4:	strcs	r7, [r0, -r3, rrx]
   2abb8:	strb	r3, [r7, -r2, lsl #8]!
   2abbc:	vqdmulh.s<illegal width 8>	d2, d0, d13
   2abc0:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   2abc4:	andge	pc, r7, r3
   2abc8:	adcge	sl, r0, r0, lsr #1
   2abcc:	andge	sl, r7, r0, lsr #1
   2abd0:	streq	r0, [r7, -r7, lsl #14]
   2abd4:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   2abd8:	ldrb	r2, [r7, -r0, lsl #14]
   2abdc:			; <UNDEFINED> instruction: 0xf0002e00
   2abe0:			; <UNDEFINED> instruction: 0xf8df8090
   2abe4:	bl	14b61c <ftello64@plt+0x1446d0>
   2abe8:	svcge	0x000f0686
   2abec:	andslt	pc, r4, sp, asr #17
   2abf0:			; <UNDEFINED> instruction: 0x46d344f8
   2abf4:			; <UNDEFINED> instruction: 0xf81746aa
   2abf8:	strtmi	r5, [r0], -r1, lsl #22
   2abfc:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   2ac00:	rscscc	pc, pc, #79	; 0x4f
   2ac04:	strls	r2, [r0, #-257]	; 0xfffffeff
   2ac08:	mcr	7, 0, pc, cr0, cr11, {6}	; <UNPREDICTABLE>
   2ac0c:	ldrhle	r4, [r2, #36]!	; 0x24
   2ac10:			; <UNDEFINED> instruction: 0x46da4655
   2ac14:			; <UNDEFINED> instruction: 0xf8dd782b
   2ac18:	movwls	fp, #20
   2ac1c:	blmi	fe57c4e4 <ftello64@plt+0xfe575598>
   2ac20:	rscscc	pc, pc, #79	; 0x4f
   2ac24:	ldfnes	f2, [r4, #-4]!
   2ac28:			; <UNDEFINED> instruction: 0xf7db447b
   2ac2c:			; <UNDEFINED> instruction: 0xe741edf0
   2ac30:	strbmi	r2, [r7], -r1, lsl #12
   2ac34:	eorscc	pc, ip, sp, lsl #17
   2ac38:			; <UNDEFINED> instruction: 0xf00346b0
   2ac3c:	movwls	r0, #8991	; 0x231f
   2ac40:	blls	2a48d8 <ftello64@plt+0x29d98c>
   2ac44:	stfcsd	f3, [r0], {123}	; 0x7b
   2ac48:	strcs	sp, [r0], -r6, asr #2
   2ac4c:	ssatmi	r4, #17, r9, asr #9
   2ac50:			; <UNDEFINED> instruction: 0x4647e71c
   2ac54:	eorscc	pc, ip, sp, lsl #17
   2ac58:			; <UNDEFINED> instruction: 0xf0032601
   2ac5c:			; <UNDEFINED> instruction: 0xf04f030f
   2ac60:	movwls	r0, #10242	; 0x2802
   2ac64:	bls	e48b4 <ftello64@plt+0xdd968>
   2ac68:	orreq	pc, r0, #-2147483608	; 0x80000028
   2ac6c:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   2ac70:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2ac74:	stccs	6, cr4, [r0], {94}	; 0x5e
   2ac78:	adchi	pc, pc, r0
   2ac7c:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   2ac80:	blcs	a8c98 <ftello64@plt+0xa1d4c>
   2ac84:	str	r4, [r1, -r7, asr #12]
   2ac88:			; <UNDEFINED> instruction: 0xf88d4647
   2ac8c:			; <UNDEFINED> instruction: 0x2601303c
   2ac90:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   2ac94:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ac98:	ldrbt	r9, [r7], r2, lsl #6
   2ac9c:	bge	3fbd3c <ftello64@plt+0x3f4df0>
   2aca0:			; <UNDEFINED> instruction: 0xf8121e63
   2aca4:			; <UNDEFINED> instruction: 0xf8031b01
   2aca8:	addsmi	r1, lr, #1, 30
   2acac:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   2acb0:			; <UNDEFINED> instruction: 0x4647e71f
   2acb4:	eorscc	pc, ip, sp, lsl #17
   2acb8:			; <UNDEFINED> instruction: 0xf0032601
   2acbc:			; <UNDEFINED> instruction: 0xf04f0303
   2acc0:	movwls	r0, #10244	; 0x2804
   2acc4:	b	1424854 <ftello64@plt+0x141d908>
   2acc8:			; <UNDEFINED> instruction: 0x2c000b8b
   2accc:	strcs	sp, [r0, -pc, ror #2]
   2acd0:			; <UNDEFINED> instruction: 0x463e44d9
   2acd4:			; <UNDEFINED> instruction: 0xe6d946b8
   2acd8:	bge	3fbd78 <ftello64@plt+0x3f4e2c>
   2acdc:			; <UNDEFINED> instruction: 0xf8121e63
   2ace0:			; <UNDEFINED> instruction: 0xf8031b01
   2ace4:	adcsmi	r1, r3, #1, 30
   2ace8:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   2acec:	strbmi	lr, [r7], -sp, lsr #15
   2acf0:	eorscc	pc, ip, sp, lsl #17
   2acf4:			; <UNDEFINED> instruction: 0xf0032601
   2acf8:			; <UNDEFINED> instruction: 0xf04f0301
   2acfc:	movwls	r0, #10245	; 0x2805
   2ad00:	strtmi	lr, [r6], -r4, asr #13
   2ad04:	strcs	lr, [r0, -r9, lsl #15]
   2ad08:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   2ad0c:			; <UNDEFINED> instruction: 0xe6bd463c
   2ad10:	movwls	r1, #3168	; 0xc60
   2ad14:	rscscc	pc, pc, #79	; 0x4f
   2ad18:	tstcs	r1, r7, asr fp
   2ad1c:			; <UNDEFINED> instruction: 0xf1091cc4
   2ad20:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   2ad24:			; <UNDEFINED> instruction: 0xf7db2700
   2ad28:			; <UNDEFINED> instruction: 0xe6afed72
   2ad2c:			; <UNDEFINED> instruction: 0x26004f53
   2ad30:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   2ad34:	eorvc	r4, r6, pc, ror r4
   2ad38:			; <UNDEFINED> instruction: 0x463944f8
   2ad3c:	ldrdeq	pc, [r0], -r8
   2ad40:	bl	fe4e8cb4 <ftello64@plt+0xfe4e1d68>
   2ad44:	strmi	r1, [r5], -r3, asr #24
   2ad48:	blls	11eee8 <ftello64@plt+0x117f9c>
   2ad4c:	strls	r1, [sp], #-2788	; 0xfffff51c
   2ad50:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   2ad54:	andls	r0, lr, r8, lsl r1
   2ad58:	svcne	0x0010ebb3
   2ad5c:			; <UNDEFINED> instruction: 0xf7dad171
   2ad60:	bge	3e6b08 <ftello64@plt+0x3dfbbc>
   2ad64:	andls	sl, r0, #12, 22	; 0x3000
   2ad68:	bge	39519c <ftello64@plt+0x38e250>
   2ad6c:	strtmi	r4, [r8], -r4, lsl #12
   2ad70:			; <UNDEFINED> instruction: 0xf7da940c
   2ad74:	strdcc	lr, [r1], -sl
   2ad78:	blmi	10df248 <ftello64@plt+0x10d82fc>
   2ad7c:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2ad80:	eorsle	r2, r4, r0, lsl #16
   2ad84:	andcs	r4, r1, #64, 22	; 0x10000
   2ad88:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   2ad8c:			; <UNDEFINED> instruction: 0xf7db615a
   2ad90:	strtmi	lr, [r0], -r8, asr #18
   2ad94:	stmdb	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ad98:	ldmib	sp, {r2, r9, fp, ip, pc}^
   2ad9c:	movwcs	r1, #6
   2ada0:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   2ada4:	strtmi	r9, [r8], -r3
   2ada8:	svc	0x00d0f7da
   2adac:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   2adb0:	streq	lr, [fp, -r4, lsl #22]
   2adb4:	bpl	46661c <ftello64@plt+0x45f6d0>
   2adb8:	ldrtmi	sl, [r8], pc, lsl #28
   2adbc:	blvc	a8e1c <ftello64@plt+0xa1ed0>
   2adc0:	strtmi	r4, [fp], -r0, lsr #12
   2adc4:			; <UNDEFINED> instruction: 0xf04f3404
   2adc8:	strdcs	r3, [r1, -pc]
   2adcc:			; <UNDEFINED> instruction: 0xf7db9700
   2add0:	strbmi	lr, [r4, #-3358]	; 0xfffff2e2
   2add4:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   2add8:			; <UNDEFINED> instruction: 0x4627e779
   2addc:	ldrb	r4, [r5], -r0, lsr #13
   2ade0:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   2ade4:	andsvc	r9, lr, r3, lsl #8
   2ade8:	ldmdb	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2adec:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2adf0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2adf4:	ldmdb	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2adf8:			; <UNDEFINED> instruction: 0xf7db4606
   2adfc:			; <UNDEFINED> instruction: 0xf8d8ecf0
   2ae00:	andls	r2, r2, #0
   2ae04:			; <UNDEFINED> instruction: 0xf7db6800
   2ae08:	bls	e5b00 <ftello64@plt+0xdebb4>
   2ae0c:			; <UNDEFINED> instruction: 0x46034639
   2ae10:			; <UNDEFINED> instruction: 0xf0024630
   2ae14:			; <UNDEFINED> instruction: 0xe7b5fd71
   2ae18:	andcs	r4, r1, #59768832	; 0x3900000
   2ae1c:	ldrdeq	pc, [r0], -r8
   2ae20:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   2ae24:			; <UNDEFINED> instruction: 0xf7db9803
   2ae28:	blmi	6a5220 <ftello64@plt+0x69e2d4>
   2ae2c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2ae30:	ldrdne	lr, [r6], -sp
   2ae34:			; <UNDEFINED> instruction: 0xf7ff691b
   2ae38:	mulls	r3, r1, sp
   2ae3c:			; <UNDEFINED> instruction: 0xf7dbe608
   2ae40:	bmi	565368 <ftello64@plt+0x55e41c>
   2ae44:	orrcs	pc, r3, r0, asr #4
   2ae48:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   2ae4c:			; <UNDEFINED> instruction: 0xf0024478
   2ae50:	svclt	0x0000ff03
   2ae54:	strdeq	r5, [r3], -ip
   2ae58:	andeq	r3, r3, ip, lsr #31
   2ae5c:	andeq	r0, r0, r4, ror #12
   2ae60:	andeq	lr, r1, ip, ror #27
   2ae64:	ldrdeq	r3, [r3], -r0
   2ae68:	andeq	lr, r1, r2, lsl #26
   2ae6c:	andeq	lr, r1, r8, asr #24
   2ae70:	muleq	r1, r4, fp
   2ae74:	andeq	lr, r1, ip, asr fp
   2ae78:	andeq	lr, r1, sl, ror #20
   2ae7c:	strdeq	sp, [r1], -r0
   2ae80:	andeq	r4, r3, ip, ror #25
   2ae84:	andeq	r4, r3, ip, ror #29
   2ae88:	ldrdeq	r4, [r3], -lr
   2ae8c:			; <UNDEFINED> instruction: 0x0001e9ba
   2ae90:	andeq	r4, r3, sl, lsr lr
   2ae94:	andeq	lr, r1, r2, asr #19
   2ae98:	andeq	lr, r1, r8, asr #18
   2ae9c:			; <UNDEFINED> instruction: 0x4604b570
   2aea0:	subsle	r2, r4, r0, lsl #16
   2aea4:			; <UNDEFINED> instruction: 0xf7db4620
   2aea8:	stmdacs	r3, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   2aeac:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   2aeb0:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   2aeb4:	andcs	r4, r0, #1081344	; 0x108000
   2aeb8:	ldrmi	r4, [r0], -r2, asr #22
   2aebc:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   2aec0:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   2aec4:	stmib	r3, {r2, r3, sp, lr}^
   2aec8:	lfmlt	f2, 2, [r0, #-12]!
   2aecc:	andcs	r4, r3, #1032192	; 0xfc000
   2aed0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2aed4:			; <UNDEFINED> instruction: 0xf888f7ff
   2aed8:	mvnle	r2, r0, lsl #16
   2aedc:	blcs	1809270 <ftello64@plt+0x1802324>
   2aee0:	blcs	b9ab48 <ftello64@plt+0xb93bfc>
   2aee4:	stclne	15, cr11, [r5], #72	; 0x48
   2aee8:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   2aeec:	rscle	r2, r1, r0, lsl #22
   2aef0:			; <UNDEFINED> instruction: 0x46284937
   2aef4:			; <UNDEFINED> instruction: 0xf7ff4479
   2aef8:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
   2aefc:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   2af00:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2af04:			; <UNDEFINED> instruction: 0xf80ef7ff
   2af08:	sbcsle	r2, r3, r0, lsl #16
   2af0c:			; <UNDEFINED> instruction: 0x46284932
   2af10:			; <UNDEFINED> instruction: 0xf7ff4479
   2af14:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   2af18:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   2af1c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2af20:			; <UNDEFINED> instruction: 0xf800f7ff
   2af24:	sbcle	r2, r5, r0, lsl #16
   2af28:	strtmi	r4, [r8], -sp, lsr #18
   2af2c:			; <UNDEFINED> instruction: 0xf7fe4479
   2af30:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2af34:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   2af38:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   2af3c:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   2af40:			; <UNDEFINED> instruction: 0x4620447b
   2af44:	andsvs	r4, r1, r9, ror r4
   2af48:	strpl	lr, [r3], #-2499	; 0xfffff63d
   2af4c:	andcs	fp, lr, r0, ror sp
   2af50:	ldcl	7, cr15, [sl, #876]!	; 0x36c
   2af54:	str	r4, [r5, r4, lsl #12]!
   2af58:	strtmi	r4, [r8], -r5, lsr #28
   2af5c:			; <UNDEFINED> instruction: 0x4631447e
   2af60:			; <UNDEFINED> instruction: 0xffe0f7fe
   2af64:	rscle	r2, r5, r0, lsl #16
   2af68:			; <UNDEFINED> instruction: 0x46204631
   2af6c:	b	1f68ee0 <ftello64@plt+0x1f61f94>
   2af70:	strmi	r1, [r5], -r2, asr #24
   2af74:			; <UNDEFINED> instruction: 0xf7dad015
   2af78:	strtmi	lr, [r1], -sl, ror #29
   2af7c:			; <UNDEFINED> instruction: 0xf7db4630
   2af80:	mcrrne	10, 7, lr, r3, cr4
   2af84:	andsle	r4, r3, r5, lsl #12
   2af88:	mcr	7, 7, pc, cr0, cr10, {6}	; <UNPREDICTABLE>
   2af8c:	blmi	6bd7f8 <ftello64@plt+0x6b68ac>
   2af90:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   2af94:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   2af98:	andsvs	r4, r4, r8, lsl #12
   2af9c:	strne	lr, [r3, #-2499]	; 0xfffff63d
   2afa0:			; <UNDEFINED> instruction: 0x4620bd70
   2afa4:	andcs	r4, r0, #51380224	; 0x3100000
   2afa8:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   2afac:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   2afb0:			; <UNDEFINED> instruction: 0x46214630
   2afb4:			; <UNDEFINED> instruction: 0xf7ff2200
   2afb8:			; <UNDEFINED> instruction: 0x4628fc71
   2afbc:	svclt	0x0000bd70
   2afc0:	andeq	r4, r3, r8, ror #22
   2afc4:	andeq	r4, r3, r8, lsr #27
   2afc8:	andeq	lr, r1, sl, lsl r9
   2afcc:	andeq	lr, r1, r6, lsl #18
   2afd0:			; <UNDEFINED> instruction: 0x0001dfb4
   2afd4:	andeq	lr, r1, r6, ror #17
   2afd8:	ldrdeq	lr, [r1], -ip
   2afdc:	ldrdeq	lr, [r1], -r6
   2afe0:	ldrdeq	lr, [r1], -r8
   2afe4:	andeq	r4, r3, r8, ror #21
   2afe8:	andeq	r4, r3, r8, lsr #26
   2afec:	andeq	sp, r1, r0, ror #19
   2aff0:	andeq	sp, r1, r8, asr #19
   2aff4:	muleq	r3, r2, sl
   2aff8:	ldrdeq	r4, [r3], -r2
   2affc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2b000:			; <UNDEFINED> instruction: 0x47706818
   2b004:	andeq	r4, r3, r6, lsr #20
   2b008:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2b00c:			; <UNDEFINED> instruction: 0x477068d8
   2b010:	andeq	r4, r3, lr, asr ip
   2b014:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   2b018:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   2b01c:	push	{r0, r3, r4, r5, r6, sl, lr}
   2b020:	strdlt	r4, [sl], r0
   2b024:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   2b028:	andls	r6, r9, #1179648	; 0x120000
   2b02c:	andeq	pc, r0, #79	; 0x4f
   2b030:	cmnle	r1, r0, lsl #28
   2b034:	ldmdbvs	r8, {r2, r9, sl, lr}
   2b038:	teqle	r7, r0, lsl #16
   2b03c:	blcs	490d0 <ftello64@plt+0x42184>
   2b040:	addshi	pc, sp, r0
   2b044:	ldreq	r4, [r9], -r2, lsr #12
   2b048:	svccc	0x0001f812
   2b04c:	andcc	fp, r1, r4, asr pc
   2b050:	blcs	37060 <ftello64@plt+0x30114>
   2b054:	strdcc	sp, [r1], -r7
   2b058:	stcl	7, cr15, [sl, #872]!	; 0x368
   2b05c:	strmi	r7, [r5], -r3, lsr #16
   2b060:			; <UNDEFINED> instruction: 0xb1ab4602
   2b064:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   2b068:			; <UNDEFINED> instruction: 0xf802bfa8
   2b06c:	ble	2f9c78 <ftello64@plt+0x2f2d2c>
   2b070:	ldmibeq	fp, {r4, r9, sl, lr}
   2b074:	teqeq	pc, r1	; <UNPREDICTABLE>
   2b078:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   2b07c:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   2b080:	blcc	e9088 <ftello64@plt+0xe213c>
   2b084:			; <UNDEFINED> instruction: 0x46027051
   2b088:	svccc	0x0001f814
   2b08c:	mvnle	r2, r0, lsl #22
   2b090:	andsvc	r2, r3, r0, lsl #6
   2b094:	blmi	ffd99c <ftello64@plt+0xff6a50>
   2b098:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b09c:	blls	28510c <ftello64@plt+0x27e1c0>
   2b0a0:	cmnle	r1, sl, asr r0
   2b0a4:	andlt	r4, sl, r8, lsr #12
   2b0a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b0ac:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2b0b0:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   2b0b4:			; <UNDEFINED> instruction: 0xf8d8447d
   2b0b8:	strtmi	r1, [r8], -r0
   2b0bc:	ldmib	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b0c0:	strmi	r1, [r7], -r2, asr #24
   2b0c4:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   2b0c8:	blcs	3c958 <ftello64@plt+0x35a0c>
   2b0cc:			; <UNDEFINED> instruction: 0x061bd059
   2b0d0:	svccc	0x0001f812
   2b0d4:			; <UNDEFINED> instruction: 0x3601bf54
   2b0d8:	blcs	388f8 <ftello64@plt+0x319ac>
   2b0dc:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   2b0e0:	stc	7, cr15, [r6, #872]!	; 0x368
   2b0e4:	strmi	r9, [r5], -r5, lsl #8
   2b0e8:			; <UNDEFINED> instruction: 0xf7db4620
   2b0ec:	bge	265bd4 <ftello64@plt+0x25ec88>
   2b0f0:	andls	sl, r0, #6144	; 0x1800
   2b0f4:	bge	215510 <ftello64@plt+0x20e5c4>
   2b0f8:	strmi	r9, [r4], r6, lsl #10
   2b0fc:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2b100:			; <UNDEFINED> instruction: 0xf7dac607
   2b104:	andcc	lr, r1, r2, lsr lr
   2b108:	blls	1df138 <ftello64@plt+0x1d81ec>
   2b10c:	andsvc	r2, sl, r0, lsl #4
   2b110:			; <UNDEFINED> instruction: 0xf7da4638
   2b114:			; <UNDEFINED> instruction: 0xe7bdee1c
   2b118:	mcrr	7, 13, pc, r2, cr11	; <UNPREDICTABLE>
   2b11c:	ldr	r4, [r9, r5, lsl #12]!
   2b120:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   2b124:			; <UNDEFINED> instruction: 0xb1406998
   2b128:			; <UNDEFINED> instruction: 0x46214b1f
   2b12c:	andcs	r4, r1, #40, 12	; 0x2800000
   2b130:	orrsvs	r4, sl, fp, ror r4
   2b134:	stmia	r2!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b138:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2b13c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2b140:	svc	0x00aef7da
   2b144:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   2b148:	tstls	r3, r9, lsl r8
   2b14c:			; <UNDEFINED> instruction: 0xf7db4606
   2b150:	stmdavs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
   2b154:	ldmib	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b158:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   2b15c:			; <UNDEFINED> instruction: 0x4603447a
   2b160:			; <UNDEFINED> instruction: 0xf0024630
   2b164:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
   2b168:			; <UNDEFINED> instruction: 0xf8d84628
   2b16c:	andcs	r1, r1, #0
   2b170:	blx	fe569176 <ftello64@plt+0xfe56222a>
   2b174:			; <UNDEFINED> instruction: 0xf7ff4620
   2b178:	strmi	pc, [r5], -sp, asr #30
   2b17c:	andcs	lr, r1, sl, lsl #15
   2b180:	ldrmi	lr, [lr], -sl, ror #14
   2b184:	str	r2, [fp, r1]!
   2b188:	svc	0x00a2f7da
   2b18c:	andeq	r4, r3, lr, asr #24
   2b190:	andeq	r3, r3, ip, lsl #18
   2b194:	andeq	r0, r0, r4, ror #12
   2b198:	muleq	r3, r0, r8
   2b19c:	andeq	r4, r3, r2, ror r9
   2b1a0:	andeq	sp, r1, r0, ror r8
   2b1a4:	andeq	r4, r3, r6, asr #22
   2b1a8:	andeq	r4, r3, r8, lsr fp
   2b1ac:	andeq	lr, r1, lr, ror #12
   2b1b0:	ldrdeq	r4, [r3], -lr
   2b1b4:	andeq	sp, r1, r8, asr #15
   2b1b8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2b1bc:			; <UNDEFINED> instruction: 0xf7ff691b
   2b1c0:	svclt	0x0000bbcd
   2b1c4:	andeq	r4, r3, lr, lsr #21
   2b1c8:	stmdblt	ip, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b1cc:	stcllt	7, cr15, [sl, #872]	; 0x368
   2b1d0:	ldclt	7, cr15, [sl, #872]!	; 0x368
   2b1d4:			; <UNDEFINED> instruction: 0x4604b570
   2b1d8:			; <UNDEFINED> instruction: 0xf4106880
   2b1dc:	tstle	r1, r0, lsl #6
   2b1e0:	vst2.8	{d22-d23}, [r0 :128], r2
   2b1e4:	mvnvs	r4, r0
   2b1e8:	stmib	r4, {r5, r7, sp, lr}^
   2b1ec:	rscvs	r3, r3, r8, lsl #6
   2b1f0:	stmib	r4, {r1, r4, fp, sp, lr}^
   2b1f4:	bcs	37e24 <ftello64@plt+0x30ed8>
   2b1f8:	movwcc	lr, #51652	; 0xc9c4
   2b1fc:	movwcs	sp, #2939	; 0xb7b
   2b200:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
   2b204:	blcs	45598 <ftello64@plt+0x3e64c>
   2b208:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   2b20c:	mvnlt	r4, lr, lsl #12
   2b210:			; <UNDEFINED> instruction: 0x46151d99
   2b214:	andeq	pc, r5, #79	; 0x4f
   2b218:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
   2b21c:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
   2b220:	ldclne	0, cr13, [r8], {82}	; 0x52
   2b224:			; <UNDEFINED> instruction: 0xf113d06e
   2b228:	rsbsle	r0, fp, ip, lsl #30
   2b22c:			; <UNDEFINED> instruction: 0xf0001dd9
   2b230:			; <UNDEFINED> instruction: 0xf1138089
   2b234:			; <UNDEFINED> instruction: 0xf0000f0a
   2b238:	movwcc	r8, #45205	; 0xb095
   2b23c:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
   2b240:	ldrbtmi	r2, [r9], #-0
   2b244:	svc	0x002cf7da
   2b248:	eor	r4, r7, r3, lsl #12
   2b24c:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
   2b250:	ldclne	0, cr13, [lr], {85}	; 0x55
   2b254:	andeq	pc, r5, #79	; 0x4f
   2b258:			; <UNDEFINED> instruction: 0xf113d05b
   2b25c:	rsble	r0, r8, ip, lsl #30
   2b260:			; <UNDEFINED> instruction: 0xd0761d98
   2b264:			; <UNDEFINED> instruction: 0xf0001dd9
   2b268:			; <UNDEFINED> instruction: 0xf1138084
   2b26c:	eorsle	r0, r9, r8, lsl #30
   2b270:	svceq	0x0009f113
   2b274:	addshi	pc, r1, r0
   2b278:			; <UNDEFINED> instruction: 0xf000330b
   2b27c:	stmdbmi	ip, {r0, r1, r7, pc}^
   2b280:	ldrbtmi	r2, [r9], #-0
   2b284:	svc	0x000cf7da
   2b288:			; <UNDEFINED> instruction: 0xf0024629
   2b28c:	and	pc, fp, r7, ror #22
   2b290:	andcs	r4, r0, r8, asr #18
   2b294:			; <UNDEFINED> instruction: 0xf7da4479
   2b298:	strmi	lr, [r3], -r4, lsl #30
   2b29c:	ldrtmi	r4, [r1], -r6, asr #16
   2b2a0:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
   2b2a4:	blx	16e72b6 <ftello64@plt+0x16e036a>
   2b2a8:	blcs	8563c <ftello64@plt+0x7e6f0>
   2b2ac:	movwcs	fp, #3844	; 0xf04
   2b2b0:	adcle	r6, r4, r3, ror #1
   2b2b4:			; <UNDEFINED> instruction: 0xf7db2002
   2b2b8:	stmdbmi	r0, {r1, r7, r8, fp, sp, lr, pc}^
   2b2bc:	ldrbtmi	r2, [r9], #-0
   2b2c0:	mcr	7, 7, pc, cr14, cr10, {6}	; <UNPREDICTABLE>
   2b2c4:	strb	r4, [r9, r3, lsl #12]!
   2b2c8:	andcs	r4, r0, sp, lsr r9
   2b2cc:			; <UNDEFINED> instruction: 0xf7da4479
   2b2d0:	strmi	lr, [r3], -r8, ror #29
   2b2d4:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2b2d8:	ldrbtmi	r2, [r9], #-0
   2b2dc:	mcr	7, 7, pc, cr0, cr10, {6}	; <UNPREDICTABLE>
   2b2e0:	ldrb	r4, [fp, r3, lsl #12]
   2b2e4:	andcs	r4, r0, r8, lsr r9
   2b2e8:			; <UNDEFINED> instruction: 0xf7da4479
   2b2ec:			; <UNDEFINED> instruction: 0x4629eeda
   2b2f0:	blx	d67302 <ftello64@plt+0xd603b6>
   2b2f4:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2b2f8:			; <UNDEFINED> instruction: 0xf0024478
   2b2fc:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
   2b300:			; <UNDEFINED> instruction: 0xe7a6447d
   2b304:	andcs	r4, r0, r3, lsr r9
   2b308:			; <UNDEFINED> instruction: 0xf7da4479
   2b30c:	strmi	lr, [r3], -sl, asr #29
   2b310:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2b314:	ldrbtmi	r2, [r9], #-0
   2b318:	mcr	7, 6, pc, cr2, cr10, {6}	; <UNPREDICTABLE>
   2b31c:			; <UNDEFINED> instruction: 0xf0024629
   2b320:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
   2b324:	andcs	r4, r0, sp, lsr #18
   2b328:			; <UNDEFINED> instruction: 0xf7da4479
   2b32c:			; <UNDEFINED> instruction: 0x4603eeba
   2b330:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2b334:	ldrbtmi	r2, [r9], #-0
   2b338:	mrc	7, 5, APSR_nzcv, cr2, cr10, {6}
   2b33c:			; <UNDEFINED> instruction: 0xf0024629
   2b340:	ldr	pc, [r1, sp, lsl #22]!
   2b344:	andcs	r4, r0, r7, lsr #18
   2b348:			; <UNDEFINED> instruction: 0xf7da4479
   2b34c:	strmi	lr, [r3], -sl, lsr #29
   2b350:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   2b354:	ldrbtmi	r2, [r9], #-0
   2b358:	mcr	7, 5, pc, cr2, cr10, {6}	; <UNPREDICTABLE>
   2b35c:			; <UNDEFINED> instruction: 0xf0024629
   2b360:			; <UNDEFINED> instruction: 0xe7a1fafd
   2b364:	andcs	r4, r0, r1, lsr #18
   2b368:			; <UNDEFINED> instruction: 0xf7da4479
   2b36c:			; <UNDEFINED> instruction: 0x4603ee9a
   2b370:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2b374:	ldrbtmi	r2, [r9], #-0
   2b378:	mrc	7, 4, APSR_nzcv, cr2, cr10, {6}
   2b37c:			; <UNDEFINED> instruction: 0xf0024629
   2b380:	ldr	pc, [r1, sp, ror #21]
   2b384:	andcs	r4, r0, fp, lsl r9
   2b388:			; <UNDEFINED> instruction: 0xf7da4479
   2b38c:	strmi	lr, [r1], -sl, lsl #29
   2b390:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2b394:	blx	ff8e73a4 <ftello64@plt+0xff8e0458>
   2b398:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   2b39c:	ldrbtmi	r2, [r9], #-0
   2b3a0:	mrc	7, 3, APSR_nzcv, cr14, cr10, {6}
   2b3a4:			; <UNDEFINED> instruction: 0xf0024629
   2b3a8:			; <UNDEFINED> instruction: 0xe77dfad9
   2b3ac:	andeq	lr, r1, r2, lsr #13
   2b3b0:	andeq	lr, r1, r6, ror #14
   2b3b4:	ldrdeq	lr, [r1], -r8
   2b3b8:	andeq	lr, r1, r2, asr r6
   2b3bc:	andeq	lr, r1, r6, asr #11
   2b3c0:	andeq	lr, r1, r4, asr #11
   2b3c4:	ldrdeq	ip, [r1], -sl
   2b3c8:			; <UNDEFINED> instruction: 0x0001e6b0
   2b3cc:	andeq	lr, r1, r4, asr r5
   2b3d0:	andeq	lr, r1, r4, asr #10
   2b3d4:	muleq	r1, r8, fp
   2b3d8:	andeq	lr, r1, sl, ror #11
   2b3dc:	andeq	lr, r1, ip, ror r5
   2b3e0:	strdeq	lr, [r1], -r2
   2b3e4:	andeq	lr, r1, r0, ror r5
   2b3e8:	strdeq	lr, [r1], -sl
   2b3ec:	andeq	lr, r1, r0, ror #10
   2b3f0:	andeq	lr, r1, r6, lsl #12
   2b3f4:	andeq	lr, r1, r0, asr r6
   2b3f8:	andeq	r5, r1, sl, asr #4
   2b3fc:	andeq	lr, r1, sl, lsl r6
   2b400:	svceq	0x0010f011
   2b404:	tsteq	r7, r1	; <UNPREDICTABLE>
   2b408:	mvnsmi	lr, sp, lsr #18
   2b40c:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
   2b410:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
   2b414:	ldrmi	r4, [r4], -r6, lsl #12
   2b418:	andle	r6, r8, r1, asr #2
   2b41c:	andsle	r2, fp, r4, lsl #18
   2b420:	svclt	0x001c2901
   2b424:	andcs	r6, r1, r2, lsl #3
   2b428:	pop	{r0, ip, lr, pc}
   2b42c:			; <UNDEFINED> instruction: 0xf7db81f0
   2b430:	ldrdcs	lr, [r0, -r6]
   2b434:			; <UNDEFINED> instruction: 0x4605463a
   2b438:	eorvs	r4, r9, r0, lsr #12
   2b43c:	stcl	7, cr15, [r2], {218}	; 0xda
   2b440:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
   2b444:	movwcc	r3, #15105	; 0x3b01
   2b448:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
   2b44c:	eorle	r2, r9, r2, lsr #22
   2b450:			; <UNDEFINED> instruction: 0x200061b0
   2b454:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b458:			; <UNDEFINED> instruction: 0x06297815
   2b45c:			; <UNDEFINED> instruction: 0xf7dbd40b
   2b460:	stmdavs	r1, {r1, r2, r4, r7, fp, sp, lr, pc}
   2b464:			; <UNDEFINED> instruction: 0xf814e003
   2b468:	strteq	r5, [sl], -r1, lsl #30
   2b46c:			; <UNDEFINED> instruction: 0xf831d403
   2b470:	ldreq	r3, [fp], #21
   2b474:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
   2b478:			; <UNDEFINED> instruction: 0xf7dbd01a
   2b47c:	strcs	lr, [r0, #-2480]	; 0xfffff650
   2b480:			; <UNDEFINED> instruction: 0x4629463a
   2b484:	strtmi	r4, [r0], -r0, lsl #13
   2b488:	andpl	pc, r0, r8, asr #17
   2b48c:	ldm	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b490:			; <UNDEFINED> instruction: 0x300161b0
   2b494:	strtmi	sp, [r8], -r2
   2b498:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b49c:	ldrdcc	pc, [r0], -r8
   2b4a0:	mvnsle	r2, r2, lsr #22
   2b4a4:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
   2b4a8:	rscscc	pc, pc, pc, asr #32
   2b4ac:			; <UNDEFINED> instruction: 0xe7bc6133
   2b4b0:			; <UNDEFINED> instruction: 0xf06f2200
   2b4b4:			; <UNDEFINED> instruction: 0xf04f030b
   2b4b8:	ldrshvs	r3, [r2, pc]!
   2b4bc:	pop	{r0, r1, r4, r5, r8, sp, lr}
   2b4c0:	svclt	0x000081f0
   2b4c4:	bmi	998504 <ftello64@plt+0x9915b8>
   2b4c8:	ldrbmi	lr, [r0, sp, lsr #18]!
   2b4cc:	blmi	9576e0 <ftello64@plt+0x950794>
   2b4d0:	cfstrsls	mvf4, [fp], {122}	; 0x7a
   2b4d4:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   2b4d8:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   2b4dc:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
   2b4e0:			; <UNDEFINED> instruction: 0xf04f9301
   2b4e4:	tstlt	ip, #0, 6
   2b4e8:	svcmi	0x001fab0c
   2b4ec:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   2b4f0:	ldrbtmi	r4, [pc], #-1664	; 2b4f8 <ftello64@plt+0x245ac>
   2b4f4:	ldrmi	r2, [sp], -r0, lsl #12
   2b4f8:	and	r9, fp, r0, lsl #6
   2b4fc:	strbmi	r4, [r8], -r1, lsr #12
   2b500:			; <UNDEFINED> instruction: 0x46204798
   2b504:			; <UNDEFINED> instruction: 0xf7db3504
   2b508:	strls	lr, [r0, #-2218]	; 0xfffff756
   2b50c:	stcmi	8, cr15, [r4], {85}	; 0x55
   2b510:	cmnlt	ip, r6, lsl #8
   2b514:	blcs	45608 <ftello64@plt+0x3e6bc>
   2b518:			; <UNDEFINED> instruction: 0xf1b8d1f0
   2b51c:	andsle	r0, r5, r0, lsl #30
   2b520:			; <UNDEFINED> instruction: 0xf85a4b12
   2b524:	ldmdavs	r9, {r0, r1, ip, sp}
   2b528:			; <UNDEFINED> instruction: 0xf7db4620
   2b52c:	strb	lr, [r8, r2, lsl #25]!
   2b530:	blmi	2fdd74 <ftello64@plt+0x2f6e28>
   2b534:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b538:	blls	855a8 <ftello64@plt+0x7e65c>
   2b53c:	qaddle	r4, sl, sl
   2b540:	andlt	r4, r3, r0, lsr r6
   2b544:			; <UNDEFINED> instruction: 0x47f0e8bd
   2b548:	ldrbmi	fp, [r0, -r3]!
   2b54c:			; <UNDEFINED> instruction: 0xf85a4b09
   2b550:	ldmdavs	r9, {r0, r1, ip, sp}
   2b554:			; <UNDEFINED> instruction: 0xf7dae7e8
   2b558:	svclt	0x0000edbc
   2b55c:	andeq	r3, r3, r8, asr r4
   2b560:	andeq	r0, r0, r4, ror #12
   2b564:	andeq	r3, r3, lr, asr #8
   2b568:	muleq	r3, r2, r7
   2b56c:	andeq	r0, r0, r4, ror r6
   2b570:	strdeq	r3, [r3], -r4
   2b574:	andeq	r0, r0, r0, lsr #13
   2b578:	bmi	2be1a4 <ftello64@plt+0x2b7258>
   2b57c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2b580:	tstlt	r3, fp, lsl r8
   2b584:	tstcs	r0, r1
   2b588:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
   2b58c:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   2b590:			; <UNDEFINED> instruction: 0xf7da6818
   2b594:	blmi	19a718 <ftello64@plt+0x1937cc>
   2b598:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b59c:	mrrclt	7, 13, pc, sl, cr10	; <UNPREDICTABLE>
   2b5a0:	andeq	r4, r3, r8, lsl #14
   2b5a4:	andeq	r3, r3, sl, lsr #7
   2b5a8:	andeq	r0, r0, r0, lsr #13
   2b5ac:	andeq	r0, r0, r4, ror r6
   2b5b0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2b5b4:			; <UNDEFINED> instruction: 0x47706018
   2b5b8:	ldrdeq	r4, [r3], -r2
   2b5bc:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
   2b5c0:			; <UNDEFINED> instruction: 0x4604447b
   2b5c4:	tstlt	fp, fp, asr r8
   2b5c8:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
   2b5cc:	andeq	pc, sl, r4, lsr #3
   2b5d0:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
   2b5d4:			; <UNDEFINED> instruction: 0xf000e8df
   2b5d8:			; <UNDEFINED> instruction: 0x1c101928
   2b5dc:	eorne	r2, r5, pc, lsl r2
   2b5e0:	andsne	r1, r0, r0, lsl r0
   2b5e4:	andsne	r1, r0, r0, lsl r0
   2b5e8:	andsne	r1, r0, r0, lsl r0
   2b5ec:	andsne	r1, r0, r0, lsl r0
   2b5f0:	andsne	r1, r0, r0, lsl r0
   2b5f4:			; <UNDEFINED> instruction: 0x16161010
   2b5f8:	ldclt	0, cr2, [r0, #-0]
   2b5fc:			; <UNDEFINED> instruction: 0x4010e8bd
   2b600:	bllt	1467650 <ftello64@plt+0x1460704>
   2b604:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   2b608:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   2b60c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2b610:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2b614:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
   2b618:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2b61c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2b620:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
   2b624:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2b628:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2b62c:	svclt	0x0000bd10
   2b630:	andeq	r4, r3, r4, asr #13
   2b634:	andeq	lr, r1, lr, lsr #1
   2b638:	strdeq	lr, [r1], -r4
   2b63c:	strdeq	lr, [r1], -r6
   2b640:			; <UNDEFINED> instruction: 0x0001e6bc
   2b644:	andeq	lr, r1, sl, lsr r6
   2b648:	andeq	lr, r1, r0, ror #7
   2b64c:	andeq	lr, r1, r2, ror #13
   2b650:	andcs	fp, fp, r0, lsr r5
   2b654:			; <UNDEFINED> instruction: 0xf7ffb083
   2b658:	andcs	pc, r0, #708	; 0x2c4
   2b65c:	ldrmi	r4, [r0], -r1, lsl #12
   2b660:			; <UNDEFINED> instruction: 0xff30f7ff
   2b664:			; <UNDEFINED> instruction: 0xf7ff200c
   2b668:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
   2b66c:	strmi	r4, [r2], -lr, lsr #22
   2b670:	andcs	r4, r0, lr, lsr #18
   2b674:	andls	r4, r0, fp, ror r4
   2b678:			; <UNDEFINED> instruction: 0xf7ff4479
   2b67c:	andcs	pc, sp, r3, lsr #30
   2b680:			; <UNDEFINED> instruction: 0xf7ff4d2b
   2b684:	blmi	b2b4f8 <ftello64@plt+0xb245ac>
   2b688:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
   2b68c:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
   2b690:			; <UNDEFINED> instruction: 0x46024479
   2b694:	andls	r2, r0, r0
   2b698:			; <UNDEFINED> instruction: 0xff14f7ff
   2b69c:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   2b6a0:			; <UNDEFINED> instruction: 0xff8cf7ff
   2b6a4:	strtmi	r2, [sl], -r0, lsl #6
   2b6a8:	ldrmi	r4, [r8], -r1, lsl #12
   2b6ac:			; <UNDEFINED> instruction: 0xf7ffb109
   2b6b0:	ldccs	15, cr15, [lr], {9}
   2b6b4:	strdcs	sp, [lr], -r2
   2b6b8:			; <UNDEFINED> instruction: 0xff80f7ff
   2b6bc:			; <UNDEFINED> instruction: 0xb1284601
   2b6c0:	movwcs	r4, #2590	; 0xa1e
   2b6c4:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   2b6c8:	mrc2	7, 7, pc, cr12, cr15, {7}
   2b6cc:			; <UNDEFINED> instruction: 0xf7ff200a
   2b6d0:			; <UNDEFINED> instruction: 0x4601ff75
   2b6d4:	bmi	6d7b7c <ftello64@plt+0x6d0c30>
   2b6d8:	ldrmi	r2, [r8], -r0, lsl #6
   2b6dc:			; <UNDEFINED> instruction: 0xf7ff447a
   2b6e0:	strdcs	pc, [pc], -r1
   2b6e4:			; <UNDEFINED> instruction: 0xff6af7ff
   2b6e8:	tstlt	r8, r1, lsl #12
   2b6ec:	ldrmi	r2, [r0], -r0, lsl #4
   2b6f0:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2b6f4:			; <UNDEFINED> instruction: 0xf7ff2012
   2b6f8:	strmi	pc, [r1], -r1, ror #30
   2b6fc:	andcs	fp, r0, #24, 2
   2b700:			; <UNDEFINED> instruction: 0xf7ff4610
   2b704:			; <UNDEFINED> instruction: 0x4620fedf
   2b708:			; <UNDEFINED> instruction: 0xf7ff3401
   2b70c:	andcs	pc, r0, #348	; 0x15c
   2b710:	ldrmi	r4, [r0], -r1, lsl #12
   2b714:			; <UNDEFINED> instruction: 0xf7ffb109
   2b718:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
   2b71c:	strdcs	sp, [r0], -r3
   2b720:	pop	{r0, r1, ip, sp, pc}
   2b724:			; <UNDEFINED> instruction: 0xe7274030
   2b728:	andeq	sp, r1, r4, lsr #30
   2b72c:	andeq	r9, r1, r4, lsr #14
   2b730:	andeq	r0, r2, sl, asr r2
   2b734:	andeq	r0, r2, r8, asr r2
   2b738:	andeq	ip, r1, r4, ror #29
   2b73c:	andeq	r0, r2, lr, lsl r2
   2b740:	andeq	r0, r2, r8, lsl #4
   2b744:	svcmi	0x00f0e92d
   2b748:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   2b74c:			; <UNDEFINED> instruction: 0xf8df8b02
   2b750:			; <UNDEFINED> instruction: 0xf8df2420
   2b754:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
   2b758:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   2b75c:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   2b760:	ldmpl	r3, {r0, r1, r8, ip, pc}^
   2b764:	movwls	r6, #30747	; 0x781b
   2b768:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b76c:			; <UNDEFINED> instruction: 0xff70f7ff
   2b770:	strtmi	r2, [r1], -r0, lsl #4
   2b774:			; <UNDEFINED> instruction: 0xf7ff4610
   2b778:	eorcs	pc, sl, r5, lsr #29
   2b77c:			; <UNDEFINED> instruction: 0xff1ef7ff
   2b780:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   2b784:			; <UNDEFINED> instruction: 0xf0002b31
   2b788:	strhtcs	r8, [r9], -r4
   2b78c:			; <UNDEFINED> instruction: 0xff16f7ff
   2b790:	movwcs	r4, #2810	; 0xafa
   2b794:			; <UNDEFINED> instruction: 0x4601447a
   2b798:			; <UNDEFINED> instruction: 0xf7ff4618
   2b79c:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   2b7a0:	eorsle	r2, r4, r0, lsl #22
   2b7a4:			; <UNDEFINED> instruction: 0xb32a683a
   2b7a8:			; <UNDEFINED> instruction: 0x2600463c
   2b7ac:			; <UNDEFINED> instruction: 0xf893e018
   2b7b0:			; <UNDEFINED> instruction: 0xf1b88000
   2b7b4:	andsle	r0, r0, r0, asr #30
   2b7b8:	svc	0x0050f7da
   2b7bc:	svceq	0x007cf1b8
   2b7c0:			; <UNDEFINED> instruction: 0xf0004605
   2b7c4:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
   2b7c8:	movwcs	fp, #8148	; 0x1fd4
   2b7cc:	adcsmi	r2, r5, #0, 6
   2b7d0:	movwcs	fp, #4056	; 0xfd8
   2b7d4:	svclt	0x00182b00
   2b7d8:			; <UNDEFINED> instruction: 0xf854462e
   2b7dc:	cmnlt	r3, #16, 30	; 0x40
   2b7e0:	stmdacs	r0, {r5, r6, fp, sp, lr}
   2b7e4:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   2b7e8:	mvnle	r2, r0, lsl #22
   2b7ec:	svc	0x0036f7da
   2b7f0:	strb	r4, [r8, r5, lsl #12]!
   2b7f4:	blcs	1049868 <ftello64@plt+0x104291c>
   2b7f8:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   2b7fc:	ldreq	r9, [fp], r3, lsl #22
   2b800:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
   2b804:	ldrmi	r2, [r0], -r0, lsl #4
   2b808:			; <UNDEFINED> instruction: 0xf7ff4479
   2b80c:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
   2b810:	mrc2	7, 6, pc, cr4, cr15, {7}
   2b814:	cmplt	r0, r4, lsl #12
   2b818:	andcs	r4, r0, #3571712	; 0x368000
   2b81c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   2b820:	mrc2	7, 2, pc, cr0, cr15, {7}
   2b824:	strtmi	r2, [r1], -r0, lsl #4
   2b828:			; <UNDEFINED> instruction: 0xf7ff4610
   2b82c:	andcs	pc, r0, fp, asr #28
   2b830:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   2b834:			; <UNDEFINED> instruction: 0xf7da2000
   2b838:	ldmvs	fp!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}^
   2b83c:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
   2b840:			; <UNDEFINED> instruction: 0xf0402b40
   2b844:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
   2b848:	sbcsle	r2, r7, r0, lsl #22
   2b84c:	ldrcc	r4, [r0, -lr, asr #23]
   2b850:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2b854:	movwls	r4, #17531	; 0x447b
   2b858:	ldrbtmi	r4, [fp], #3021	; 0xbcd
   2b85c:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2b860:	ldrbtmi	r4, [sl], #1147	; 0x47b
   2b864:	bcc	46708c <ftello64@plt+0x460140>
   2b868:	stcne	8, cr15, [r4], {87}	; 0x57
   2b86c:	andcs	r2, r0, r5, lsl #4
   2b870:	ldc	7, cr15, [r6], {218}	; 0xda
   2b874:	blx	5e78c4 <ftello64@plt+0x5e0978>
   2b878:	tstlt	r8, r4, lsl #12
   2b87c:	blcs	1049890 <ftello64@plt+0x1042944>
   2b880:	addshi	pc, r4, r0
   2b884:	ldcne	8, cr15, [r0], {87}	; 0x57
   2b888:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
   2b88c:	andsne	pc, r8, sp, lsl #17
   2b890:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2b894:	movwcs	r4, #2496	; 0x9c0
   2b898:			; <UNDEFINED> instruction: 0x464a4618
   2b89c:			; <UNDEFINED> instruction: 0xf88d4479
   2b8a0:			; <UNDEFINED> instruction: 0xf7ff3019
   2b8a4:			; <UNDEFINED> instruction: 0xf857fe0f
   2b8a8:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
   2b8ac:			; <UNDEFINED> instruction: 0xf0002b00
   2b8b0:			; <UNDEFINED> instruction: 0xf85780a3
   2b8b4:			; <UNDEFINED> instruction: 0xf04f2c10
   2b8b8:	strbmi	r0, [r0], -r0, lsl #16
   2b8bc:			; <UNDEFINED> instruction: 0xf5b24649
   2b8c0:	bmi	fedcb6c8 <ftello64@plt+0xfedc477c>
   2b8c4:	andhi	pc, r0, sp, asr #17
   2b8c8:	svclt	0x00b4447a
   2b8cc:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
   2b8d0:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   2b8d4:	andshi	pc, r9, sp, lsl #17
   2b8d8:	andsgt	pc, r8, sp, lsl #17
   2b8dc:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
   2b8e0:	tstlt	ip, r5, lsl #8
   2b8e4:	blcs	1f49978 <ftello64@plt+0x1f42a2c>
   2b8e8:	adcshi	pc, r3, r0
   2b8ec:	andcs	r4, r0, #172, 18	; 0x2b0000
   2b8f0:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
   2b8f4:			; <UNDEFINED> instruction: 0xf7ff4479
   2b8f8:	adcsmi	pc, r5, #14656	; 0x3940
   2b8fc:			; <UNDEFINED> instruction: 0xf8dfda0a
   2b900:	ldrbtmi	r8, [r8], #676	; 0x2a4
   2b904:	strcc	r2, [r1, #-512]	; 0xfffffe00
   2b908:			; <UNDEFINED> instruction: 0x46414610
   2b90c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   2b910:	ldrhle	r4, [r7, #37]!	; 0x25
   2b914:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
   2b918:	ldrmi	r2, [r0], -r0, lsl #4
   2b91c:			; <UNDEFINED> instruction: 0xf7ff4479
   2b920:			; <UNDEFINED> instruction: 0xf857fdd1
   2b924:	blcs	3a56c <ftello64@plt+0x33620>
   2b928:			; <UNDEFINED> instruction: 0xe767d19e
   2b92c:	andcs	r4, r0, #2605056	; 0x27c000
   2b930:			; <UNDEFINED> instruction: 0xf10d4610
   2b934:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
   2b938:			; <UNDEFINED> instruction: 0xf7ff2503
   2b93c:			; <UNDEFINED> instruction: 0xf857fdc3
   2b940:	blcs	3a978 <ftello64@plt+0x33a2c>
   2b944:			; <UNDEFINED> instruction: 0xe7dad1b5
   2b948:	blcs	499dc <ftello64@plt+0x42a90>
   2b94c:	adcsmi	fp, r5, #24, 30	; 0x60
   2b950:	adcshi	pc, sp, r0, lsl #6
   2b954:	sbcsle	r2, lr, r0, lsl #22
   2b958:			; <UNDEFINED> instruction: 0xf04f2b0a
   2b95c:	tstle	r7, r0, lsl #10
   2b960:	blcs	49af4 <ftello64@plt+0x42ba8>
   2b964:	andcs	sp, r0, #215	; 0xd7
   2b968:			; <UNDEFINED> instruction: 0x46104659
   2b96c:			; <UNDEFINED> instruction: 0xf7ff4690
   2b970:	andcs	pc, r0, #10816	; 0x2a40
   2b974:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2b978:			; <UNDEFINED> instruction: 0x46514610
   2b97c:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   2b980:	ldrhle	r4, [r6, #80]!	; 0x50
   2b984:	strcc	r7, [r1], #-2147	; 0xfffff79d
   2b988:	sbcle	r2, r4, r0, lsl #22
   2b98c:	rscle	r2, r7, sl, lsl #22
   2b990:	stmdbge	r6, {r9, sp}
   2b994:			; <UNDEFINED> instruction: 0xf88d4610
   2b998:			; <UNDEFINED> instruction: 0xf88d3018
   2b99c:			; <UNDEFINED> instruction: 0xf7ff5019
   2b9a0:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   2b9a4:	blcs	389b0 <ftello64@plt+0x31a64>
   2b9a8:			; <UNDEFINED> instruction: 0xe7b4d1f0
   2b9ac:	blcs	49ac0 <ftello64@plt+0x42b74>
   2b9b0:			; <UNDEFINED> instruction: 0xf8dfd0b7
   2b9b4:	blcs	2d01ac <ftello64@plt+0x2c9260>
   2b9b8:	streq	pc, [r1], #-260	; 0xfffffefc
   2b9bc:	ldrbtmi	sl, [r9], #3334	; 0xd06
   2b9c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2b9c4:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
   2b9c8:	adcle	r2, r4, r0, lsl #22
   2b9cc:	strbmi	r2, [r9], -r0, lsl #4
   2b9d0:			; <UNDEFINED> instruction: 0xf7ff4610
   2b9d4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   2b9d8:	blcs	389e4 <ftello64@plt+0x31a98>
   2b9dc:	blcs	2dfc50 <ftello64@plt+0x2d8d04>
   2b9e0:	andcs	sp, r0, #241	; 0xf1
   2b9e4:	ldrmi	r4, [r0], -r9, lsr #12
   2b9e8:	andscc	pc, r8, sp, lsl #17
   2b9ec:	andshi	pc, r9, sp, lsl #17
   2b9f0:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   2b9f4:	strb	r7, [pc, r3, ror #16]!
   2b9f8:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
   2b9fc:			; <UNDEFINED> instruction: 0xf0002a7c
   2ba00:	strcs	r8, [r3, #-139]	; 0xffffff75
   2ba04:			; <UNDEFINED> instruction: 0x260ae77b
   2ba08:	movwcs	r4, #2666	; 0xa6a
   2ba0c:	ldrmi	r4, [r8], -sl, ror #18
   2ba10:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2ba14:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   2ba18:			; <UNDEFINED> instruction: 0xf7ffe715
   2ba1c:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2ba20:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
   2ba24:	andle	r2, r7, sp, lsr fp
   2ba28:			; <UNDEFINED> instruction: 0xf1052b7c
   2ba2c:			; <UNDEFINED> instruction: 0xf43f0501
   2ba30:	blcs	57560 <ftello64@plt+0x50614>
   2ba34:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   2ba38:			; <UNDEFINED> instruction: 0xf003b120
   2ba3c:	blcs	fe02c944 <ftello64@plt+0xfe0259f8>
   2ba40:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
   2ba44:	svccc	0x0001f812
   2ba48:	svclt	0x00182b00
   2ba4c:	mvnsle	r2, ip, ror fp
   2ba50:			; <UNDEFINED> instruction: 0xf894e6b9
   2ba54:	stclne	0, cr12, [r3], #-4
   2ba58:			; <UNDEFINED> instruction: 0xf1bc9305
   2ba5c:			; <UNDEFINED> instruction: 0xd1200f3d
   2ba60:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
   2ba64:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
   2ba68:	andcs	r2, r0, #0, 10
   2ba6c:	ldrmi	r4, [r0], -r9, asr #12
   2ba70:	andsgt	pc, r8, sp, lsl #17
   2ba74:	andspl	pc, r9, sp, lsl #17
   2ba78:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   2ba7c:	andeq	lr, r8, r4, lsl #22
   2ba80:			; <UNDEFINED> instruction: 0xf8184643
   2ba84:			; <UNDEFINED> instruction: 0xf1bccb01
   2ba88:	svclt	0x00180f00
   2ba8c:	svceq	0x007cf1bc
   2ba90:	strmi	sp, [r5], -fp, ror #3
   2ba94:			; <UNDEFINED> instruction: 0xf1bc461c
   2ba98:			; <UNDEFINED> instruction: 0xf43f0f00
   2ba9c:	strcc	sl, [r1], #-3879	; 0xfffff0d9
   2baa0:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
   2baa4:	strbmi	r4, [r0], -r2, asr #12
   2baa8:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
   2baac:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   2bab0:	mulgt	r1, r4, r8
   2bab4:			; <UNDEFINED> instruction: 0xf1bc9b05
   2bab8:	andle	r0, r2, ip, ror pc
   2babc:	svceq	0x0000f1bc
   2bac0:	ldrmi	sp, [ip], -lr, asr #3
   2bac4:	svceq	0x0000f1bc
   2bac8:	svcge	0x0010f43f
   2bacc:	andcs	lr, r0, #60555264	; 0x39c0000
   2bad0:	ldrmi	r9, [r0], -r4, lsl #18
   2bad4:			; <UNDEFINED> instruction: 0xf7ff4615
   2bad8:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
   2badc:	andcs	r8, r0, #16, 20	; 0x10000
   2bae0:	ldrmi	r3, [r0], -r1, lsl #10
   2bae4:			; <UNDEFINED> instruction: 0xf7ff4641
   2bae8:	adcsmi	pc, r5, #60672	; 0xed00
   2baec:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2baf0:	eorcs	lr, r8, r0, lsr r7
   2baf4:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   2baf8:	strmi	r2, [r5], -r0, lsl #4
   2bafc:	andcs	r4, r1, r1, lsl #12
   2bb00:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   2bb04:	blcs	49bb8 <ftello64@plt+0x42c6c>
   2bb08:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   2bb0c:	andcs	r4, r0, #34603008	; 0x2100000
   2bb10:			; <UNDEFINED> instruction: 0xf7ff2001
   2bb14:			; <UNDEFINED> instruction: 0xe638fcd7
   2bb18:	ldrmi	r4, [sl], -r9, lsr #18
   2bb1c:			; <UNDEFINED> instruction: 0xf1044618
   2bb20:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
   2bb24:	streq	pc, [r3], #-452	; 0xfffffe3c
   2bb28:	stc2l	7, cr15, [ip], {255}	; 0xff
   2bb2c:	blcs	1f63b64 <ftello64@plt+0x1f5cc18>
   2bb30:	andcs	sp, r0, #24
   2bb34:	ldrmi	r4, [r0], -r9, asr #12
   2bb38:	andscc	pc, r8, sp, lsl #17
   2bb3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bb40:	andscc	pc, r9, sp, lsl #17
   2bb44:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   2bb48:	streq	lr, [r8, #-2820]	; 0xfffff4fc
   2bb4c:			; <UNDEFINED> instruction: 0xf8184642
   2bb50:	blcs	3a75c <ftello64@plt+0x33810>
   2bb54:	ldrmi	sp, [r4], -fp, ror #3
   2bb58:	stccc	8, cr15, [ip], {87}	; 0x57
   2bb5c:			; <UNDEFINED> instruction: 0xf47f2b00
   2bb60:	strb	sl, [sl], r8, lsr #29
   2bb64:	blcs	3d5dc <ftello64@plt+0x36690>
   2bb68:			; <UNDEFINED> instruction: 0x4644d0f5
   2bb6c:	svclt	0x0000e7f4
   2bb70:	ldrdeq	r3, [r3], -r2
   2bb74:	andeq	r0, r0, r4, ror #12
   2bb78:	andeq	r0, r2, r6, lsl #3
   2bb7c:	andeq	r0, r2, r0, asr r1
   2bb80:	andeq	lr, r1, ip, ror #10
   2bb84:	andeq	r0, r2, r6, asr #1
   2bb88:	muleq	r2, r0, r0
   2bb8c:	andeq	r0, r2, sl, lsl #1
   2bb90:	andeq	ip, r1, r4, lsl sp
   2bb94:	andeq	ip, r1, r2, lsl sp
   2bb98:	andeq	lr, r1, ip, asr #9
   2bb9c:	andeq	lr, r1, r8, lsr #9
   2bba0:	andeq	lr, r1, r8, ror r4
   2bba4:	andeq	ip, r1, r2, ror ip
   2bba8:	andeq	pc, r1, r8, asr #31
   2bbac:	andeq	lr, r1, r6, lsr r4
   2bbb0:	andeq	pc, r1, r6, lsr #30
   2bbb4:	ldrdeq	pc, [r1], -r4
   2bbb8:	andeq	lr, r1, sl, asr #6
   2bbbc:	andeq	ip, r1, sl, asr #21
   2bbc0:	andeq	ip, r1, r2, asr sl
   2bbc4:	svcmi	0x00f0e92d
   2bbc8:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
   2bbcc:	strmi	r8, [r4], -r2, lsl #22
   2bbd0:			; <UNDEFINED> instruction: 0x56c8f8df
   2bbd4:	addslt	r4, sp, sp, ror r4
   2bbd8:	ldreq	pc, [r0, -r5, lsl #2]
   2bbdc:	bge	456814 <ftello64@plt+0x44f8c8>
   2bbe0:			; <UNDEFINED> instruction: 0xf1059307
   2bbe4:	andls	r0, r8, #32, 16	; 0x200000
   2bbe8:	logeqs	f7, #5.0
   2bbec:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   2bbf0:	cfmv64hrls	mvdx7, r3
   2bbf4:	eor	pc, r4, sp, asr #17
   2bbf8:	andsgt	pc, r0, sp, asr #17
   2bbfc:	andeq	lr, pc, r6, lsl #17
   2bc00:	muleq	pc, r7, r8	; <UNPREDICTABLE>
   2bc04:	mcrls	15, 0, sl, cr8, cr8, {0}
   2bc08:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
   2bc0c:	ldm	r8, {r0, r1, r2, r3}
   2bc10:	cdpls	0, 0, cr0, cr9, cr15, {0}
   2bc14:	andeq	lr, pc, r6, lsl #17
   2bc18:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   2bc1c:	ldrdls	pc, [r0], -ip
   2bc20:	andeq	lr, pc, r7, lsl #17
   2bc24:	svceq	0x0000f1b9
   2bc28:	cmnhi	ip, r0	; <UNPREDICTABLE>
   2bc2c:	movwls	r2, #21248	; 0x5300
   2bc30:			; <UNDEFINED> instruction: 0x4699461d
   2bc34:			; <UNDEFINED> instruction: 0xf10c9306
   2bc38:	movwls	r0, #14864	; 0x3a10
   2bc3c:			; <UNDEFINED> instruction: 0x3660f8df
   2bc40:			; <UNDEFINED> instruction: 0x8660f8df
   2bc44:			; <UNDEFINED> instruction: 0xf8df447b
   2bc48:	ldrbtmi	fp, [r8], #1632	; 0x660
   2bc4c:	bcc	467474 <ftello64@plt+0x460528>
   2bc50:			; <UNDEFINED> instruction: 0x3658f8df
   2bc54:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   2bc58:	ands	r9, sp, sl, lsl #6
   2bc5c:			; <UNDEFINED> instruction: 0x46384659
   2bc60:	ldm	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bc64:			; <UNDEFINED> instruction: 0xf0002800
   2bc68:	mrc	0, 0, r8, cr8, cr7, {4}
   2bc6c:			; <UNDEFINED> instruction: 0x46381a10
   2bc70:	stm	lr, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bc74:			; <UNDEFINED> instruction: 0xf0002800
   2bc78:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
   2bc7c:			; <UNDEFINED> instruction: 0xf7da4638
   2bc80:	blls	1a5ea8 <ftello64@plt+0x19ef5c>
   2bc84:	svclt	0x00082800
   2bc88:	movwls	r2, #21249	; 0x5301
   2bc8c:	blcs	469dfc <ftello64@plt+0x462eb0>
   2bc90:	stfeqd	f7, [r1], {5}
   2bc94:			; <UNDEFINED> instruction: 0x4665b19a
   2bc98:	stcvc	8, cr15, [ip], {90}	; 0x5a
   2bc9c:	svccs	0x00004656
   2bca0:			; <UNDEFINED> instruction: 0x4641d0f4
   2bca4:			; <UNDEFINED> instruction: 0xf7da4638
   2bca8:	stmdacs	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
   2bcac:			; <UNDEFINED> instruction: 0xf85ad1d6
   2bcb0:	movwcs	r2, #6928	; 0x1b10
   2bcb4:	stfeqd	f7, [r1], {5}
   2bcb8:	bcs	508cc <ftello64@plt+0x49980>
   2bcbc:	blls	120470 <ftello64@plt+0x119524>
   2bcc0:			; <UNDEFINED> instruction: 0xf0002b00
   2bcc4:			; <UNDEFINED> instruction: 0xf1b980cb
   2bcc8:	tstle	ip, r0, lsl #30
   2bccc:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2bcd0:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2bcd4:	blls	250920 <ftello64@plt+0x2499d4>
   2bcd8:	strne	lr, [ip, #-2818]	; 0xfffff4fe
   2bcdc:	stfeqd	f7, [r1], {12}
   2bce0:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2bce4:	blls	1abd28 <ftello64@plt+0x1a4ddc>
   2bce8:			; <UNDEFINED> instruction: 0xf8dfb963
   2bcec:	bls	139414 <ftello64@plt+0x1324c8>
   2bcf0:	tstls	r5, #2063597568	; 0x7b000000
   2bcf4:	bl	d2920 <ftello64@plt+0xcb9d4>
   2bcf8:			; <UNDEFINED> instruction: 0xf10c150c
   2bcfc:	blgt	3eed08 <ftello64@plt+0x3e7dbc>
   2bd00:	andeq	lr, pc, r5, lsl #17
   2bd04:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
   2bd08:	strcc	pc, [ip, #2271]!	; 0x8df
   2bd0c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   2bd10:	blls	31097c <ftello64@plt+0x309a30>
   2bd14:			; <UNDEFINED> instruction: 0x1c0ceb02
   2bd18:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2bd1c:	andcs	r0, r0, #15
   2bd20:			; <UNDEFINED> instruction: 0x46204611
   2bd24:	blx	15e9d28 <ftello64@plt+0x15e2ddc>
   2bd28:	ldrdlt	pc, [r0], -r4
   2bd2c:			; <UNDEFINED> instruction: 0x901cf8d4
   2bd30:			; <UNDEFINED> instruction: 0xf8db6863
   2bd34:			; <UNDEFINED> instruction: 0xf8cd8000
   2bd38:			; <UNDEFINED> instruction: 0xf1b8b00c
   2bd3c:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
   2bd40:	svclt	0x00189305
   2bd44:			; <UNDEFINED> instruction: 0xf1b92201
   2bd48:	svclt	0x00180f00
   2bd4c:	mrslt	r2, (UNDEF: 98)
   2bd50:	ldrbeq	r6, [r2], r2, lsr #17
   2bd54:	addhi	pc, sp, r0, lsl #2
   2bd58:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2bd5c:			; <UNDEFINED> instruction: 0xf04f3704
   2bd60:			; <UNDEFINED> instruction: 0xf1b80901
   2bd64:	rsbsle	r0, r2, r0, lsl #30
   2bd68:	ldmdavs	sp!, {r0, r8, sp}
   2bd6c:	adcvs	r6, r5, #417792	; 0x66000
   2bd70:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
   2bd74:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   2bd78:			; <UNDEFINED> instruction: 0x6123bf08
   2bd7c:	blls	120374 <ftello64@plt+0x119428>
   2bd80:	andhi	pc, r0, r3, asr #17
   2bd84:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
   2bd88:			; <UNDEFINED> instruction: 0xf8c4601f
   2bd8c:	andslt	r9, sp, ip, lsl r0
   2bd90:	blhi	e708c <ftello64@plt+0xe0140>
   2bd94:	svchi	0x00f0e8bd
   2bd98:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2bd9c:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2bda0:	andle	r2, r7, sp, lsr #20
   2bda4:	bcs	46634 <ftello64@plt+0x3f6e8>
   2bda8:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
   2bdac:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
   2bdb0:	ldrb	r6, [sl, r1, ror #4]
   2bdb4:	bcs	b89f64 <ftello64@plt+0xb83018>
   2bdb8:	bcs	5fe94 <ftello64@plt+0x58f48>
   2bdbc:	bls	16018c <ftello64@plt+0x159240>
   2bdc0:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
   2bdc4:	tstls	r7, r1, lsl r8
   2bdc8:	svceq	0x0000f1ba
   2bdcc:	subshi	pc, lr, #64	; 0x40
   2bdd0:			; <UNDEFINED> instruction: 0xf04f68a2
   2bdd4:	bl	16ede0 <ftello64@plt+0x167e94>
   2bdd8:			; <UNDEFINED> instruction: 0xf8c4000c
   2bddc:	ldreq	ip, [r2], r0, lsr #32
   2bde0:			; <UNDEFINED> instruction: 0xf1409006
   2bde4:	stmdbls	r7, {r0, r2, r5, r7, pc}
   2bde8:			; <UNDEFINED> instruction: 0xf0002900
   2bdec:	bls	14c54c <ftello64@plt+0x145600>
   2bdf0:	strmi	r9, [r6], -r9, lsl #12
   2bdf4:	ldrbmi	r9, [r5], -sl, lsl #10
   2bdf8:	ldrmi	r9, [sl], r8, lsl #8
   2bdfc:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
   2be00:	ldrtmi	fp, [r1], -r8, lsr #2
   2be04:	svc	0x00c4f7d9
   2be08:			; <UNDEFINED> instruction: 0xf0002800
   2be0c:			; <UNDEFINED> instruction: 0xf85480c9
   2be10:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
   2be14:	mvnsle	r2, r0, lsl #18
   2be18:	strvs	lr, [r9, #-2525]	; 0xfffff623
   2be1c:	stcls	6, cr4, [r8], {83}	; 0x53
   2be20:	stmdavc	r8!, {r0, r9, sp}^
   2be24:	eorvs	lr, r6, #62	; 0x3e
   2be28:	bcs	4a0d8 <ftello64@plt+0x4318c>
   2be2c:	orrhi	pc, r5, r0, asr #32
   2be30:	ldreq	r6, [r6, -r2, lsr #17]
   2be34:	adcshi	pc, sl, r0, lsl #2
   2be38:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   2be3c:	addvc	pc, r0, #1107296256	; 0x42000000
   2be40:	streq	pc, [r4, -r7, lsl #2]
   2be44:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2be48:	adcvs	r6, r2, r1, ror #4
   2be4c:	movwcs	sp, #397	; 0x18d
   2be50:	ldrmi	r6, [r8], r3, lsr #2
   2be54:	movwcs	lr, #6035	; 0x1793
   2be58:	ldr	r9, [r7, -r6, lsl #6]
   2be5c:	stfeqd	f7, [r2], {5}
   2be60:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2be64:	movwls	r4, #54395	; 0xd47b
   2be68:	blgt	412a8c <ftello64@plt+0x40bb40>
   2be6c:	andeq	lr, pc, r6, lsl #17
   2be70:			; <UNDEFINED> instruction: 0xf04fe729
   2be74:	ldrb	r0, [r7, -r0, lsl #18]!
   2be78:	rscscc	pc, pc, #79	; 0x4f
   2be7c:			; <UNDEFINED> instruction: 0xf1082302
   2be80:			; <UNDEFINED> instruction: 0x370438ff
   2be84:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2be88:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
   2be8c:	ldrb	r2, [r6, -r4, lsl #6]!
   2be90:	stmdavs	r9, {r2, r8, fp, ip, pc}
   2be94:	stmib	sp, {r3, r5, r7, fp, ip}^
   2be98:	stmdals	r6, {r1, r2, r8}
   2be9c:	stmdbcs	r0, {fp, ip, sp, lr}
   2bea0:	cmnhi	sp, r0	; <UNPREDICTABLE>
   2bea4:			; <UNDEFINED> instruction: 0xf04f9904
   2bea8:	vstrls	s0, [r7, #-0]
   2beac:	stmdbvs	sp, {r0, r2, sp, lr, pc}
   2beb0:			; <UNDEFINED> instruction: 0xf10a3110
   2beb4:	vstrcs	s0, [r0, #-4]
   2beb8:	adcmi	sp, r8, #105	; 0x69
   2bebc:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2bec0:	bne	2e6804 <ftello64@plt+0x2df8b8>
   2bec4:	streq	lr, [sl, #-2817]	; 0xfffff4ff
   2bec8:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   2becc:	suble	r2, r6, r0, lsl #16
   2bed0:			; <UNDEFINED> instruction: 0x612068a9
   2bed4:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
   2bed8:	bls	1dff90 <ftello64@plt+0x1d9044>
   2bedc:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
   2bee0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2bee4:	bcs	4a034 <ftello64@plt+0x430e8>
   2bee8:	movwcs	fp, #3848	; 0xf08
   2beec:			; <UNDEFINED> instruction: 0xf0402b00
   2bef0:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
   2bef4:	suble	r2, ip, r0, lsl #20
   2bef8:	stmdacs	sp!, {r4, fp, ip, sp, lr}
   2befc:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
   2bf00:	smladeq	sp, r8, r1, fp
   2bf04:	cmnvs	r3, r8, asr #30
   2bf08:			; <UNDEFINED> instruction: 0xf108d421
   2bf0c:			; <UNDEFINED> instruction: 0x370438ff
   2bf10:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2bf14:			; <UNDEFINED> instruction: 0xf7ff4620
   2bf18:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2bf1c:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
   2bf20:	ands	r9, r4, r5, lsl #6
   2bf24:			; <UNDEFINED> instruction: 0xf04f9e04
   2bf28:	stmib	sp, {r0, sl, fp}^
   2bf2c:	ldr	r9, [r7, r5, lsl #18]
   2bf30:	ldr	r4, [r2, r2, ror #12]!
   2bf34:	cmnvs	r3, r1, lsl #4
   2bf38:	blls	1c47c8 <ftello64@plt+0x1bd87c>
   2bf3c:	streq	pc, [r1], -r6
   2bf40:	blcs	4a0b4 <ftello64@plt+0x43168>
   2bf44:	strcs	fp, [r1], -r8, lsl #30
   2bf48:			; <UNDEFINED> instruction: 0xf43f2e00
   2bf4c:	movwcs	sl, #3864	; 0xf18
   2bf50:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2bf54:			; <UNDEFINED> instruction: 0xf1093704
   2bf58:	eorvs	r0, r3, #16384	; 0x4000
   2bf5c:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   2bf60:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
   2bf64:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   2bf68:	orrshi	pc, r2, r0
   2bf6c:	andcc	r6, r1, #11075584	; 0xa90000
   2bf70:			; <UNDEFINED> instruction: 0xf0119806
   2bf74:	movwls	r0, #24448	; 0x5f80
   2bf78:	andlt	pc, ip, sp, asr #17
   2bf7c:			; <UNDEFINED> instruction: 0xf06fbf14
   2bf80:			; <UNDEFINED> instruction: 0xf06f0306
   2bf84:	lslvs	r0, r1, #6
   2bf88:			; <UNDEFINED> instruction: 0x61236222
   2bf8c:			; <UNDEFINED> instruction: 0x460de7d5
   2bf90:	streq	lr, [lr, -r7, ror #15]
   2bf94:	cmnvs	r2, lr, asr #30
   2bf98:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   2bf9c:	ldrb	r6, [r6, r3, lsr #2]
   2bfa0:	ldrbmi	r2, [r3], -r1, lsl #12
   2bfa4:	strtmi	r9, [sl], r8, lsl #24
   2bfa8:			; <UNDEFINED> instruction: 0xe7884632
   2bfac:	teqcs	sp, lr, lsr #25
   2bfb0:	ldrtmi	r9, [r0], -r5, lsl #6
   2bfb4:	bl	fe3e9f24 <ftello64@plt+0xfe3e2fd8>
   2bfb8:	andls	r9, r3, r5, lsl #22
   2bfbc:	eorsle	r2, lr, r0, lsl #16
   2bfc0:	movwcs	r9, #2563	; 0xa03
   2bfc4:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
   2bfc8:			; <UNDEFINED> instruction: 0xf0002b00
   2bfcc:	blls	14c53c <ftello64@plt+0x1455f0>
   2bfd0:	movwls	r6, #22555	; 0x581b
   2bfd4:	blls	158da8 <ftello64@plt+0x151e5c>
   2bfd8:	bleq	6811c <ftello64@plt+0x611d0>
   2bfdc:	movwls	r4, #26266	; 0x669a
   2bfe0:	ldrdeq	pc, [r4], -sl
   2bfe4:	ldrtmi	fp, [r1], -r0, lsr #2
   2bfe8:	mrc	7, 6, APSR_nzcv, cr2, cr9, {6}
   2bfec:	rsble	r2, sp, r0, lsl #16
   2bff0:	svcpl	0x0010f85a
   2bff4:	bleq	a8428 <ftello64@plt+0xa14dc>
   2bff8:	mvnsle	r2, r0, lsl #26
   2bffc:			; <UNDEFINED> instruction: 0x46a34630
   2c000:	bl	b69f70 <ftello64@plt+0xb63024>
   2c004:			; <UNDEFINED> instruction: 0xa010f8dd
   2c008:	strls	r9, [r7, -r5, lsl #24]
   2c00c:			; <UNDEFINED> instruction: 0xf8da4607
   2c010:			; <UNDEFINED> instruction: 0xb1200004
   2c014:			; <UNDEFINED> instruction: 0x4631463a
   2c018:	svc	0x0010f7da
   2c01c:			; <UNDEFINED> instruction: 0xf85ab1e0
   2c020:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
   2c024:	mvnsle	r2, r0, lsl #24
   2c028:	ldrbmi	r9, [ip], -r3, lsl #22
   2c02c:	blcs	53c50 <ftello64@plt+0x4cd04>
   2c030:	rschi	pc, r0, r0
   2c034:	teqcs	sp, #12288	; 0x3000
   2c038:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   2c03c:			; <UNDEFINED> instruction: 0xf06fb300
   2c040:			; <UNDEFINED> instruction: 0x61a60201
   2c044:			; <UNDEFINED> instruction: 0xf1086122
   2c048:			; <UNDEFINED> instruction: 0x370438ff
   2c04c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2c050:	andlt	pc, ip, sp, asr #17
   2c054:	ldr	r9, [r2], r5, lsl #6
   2c058:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
   2c05c:			; <UNDEFINED> instruction: 0x46a4463a
   2c060:			; <UNDEFINED> instruction: 0x465c011b
   2c064:	bl	93c88 <ftello64@plt+0x8cd3c>
   2c068:	stmiapl	r8, {r0, r1, r8, r9, fp}^
   2c06c:			; <UNDEFINED> instruction: 0xf0002800
   2c070:	blcc	44c4c4 <ftello64@plt+0x445578>
   2c074:	andshi	pc, r4, sp, asr #17
   2c078:			; <UNDEFINED> instruction: 0xf8cd440b
   2c07c:	strls	r9, [r9, #-28]	; 0xffffffe4
   2c080:	strls	r4, [r8], #-1721	; 0xfffff947
   2c084:			; <UNDEFINED> instruction: 0x461f4690
   2c088:	strmi	r4, [r4], -r5, ror #12
   2c08c:	ldrdeq	pc, [r4], -fp
   2c090:			; <UNDEFINED> instruction: 0x4642b170
   2c094:			; <UNDEFINED> instruction: 0xf7da4631
   2c098:	stmdblt	r8, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   2c09c:			; <UNDEFINED> instruction: 0xf04042ac
   2c0a0:			; <UNDEFINED> instruction: 0xf8db80c7
   2c0a4:			; <UNDEFINED> instruction: 0xf8da2008
   2c0a8:	addsmi	r3, sl, #8
   2c0ac:	sbchi	pc, r0, r0, asr #32
   2c0b0:			; <UNDEFINED> instruction: 0xf10b6a3c
   2c0b4:			; <UNDEFINED> instruction: 0x37100b10
   2c0b8:	mvnle	r2, r0, lsl #24
   2c0bc:	strmi	lr, [r8, #-2525]	; 0xfffff623
   2c0c0:			; <UNDEFINED> instruction: 0xf8dd464f
   2c0c4:			; <UNDEFINED> instruction: 0xf8dd8014
   2c0c8:	ssatmi	r9, #12, ip
   2c0cc:	bcs	528e0 <ftello64@plt+0x4b994>
   2c0d0:			; <UNDEFINED> instruction: 0xf1bbd05d
   2c0d4:			; <UNDEFINED> instruction: 0xf04f0f00
   2c0d8:	andsvc	r0, r3, sp, lsr r3
   2c0dc:	blls	163668 <ftello64@plt+0x15c71c>
   2c0e0:	blne	326a24 <ftello64@plt+0x31fad8>
   2c0e4:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2c0e8:	svcmi	0x0000f5b3
   2c0ec:	sbcshi	pc, r0, r0
   2c0f0:	andeq	pc, r1, #72, 4	; 0x80000004
   2c0f4:	mlasle	ip, r3, r2, r4
   2c0f8:	andeq	pc, r2, #72, 4	; 0x80000004
   2c0fc:			; <UNDEFINED> instruction: 0xf0004293
   2c100:	vhadd.s8	d24, d24, d10
   2c104:	addsmi	r0, r3, #805306368	; 0x30000000
   2c108:	blls	160264 <ftello64@plt+0x159318>
   2c10c:	andeq	lr, fp, #3072	; 0xc00
   2c110:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   2c114:			; <UNDEFINED> instruction: 0x61236891
   2c118:	eorle	r0, r0, fp, asr #14
   2c11c:	blcs	52d30 <ftello64@plt+0x4bde4>
   2c120:	addshi	pc, r7, r0
   2c124:	blcs	4a298 <ftello64@plt+0x4334c>
   2c128:	bls	1202cc <ftello64@plt+0x119380>
   2c12c:	andcc	r4, r1, #32, 12	; 0x2000000
   2c130:			; <UNDEFINED> instruction: 0xf966f7ff
   2c134:	movwlt	lr, #2516	; 0x9d4
   2c138:	stcne	7, cr14, [lr], #532	; 0x214
   2c13c:	movwls	r2, #20797	; 0x513d
   2c140:			; <UNDEFINED> instruction: 0xf7da4630
   2c144:	blls	1a6c6c <ftello64@plt+0x19fd20>
   2c148:	stmdacs	r0, {r0, r1, ip, pc}
   2c14c:	svcge	0x0038f47f
   2c150:	ldmdavs	r2, {r2, r9, fp, ip, pc}
   2c154:	bcs	50970 <ftello64@plt+0x49a24>
   2c158:	svcge	0x003df47f
   2c15c:	blls	125f20 <ftello64@plt+0x11efd4>
   2c160:	rsbsle	r2, r1, r0, lsl #22
   2c164:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
   2c168:	ldrdlt	pc, [r0], -r4
   2c16c:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   2c170:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   2c174:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   2c178:	andls	sp, r3, r7, asr #3
   2c17c:	blx	1a6a180 <ftello64@plt+0x1a63234>
   2c180:			; <UNDEFINED> instruction: 0xf7da9803
   2c184:	bls	1e69fc <ftello64@plt+0x1dfab0>
   2c188:	andcc	r4, r1, #32, 12	; 0x2000000
   2c18c:			; <UNDEFINED> instruction: 0xf1bbe6c3
   2c190:			; <UNDEFINED> instruction: 0xd1a40f00
   2c194:	bleq	682d8 <ftello64@plt+0x6138c>
   2c198:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2c19c:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
   2c1a0:			; <UNDEFINED> instruction: 0xf11be6df
   2c1a4:			; <UNDEFINED> instruction: 0xd1220f02
   2c1a8:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   2c1ac:	ldrdlt	pc, [r0], -r4
   2c1b0:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
   2c1b4:	blls	165ed8 <ftello64@plt+0x15ef8c>
   2c1b8:			; <UNDEFINED> instruction: 0xb1ab681b
   2c1bc:	mcrrmi	13, 4, r4, r1, cr0
   2c1c0:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
   2c1c4:	and	r4, r2, ip, ror r4
   2c1c8:	svccs	0x0010f856
   2c1cc:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
   2c1d0:	rscsle	r2, r9, r0, lsl #20
   2c1d4:			; <UNDEFINED> instruction: 0xf01068b0
   2c1d8:	mvnsle	r0, r0, asr #32
   2c1dc:	strtmi	r4, [r1], -fp, lsr #12
   2c1e0:			; <UNDEFINED> instruction: 0xf7ff9000
   2c1e4:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
   2c1e8:			; <UNDEFINED> instruction: 0xf7da2000
   2c1ec:			; <UNDEFINED> instruction: 0xf1bbe9e8
   2c1f0:	strdle	r3, [pc, #255]	; 2c2f7 <ftello64@plt+0x253ab>
   2c1f4:	movwlt	lr, #2516	; 0x9d4
   2c1f8:	streq	lr, [sp, -r1, lsr #14]
   2c1fc:	movwcs	fp, #3915	; 0xf4b
   2c200:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   2c204:			; <UNDEFINED> instruction: 0x61236163
   2c208:			; <UNDEFINED> instruction: 0xf8d4bf4c
   2c20c:			; <UNDEFINED> instruction: 0xf8d4b000
   2c210:	stmdavs	r3!, {ip, sp, pc}^
   2c214:	andscs	lr, r0, r7, lsl r7
   2c218:			; <UNDEFINED> instruction: 0xf9d0f7ff
   2c21c:	movwcs	r4, #2602	; 0xa2a
   2c220:			; <UNDEFINED> instruction: 0x4601447a
   2c224:			; <UNDEFINED> instruction: 0xf7ff4618
   2c228:	andcs	pc, r0, sp, asr #18
   2c22c:	stmib	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c230:	strbmi	r9, [pc], -r3, lsl #22
   2c234:			; <UNDEFINED> instruction: 0x8014f8dd
   2c238:	strls	lr, [r7], #-2525	; 0xfffff623
   2c23c:	adcsle	r2, r3, r0, lsl #22
   2c240:	teqcs	sp, #12288	; 0x3000
   2c244:			; <UNDEFINED> instruction: 0xe7af7013
   2c248:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
   2c24c:	cmnvs	r2, r0, lsl #6
   2c250:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   2c254:	sbcsle	r2, r0, r0, lsl #20
   2c258:	blcs	b8a2ac <ftello64@plt+0xb83360>
   2c25c:	strtmi	sp, [r0], -sl
   2c260:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2c264:			; <UNDEFINED> instruction: 0xf8ccf7ff
   2c268:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
   2c26c:			; <UNDEFINED> instruction: 0xf109b300
   2c270:	strbt	r0, [r8], r1, lsl #18
   2c274:	ldrble	r0, [r2, #1800]!	; 0x708
   2c278:	cmnvs	r3, r3, lsl #22
   2c27c:	movwlt	lr, #2516	; 0x9d4
   2c280:	teqcs	sp, #235929600	; 0xe100000
   2c284:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   2c288:	ldrb	fp, [r8], r0, lsl #6
   2c28c:			; <UNDEFINED> instruction: 0xe6014652
   2c290:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   2c294:	blx	15ea298 <ftello64@plt+0x15e334c>
   2c298:	ldr	r4, [r7, -fp, lsr #13]
   2c29c:	andeq	r3, r3, r4, asr lr
   2c2a0:	andeq	sp, r1, r4, ror #23
   2c2a4:	ldrdeq	sp, [r1], -r6
   2c2a8:	andeq	r0, r2, ip, lsl sl
   2c2ac:	ldrdeq	sp, [r1], -lr
   2c2b0:	muleq	r2, lr, r9
   2c2b4:	andeq	sp, r1, r8, lsr fp
   2c2b8:	andeq	sp, r1, r6, lsr #22
   2c2bc:			; <UNDEFINED> instruction: 0x0001d9bc
   2c2c0:	andeq	pc, r1, r2, lsr #14
   2c2c4:	andeq	sp, r1, ip, ror #23
   2c2c8:	andeq	pc, r1, r4, asr #13
   2c2cc:	svcmi	0x00f0e92d
   2c2d0:	blhi	e778c <ftello64@plt+0xe0840>
   2c2d4:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   2c2d8:	sbclt	r4, r1, ip, ror r4
   2c2dc:			; <UNDEFINED> instruction: 0xf8df9300
   2c2e0:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   2c2e4:	teqls	pc, #1769472	; 0x1b0000
   2c2e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c2ec:	movwls	r9, #6988	; 0x1b4c
   2c2f0:			; <UNDEFINED> instruction: 0xf0002800
   2c2f4:			; <UNDEFINED> instruction: 0x46928174
   2c2f8:	beq	467b20 <ftello64@plt+0x460bd4>
   2c2fc:			; <UNDEFINED> instruction: 0xf7fe9800
   2c300:			; <UNDEFINED> instruction: 0xf8daff69
   2c304:	blcs	3830c <ftello64@plt+0x313c0>
   2c308:	tsthi	sp, r0	; <UNPREDICTABLE>
   2c30c:	bleq	68450 <ftello64@plt+0x61504>
   2c310:	movwls	r2, #17152	; 0x4300
   2c314:			; <UNDEFINED> instruction: 0x4698461c
   2c318:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   2c31c:			; <UNDEFINED> instruction: 0xf8df3302
   2c320:			; <UNDEFINED> instruction: 0xf64636a0
   2c324:	vmlal.s<illegal width 8>	q10, d6, d1[4]
   2c328:	andls	r1, r5, #-1879048186	; 0x90000006
   2c32c:	movwls	r4, #25723	; 0x647b
   2c330:			; <UNDEFINED> instruction: 0x3690f8df
   2c334:	mcr	4, 0, r4, cr8, cr11, {3}
   2c338:			; <UNDEFINED> instruction: 0xf1bb3a90
   2c33c:	eorle	r0, r8, r0, lsl #30
   2c340:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
   2c344:			; <UNDEFINED> instruction: 0xf10baa40
   2c348:	bl	bb34c <ftello64@plt+0xb4400>
   2c34c:			; <UNDEFINED> instruction: 0xf8530383
   2c350:			; <UNDEFINED> instruction: 0xf1b77cd8
   2c354:	svclt	0x00183fff
   2c358:			; <UNDEFINED> instruction: 0xd1242f0a
   2c35c:	svclt	0x001e1c7a
   2c360:	ldrdcc	pc, [r0], -sl
   2c364:			; <UNDEFINED> instruction: 0xf8ca3301
   2c368:	stclne	0, cr3, [r3], #-0
   2c36c:	teqhi	r4, r0	; <UNPREDICTABLE>
   2c370:	suble	r2, r6, r2, lsl #24
   2c374:			; <UNDEFINED> instruction: 0xf0002c03
   2c378:	stfcsd	f0, [r4], {56}	; 0x38
   2c37c:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   2c380:			; <UNDEFINED> instruction: 0xf0003701
   2c384:			; <UNDEFINED> instruction: 0xf04f816b
   2c388:	strbmi	r0, [ip], -r0, lsl #18
   2c38c:	svceq	0x0000f1bb
   2c390:	mrc	1, 0, sp, cr8, cr6, {6}
   2c394:			; <UNDEFINED> instruction: 0xf7da0a10
   2c398:			; <UNDEFINED> instruction: 0x4607ed5e
   2c39c:	svccc	0x00fff1b7
   2c3a0:	svccs	0x000abf18
   2c3a4:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
   2c3a8:	orrlt	sp, r4, r7, asr #1
   2c3ac:	sbcle	r2, r4, r1, lsl #24
   2c3b0:	suble	r2, pc, r2, lsl #24
   2c3b4:			; <UNDEFINED> instruction: 0xf0402c03
   2c3b8:			; <UNDEFINED> instruction: 0xf03780b6
   2c3bc:			; <UNDEFINED> instruction: 0xf000037f
   2c3c0:			; <UNDEFINED> instruction: 0xf04f80a4
   2c3c4:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   2c3c8:	eorsvc	pc, r4, sp, lsl #17
   2c3cc:			; <UNDEFINED> instruction: 0xf037e7b5
   2c3d0:	andle	r0, fp, pc, ror r4
   2c3d4:	svceq	0x0062f1b9
   2c3d8:	addshi	pc, r0, r0, lsl #6
   2c3dc:	blge	10353ec <ftello64@plt+0x102e4a0>
   2c3e0:			; <UNDEFINED> instruction: 0xf109444b
   2c3e4:			; <UNDEFINED> instruction: 0xf8030901
   2c3e8:	str	r7, [r6, ip, asr #25]!
   2c3ec:	stmia	lr, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c3f0:			; <UNDEFINED> instruction: 0xf8336803
   2c3f4:	ldreq	r3, [sp], #23
   2c3f8:	svccs	0x0023d49f
   2c3fc:	strcs	sp, [r1], #-490	; 0xfffffe16
   2c400:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
   2c404:	ldrmi	sl, [r9], #2880	; 0xb40
   2c408:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c40c:			; <UNDEFINED> instruction: 0xf809682c
   2c410:	stccs	12, cr8, [r0], {204}	; 0xcc
   2c414:	cmphi	r7, r0	; <UNPREDICTABLE>
   2c418:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
   2c41c:	ldrtmi	fp, [r1], -r0, lsr #2
   2c420:	ldc	7, cr15, [r6], #868	; 0x364
   2c424:	suble	r2, sl, r0, lsl #16
   2c428:	svcmi	0x0010f855
   2c42c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2c430:	mvnsle	r2, r0, lsl #24
   2c434:	stmiavs	sp!, {r8, r9, fp, ip, pc}
   2c438:			; <UNDEFINED> instruction: 0x066b611c
   2c43c:	svcge	0x000dd408
   2c440:	bne	fe467ca8 <ftello64@plt+0xfe460d5c>
   2c444:			; <UNDEFINED> instruction: 0xf7d94638
   2c448:	strmi	lr, [r4], -r4, lsr #25
   2c44c:	cmple	r5, r0, lsl #16
   2c450:	ldrb	r4, [r2, -r1, lsr #13]!
   2c454:	ldrbeq	pc, [pc, #-55]!	; 2c425 <ftello64@plt+0x254d9>	; <UNPREDICTABLE>
   2c458:			; <UNDEFINED> instruction: 0xf7dad1bc
   2c45c:	stmdavs	r3, {r3, r4, r7, fp, sp, lr, pc}
   2c460:			; <UNDEFINED> instruction: 0xf8334606
   2c464:	ldreq	r3, [r8], #23
   2c468:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
   2c46c:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
   2c470:	ldrdls	pc, [r0], -r4
   2c474:	stclpl	8, cr15, [ip], {3}
   2c478:	svceq	0x0000f1b9
   2c47c:	subhi	pc, r0, #0
   2c480:	ldrtmi	sl, [r0], sp, lsl #30
   2c484:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
   2c488:	ldrtmi	fp, [r9], -r8, lsr #2
   2c48c:	stc	7, cr15, [r0], {217}	; 0xd9
   2c490:			; <UNDEFINED> instruction: 0xf0002800
   2c494:			; <UNDEFINED> instruction: 0xf854813f
   2c498:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
   2c49c:	mvnsle	r2, r0, lsl #28
   2c4a0:			; <UNDEFINED> instruction: 0x464646b1
   2c4a4:	ldrdhi	pc, [r8], -r4
   2c4a8:			; <UNDEFINED> instruction: 0xf0189b00
   2c4ac:			; <UNDEFINED> instruction: 0xf8c30f40
   2c4b0:			; <UNDEFINED> instruction: 0xf0009010
   2c4b4:			; <UNDEFINED> instruction: 0x46a8813c
   2c4b8:	strtmi	r2, [r9], r1, lsl #8
   2c4bc:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   2c4c0:	blls	3decc <ftello64@plt+0x36f80>
   2c4c4:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
   2c4c8:			; <UNDEFINED> instruction: 0xf47f611c
   2c4cc:			; <UNDEFINED> instruction: 0xf012af5e
   2c4d0:			; <UNDEFINED> instruction: 0xf0400307
   2c4d4:	bls	4cc48 <ftello64@plt+0x45cfc>
   2c4d8:	rsb	r6, sp, r3, asr r1
   2c4dc:	blvs	17d30e4 <ftello64@plt+0x17cc198>
   2c4e0:	rsb	fp, r0, lr, lsl r9
   2c4e4:	mcrcs	8, 0, r6, cr0, cr6, {1}
   2c4e8:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
   2c4ec:			; <UNDEFINED> instruction: 0xf7d94639
   2c4f0:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   2c4f4:			; <UNDEFINED> instruction: 0x4604d1f6
   2c4f8:	ldr	r4, [lr, -r1, lsr #13]
   2c4fc:			; <UNDEFINED> instruction: 0xf06f9a00
   2c500:			; <UNDEFINED> instruction: 0xf04f0303
   2c504:			; <UNDEFINED> instruction: 0x611334ff
   2c508:			; <UNDEFINED> instruction: 0xf7dae717
   2c50c:	stmdavs	r3, {r6, fp, sp, lr, pc}
   2c510:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   2c514:			; <UNDEFINED> instruction: 0xf53f049a
   2c518:			; <UNDEFINED> instruction: 0xf04faf10
   2c51c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   2c520:	eorsvc	pc, r4, sp, lsl #17
   2c524:	stccs	7, cr14, [r4], {9}
   2c528:	svcge	0x0054f47f
   2c52c:	strbmi	r9, [sp], -r2, lsl #20
   2c530:			; <UNDEFINED> instruction: 0xf0002a00
   2c534:	blls	10c7e8 <ftello64@plt+0x10589c>
   2c538:	ldrmi	r3, [r9, #2817]	; 0xb01
   2c53c:			; <UNDEFINED> instruction: 0xf109d224
   2c540:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
   2c544:	mrc	6, 0, lr, cr8, cr9, {7}
   2c548:			; <UNDEFINED> instruction: 0xf04f0a10
   2c54c:			; <UNDEFINED> instruction: 0xf7da0b03
   2c550:	strmi	lr, [r4], -r2, lsl #25
   2c554:	beq	467dbc <ftello64@plt+0x460e70>
   2c558:			; <UNDEFINED> instruction: 0xf7da940a
   2c55c:			; <UNDEFINED> instruction: 0x4605ec7c
   2c560:	beq	467dc8 <ftello64@plt+0x460e7c>
   2c564:			; <UNDEFINED> instruction: 0xf7da950b
   2c568:	ldccs	12, cr14, [fp, #472]!	; 0x1d8
   2c56c:	stclcs	15, cr11, [pc], #32	; 2c594 <ftello64@plt+0x25648>
   2c570:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   2c574:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
   2c578:			; <UNDEFINED> instruction: 0xf044bf18
   2c57c:	andls	r0, ip, r1, lsl #8
   2c580:			; <UNDEFINED> instruction: 0xf47f2c00
   2c584:	strb	sl, [r1], r5, asr #29
   2c588:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
   2c58c:	movwls	r3, #13106	; 0x3332
   2c590:			; <UNDEFINED> instruction: 0xf7da4619
   2c594:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   2c598:	bicshi	pc, r9, r0
   2c59c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2c5a0:	andls	r5, r2, r7, asr #10
   2c5a4:			; <UNDEFINED> instruction: 0xf015e6c9
   2c5a8:	svclt	0x00140f80
   2c5ac:	streq	pc, [r6], #-111	; 0xffffff91
   2c5b0:	streq	pc, [r1], #-111	; 0xffffff91
   2c5b4:	tstvs	ip, r0, lsl #22
   2c5b8:	strcs	pc, [ip], #-2271	; 0xfffff721
   2c5bc:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
   2c5c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c5c4:	subsmi	r9, sl, pc, lsr fp
   2c5c8:	bicshi	pc, fp, r0, asr #32
   2c5cc:	sublt	r4, r1, r0, lsr #12
   2c5d0:	blhi	e78cc <ftello64@plt+0xe0980>
   2c5d4:	svchi	0x00f0e8bd
   2c5d8:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
   2c5dc:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2c5e0:			; <UNDEFINED> instruction: 0xf7ff0100
   2c5e4:	strmi	pc, [r4], -pc, ror #21
   2c5e8:	blls	166588 <ftello64@plt+0x15f63c>
   2c5ec:	cmnle	r5, r0, lsl #22
   2c5f0:	bl	1131fc <ftello64@plt+0x10c2b0>
   2c5f4:			; <UNDEFINED> instruction: 0xf8d81808
   2c5f8:	ldrbeq	r3, [sl, -r8]
   2c5fc:	bls	60b74 <ftello64@plt+0x59c28>
   2c600:	ldmdbvs	r4, {r8, r9, sp}
   2c604:			; <UNDEFINED> instruction: 0xe7d76153
   2c608:	bicslt	r9, fp, r4, lsl #22
   2c60c:	movwlt	r9, #15106	; 0x3b02
   2c610:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
   2c614:			; <UNDEFINED> instruction: 0xf80049ed
   2c618:	ldrbtmi	r5, [r9], #-9
   2c61c:	bl	dea58c <ftello64@plt+0xde3640>
   2c620:	teqlt	r0, r4, lsl #12
   2c624:	blpl	aa62c <ftello64@plt+0xa36e0>
   2c628:	blx	11ea624 <ftello64@plt+0x11e36d8>
   2c62c:	blcs	4a7c0 <ftello64@plt+0x43874>
   2c630:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
   2c634:	ldcl	7, cr15, [r4], #868	; 0x364
   2c638:			; <UNDEFINED> instruction: 0xf06f9a00
   2c63c:	ldrmi	r0, [ip], -r9, lsl #6
   2c640:			; <UNDEFINED> instruction: 0xe7b96113
   2c644:	bl	113250 <ftello64@plt+0x10c304>
   2c648:			; <UNDEFINED> instruction: 0xf8d81808
   2c64c:	ldrbeq	r3, [pc, -r8]
   2c650:	blls	60b60 <ftello64@plt+0x59c14>
   2c654:	streq	pc, [r5], #-111	; 0xffffff91
   2c658:			; <UNDEFINED> instruction: 0xe7ad611c
   2c65c:	blvs	1753264 <ftello64@plt+0x174c318>
   2c660:	strtmi	fp, [r0], -ip, lsr #2
   2c664:			; <UNDEFINED> instruction: 0xf7d96824
   2c668:	stccs	12, cr14, [r0], {220}	; 0xdc
   2c66c:	bls	60e58 <ftello64@plt+0x59f0c>
   2c670:	cdp	3, 1, cr2, cr8, cr0, {0}
   2c674:	cmpvs	r3, #16, 20	; 0x10000
   2c678:	mrrc	7, 13, pc, r0, cr9	; <UNPREDICTABLE>
   2c67c:	stmdacs	r0, {r2, r9, sl, lr}
   2c680:	blls	608e8 <ftello64@plt+0x5999c>
   2c684:	streq	pc, [r4], #-111	; 0xffffff91
   2c688:			; <UNDEFINED> instruction: 0xe795611c
   2c68c:	svceq	0x0062f1b9
   2c690:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   2c694:			; <UNDEFINED> instruction: 0xf7d92096
   2c698:			; <UNDEFINED> instruction: 0x4606eb12
   2c69c:	stmdacs	r0, {r1, ip, pc}
   2c6a0:	tsthi	pc, r0	; <UNPREDICTABLE>
   2c6a4:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
   2c6a8:	ldcl	7, cr15, [r0], #-868	; 0xfffffc9c
   2c6ac:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2c6b0:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
   2c6b4:	strb	r9, [r0], -r3, lsl #4
   2c6b8:	strtle	r0, [r0], #1819	; 0x71b
   2c6bc:			; <UNDEFINED> instruction: 0xf06f9b00
   2c6c0:	tstvs	ip, r2, lsl #8
   2c6c4:	blls	a64ac <ftello64@plt+0x9f560>
   2c6c8:	ldmvs	sp, {r5, r7, r9, sl, lr}
   2c6cc:	strbteq	r9, [lr], -r0, lsl #22
   2c6d0:			; <UNDEFINED> instruction: 0xf53f611c
   2c6d4:			; <UNDEFINED> instruction: 0xe6b2aebd
   2c6d8:	blcs	532e8 <ftello64@plt+0x4c39c>
   2c6dc:	rscshi	pc, r5, r0
   2c6e0:	ldrmi	r9, [sl], -r2, lsl #22
   2c6e4:			; <UNDEFINED> instruction: 0xf8029b04
   2c6e8:	stcls	0, cr3, [r2], {9}
   2c6ec:			; <UNDEFINED> instruction: 0xf7fd4620
   2c6f0:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2c6f4:	svclt	0x00182b22
   2c6f8:			; <UNDEFINED> instruction: 0xf0004622
   2c6fc:	stcls	0, cr8, [r0], {211}	; 0xd3
   2c700:	ldrdne	pc, [r8], -r8
   2c704:			; <UNDEFINED> instruction: 0xf7fe4620
   2c708:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2c70c:	sbchi	pc, r4, r0
   2c710:	ldrb	r6, [r1, -r4, lsr #18]
   2c714:	strtmi	r6, [r9], r3, lsr #17
   2c718:	ldrbeq	r9, [r9], -r0, lsl #20
   2c71c:	svclt	0x00446116
   2c720:	strtmi	r2, [r8], r1, lsl #8
   2c724:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   2c728:	strbmi	r2, [r8], r3, lsl #8
   2c72c:	blls	3a5f48 <ftello64@plt+0x39effc>
   2c730:	bls	19836c <ftello64@plt+0x191420>
   2c734:			; <UNDEFINED> instruction: 0xf0004293
   2c738:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
   2c73c:			; <UNDEFINED> instruction: 0xf7d94638
   2c740:	strmi	lr, [r4], -r8, lsr #22
   2c744:			; <UNDEFINED> instruction: 0xf0402800
   2c748:	cdp	0, 1, cr8, cr8, cr7, {7}
   2c74c:			; <UNDEFINED> instruction: 0xf7da0a10
   2c750:	ldmdavs	r3!, {r1, r7, r8, r9, fp, sp, lr, pc}
   2c754:	stmdacs	sl, {r0, r3, sl, ip, pc}
   2c758:			; <UNDEFINED> instruction: 0xf1b0bf18
   2c75c:			; <UNDEFINED> instruction: 0x46073fff
   2c760:	strcs	fp, [sl, -r6, lsl #30]
   2c764:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c768:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c76c:	movwhi	lr, #31181	; 0x79cd
   2c770:			; <UNDEFINED> instruction: 0xf0379b08
   2c774:			; <UNDEFINED> instruction: 0xf833027f
   2c778:	vst4.8	{d3-d6}, [r3 :64], r7
   2c77c:	cmnle	sp, r0, lsl #6
   2c780:	teqle	r9, r0, lsl #22
   2c784:	ldrmi	r2, [ip], -r1, lsl #6
   2c788:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
   2c78c:			; <UNDEFINED> instruction: 0xf8029b07
   2c790:	blcs	4b938 <ftello64@plt+0x449ec>
   2c794:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   2c798:	beq	468000 <ftello64@plt+0x4610b4>
   2c79c:	bl	16ea70c <ftello64@plt+0x16e37c0>
   2c7a0:	strmi	r1, [r7], -r1, asr #24
   2c7a4:	rscshi	pc, r9, r0
   2c7a8:			; <UNDEFINED> instruction: 0xf000280a
   2c7ac:			; <UNDEFINED> instruction: 0xf8dd80f6
   2c7b0:	subeq	r9, r2, ip, lsl r0
   2c7b4:	bpl	fe6c6888 <ftello64@plt+0xfe6bf93c>
   2c7b8:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
   2c7bc:			; <UNDEFINED> instruction: 0xf0402c63
   2c7c0:			; <UNDEFINED> instruction: 0xf1b980e7
   2c7c4:			; <UNDEFINED> instruction: 0xf0400f00
   2c7c8:	cdp	0, 1, cr8, cr8, cr13, {7}
   2c7cc:			; <UNDEFINED> instruction: 0xf7da0a10
   2c7d0:	mcrrne	11, 4, lr, r4, cr2
   2c7d4:	sbcshi	pc, r7, r0
   2c7d8:			; <UNDEFINED> instruction: 0xf000280a
   2c7dc:	ldrdeq	r8, [r3], #-4
   2c7e0:	andcs	r4, r0, #7340032	; 0x700000
   2c7e4:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
   2c7e8:	ldreq	r5, [fp], #2771	; 0xad3
   2c7ec:	adcshi	pc, r8, r0, asr #2
   2c7f0:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
   2c7f4:	tstle	r7, r8, lsl #4
   2c7f8:	blcs	5341c <ftello64@plt+0x4c4d0>
   2c7fc:	sbcshi	pc, r2, r0, asr #32
   2c800:	beq	468068 <ftello64@plt+0x46111c>
   2c804:	bl	9ea774 <ftello64@plt+0x9e3828>
   2c808:	movwls	r6, #34867	; 0x8833
   2c80c:	svclt	0x0018280a
   2c810:	svccc	0x00fff1b0
   2c814:			; <UNDEFINED> instruction: 0xd1ab4607
   2c818:	strcs	r2, [sl, -r1, lsl #6]
   2c81c:	str	r9, [r7, r7, lsl #6]!
   2c820:	andsls	pc, ip, sp, asr #17
   2c824:	movwls	r4, #34465	; 0x86a1
   2c828:	blvs	1753430 <ftello64@plt+0x174c4e4>
   2c82c:	bl	117534 <ftello64@plt+0x1105e8>
   2c830:			; <UNDEFINED> instruction: 0xf04f0209
   2c834:			; <UNDEFINED> instruction: 0xf8020300
   2c838:	cmplt	r4, r8, ror #24
   2c83c:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c840:	strbmi	r1, [r1], -r0, lsr #26
   2c844:	b	fe96a7b0 <ftello64@plt+0xfe963864>
   2c848:	addsle	r2, r1, r0, lsl #16
   2c84c:	stccs	8, cr6, [r0], {36}	; 0x24
   2c850:			; <UNDEFINED> instruction: 0xf109d1f6
   2c854:			; <UNDEFINED> instruction: 0xf7d90008
   2c858:			; <UNDEFINED> instruction: 0x4681ea32
   2c85c:	suble	r2, r0, r0, lsl #16
   2c860:			; <UNDEFINED> instruction: 0xf109a926
   2c864:			; <UNDEFINED> instruction: 0xf7d90004
   2c868:	bls	67d98 <ftello64@plt+0x60e4c>
   2c86c:			; <UNDEFINED> instruction: 0xf8c26b53
   2c870:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
   2c874:	andcc	pc, r0, r9, asr #17
   2c878:	ldrb	r9, [r9, -r8, lsl #4]!
   2c87c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c880:	bicsle	r2, r1, r0, lsl #22
   2c884:	movwcs	r4, #5658	; 0x161a
   2c888:			; <UNDEFINED> instruction: 0xe77d461c
   2c88c:			; <UNDEFINED> instruction: 0xf57f0710
   2c890:	blls	584ec <ftello64@plt+0x515a0>
   2c894:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
   2c898:			; <UNDEFINED> instruction: 0xf7d99802
   2c89c:	blls	677ac <ftello64@plt+0x60860>
   2c8a0:	pkhbt	r6, r9, ip, lsl #18
   2c8a4:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
   2c8a8:	andcc	r4, r1, #20, 12	; 0x1400000
   2c8ac:			; <UNDEFINED> instruction: 0xf43f2b00
   2c8b0:	ldrmi	sl, [r0], -r6, lsr #30
   2c8b4:			; <UNDEFINED> instruction: 0xf7d99201
   2c8b8:	bls	a8408 <ftello64@plt+0xa14bc>
   2c8bc:	blcs	8c3950 <ftello64@plt+0x8bca04>
   2c8c0:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
   2c8c4:	strpl	r2, [fp], #-768	; 0xfffffd00
   2c8c8:	blge	1066534 <ftello64@plt+0x105f5e8>
   2c8cc:	ldrmi	sl, [r9], #2061	; 0x80d
   2c8d0:			; <UNDEFINED> instruction: 0xf8099b02
   2c8d4:			; <UNDEFINED> instruction: 0xf7da3ccc
   2c8d8:	andls	lr, r2, r6, ror #21
   2c8dc:			; <UNDEFINED> instruction: 0xf47f2800
   2c8e0:	blls	584f8 <ftello64@plt+0x515ac>
   2c8e4:	streq	pc, [sl], #-111	; 0xffffff91
   2c8e8:			; <UNDEFINED> instruction: 0xe665611c
   2c8ec:	blcs	1d0ebe0 <ftello64@plt+0x1d07c94>
   2c8f0:	svcge	0x0023f47f
   2c8f4:	strtmi	r2, [r8], r1, lsl #6
   2c8f8:	strcs	r4, [r3], #-1705	; 0xfffff957
   2c8fc:	ldr	r9, [ip, #-772]	; 0xfffffcfc
   2c900:			; <UNDEFINED> instruction: 0xf8d39b01
   2c904:	blls	4c92c <ftello64@plt+0x459e0>
   2c908:	svceq	0x0040f018
   2c90c:	andsls	pc, r0, r3, asr #17
   2c910:	svcge	0x000df43f
   2c914:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
   2c918:	blvs	1753520 <ftello64@plt+0x174c5d4>
   2c91c:	stfned	f3, [r0, #-304]!	; 0xfffffed0
   2c920:			; <UNDEFINED> instruction: 0xf7d94639
   2c924:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
   2c928:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   2c92c:	stccs	8, cr6, [r0], {36}	; 0x24
   2c930:	bls	6110c <ftello64@plt+0x5a1c0>
   2c934:	svceq	0x0080f018
   2c938:	strtmi	r4, [r8], r9, lsr #13
   2c93c:			; <UNDEFINED> instruction: 0xf06fbf14
   2c940:			; <UNDEFINED> instruction: 0xf06f0306
   2c944:			; <UNDEFINED> instruction: 0xf04f0301
   2c948:			; <UNDEFINED> instruction: 0x611334ff
   2c94c:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   2c950:	bl	19ea8bc <ftello64@plt+0x19e3970>
   2c954:			; <UNDEFINED> instruction: 0xf06f9a00
   2c958:	ldrmi	r0, [ip], -sl, lsl #6
   2c95c:			; <UNDEFINED> instruction: 0xe62b6113
   2c960:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   2c964:	beq	4681cc <ftello64@plt+0x461280>
   2c968:			; <UNDEFINED> instruction: 0xf7da270a
   2c96c:	movwcs	lr, #6772	; 0x1a74
   2c970:	tstcs	r4, #469762048	; 0x1c000000
   2c974:	svccc	0x00fff1b0
   2c978:	adcsmi	fp, r8, #24, 30	; 0x60
   2c97c:	svcge	0x0033f43f
   2c980:			; <UNDEFINED> instruction: 0xf7d9e72d
   2c984:	andcs	lr, r1, #169984	; 0x29800
   2c988:	smladcs	sl, r4, r3, r2
   2c98c:	str	r9, [sl, -r7, lsl #4]!
   2c990:			; <UNDEFINED> instruction: 0xf8cd4622
   2c994:	strcc	r9, [r1], #-28	; 0xffffffe4
   2c998:	andscs	lr, r4, #257949696	; 0xf600000
   2c99c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c9a0:	str	r2, [r7, -sl, lsl #14]
   2c9a4:	ldrdcc	pc, [r0], -sl
   2c9a8:	stcls	6, cr4, [r9], {168}	; 0xa8
   2c9ac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c9b0:			; <UNDEFINED> instruction: 0xf8ca3301
   2c9b4:	strb	r3, [r0], #0
   2c9b8:	andeq	r2, r3, r0, asr r6
   2c9bc:	andeq	r0, r0, r4, ror #12
   2c9c0:	andeq	sp, r1, r8, lsl #21
   2c9c4:	andeq	sp, r1, r0, lsl #21
   2c9c8:	andeq	r2, r3, sl, ror #6
   2c9cc:			; <UNDEFINED> instruction: 0x0001d7b2
   2c9d0:			; <UNDEFINED> instruction: 0x4604b530
   2c9d4:	smlawblt	r8, r7, r0, fp
   2c9d8:	suble	r2, ip, r1, lsl #16
   2c9dc:	eorle	r2, r3, r2, lsl #16
   2c9e0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   2c9e4:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
   2c9e8:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
   2c9ec:			; <UNDEFINED> instruction: 0x4601447d
   2c9f0:	tstls	r5, sp
   2c9f4:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
   2c9f8:	andcs	r4, lr, r3, lsl #12
   2c9fc:			; <UNDEFINED> instruction: 0xf7fe9304
   2ca00:	bmi	a6c17c <ftello64@plt+0xa65230>
   2ca04:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   2ca08:	bmi	a11210 <ftello64@plt+0xa0a2c4>
   2ca0c:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   2ca10:	strpl	lr, [r2], #-2509	; 0xfffff633
   2ca14:	andcs	r9, r1, r1
   2ca18:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   2ca1c:	andlt	r2, r7, r1
   2ca20:	ldrhtmi	lr, [r0], -sp
   2ca24:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
   2ca28:			; <UNDEFINED> instruction: 0xf7fe202a
   2ca2c:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
   2ca30:	blcs	c8aa44 <ftello64@plt+0xc83af8>
   2ca34:	eorcs	sp, r9, ip
   2ca38:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
   2ca3c:	movwcs	r4, #2587	; 0xa1b
   2ca40:			; <UNDEFINED> instruction: 0x4601447a
   2ca44:			; <UNDEFINED> instruction: 0xf7fe4618
   2ca48:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
   2ca4c:	ldc	7, cr15, [r6, #868]!	; 0x364
   2ca50:			; <UNDEFINED> instruction: 0xf7fe2028
   2ca54:	andcs	pc, r0, #11456	; 0x2cc0
   2ca58:	strmi	r4, [r1], -r4, lsl #12
   2ca5c:			; <UNDEFINED> instruction: 0xf7fe2001
   2ca60:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   2ca64:	rscle	r2, r6, r0, lsl #22
   2ca68:	andcs	r4, r0, #278528	; 0x44000
   2ca6c:	ldrbtmi	r2, [r9], #-1
   2ca70:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   2ca74:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
   2ca78:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   2ca7c:	strmi	r2, [r5], -r0, lsl #4
   2ca80:	strtmi	r4, [r0], -r1, lsl #12
   2ca84:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   2ca88:			; <UNDEFINED> instruction: 0xb12b782b
   2ca8c:	strtmi	r4, [r0], -r9, lsl #18
   2ca90:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   2ca94:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   2ca98:			; <UNDEFINED> instruction: 0xf7d92002
   2ca9c:	svclt	0x0000ed90
   2caa0:	strdeq	lr, [r1], -r8
   2caa4:	ldrdeq	sp, [r1], -r2
   2caa8:	andeq	fp, r1, r6, ror #22
   2caac:	andeq	lr, r1, r4, lsr #29
   2cab0:	andeq	lr, r1, r6, ror lr
   2cab4:	andeq	lr, r1, r2, asr lr
   2cab8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2cabc:			; <UNDEFINED> instruction: 0x47706058
   2cac0:	andeq	r3, r3, sl, asr #3
   2cac4:			; <UNDEFINED> instruction: 0x4604b510
   2cac8:			; <UNDEFINED> instruction: 0xf1b06800
   2cacc:	svclt	0x00183fff
   2cad0:	tstle	r9, r2, lsl #16
   2cad4:			; <UNDEFINED> instruction: 0xf7d94620
   2cad8:	blmi	1a7570 <ftello64@plt+0x1a0624>
   2cadc:	rscscc	pc, pc, #79	; 0x4f
   2cae0:	ldrbtmi	r2, [fp], #-0
   2cae4:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   2cae8:	stmib	r8, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2caec:	svclt	0x0000e7f2
   2caf0:	andeq	r2, r3, r6, lsl #31
   2caf4:			; <UNDEFINED> instruction: 0x4606b5f0
   2caf8:	addlt	r4, r7, r0, asr sp
   2cafc:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   2cb00:	cmnlt	r3, fp, lsr #16
   2cb04:			; <UNDEFINED> instruction: 0xf7d92002
   2cb08:	stmdavs	fp!, {r3, r6, r8, sl, fp, sp, lr, pc}
   2cb0c:	andle	r4, r2, r3, lsl #5
   2cb10:			; <UNDEFINED> instruction: 0xf7d94618
   2cb14:	blmi	12e7c34 <ftello64@plt+0x12e0ce8>
   2cb18:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2cb1c:	cmplt	lr, sl, lsl r0
   2cb20:	blcs	b8abf4 <ftello64@plt+0xb83ca8>
   2cb24:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
   2cb28:	teqle	r9, r0, lsl #22
   2cb2c:			; <UNDEFINED> instruction: 0xf7d92002
   2cb30:			; <UNDEFINED> instruction: 0xf7daed34
   2cb34:			; <UNDEFINED> instruction: 0x4604e99e
   2cb38:			; <UNDEFINED> instruction: 0xf7d92014
   2cb3c:	movwcs	lr, #2170	; 0x87a
   2cb40:			; <UNDEFINED> instruction: 0x4605461f
   2cb44:	strvc	r6, [r3], #-4
   2cb48:	stmib	r0, {r0, r1, r6, sp, lr}^
   2cb4c:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
   2cb50:	bmi	f76358 <ftello64@plt+0xf6f40c>
   2cb54:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
   2cb58:	smlabtvs	r4, sp, r9, lr
   2cb5c:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
   2cb60:	andeq	lr, r3, r1, lsl r9
   2cb64:	andvs	lr, r2, #3358720	; 0x334000
   2cb68:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
   2cb6c:	strtmi	r0, [r8], -r3
   2cb70:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
   2cb74:	eorsvs	ip, r4, ip, lsl #22
   2cb78:			; <UNDEFINED> instruction: 0xf7da4479
   2cb7c:			; <UNDEFINED> instruction: 0x4604e83c
   2cb80:	subsle	r2, r5, r0, lsl #16
   2cb84:	andcs	r2, r1, #0, 6
   2cb88:			; <UNDEFINED> instruction: 0x46204619
   2cb8c:	stc	7, cr15, [lr], {217}	; 0xd9
   2cb90:	andcs	r4, r0, #48, 22	; 0xc000
   2cb94:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2cb98:	addsvs	r4, sl, r0, lsl #14
   2cb9c:	ldcllt	0, cr11, [r0, #28]!
   2cba0:	andcs	r4, r6, #737280	; 0xb4000
   2cba4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2cba8:	stmdb	r8, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cbac:	ldrtmi	r4, [r0], -r5, lsl #12
   2cbb0:	ldcl	7, cr15, [r4, #-868]	; 0xfffffc9c
   2cbb4:	ldreq	pc, [r4], #-256	; 0xffffff00
   2cbb8:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
   2cbbc:	strcs	fp, [r1, -r3, lsl #3]
   2cbc0:			; <UNDEFINED> instruction: 0xf04f4620
   2cbc4:			; <UNDEFINED> instruction: 0xf7d934ff
   2cbc8:			; <UNDEFINED> instruction: 0x4631e834
   2cbcc:	andscc	r4, r0, r5, lsl #12
   2cbd0:	bl	fe56ab3c <ftello64@plt+0xfe563bf0>
   2cbd4:	adcvs	r2, pc, r0, lsl #6
   2cbd8:	movwmi	lr, #2501	; 0x9c5
   2cbdc:	ldr	r6, [r6, fp, ror #1]!
   2cbe0:	andcs	r4, r9, #491520	; 0x78000
   2cbe4:	smladxcs	r2, r0, r6, r4
   2cbe8:			; <UNDEFINED> instruction: 0xf7da4479
   2cbec:	stmdacs	r0, {r3, r5, r8, fp, sp, lr, pc}
   2cbf0:	strtmi	sp, [r0], -r6, ror #1
   2cbf4:	ldmda	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cbf8:			; <UNDEFINED> instruction: 0x46054631
   2cbfc:			; <UNDEFINED> instruction: 0xf7d93010
   2cc00:	movwcs	lr, #2942	; 0xb7e
   2cc04:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
   2cc08:	and	r3, r4, r2, lsl #6
   2cc0c:	stcl	7, cr15, [r6, #868]!	; 0x364
   2cc10:	blcs	146c24 <ftello64@plt+0x13fcd8>
   2cc14:	vst4.8	{d29,d31,d33,d35}, [pc], sl
   2cc18:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
   2cc1c:	ldrtmi	r4, [r0], -r1, asr #2
   2cc20:	bl	ffaeab8c <ftello64@plt+0xffae3c40>
   2cc24:	strmi	r1, [r4], -r3, asr #24
   2cc28:	rscle	r6, pc, r8, lsr #32
   2cc2c:	str	r2, [lr, r0, lsl #14]
   2cc30:			; <UNDEFINED> instruction: 0xf7d92002
   2cc34:			; <UNDEFINED> instruction: 0x4604ecb2
   2cc38:	svclt	0x0000e7a4
   2cc3c:	andeq	r3, r3, lr, lsl #3
   2cc40:	andeq	r3, r3, r2, ror r1
   2cc44:			; <UNDEFINED> instruction: 0xffffff6b
   2cc48:	andeq	r0, r0, r3, asr #13
   2cc4c:	strdeq	r2, [r3], -r6
   2cc50:	andeq	r3, r1, ip, lsr #28
   2cc54:	strdeq	r3, [r3], -r8
   2cc58:	andeq	sp, r1, r6, lsr r2
   2cc5c:	strdeq	sp, [r1], -ip
   2cc60:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
   2cc64:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
   2cc68:	strdlt	fp, [r9], r0
   2cc6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cc70:			; <UNDEFINED> instruction: 0xf04f9307
   2cc74:	eorsle	r0, lr, r0, lsl #6
   2cc78:			; <UNDEFINED> instruction: 0x46044e71
   2cc7c:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   2cc80:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   2cc84:	cmple	r1, r0, lsl #22
   2cc88:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
   2cc8c:	tstmi	r8, #311296	; 0x4c000
   2cc90:	sbchi	pc, r5, r0, asr #32
   2cc94:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
   2cc98:	movwmi	r6, #15987	; 0x3e73
   2cc9c:	addhi	pc, r4, r0, asr #32
   2cca0:	blcs	47074 <ftello64@plt+0x40128>
   2cca4:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
   2cca8:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
   2ccac:	ldrdcc	lr, [r3, -r2]
   2ccb0:	movwmi	r6, #48720	; 0xbe50
   2ccb4:	movwmi	r6, #14417	; 0x3851
   2ccb8:	andle	r4, ip, fp, lsl #6
   2ccbc:	stmvc	fp, {r0, r4, fp, sp, lr}
   2ccc0:	strle	r0, [lr, #-2011]!	; 0xfffff825
   2ccc4:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   2ccc8:	eorle	r4, sl, #805306377	; 0x30000009
   2cccc:	mrrcne	8, 4, r6, r8, cr10
   2ccd0:			; <UNDEFINED> instruction: 0x21206108
   2ccd4:	cfstrscs	mvf5, [r7], {209}	; 0xd1
   2ccd8:	adchi	pc, r5, r0, lsl #4
   2ccdc:			; <UNDEFINED> instruction: 0xf004e8df
   2cce0:	bleq	2ef914 <ftello64@plt+0x2e89c8>
   2cce4:	strteq	r2, [r5], #-3339	; 0xfffff2f5
   2cce8:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
   2ccec:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   2ccf0:			; <UNDEFINED> instruction: 0xf7d96819
   2ccf4:	bmi	16676e4 <ftello64@plt+0x1660798>
   2ccf8:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   2ccfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cd00:	subsmi	r9, sl, r7, lsl #22
   2cd04:	addhi	pc, sp, r0, asr #32
   2cd08:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2cd0c:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
   2cd10:	cdpmi	0, 5, cr13, cr2, cr3, {3}
   2cd14:			; <UNDEFINED> instruction: 0xf106447e
   2cd18:			; <UNDEFINED> instruction: 0xf7d90014
   2cd1c:	ldmdavs	r0!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}^
   2cd20:	strhtcs	lr, [r0], -r8
   2cd24:	stmia	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cd28:	blmi	13a6c84 <ftello64@plt+0x139fd38>
   2cd2c:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   2cd30:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   2cd34:	b	166aca0 <ftello64@plt+0x1663d54>
   2cd38:	blmi	1326cb4 <ftello64@plt+0x131fd68>
   2cd3c:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   2cd40:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   2cd44:	b	146acb0 <ftello64@plt+0x1463d64>
   2cd48:	blmi	12a6ca4 <ftello64@plt+0x129fd58>
   2cd4c:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   2cd50:	stc	7, cr15, [lr], #-868	; 0xfffffc9c
   2cd54:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   2cd58:	ldrtmi	r4, [r0], -r2, lsl #12
   2cd5c:	stcl	7, cr15, [r4], #-868	; 0xfffffc9c
   2cd60:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   2cd64:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
   2cd68:	bmi	11486dc <ftello64@plt+0x1141790>
   2cd6c:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   2cd70:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   2cd74:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   2cd78:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
   2cd7c:	strle	r0, [pc, #-2010]	; 2c5aa <ftello64@plt+0x2565e>
   2cd80:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   2cd84:	andle	r4, fp, #805306377	; 0x30000009
   2cd88:	mrrcne	8, 4, r6, r8, cr10
   2cd8c:	teqcs	sl, r8, lsl #2
   2cd90:			; <UNDEFINED> instruction: 0xe78854d1
   2cd94:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   2cd98:	blcs	46f0c <ftello64@plt+0x3ffc0>
   2cd9c:	str	sp, [r2, sl, ror #3]
   2cda0:			; <UNDEFINED> instruction: 0xf7d9203a
   2cda4:	ldrb	lr, [lr, -sl, lsr #17]!
   2cda8:	blcs	4887c <ftello64@plt+0x41930>
   2cdac:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
   2cdb0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   2cdb4:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
   2cdb8:	andle	r6, fp, r6, lsr r8
   2cdbc:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   2cdc0:			; <UNDEFINED> instruction: 0xf7d99105
   2cdc4:	stmdbls	r5, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2cdc8:	strmi	r9, [r2], -r6, lsl #22
   2cdcc:			; <UNDEFINED> instruction: 0xf7d94630
   2cdd0:	strb	lr, [r5, ip, lsr #24]
   2cdd4:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
   2cdd8:	strdls	lr, [r5, -r2]
   2cddc:	ldm	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cde0:	stmdage	r6, {r0, r1, r9, sl, lr}
   2cde4:			; <UNDEFINED> instruction: 0xf7d99306
   2cde8:	stmdbls	r5, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   2cdec:	strmi	r4, [r8], -r4, lsl #13
   2cdf0:	ldrdne	pc, [r0], -ip
   2cdf4:	andcc	lr, r4, #220, 18	; 0x370000
   2cdf8:	movwcc	r9, #4355	; 0x1103
   2cdfc:	ldrdvc	pc, [r4], -ip
   2ce00:	rsbvc	pc, ip, #536870912	; 0x20000000
   2ce04:	strls	r4, [r2, -r2, lsr #18]
   2ce08:			; <UNDEFINED> instruction: 0xf8dc4479
   2ce0c:	strls	r7, [r1, -r8]
   2ce10:	ldrdvc	pc, [ip], -ip
   2ce14:			; <UNDEFINED> instruction: 0xf7d99700
   2ce18:	ldmdavs	r0!, {r3, sl, fp, sp, lr, pc}^
   2ce1c:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   2ce20:			; <UNDEFINED> instruction: 0xf7d9e777
   2ce24:	blmi	727384 <ftello64@plt+0x720438>
   2ce28:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
   2ce2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2ce30:			; <UNDEFINED> instruction: 0xf7d96818
   2ce34:	smmlsr	lr, sl, fp, lr
   2ce38:	andeq	r1, r3, r2, asr #25
   2ce3c:	andeq	r0, r0, r4, ror #12
   2ce40:	andeq	r3, r3, lr
   2ce44:	andeq	r3, r3, r2
   2ce48:	strdeq	r2, [r3], -r6
   2ce4c:	andeq	r2, r3, r2, ror #31
   2ce50:	andeq	r2, r3, r0, lsr #31
   2ce54:	andeq	sp, r1, sl, asr r1
   2ce58:	andeq	r1, r3, lr, lsr #24
   2ce5c:	andeq	r2, r3, r8, ror pc
   2ce60:	andeq	r2, r3, lr, asr pc
   2ce64:	andeq	sp, r1, r8, lsl #2
   2ce68:	andeq	r2, r3, lr, asr #30
   2ce6c:	strdeq	sp, [r1], -r0
   2ce70:	andeq	r2, r3, r0, asr #30
   2ce74:	ldrdeq	sp, [r1], -r2
   2ce78:	andeq	r2, r3, sl, lsr #30
   2ce7c:	andeq	r2, r3, r0, lsr #30
   2ce80:	andeq	r2, r3, r6, lsl pc
   2ce84:	strdeq	r2, [r3], -r6
   2ce88:	andeq	sp, r1, lr, lsr r0
   2ce8c:	andeq	sp, r1, sl, lsl r0
   2ce90:	andeq	sp, r1, r0
   2ce94:	andeq	r2, r3, r0, ror #28
   2ce98:	andeq	sp, r1, r2, lsr #32
   2ce9c:	svcmi	0x00f0e92d
   2cea0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   2cea4:	strmi	r8, [r8], r2, lsl #22
   2cea8:	addlt	r4, r5, ip, lsl r6
   2ceac:			; <UNDEFINED> instruction: 0xf8dd9e10
   2ceb0:	andls	sl, r3, #68	; 0x44
   2ceb4:	teqlt	lr, r1	; <illegal shifter operand>
   2ceb8:	mulls	r0, r6, r8
   2cebc:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   2cec0:			; <UNDEFINED> instruction: 0xf989fab9
   2cec4:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2cec8:	addlt	pc, r8, #14614528	; 0xdf0000
   2cecc:			; <UNDEFINED> instruction: 0xf8db44fb
   2ced0:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2ced4:	rschi	pc, lr, r0
   2ced8:	b	176ae44 <ftello64@plt+0x1763ef8>
   2cedc:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   2cee0:	bcs	47150 <ftello64@plt+0x40204>
   2cee4:	svccs	0x0001bf18
   2cee8:	rscshi	pc, r9, r0, asr #32
   2ceec:			; <UNDEFINED> instruction: 0x46494b9b
   2cef0:	andcs	r4, r0, #56, 12	; 0x3800000
   2cef4:	addsvs	r4, sl, fp, ror r4
   2cef8:	mrc2	7, 5, pc, cr2, cr15, {7}
   2cefc:	svceq	0x0000f1b9
   2cf00:	mcrcs	1, 0, sp, cr0, cr2, {2}
   2cf04:	blls	121450 <ftello64@plt+0x11a504>
   2cf08:			; <UNDEFINED> instruction: 0xf0002b00
   2cf0c:	blmi	fe54d30c <ftello64@plt+0xfe5463c0>
   2cf10:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2cf14:			; <UNDEFINED> instruction: 0xf0402b00
   2cf18:	ldcmi	0, cr8, [r2], {164}	; 0xa4
   2cf1c:	ldrtmi	r4, [r8], -r9, asr #12
   2cf20:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
   2cf24:	mrc2	7, 4, pc, cr12, cr15, {7}
   2cf28:	strcs	r4, [r1], -pc, lsl #17
   2cf2c:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   2cf30:	eorshi	pc, r8, #14614528	; 0xdf0000
   2cf34:	ldmdb	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf38:	blcc	aaf94 <ftello64@plt+0xa4048>
   2cf3c:	ldrbtmi	r6, [r8], #2081	; 0x821
   2cf40:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
   2cf44:	blcs	3a4fe8 <ftello64@plt+0x39e09c>
   2cf48:	addshi	pc, sl, r0
   2cf4c:			; <UNDEFINED> instruction: 0xf0002b0a
   2cf50:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
   2cf54:			; <UNDEFINED> instruction: 0xf14007d2
   2cf58:	stmdbvs	r8, {r0, r2, r3, r7, pc}
   2cf5c:	addsmi	r6, r0, #9043968	; 0x8a0000
   2cf60:	addhi	pc, r8, r0, lsl #1
   2cf64:	tstvs	sl, r2, asr #24
   2cf68:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
   2cf6c:	blcc	aafc8 <ftello64@plt+0xa407c>
   2cf70:	blcs	17594e4 <ftello64@plt+0x1752598>
   2cf74:	mvnle	r6, r6, lsr #1
   2cf78:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   2cf7c:	ldmdb	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cf80:	blcc	aafdc <ftello64@plt+0xa4090>
   2cf84:	blcs	47010 <ftello64@plt+0x400c4>
   2cf88:	blmi	1ee175c <ftello64@plt+0x1eda810>
   2cf8c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2cf90:			; <UNDEFINED> instruction: 0xf0002b00
   2cf94:	andcs	r8, sl, r3, lsl #1
   2cf98:	svc	0x00aef7d8
   2cf9c:	andcs	r4, r0, #120832	; 0x1d800
   2cfa0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2cfa4:			; <UNDEFINED> instruction: 0xe079609a
   2cfa8:			; <UNDEFINED> instruction: 0xf8df3601
   2cfac:	ldrbtmi	fp, [fp], #464	; 0x1d0
   2cfb0:	ldrdpl	pc, [r0], -fp
   2cfb4:	strtmi	fp, [r9], -ip, lsr #2
   2cfb8:			; <UNDEFINED> instruction: 0xf7d94620
   2cfbc:			; <UNDEFINED> instruction: 0xf8dbe916
   2cfc0:			; <UNDEFINED> instruction: 0xf1b85000
   2cfc4:			; <UNDEFINED> instruction: 0xf0000f00
   2cfc8:			; <UNDEFINED> instruction: 0xf8df809a
   2cfcc:			; <UNDEFINED> instruction: 0x46b381b4
   2cfd0:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   2cfd4:			; <UNDEFINED> instruction: 0xf10844f8
   2cfd8:	ldrbtmi	r0, [sl], #788	; 0x314
   2cfdc:	bcc	468804 <ftello64@plt+0x4618b8>
   2cfe0:	ldrmi	lr, [r3, #32]!
   2cfe4:	andcs	fp, r0, #8, 30
   2cfe8:			; <UNDEFINED> instruction: 0xf8d8d00b
   2cfec:			; <UNDEFINED> instruction: 0xf8d80010
   2cff0:	b	1431008 <ftello64@plt+0x142a0bc>
   2cff4:	andle	r0, r4, r1, lsl #4
   2cff8:	beq	468860 <ftello64@plt+0x461914>
   2cffc:	bl	beaf68 <ftello64@plt+0xbe401c>
   2d000:	bl	fe934210 <ftello64@plt+0xfe92d2c4>
   2d004:	strtmi	r0, [r8], -fp, lsl #2
   2d008:	tstls	r0, r1, lsl #2
   2d00c:			; <UNDEFINED> instruction: 0x4653495e
   2d010:	andlt	pc, r4, sp, asr #17
   2d014:	bleq	a942c <ftello64@plt+0xa24e0>
   2d018:			; <UNDEFINED> instruction: 0xf7d94479
   2d01c:	blmi	1727c3c <ftello64@plt+0x1720cf0>
   2d020:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d024:	ldrbmi	r2, [r8], -sl, lsl #2
   2d028:	bl	156af94 <ftello64@plt+0x1564048>
   2d02c:	stmdacs	r0, {r2, r9, sl, lr}
   2d030:			; <UNDEFINED> instruction: 0x4629d1d7
   2d034:			; <UNDEFINED> instruction: 0xf7d94658
   2d038:	ldmdavc	r3!, {r3, r4, r6, r7, fp, sp, lr, pc}
   2d03c:			; <UNDEFINED> instruction: 0xf43f2b00
   2d040:	ldrtmi	sl, [r0], -r2, ror #30
   2d044:	bl	2eafb0 <ftello64@plt+0x2e4064>
   2d048:			; <UNDEFINED> instruction: 0xf8104430
   2d04c:	blcs	2bc058 <ftello64@plt+0x2b510c>
   2d050:	svcge	0x0059f43f
   2d054:	andcs	r4, r1, #79872	; 0x13800
   2d058:	addsvs	r4, sl, fp, ror r4
   2d05c:	bcs	53870 <ftello64@plt+0x4c924>
   2d060:	mcrrmi	0, 6, sp, ip, cr5
   2d064:	ldrbtmi	r2, [ip], #-10
   2d068:			; <UNDEFINED> instruction: 0xf7d86821
   2d06c:	movwcs	lr, #3910	; 0xf46
   2d070:	ldrb	r6, [r2, -r3, lsr #1]
   2d074:			; <UNDEFINED> instruction: 0xf7d84618
   2d078:			; <UNDEFINED> instruction: 0xf8d8ef40
   2d07c:	ldrb	r1, [r5, -r0]!
   2d080:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   2d084:	ldm	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d088:	strb	r6, [pc, -r1, lsr #16]!
   2d08c:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   2d090:	stmia	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d094:	bllt	f0b148 <ftello64@plt+0xf041fc>
   2d098:	adcvs	r6, r3, r1, lsr #16
   2d09c:	eorsle	r2, lr, r5, lsl #30
   2d0a0:	suble	r2, r8, r6, lsl #30
   2d0a4:	andlt	r4, r5, r8, lsl #12
   2d0a8:	blhi	e83a4 <ftello64@plt+0xe1458>
   2d0ac:	svcmi	0x00f0e8bd
   2d0b0:	ldcllt	7, cr15, [r0, #864]!	; 0x360
   2d0b4:			; <UNDEFINED> instruction: 0xf04f483a
   2d0b8:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   2d0bc:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   2d0c0:	ldrdeq	pc, [r0], -fp
   2d0c4:			; <UNDEFINED> instruction: 0xf47f2800
   2d0c8:	blmi	dd8cec <ftello64@plt+0xdd1da0>
   2d0cc:	rscscs	pc, r1, #64, 4
   2d0d0:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   2d0d4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2d0d8:			; <UNDEFINED> instruction: 0xf7d94478
   2d0dc:	ldmdavs	r9, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   2d0e0:			; <UNDEFINED> instruction: 0xf7d8200a
   2d0e4:	str	lr, [r1, -sl, lsl #30]
   2d0e8:	ldrtmi	r4, [r8], -r9, asr #12
   2d0ec:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   2d0f0:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
   2d0f4:			; <UNDEFINED> instruction: 0xf7d94478
   2d0f8:	stmdavs	r1!, {r3, r4, r5, r6, fp, sp, lr, pc}
   2d0fc:			; <UNDEFINED> instruction: 0x4652e736
   2d100:	ldrtmi	r4, [r1], -r8, lsr #12
   2d104:	mrc	7, 2, APSR_nzcv, cr6, cr8, {6}
   2d108:	blmi	ae6f6c <ftello64@plt+0xae0020>
   2d10c:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
   2d110:	bicle	r6, r5, r9, lsl r8
   2d114:			; <UNDEFINED> instruction: 0xb113689b
   2d118:			; <UNDEFINED> instruction: 0xf7d8200a
   2d11c:	blmi	9e8cdc <ftello64@plt+0x9e1d90>
   2d120:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d124:	ldc	7, cr15, [r8, #864]!	; 0x360
   2d128:			; <UNDEFINED> instruction: 0xf7d92002
   2d12c:	svccs	0x0005ea48
   2d130:			; <UNDEFINED> instruction: 0xd1b56819
   2d134:	blmi	8a70fc <ftello64@plt+0x8a01b0>
   2d138:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d13c:	blmi	85b610 <ftello64@plt+0x8546c4>
   2d140:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d144:	stc	7, cr15, [r8, #864]!	; 0x360
   2d148:	mrc	7, 3, APSR_nzcv, cr14, cr9, {6}
   2d14c:			; <UNDEFINED> instruction: 0xf7d8200a
   2d150:	ubfx	lr, r4, #29, #21
   2d154:	andeq	r2, r3, r0, asr #27
   2d158:	andeq	r2, r3, lr, lsr #27
   2d15c:	muleq	r3, r8, sp
   2d160:	andeq	r2, r3, ip, ror sp
   2d164:	andeq	r2, r3, sl, ror #26
   2d168:	andeq	ip, r1, sl, ror #30
   2d16c:	andeq	r2, r3, lr, asr #26
   2d170:	andeq	ip, r1, r2, lsr #30
   2d174:	andeq	r2, r3, r0, lsl #26
   2d178:	andeq	r2, r3, ip, ror #25
   2d17c:	ldrdeq	r2, [r3], -lr
   2d180:			; <UNDEFINED> instruction: 0x00032cb8
   2d184:	ldrdeq	ip, [r1], -sl
   2d188:	andeq	ip, r1, r8, ror lr
   2d18c:	andeq	r2, r3, ip, ror #24
   2d190:	andeq	r2, r3, r4, lsr ip
   2d194:	andeq	r2, r3, r6, lsr #24
   2d198:	muleq	r1, lr, sl
   2d19c:	andeq	ip, r1, r2, lsl lr
   2d1a0:	andeq	r1, r1, lr, ror #22
   2d1a4:	strdeq	ip, [r1], -r4
   2d1a8:	muleq	r1, r6, sp
   2d1ac:	andeq	ip, r1, ip, lsr #27
   2d1b0:	andeq	ip, r1, r4, lsr #27
   2d1b4:	andeq	r2, r3, lr, ror fp
   2d1b8:	andeq	r2, r3, ip, ror #22
   2d1bc:	andeq	r2, r3, r4, asr fp
   2d1c0:	andeq	r2, r3, ip, asr #22
   2d1c4:	movwcs	fp, #1038	; 0x40e
   2d1c8:	addlt	fp, r4, r0, lsr r5
   2d1cc:	ldrd	pc, [r8], #-143	; 0xffffff71
   2d1d0:			; <UNDEFINED> instruction: 0xf8dfac07
   2d1d4:	ldrmi	ip, [sl], -r8, asr #32
   2d1d8:			; <UNDEFINED> instruction: 0xf85444fe
   2d1dc:	tstcs	r1, r4, lsl #22
   2d1e0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2d1e4:	ldrdgt	pc, [r0], -ip
   2d1e8:	andgt	pc, ip, sp, asr #17
   2d1ec:	stceq	0, cr15, [r0], {79}	; 0x4f
   2d1f0:	strpl	lr, [r0], #-2509	; 0xfffff633
   2d1f4:			; <UNDEFINED> instruction: 0xf7ff9402
   2d1f8:	bmi	2acb44 <ftello64@plt+0x2a5bf8>
   2d1fc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2d200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d204:	subsmi	r9, sl, r3, lsl #22
   2d208:	andlt	sp, r4, r4, lsl #2
   2d20c:	ldrhtmi	lr, [r0], -sp
   2d210:	ldrbmi	fp, [r0, -r3]!
   2d214:	svc	0x005cf7d8
   2d218:	andeq	r1, r3, r0, asr r7
   2d21c:	andeq	r0, r0, r4, ror #12
   2d220:	andeq	r1, r3, sl, lsr #14
   2d224:	svcmi	0x00f0e92d
   2d228:			; <UNDEFINED> instruction: 0xf8df460d
   2d22c:	ldrmi	r1, [r6], -r4, asr #8
   2d230:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d234:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
   2d238:			; <UNDEFINED> instruction: 0xf8d06883
   2d23c:	strmi	r8, [r4], -r0
   2d240:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2d244:			; <UNDEFINED> instruction: 0xf04f922b
   2d248:	blcs	2da50 <ftello64@plt+0x26b04>
   2d24c:	adcshi	pc, sp, r0
   2d250:	svccc	0x00fff1b8
   2d254:			; <UNDEFINED> instruction: 0xf8dfd056
   2d258:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   2d25c:	andhi	pc, r0, r3, asr #17
   2d260:	suble	r2, r2, r0, lsl #28
   2d264:	and	r4, r2, r7, lsr r6
   2d268:	strmi	r1, [r5], #-2623	; 0xfffff5c1
   2d26c:			; <UNDEFINED> instruction: 0x463ad03d
   2d270:	strbmi	r4, [r0], -r9, lsr #12
   2d274:	bl	16eb1e0 <ftello64@plt+0x16e4294>
   2d278:	ble	ffd77280 <ftello64@plt+0xffd70334>
   2d27c:	b	febeb1e8 <ftello64@plt+0xfebe429c>
   2d280:	blcs	147294 <ftello64@plt+0x140348>
   2d284:	blmi	fffa1658 <ftello64@plt+0xfff9a70c>
   2d288:	svcvs	0x001b447b
   2d28c:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
   2d290:	eorle	r3, sl, r1, lsl #6
   2d294:			; <UNDEFINED> instruction: 0xf7d92002
   2d298:			; <UNDEFINED> instruction: 0xf7d9e980
   2d29c:			; <UNDEFINED> instruction: 0xf7d9edea
   2d2a0:			; <UNDEFINED> instruction: 0xb1a8eda8
   2d2a4:	b	fe6eb210 <ftello64@plt+0xfe6e42c4>
   2d2a8:	strmi	r7, [r5], -r3, lsr #24
   2d2ac:	blcs	352bc <ftello64@plt+0x2e370>
   2d2b0:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   2d2b4:	ldmdb	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2b8:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
   2d2bc:	stmia	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2c0:			; <UNDEFINED> instruction: 0xf10449ef
   2d2c4:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
   2d2c8:	ldrtmi	r4, [r8], -r3, lsl #12
   2d2cc:	stc	7, cr15, [r0, #-868]!	; 0xfffffc9c
   2d2d0:	cmplt	r3, r3, ror #17
   2d2d4:	mcrrne	8, 2, r6, r3, cr0
   2d2d8:			; <UNDEFINED> instruction: 0xf7d9d007
   2d2dc:	blmi	ffaa8a24 <ftello64@plt+0xffaa1ad8>
   2d2e0:	rscscc	pc, pc, #79	; 0x4f
   2d2e4:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2d2e8:	bmi	ffa05358 <ftello64@plt+0xff9fe40c>
   2d2ec:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
   2d2f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d2f4:	subsmi	r9, sl, fp, lsr #22
   2d2f8:			; <UNDEFINED> instruction: 0x81aef040
   2d2fc:	eorlt	r4, sp, r0, lsr r6
   2d300:	svchi	0x00f0e8bd
   2d304:			; <UNDEFINED> instruction: 0xf10049e1
   2d308:	movwcs	r0, #1808	; 0x710
   2d30c:	sbcvs	r2, r3, r6, lsl #4
   2d310:			; <UNDEFINED> instruction: 0x46384479
   2d314:	ldc	7, cr15, [r2, #868]	; 0x364
   2d318:			; <UNDEFINED> instruction: 0x7da3b910
   2d31c:	cmple	sp, r0, lsl #22
   2d320:	andcs	r4, r9, #3588096	; 0x36c000
   2d324:			; <UNDEFINED> instruction: 0xf1044638
   2d328:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
   2d32c:	stc	7, cr15, [r6, #868]	; 0x364
   2d330:	ldrtmi	fp, [r8], r0, lsl #2
   2d334:	mulge	r0, r8, r8
   2d338:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d33c:	eorsls	pc, ip, sp, lsr #17
   2d340:	svceq	0x0000f1ba
   2d344:	sbchi	pc, r9, r0, asr #32
   2d348:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   2d34c:			; <UNDEFINED> instruction: 0x47986edb
   2d350:	strmi	r7, [r0], r3, lsl #16
   2d354:			; <UNDEFINED> instruction: 0xf0002800
   2d358:	blcs	4d8e8 <ftello64@plt+0x4699c>
   2d35c:	addshi	pc, r8, r0
   2d360:	ldmdb	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d364:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
   2d368:	addshi	pc, r2, r0, lsl #4
   2d36c:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   2d370:	rsbcs	r4, fp, #68157440	; 0x4100000
   2d374:			; <UNDEFINED> instruction: 0xf7d94618
   2d378:	stmibmi	r7, {r2, r5, r7, r9, fp, sp, lr, pc}^
   2d37c:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
   2d380:	b	e6b2ec <ftello64@plt+0xe643a0>
   2d384:	adcge	pc, r9, sp, lsl #17
   2d388:	beq	f697c4 <ftello64@plt+0xf62878>
   2d38c:			; <UNDEFINED> instruction: 0xf7d94680
   2d390:			; <UNDEFINED> instruction: 0xf100e966
   2d394:	strbmi	r0, [r8], -r2, lsl #22
   2d398:	mrscs	r2, R9_usr
   2d39c:	stc	7, cr15, [r6], #868	; 0x364
   2d3a0:	movwcc	r4, #5635	; 0x1603
   2d3a4:	rsbsle	r6, r6, r0, lsr #32
   2d3a8:			; <UNDEFINED> instruction: 0x4651465a
   2d3ac:	stc	7, cr15, [r6, #868]	; 0x364
   2d3b0:			; <UNDEFINED> instruction: 0xf0003001
   2d3b4:			; <UNDEFINED> instruction: 0xf8d480c5
   2d3b8:			; <UNDEFINED> instruction: 0xf1b88000
   2d3bc:			; <UNDEFINED> instruction: 0xf0003fff
   2d3c0:	movwcs	r8, #339	; 0x153
   2d3c4:	movwcs	r6, #4195	; 0x1063
   2d3c8:	blmi	fed4575c <ftello64@plt+0xfed3e810>
   2d3cc:	svccc	0x00fff1b8
   2d3d0:			; <UNDEFINED> instruction: 0xf8c3447b
   2d3d4:			; <UNDEFINED> instruction: 0xf43f8000
   2d3d8:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
   2d3dc:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
   2d3e0:			; <UNDEFINED> instruction: 0xf7d94648
   2d3e4:	andcc	lr, r1, ip, lsr r9
   2d3e8:	stcl	7, cr15, [r8], #-864	; 0xfffffca0
   2d3ec:	stmdacs	r0, {r7, r9, sl, lr}
   2d3f0:	stcvc	0, cr13, [r3, #276]!	; 0x114
   2d3f4:			; <UNDEFINED> instruction: 0xf0002b5b
   2d3f8:	strbmi	r8, [r9], -r5, asr #1
   2d3fc:	svc	0x007ef7d8
   2d400:			; <UNDEFINED> instruction: 0x4640213a
   2d404:	stmdb	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d408:	eorsle	r2, fp, r0, lsl #16
   2d40c:			; <UNDEFINED> instruction: 0xf1007843
   2d410:	blcc	c2f81c <ftello64@plt+0xc288d0>
   2d414:	bcs	299f84 <ftello64@plt+0x293038>
   2d418:			; <UNDEFINED> instruction: 0xf04fd834
   2d41c:	and	r0, r4, sl, lsl #28
   2d420:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   2d424:	svccc	0x0080f5b3
   2d428:			; <UNDEFINED> instruction: 0xf819d22c
   2d42c:			; <UNDEFINED> instruction: 0xf1a11f01
   2d430:	blx	17edcf8 <ftello64@plt+0x17e6dac>
   2d434:			; <UNDEFINED> instruction: 0xf1bcfc82
   2d438:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
   2d43c:	svclt	0x00183900
   2d440:	blcs	3584c <ftello64@plt+0x2e900>
   2d444:	tstcs	r1, r8, lsl #30
   2d448:	blt	171bbd4 <ftello64@plt+0x1714c88>
   2d44c:	andscc	pc, r2, sp, lsr #17
   2d450:			; <UNDEFINED> instruction: 0xf04fab05
   2d454:			; <UNDEFINED> instruction: 0xf10d0c02
   2d458:	usatmi	r0, #1, r0, lsl #20
   2d45c:			; <UNDEFINED> instruction: 0xf04f461a
   2d460:	andvc	r0, r1, r0, lsl fp
   2d464:	stmib	sp, {r0, r2, r8, ip, pc}^
   2d468:			; <UNDEFINED> instruction: 0xf8ad1106
   2d46c:			; <UNDEFINED> instruction: 0x4641c010
   2d470:			; <UNDEFINED> instruction: 0xf7d84648
   2d474:	stmdacs	r1, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   2d478:			; <UNDEFINED> instruction: 0xf0004640
   2d47c:			; <UNDEFINED> instruction: 0xf7d880ef
   2d480:	ldrd	lr, [r5], -r0
   2d484:			; <UNDEFINED> instruction: 0xf7d92016
   2d488:	strbmi	lr, [r0], -r6, lsl #23
   2d48c:	stcl	7, cr15, [r8, #864]	; 0x360
   2d490:	mvnscc	pc, #79	; 0x4f
   2d494:	blmi	fe0c5528 <ftello64@plt+0xfe0be5dc>
   2d498:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   2d49c:	bcs	49110 <ftello64@plt+0x421c4>
   2d4a0:	adcshi	pc, r8, r0, asr #32
   2d4a4:			; <UNDEFINED> instruction: 0xf8d4b393
   2d4a8:			; <UNDEFINED> instruction: 0xf1b88000
   2d4ac:	strdle	r3, [r8, pc]
   2d4b0:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
   2d4b4:	andhi	pc, r0, r3, asr #17
   2d4b8:			; <UNDEFINED> instruction: 0xf7d9e6e5
   2d4bc:	stmdavs	r2!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   2d4c0:	strmi	r9, [r7], -r3, lsl #4
   2d4c4:			; <UNDEFINED> instruction: 0xf7d86828
   2d4c8:	ldmdbmi	r7!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   2d4cc:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   2d4d0:	ldrtmi	r4, [r8], -r3, lsl #12
   2d4d4:	ldc	7, cr15, [ip], {217}	; 0xd9
   2d4d8:			; <UNDEFINED> instruction: 0x4640e6fa
   2d4dc:	ldm	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d4e0:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
   2d4e4:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   2d4e8:	rsbcs	r4, fp, #68157440	; 0x4100000
   2d4ec:			; <UNDEFINED> instruction: 0x81bcf8df
   2d4f0:			; <UNDEFINED> instruction: 0xf10d4618
   2d4f4:			; <UNDEFINED> instruction: 0xf7d90a3c
   2d4f8:	movwcs	lr, #2532	; 0x9e4
   2d4fc:	adccc	pc, r9, sp, lsl #17
   2d500:	stmia	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d504:			; <UNDEFINED> instruction: 0xf10044f8
   2d508:	strb	r0, [r4, -r2, lsl #22]
   2d50c:			; <UNDEFINED> instruction: 0xf7d92002
   2d510:			; <UNDEFINED> instruction: 0xf7d9e844
   2d514:			; <UNDEFINED> instruction: 0xf7d9ecae
   2d518:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   2d51c:	svcge	0x004bf43f
   2d520:			; <UNDEFINED> instruction: 0xf7d92002
   2d524:			; <UNDEFINED> instruction: 0x4607e83a
   2d528:	ldmdb	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d52c:			; <UNDEFINED> instruction: 0xf7d86800
   2d530:	ldmdbmi	pc, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   2d534:			; <UNDEFINED> instruction: 0x46024479
   2d538:			; <UNDEFINED> instruction: 0xf7d94638
   2d53c:	ldr	lr, [sl, -sl, ror #23]!
   2d540:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
   2d544:	svcvs	0x001b447b
   2d548:	rsble	r4, r9, r3, lsl r3
   2d54c:			; <UNDEFINED> instruction: 0xf7d96820
   2d550:	blmi	16a87b0 <ftello64@plt+0x16a1864>
   2d554:	rscscc	pc, pc, #79	; 0x4f
   2d558:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2d55c:	blcs	491d0 <ftello64@plt+0x42284>
   2d560:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
   2d564:	movwcs	fp, #6411	; 0x190b
   2d568:	bmi	15456fc <ftello64@plt+0x153e7b0>
   2d56c:	mvnscc	pc, pc, asr #32
   2d570:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   2d574:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
   2d578:	andsvs	r6, r9, r2, lsl pc
   2d57c:			; <UNDEFINED> instruction: 0xf47f2a00
   2d580:	ldrt	sl, [r2], r7, lsr #29
   2d584:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
   2d588:	mrc	7, 5, APSR_nzcv, cr8, cr8, {6}
   2d58c:			; <UNDEFINED> instruction: 0x4640215d
   2d590:	stmia	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d594:			; <UNDEFINED> instruction: 0xf43f2800
   2d598:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   2d59c:			; <UNDEFINED> instruction: 0xf47f2b3a
   2d5a0:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   2d5a4:	stmdbeq	r2, {r8, ip, sp, lr, pc}
   2d5a8:	sbcslt	r3, sl, #48, 22	; 0xc000
   2d5ac:			; <UNDEFINED> instruction: 0xf63f2a09
   2d5b0:			; <UNDEFINED> instruction: 0xf04faf69
   2d5b4:	and	r0, r5, sl, lsl #28
   2d5b8:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   2d5bc:	svccc	0x0080f5b3
   2d5c0:	svcge	0x0060f4bf
   2d5c4:	svcne	0x0001f819
   2d5c8:	eorseq	pc, r0, #1073741864	; 0x40000028
   2d5cc:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   2d5d0:	svceq	0x0009f1bc
   2d5d4:	blx	fed23d9c <ftello64@plt+0xfed1ce50>
   2d5d8:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   2d5dc:	svclt	0x000c2900
   2d5e0:	tstcs	r1, r1, lsl r6
   2d5e4:			; <UNDEFINED> instruction: 0xf47f2900
   2d5e8:			; <UNDEFINED> instruction: 0xf04faf4d
   2d5ec:	blt	16f061c <ftello64@plt+0x16e96d0>
   2d5f0:	beq	869a2c <ftello64@plt+0x862ae0>
   2d5f4:	strbtmi	sl, [r1], sl, lsl #20
   2d5f8:	bleq	76973c <ftello64@plt+0x7627f0>
   2d5fc:			; <UNDEFINED> instruction: 0xf8ad7001
   2d600:	tstls	r9, r2, lsr #32
   2d604:	smlabtne	sl, sp, r9, lr
   2d608:	smlabtne	ip, sp, r9, lr
   2d60c:			; <UNDEFINED> instruction: 0xf8ad910e
   2d610:	str	ip, [ip, -r0, lsr #32]!
   2d614:	adcle	r2, r8, r0, lsl #22
   2d618:	ldrdhi	pc, [r0], -r4
   2d61c:	mrcle	6, 7, lr, cr15, cr5, {6}
   2d620:			; <UNDEFINED> instruction: 0xf7d82002
   2d624:			; <UNDEFINED> instruction: 0xf7d9efba
   2d628:			; <UNDEFINED> instruction: 0xf7d9ec24
   2d62c:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2d630:	andcs	sp, r2, ip, lsl #1
   2d634:	svc	0x00b0f7d8
   2d638:			; <UNDEFINED> instruction: 0xf7d94681
   2d63c:	stmdavs	r0, {r4, r6, r7, fp, sp, lr, pc}
   2d640:	svc	0x001ef7d8
   2d644:			; <UNDEFINED> instruction: 0x4643491f
   2d648:			; <UNDEFINED> instruction: 0x46024479
   2d64c:	andls	r4, r0, #72, 12	; 0x4800000
   2d650:			; <UNDEFINED> instruction: 0xf7d9463a
   2d654:			; <UNDEFINED> instruction: 0xe779eb5e
   2d658:	ldc	7, cr15, [sl, #-864]!	; 0xfffffca0
   2d65c:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2d660:			; <UNDEFINED> instruction: 0xf7d844f8
   2d664:			; <UNDEFINED> instruction: 0xe696ecde
   2d668:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   2d66c:			; <UNDEFINED> instruction: 0xe7766f1b
   2d670:	strdeq	r1, [r3], -r2
   2d674:	andeq	r0, r0, r4, ror #12
   2d678:	andeq	r2, r3, lr, lsl #16
   2d67c:	andeq	r2, r3, r4, lsl #20
   2d680:	andeq	ip, r1, r2, lsr ip
   2d684:	andeq	r2, r3, r2, lsl #15
   2d688:	andeq	r1, r3, sl, lsr r6
   2d68c:	andeq	ip, r1, ip, asr #21
   2d690:			; <UNDEFINED> instruction: 0x0001caba
   2d694:	andeq	r2, r3, r2, asr #18
   2d698:	andeq	ip, r1, r6, lsr #22
   2d69c:	muleq	r3, r8, r6
   2d6a0:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2d6a4:			; <UNDEFINED> instruction: 0x000325b6
   2d6a8:	andeq	ip, r1, r6, asr #20
   2d6ac:			; <UNDEFINED> instruction: 0x0001c1b0
   2d6b0:	andeq	ip, r1, r8, ror r9
   2d6b4:	andeq	r2, r3, r8, asr #14
   2d6b8:	andeq	r2, r3, r2, lsr r7
   2d6bc:	andeq	r2, r3, sl, lsl r7
   2d6c0:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2d6c4:	muleq	r1, r0, r8
   2d6c8:	andeq	ip, r1, r4, asr r0
   2d6cc:	andeq	r2, r3, r2, lsr #12
   2d6d0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2d6d4:	tstlt	r8, sl, asr pc
   2d6d8:	ldrbvs	r2, [r9, -r0, lsl #2]
   2d6dc:			; <UNDEFINED> instruction: 0x47704610
   2d6e0:			; <UNDEFINED> instruction: 0x000325ba
   2d6e4:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   2d6e8:	movwcc	r6, #8019	; 0x1f53
   2d6ec:			; <UNDEFINED> instruction: 0x47706753
   2d6f0:	andeq	r2, r3, r6, lsr #11
   2d6f4:			; <UNDEFINED> instruction: 0xf04fb118
   2d6f8:			; <UNDEFINED> instruction: 0xf7ff31ff
   2d6fc:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2d700:	mvnscc	pc, pc, asr #32
   2d704:			; <UNDEFINED> instruction: 0xf7ff4478
   2d708:	svclt	0x0000b9f5
   2d70c:	andeq	r1, r1, r4, lsr #10
   2d710:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2d714:			; <UNDEFINED> instruction: 0x477066d8
   2d718:	andeq	r2, r3, sl, ror r5
   2d71c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2d720:			; <UNDEFINED> instruction: 0x47706698
   2d724:	andeq	r2, r3, lr, ror #10
   2d728:			; <UNDEFINED> instruction: 0x460cb538
   2d72c:	stfmid	f3, [sp, #-320]	; 0xfffffec0
   2d730:	subcs	r4, pc, #1048576	; 0x100000
   2d734:			; <UNDEFINED> instruction: 0xf105447d
   2d738:			; <UNDEFINED> instruction: 0xf7d90014
   2d73c:	movwcs	lr, #2242	; 0x8c2
   2d740:	rsbcc	pc, r3, r5, lsl #17
   2d744:			; <UNDEFINED> instruction: 0xf0044b08
   2d748:			; <UNDEFINED> instruction: 0xf0040001
   2d74c:			; <UNDEFINED> instruction: 0xf0040102
   2d750:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
   2d754:	strvc	pc, [r0], #1028	; 0x404
   2d758:	andne	lr, r3, r3, asr #19
   2d75c:			; <UNDEFINED> instruction: 0x671c665a
   2d760:	svclt	0x0000bd38
   2d764:	andeq	r2, r3, r8, asr r5
   2d768:	andeq	r2, r3, sl, lsr r5
   2d76c:	blmi	459ed4 <ftello64@plt+0x452f88>
   2d770:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2d774:	blcc	36388 <ftello64@plt+0x2f43c>
   2d778:	movwcs	fp, #7960	; 0x1f18
   2d77c:	tstlt	r2, r3
   2d780:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   2d784:	blmi	305798 <ftello64@plt+0x2fe84c>
   2d788:	mrcvs	4, 2, r4, cr11, cr11, {3}
   2d78c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   2d790:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   2d794:	blmi	2457a8 <ftello64@plt+0x23e85c>
   2d798:	svcvs	0x001b447b
   2d79c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   2d7a0:	orrvc	pc, r0, #1124073472	; 0x43000000
   2d7a4:	stmdami	r5, {r0, r1, sp, lr}
   2d7a8:	andscc	r4, r4, r8, ror r4
   2d7ac:	svclt	0x00004770
   2d7b0:	andeq	r2, r3, ip, lsl r5
   2d7b4:	andeq	r2, r3, r4, lsl #10
   2d7b8:	strdeq	r2, [r3], -r4
   2d7bc:	andeq	r2, r3, r4, ror #9
   2d7c0:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
   2d7c4:			; <UNDEFINED> instruction: 0x4604447b
   2d7c8:	cmplt	r0, r8, lsl r8
   2d7cc:	bl	146b738 <ftello64@plt+0x14647ec>
   2d7d0:	svclt	0x00181c43
   2d7d4:	adcmi	r2, r0, #67108864	; 0x4000000
   2d7d8:	movwcs	fp, #3864	; 0xf18
   2d7dc:	blmi	21bd10 <ftello64@plt+0x214dc4>
   2d7e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d7e4:	svclt	0x00181c58
   2d7e8:	adcmi	r2, r3, #1
   2d7ec:	andcs	fp, r0, r8, lsl pc
   2d7f0:	andcs	fp, r1, r0, lsl sp
   2d7f4:	svclt	0x0000bd10
   2d7f8:	andeq	r2, r3, r8, asr #9
   2d7fc:	andeq	r2, r3, r8, lsl #5
   2d800:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   2d804:	tstlt	r8, r8, lsl r8
   2d808:	bllt	c6b774 <ftello64@plt+0xc64828>
   2d80c:	rscscc	pc, pc, pc, asr #32
   2d810:	svclt	0x00004770
   2d814:	andeq	r2, r3, sl, lsl #9
   2d818:	cfstr32mi	mvfx11, [ip], {16}
   2d81c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   2d820:	ldfltd	f3, [r0, #-0]
   2d824:			; <UNDEFINED> instruction: 0xf04f480a
   2d828:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   2d82c:			; <UNDEFINED> instruction: 0xf962f7ff
   2d830:	stmdacs	r0, {r5, fp, sp, lr}
   2d834:	blmi	222010 <ftello64@plt+0x21b0c4>
   2d838:	eorvc	pc, r8, #1325400064	; 0x4f000000
   2d83c:	stmdami	r7, {r1, r2, r8, fp, lr}
   2d840:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2d844:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
   2d848:	bl	18eb7b4 <ftello64@plt+0x18e4868>
   2d84c:	andeq	r2, r3, r0, ror r4
   2d850:	strdeq	r1, [r1], -lr
   2d854:	andeq	ip, r1, r8, lsl #15
   2d858:	andeq	ip, r1, sl, lsr #12
   2d85c:	andeq	ip, r1, lr, lsr r6
   2d860:	movwcs	fp, #1038	; 0x40e
   2d864:	addlt	fp, r4, r0, lsr r5
   2d868:	ldrd	pc, [r8], #-143	; 0xffffff71
   2d86c:			; <UNDEFINED> instruction: 0xf8dfac07
   2d870:	ldrmi	ip, [sl], -r8, asr #32
   2d874:			; <UNDEFINED> instruction: 0xf85444fe
   2d878:	ldrmi	r5, [r9], -r4, lsl #22
   2d87c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2d880:	ldrdgt	pc, [r0], -ip
   2d884:	andgt	pc, ip, sp, asr #17
   2d888:	stceq	0, cr15, [r0], {79}	; 0x4f
   2d88c:	strpl	lr, [r0], #-2509	; 0xfffff633
   2d890:			; <UNDEFINED> instruction: 0xf7ff9402
   2d894:	bmi	2ac4a8 <ftello64@plt+0x2a555c>
   2d898:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2d89c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d8a0:	subsmi	r9, sl, r3, lsl #22
   2d8a4:	andlt	sp, r4, r4, lsl #2
   2d8a8:	ldrhtmi	lr, [r0], -sp
   2d8ac:	ldrbmi	fp, [r0, -r3]!
   2d8b0:	stc	7, cr15, [lr], {216}	; 0xd8
   2d8b4:	strheq	r1, [r3], -r4
   2d8b8:	andeq	r0, r0, r4, ror #12
   2d8bc:	andeq	r1, r3, lr, lsl #1
   2d8c0:	addlt	fp, r3, r0, lsl #10
   2d8c4:	stmib	sp, {r8, r9, sp}^
   2d8c8:	ldrmi	r1, [sl], -r0, lsl #4
   2d8cc:			; <UNDEFINED> instruction: 0xf7ff4619
   2d8d0:	andlt	pc, r3, r5, ror #21
   2d8d4:	blx	16ba52 <ftello64@plt+0x164b06>
   2d8d8:	addlt	fp, r3, r0, lsr r5
   2d8dc:			; <UNDEFINED> instruction: 0x460c4615
   2d8e0:	movwls	r2, #4608	; 0x1200
   2d8e4:			; <UNDEFINED> instruction: 0x46234611
   2d8e8:			; <UNDEFINED> instruction: 0xf7ff9500
   2d8ec:	ldrdlt	pc, [r3], -r7
   2d8f0:	svclt	0x0000bd30
   2d8f4:	svclt	0x0000e466
   2d8f8:	movwcs	fp, #1039	; 0x40f
   2d8fc:	addlt	fp, r5, r0, lsr r5
   2d900:	ldrd	pc, [ip], #-143	; 0xffffff71
   2d904:			; <UNDEFINED> instruction: 0xf8dfac08
   2d908:	ldrmi	ip, [sl], -ip, asr #32
   2d90c:			; <UNDEFINED> instruction: 0xf85444fe
   2d910:	ldrmi	r5, [r9], -r4, lsl #22
   2d914:			; <UNDEFINED> instruction: 0xf85e2002
   2d918:			; <UNDEFINED> instruction: 0xf8dcc00c
   2d91c:			; <UNDEFINED> instruction: 0xf8cdc000
   2d920:			; <UNDEFINED> instruction: 0xf04fc00c
   2d924:	stmib	sp, {sl, fp}^
   2d928:	strls	r5, [r2], #-1024	; 0xfffffc00
   2d92c:	blx	fedeb930 <ftello64@plt+0xfede49e4>
   2d930:	blmi	24015c <ftello64@plt+0x239210>
   2d934:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d938:	blls	1079a8 <ftello64@plt+0x100a5c>
   2d93c:	qaddle	r4, sl, r4
   2d940:	pop	{r0, r2, ip, sp, pc}
   2d944:	andlt	r4, r4, r0, lsr r0
   2d948:			; <UNDEFINED> instruction: 0xf7d84770
   2d94c:	svclt	0x0000ebc2
   2d950:	andeq	r1, r3, ip, lsl r0
   2d954:	andeq	r0, r0, r4, ror #12
   2d958:	strdeq	r0, [r3], -r4
   2d95c:	movwcs	fp, #1039	; 0x40f
   2d960:	addlt	fp, r5, r0, lsr r5
   2d964:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2d968:			; <UNDEFINED> instruction: 0xf8dfac08
   2d96c:			; <UNDEFINED> instruction: 0x461ac05c
   2d970:			; <UNDEFINED> instruction: 0xf85444fe
   2d974:	ldrmi	r5, [r9], -r4, lsl #22
   2d978:			; <UNDEFINED> instruction: 0xf85e2004
   2d97c:			; <UNDEFINED> instruction: 0xf8dcc00c
   2d980:			; <UNDEFINED> instruction: 0xf8cdc000
   2d984:			; <UNDEFINED> instruction: 0xf04fc00c
   2d988:	stmib	sp, {sl, fp}^
   2d98c:	strls	r5, [r2], #-1024	; 0xfffffc00
   2d990:	blx	fe16b994 <ftello64@plt+0xfe164a48>
   2d994:	vpmax.s8	d20, d7, d13
   2d998:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
   2d99c:	addmi	r6, fp, #332	; 0x14c
   2d9a0:	movwcc	fp, #8156	; 0x1fdc
   2d9a4:	bmi	2c76f8 <ftello64@plt+0x2c07ac>
   2d9a8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2d9ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d9b0:	subsmi	r9, sl, r3, lsl #22
   2d9b4:	andlt	sp, r5, r4, lsl #2
   2d9b8:	ldrhtmi	lr, [r0], -sp
   2d9bc:	ldrbmi	fp, [r0, -r4]!
   2d9c0:	bl	fe1eb928 <ftello64@plt+0xfe1e49dc>
   2d9c4:			; <UNDEFINED> instruction: 0x00030fb8
   2d9c8:	andeq	r0, r0, r4, ror #12
   2d9cc:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2d9d0:	andeq	r0, r3, lr, ror pc
   2d9d4:	movwcs	fp, #1039	; 0x40f
   2d9d8:	addlt	fp, r5, r0, lsl #10
   2d9dc:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   2d9e0:			; <UNDEFINED> instruction: 0xf8dfac06
   2d9e4:			; <UNDEFINED> instruction: 0x461ac030
   2d9e8:			; <UNDEFINED> instruction: 0xf85444fe
   2d9ec:	ldrmi	r5, [r9], -r4, lsl #22
   2d9f0:			; <UNDEFINED> instruction: 0xf85e2005
   2d9f4:			; <UNDEFINED> instruction: 0xf8dcc00c
   2d9f8:			; <UNDEFINED> instruction: 0xf8cdc000
   2d9fc:			; <UNDEFINED> instruction: 0xf04fc00c
   2da00:	stmib	sp, {sl, fp}^
   2da04:	strls	r5, [r2], #-1024	; 0xfffffc00
   2da08:	blx	126ba0c <ftello64@plt+0x1264ac0>
   2da0c:	b	76b978 <ftello64@plt+0x764a2c>
   2da10:	andeq	r0, r3, r0, asr #30
   2da14:	andeq	r0, r0, r4, ror #12
   2da18:			; <UNDEFINED> instruction: 0x4604b510
   2da1c:	ldc2	0, cr15, [r4, #8]
   2da20:	strtmi	fp, [r1], -r8, lsr #2
   2da24:	ldmfd	sp!, {sp}
   2da28:			; <UNDEFINED> instruction: 0xf7ff4010
   2da2c:			; <UNDEFINED> instruction: 0xf7d8b863
   2da30:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   2da34:	stc	7, cr15, [r4, #-864]!	; 0xfffffca0
   2da38:	stmdami	r2, {r0, r9, sl, lr}
   2da3c:			; <UNDEFINED> instruction: 0xf7ff4478
   2da40:	svclt	0x0000ffc9
   2da44:	andeq	ip, r1, r4, lsl #10
   2da48:	movwcs	fp, #1039	; 0x40f
   2da4c:	addlt	fp, r5, r0, lsl #10
   2da50:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   2da54:			; <UNDEFINED> instruction: 0xf8dfac06
   2da58:			; <UNDEFINED> instruction: 0x461ac030
   2da5c:			; <UNDEFINED> instruction: 0xf85444fe
   2da60:	ldrmi	r5, [r9], -r4, lsl #22
   2da64:			; <UNDEFINED> instruction: 0xf85e2006
   2da68:			; <UNDEFINED> instruction: 0xf8dcc00c
   2da6c:			; <UNDEFINED> instruction: 0xf8cdc000
   2da70:			; <UNDEFINED> instruction: 0xf04fc00c
   2da74:	stmib	sp, {sl, fp}^
   2da78:	strls	r5, [r2], #-1024	; 0xfffffc00
   2da7c:	blx	3eba80 <ftello64@plt+0x3e4b34>
   2da80:	stmib	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2da84:	andeq	r0, r3, ip, asr #29
   2da88:	andeq	r0, r0, r4, ror #12
   2da8c:	movwcs	fp, #1039	; 0x40f
   2da90:	addlt	fp, r5, r0, lsr r5
   2da94:	ldrd	pc, [ip], #-143	; 0xffffff71
   2da98:			; <UNDEFINED> instruction: 0xf8dfac08
   2da9c:	ldrmi	ip, [sl], -ip, asr #32
   2daa0:			; <UNDEFINED> instruction: 0xf85444fe
   2daa4:	ldrmi	r5, [r9], -r4, lsl #22
   2daa8:			; <UNDEFINED> instruction: 0xf85e2007
   2daac:			; <UNDEFINED> instruction: 0xf8dcc00c
   2dab0:			; <UNDEFINED> instruction: 0xf8cdc000
   2dab4:			; <UNDEFINED> instruction: 0xf04fc00c
   2dab8:	stmib	sp, {sl, fp}^
   2dabc:	strls	r5, [r2], #-1024	; 0xfffffc00
   2dac0:			; <UNDEFINED> instruction: 0xf9ecf7ff
   2dac4:	blmi	2402f0 <ftello64@plt+0x2393a4>
   2dac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dacc:	blls	107b3c <ftello64@plt+0x100bf0>
   2dad0:	qaddle	r4, sl, r4
   2dad4:	pop	{r0, r2, ip, sp, pc}
   2dad8:	andlt	r4, r4, r0, lsr r0
   2dadc:			; <UNDEFINED> instruction: 0xf7d84770
   2dae0:	svclt	0x0000eaf8
   2dae4:	andeq	r0, r3, r8, lsl #29
   2dae8:	andeq	r0, r0, r4, ror #12
   2daec:	andeq	r0, r3, r0, ror #28
   2daf0:	movwcs	fp, #1038	; 0x40e
   2daf4:	addlt	fp, r4, r0, lsr r5
   2daf8:	ldrd	pc, [ip], #-143	; 0xffffff71
   2dafc:			; <UNDEFINED> instruction: 0xf8dfac07
   2db00:	strmi	ip, [r2], -ip, asr #32
   2db04:			; <UNDEFINED> instruction: 0xf85444fe
   2db08:	ldrmi	r5, [r9], -r4, lsl #22
   2db0c:			; <UNDEFINED> instruction: 0xf85e2007
   2db10:			; <UNDEFINED> instruction: 0xf8dcc00c
   2db14:			; <UNDEFINED> instruction: 0xf8cdc000
   2db18:			; <UNDEFINED> instruction: 0xf04fc00c
   2db1c:	stmib	sp, {sl, fp}^
   2db20:	strls	r5, [r2], #-1024	; 0xfffffc00
   2db24:			; <UNDEFINED> instruction: 0xf9baf7ff
   2db28:	blmi	240354 <ftello64@plt+0x239408>
   2db2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2db30:	blls	107ba0 <ftello64@plt+0x100c54>
   2db34:	qaddle	r4, sl, r4
   2db38:	pop	{r2, ip, sp, pc}
   2db3c:	andlt	r4, r3, r0, lsr r0
   2db40:			; <UNDEFINED> instruction: 0xf7d84770
   2db44:	svclt	0x0000eac6
   2db48:	andeq	r0, r3, r4, lsr #28
   2db4c:	andeq	r0, r0, r4, ror #12
   2db50:	strdeq	r0, [r3], -ip
   2db54:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2db58:	ldrbtmi	fp, [ip], #1039	; 0x40f
   2db5c:	addlt	fp, r5, r0, lsr r5
   2db60:	stcge	8, cr4, [r8], {18}
   2db64:			; <UNDEFINED> instruction: 0xf8542300
   2db68:	ldrmi	r5, [sl], -r4, lsl #22
   2db6c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   2db70:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
   2db74:			; <UNDEFINED> instruction: 0xf04f9003
   2db78:	bne	ffa2db80 <ftello64@plt+0xffa26c34>
   2db7c:	strpl	lr, [r0], #-2509	; 0xfffff633
   2db80:	andcs	fp, r1, r8, lsl pc
   2db84:			; <UNDEFINED> instruction: 0xf7ff9402
   2db88:	bmi	2ac1b4 <ftello64@plt+0x2a5268>
   2db8c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2db90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2db94:	subsmi	r9, sl, r3, lsl #22
   2db98:	andlt	sp, r5, r4, lsl #2
   2db9c:	ldrhtmi	lr, [r0], -sp
   2dba0:	ldrbmi	fp, [r0, -r4]!
   2dba4:	b	fe56bb0c <ftello64@plt+0xfe564bc0>
   2dba8:	andeq	r0, r3, lr, asr #27
   2dbac:	andeq	r0, r0, r4, ror #12
   2dbb0:	muleq	r3, sl, sp
   2dbb4:	andcs	r2, r1, r0, lsl #2
   2dbb8:	bllt	16bbbc <ftello64@plt+0x164c70>
   2dbbc:			; <UNDEFINED> instruction: 0x460cb5f8
   2dbc0:			; <UNDEFINED> instruction: 0x46054616
   2dbc4:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
   2dbc8:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2dbcc:	pop	{r0, r3, r4, fp, lr}
   2dbd0:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   2dbd4:	svclt	0x00bef7ff
   2dbd8:			; <UNDEFINED> instruction: 0xf8144817
   2dbdc:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   2dbe0:			; <UNDEFINED> instruction: 0xffb8f7ff
   2dbe4:			; <UNDEFINED> instruction: 0xf1a62e01
   2dbe8:	rscle	r0, pc, r2, lsl #6
   2dbec:	mrrcne	15, 1, r4, lr, cr3
   2dbf0:	ldrbtmi	r4, [pc], #-1062	; 2dbf8 <ftello64@plt+0x26cac>
   2dbf4:	blne	abc4c <ftello64@plt+0xa4d00>
   2dbf8:			; <UNDEFINED> instruction: 0xf7ff4638
   2dbfc:	adcsmi	pc, r4, #684	; 0x2ac
   2dc00:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
   2dc04:	ldfltp	f5, [r8, #904]!	; 0x388
   2dc08:	stmdami	sp, {r0, r9, sl, lr}
   2dc0c:			; <UNDEFINED> instruction: 0xf7ff4478
   2dc10:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
   2dc14:			; <UNDEFINED> instruction: 0xe7dfd0da
   2dc18:	rscsle	r2, r4, r0, lsl #20
   2dc1c:			; <UNDEFINED> instruction: 0xf8144809
   2dc20:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   2dc24:			; <UNDEFINED> instruction: 0xff96f7ff
   2dc28:			; <UNDEFINED> instruction: 0xf1a62e01
   2dc2c:	bicsle	r0, sp, r2, lsl #6
   2dc30:	svclt	0x0000bdf8
   2dc34:	andeq	sp, r1, r2, lsl sp
   2dc38:	andeq	r4, r1, r6, lsr #27
   2dc3c:	andeq	r5, r1, lr, asr sp
   2dc40:	andeq	ip, r1, r0, asr r3
   2dc44:	andeq	r4, r1, r2, ror #26
   2dc48:	stmdami	r2, {r0, r9, sl, lr}
   2dc4c:			; <UNDEFINED> instruction: 0xf7ff4478
   2dc50:	svclt	0x0000bf1d
   2dc54:	andeq	ip, r1, r4, lsl r3
   2dc58:	strmi	fp, [fp], -r0, lsl #10
   2dc5c:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
   2dc60:			; <UNDEFINED> instruction: 0x46024614
   2dc64:	andcs	r4, r6, r9, ror r4
   2dc68:			; <UNDEFINED> instruction: 0xf7ff9400
   2dc6c:	pld	[r9, r9	; <illegal shifter operand>]
   2dc70:	svclt	0x0000e8ec
   2dc74:	andeq	ip, r1, ip, lsl r3
   2dc78:	addlt	fp, r3, r0, lsl #10
   2dc7c:	andne	lr, r0, #3358720	; 0x334000
   2dc80:	stmdbmi	r3, {r1, r9, sl, lr}
   2dc84:	ldrbtmi	r2, [r9], #-6
   2dc88:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   2dc8c:	ldm	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dc90:	andeq	ip, r1, sl, lsl r3
   2dc94:	blmi	ff2807bc <ftello64@plt+0xff279870>
   2dc98:	push	{r1, r3, r4, r5, r6, sl, lr}
   2dc9c:			; <UNDEFINED> instruction: 0xf5ad4ff0
   2dca0:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
   2dca4:	strmi	r4, [r5], -lr, lsl #12
   2dca8:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2dcac:	orrls	r6, r5, #1769472	; 0x1b0000
   2dcb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2dcb4:	ldcl	7, cr15, [ip], #-864	; 0xfffffca0
   2dcb8:	tstcs	r0, r1, asr #21
   2dcbc:	ldreq	pc, [sp, sp, lsl #2]!
   2dcc0:			; <UNDEFINED> instruction: 0x4603447a
   2dcc4:			; <UNDEFINED> instruction: 0xf7d84640
   2dcc8:	ldmdage	pc, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2dccc:	ldmib	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dcd0:	svcmi	0x00bcb108
   2dcd4:			; <UNDEFINED> instruction: 0x212f447f
   2dcd8:			; <UNDEFINED> instruction: 0xf7d84630
   2dcdc:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
   2dce0:	sbcshi	pc, r0, r0
   2dce4:	beq	1e8b6c <ftello64@plt+0x1e1c20>
   2dce8:	ldrbmi	r9, [r4], -r3, lsl #12
   2dcec:	sbcslt	pc, r8, #14614528	; 0xdf0000
   2dcf0:	ldrbtmi	r4, [fp], #1592	; 0x638
   2dcf4:	ldrdcs	pc, [r0], -fp
   2dcf8:	andpl	pc, r0, fp, asr #17
   2dcfc:			; <UNDEFINED> instruction: 0xf7d8602a
   2dd00:	strmi	lr, [r4], #-3246	; 0xfffff352
   2dd04:	eorseq	pc, r0, r4, lsl #2
   2dd08:			; <UNDEFINED> instruction: 0xf7d7342f
   2dd0c:	pkhtbmi	lr, r1, r8, asr #31
   2dd10:	stmdacs	r0, {r3, r5, r8, sp, lr}
   2dd14:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   2dd18:			; <UNDEFINED> instruction: 0xf7d84638
   2dd1c:	bls	128fa4 <ftello64@plt+0x122058>
   2dd20:	ldrbmi	r9, [r3], -r1, lsl #10
   2dd24:			; <UNDEFINED> instruction: 0x61a84621
   2dd28:	andls	r4, r0, #72, 12	; 0x4800000
   2dd2c:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
   2dd30:	mcr	7, 4, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   2dd34:			; <UNDEFINED> instruction: 0x9010f8d5
   2dd38:			; <UNDEFINED> instruction: 0xf7d84648
   2dd3c:			; <UNDEFINED> instruction: 0x6168ec90
   2dd40:	strmi	r1, [r1], #2593	; 0xa21
   2dd44:			; <UNDEFINED> instruction: 0xf7d89103
   2dd48:	bmi	fe8a8e20 <ftello64@plt+0xfe8a1ed4>
   2dd4c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   2dd50:	strbmi	r4, [r8], -r3, lsl #12
   2dd54:	ldrtmi	r9, [fp], -r0, lsl #6
   2dd58:	mrc	7, 3, APSR_nzcv, cr4, cr8, {6}
   2dd5c:			; <UNDEFINED> instruction: 0xf7d8e005
   2dd60:	stmdavs	r4, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   2dd64:			; <UNDEFINED> instruction: 0xf0402c04
   2dd68:	mulcs	r0, r3, r0
   2dd6c:	svc	0x0012f7d8
   2dd70:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   2dd74:	biccs	r6, r1, r8, lsr #18
   2dd78:	bl	febce0 <ftello64@plt+0xfe4d94>
   2dd7c:	strmi	r1, [r4], -r2, asr #24
   2dd80:	strbmi	sp, [r1], -sp, ror #1
   2dd84:			; <UNDEFINED> instruction: 0xf7d8220b
   2dd88:	stmdacs	fp, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2dd8c:	ldrtmi	sp, [r8], -r9, asr #2
   2dd90:	stcl	7, cr15, [r4], #-864	; 0xfffffca0
   2dd94:			; <UNDEFINED> instruction: 0x46024639
   2dd98:			; <UNDEFINED> instruction: 0xf7d84620
   2dd9c:	strmi	lr, [r3], -r8, asr #27
   2dda0:			; <UNDEFINED> instruction: 0x461f4638
   2dda4:	mrrc	7, 13, pc, sl, cr8	; <UNPREDICTABLE>
   2dda8:	teqle	sl, r7, lsl #5
   2ddac:	andcs	r4, r1, #2244608	; 0x224000
   2ddb0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2ddb4:	ldc	7, cr15, [sl, #864]!	; 0x360
   2ddb8:	teqle	r2, r1, lsl #16
   2ddbc:			; <UNDEFINED> instruction: 0xf7d94620
   2ddc0:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
   2ddc4:	sbcshi	pc, r6, r0, asr #32
   2ddc8:			; <UNDEFINED> instruction: 0xf10d692c
   2ddcc:	andcs	r0, r3, r0, lsl r8
   2ddd0:	strtmi	r4, [r1], -r2, asr #12
   2ddd4:	stmda	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ddd8:	rsbsle	r2, r4, r0, lsl #16
   2dddc:	ldcl	7, cr15, [lr], #864	; 0x360
   2dde0:	tstls	r3, r9, lsr #18
   2dde4:	strmi	r6, [r4], -r6, lsl #16
   2dde8:			; <UNDEFINED> instruction: 0xf7d84630
   2ddec:	stmdbls	r3, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   2ddf0:	ldmdami	r9!, {r1, r9, sl, lr}^
   2ddf4:			; <UNDEFINED> instruction: 0xf7ff4478
   2ddf8:			; <UNDEFINED> instruction: 0x4630fdb1
   2ddfc:	mcr	7, 6, pc, cr10, cr8, {6}	; <UNPREDICTABLE>
   2de00:	blmi	1dc7ea0 <ftello64@plt+0x1dc0f54>
   2de04:	stmdavs	sl!, {r4, r5, r9, sl, lr}
   2de08:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
   2de0c:	tstls	r3, sl, lsl r0
   2de10:	bl	debd78 <ftello64@plt+0xde4e2c>
   2de14:	strmi	r9, [r2], -r3, lsl #18
   2de18:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   2de1c:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
   2de20:			; <UNDEFINED> instruction: 0xf7d8e014
   2de24:	stmdavs	r6, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   2de28:	ldrtmi	r4, [r0], -lr, ror #22
   2de2c:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
   2de30:	andsvs	r4, sl, fp, ror r4
   2de34:			; <UNDEFINED> instruction: 0xf7d89103
   2de38:	stmdbls	r3, {r2, r5, r8, r9, fp, sp, lr, pc}
   2de3c:	stmdami	sl!, {r1, r9, sl, lr}^
   2de40:			; <UNDEFINED> instruction: 0xf7ff4478
   2de44:	strtmi	pc, [r0], -fp, lsl #27
   2de48:	ldmda	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2de4c:			; <UNDEFINED> instruction: 0xf04f6928
   2de50:			; <UNDEFINED> instruction: 0xf7d80900
   2de54:	stmdbvs	r8!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   2de58:	stmia	r2!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2de5c:			; <UNDEFINED> instruction: 0xf7d84628
   2de60:	ldrtmi	lr, [r0], -r0, ror #17
   2de64:	mrc	7, 4, APSR_nzcv, cr6, cr8, {6}
   2de68:	blmi	15407f0 <ftello64@plt+0x15398a4>
   2de6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2de70:	blls	fe187ee0 <ftello64@plt+0xfe180f94>
   2de74:			; <UNDEFINED> instruction: 0xf040405a
   2de78:			; <UNDEFINED> instruction: 0x46488096
   2de7c:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
   2de80:	svchi	0x00f0e8bd
   2de84:	strcs	r4, [r1], #-2906	; 0xfffff4a6
   2de88:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   2de8c:	str	r9, [sp, -r3, lsl #6]!
   2de90:			; <UNDEFINED> instruction: 0x46204b58
   2de94:			; <UNDEFINED> instruction: 0xf04f682a
   2de98:	stmdbvs	r9!, {r8, fp}
   2de9c:	andsvs	r4, sl, fp, ror r4
   2dea0:			; <UNDEFINED> instruction: 0xf7d89103
   2dea4:	stmdbls	r3, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   2dea8:	ldmdami	r3, {r1, r9, sl, lr}^
   2deac:			; <UNDEFINED> instruction: 0xf7ff4478
   2deb0:	stmdbvs	r8!, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   2deb4:	ldm	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2deb8:			; <UNDEFINED> instruction: 0xf7d84628
   2debc:			; <UNDEFINED> instruction: 0x4620e8b2
   2dec0:	mcr	7, 3, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   2dec4:			; <UNDEFINED> instruction: 0x4620e7d0
   2dec8:			; <UNDEFINED> instruction: 0x9014f8d8
   2decc:	bl	ff1ebe34 <ftello64@plt+0xff1e4ee8>
   2ded0:			; <UNDEFINED> instruction: 0xf7d73002
   2ded4:			; <UNDEFINED> instruction: 0x4607eef4
   2ded8:			; <UNDEFINED> instruction: 0xf43f2800
   2dedc:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
   2dee0:	stmia	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dee4:	ldrtmi	r4, [r9], -r5, asr #22
   2dee8:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2deec:	strtmi	r4, [r0], -r2, lsl #12
   2def0:			; <UNDEFINED> instruction: 0xf7d88013
   2def4:			; <UNDEFINED> instruction: 0x4642ed16
   2def8:	andcs	r4, r3, r1, lsr #12
   2defc:	svc	0x0072f7d8
   2df00:			; <UNDEFINED> instruction: 0xf8d8bb88
   2df04:			; <UNDEFINED> instruction: 0xf1093014
   2df08:	ldrtmi	r0, [r8], -r1, lsl #18
   2df0c:	eorsle	r4, r8, fp, asr #10
   2df10:	ldm	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df14:			; <UNDEFINED> instruction: 0xf7d84638
   2df18:	stmdbvs	r8!, {r2, r7, fp, sp, lr, pc}
   2df1c:	ldm	r6!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df20:			; <UNDEFINED> instruction: 0xf0437a2b
   2df24:	eorvc	r0, fp, #4, 6	; 0x10000000
   2df28:			; <UNDEFINED> instruction: 0xf7d84630
   2df2c:	mulcc	r6, r8, fp
   2df30:	mcr	7, 6, pc, cr4, cr7, {6}	; <UNPREDICTABLE>
   2df34:	rsbvs	r4, r8, r1, lsl #13
   2df38:	ldrtmi	fp, [r1], -r8, asr #6
   2df3c:	ldm	r6, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2df40:	bvc	a80804 <ftello64@plt+0xa798b8>
   2df44:			; <UNDEFINED> instruction: 0x4603447a
   2df48:	ldmhi	r2, {r4, fp, sp, lr}
   2df4c:	addshi	r6, sl, r8, lsl r0
   2df50:	svclt	0x0058074b
   2df54:	strle	r4, [r7, #1705]	; 0x6a9
   2df58:	strbmi	r4, [r9], -sl, lsr #16
   2df5c:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
   2df60:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   2df64:	ldrtmi	lr, [r8], -r0, lsl #15
   2df68:	ldm	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df6c:			; <UNDEFINED> instruction: 0xf7d84638
   2df70:			; <UNDEFINED> instruction: 0xe733e858
   2df74:	ldc	7, cr15, [r2], #-864	; 0xfffffca0
   2df78:	cdpcs	8, 0, cr6, cr4, cr6, {0}
   2df7c:	svcge	0x0054f47f
   2df80:			; <UNDEFINED> instruction: 0xf7d8e73f
   2df84:	ldrtmi	lr, [r8], -r4, asr #17
   2df88:	stmda	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df8c:			; <UNDEFINED> instruction: 0xf7d8e7cc
   2df90:	blmi	7a9030 <ftello64@plt+0x7a20e4>
   2df94:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   2df98:			; <UNDEFINED> instruction: 0x4601601a
   2df9c:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
   2dfa0:	ldm	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dfa4:			; <UNDEFINED> instruction: 0xf7d8e785
   2dfa8:	stmdavs	sl!, {r2, r4, r7, fp, sp, lr, pc}
   2dfac:			; <UNDEFINED> instruction: 0xf8cb4628
   2dfb0:			; <UNDEFINED> instruction: 0xf7d82000
   2dfb4:	smmlar	r7, r6, r8, lr
   2dfb8:	muleq	r3, r0, ip
   2dfbc:	andeq	r0, r0, r4, ror #12
   2dfc0:	andeq	ip, r1, r8, lsr #6
   2dfc4:	andeq	ip, r1, ip, lsl #6
   2dfc8:	andeq	r2, r3, r2, lsl r0
   2dfcc:	andeq	ip, r1, r2, asr #5
   2dfd0:			; <UNDEFINED> instruction: 0x0001c2b2
   2dfd4:	andeq	sp, r1, r2, lsr fp
   2dfd8:	andeq	ip, r1, r4, lsl r2
   2dfdc:	strdeq	r1, [r3], -sl
   2dfe0:	ldrdeq	ip, [r1], -lr
   2dfe4:	ldrdeq	r1, [r3], -r4
   2dfe8:	strheq	ip, [r1], -r8
   2dfec:			; <UNDEFINED> instruction: 0x00030abc
   2dff0:	andeq	fp, r1, sl, ror lr
   2dff4:	andeq	r1, r3, r8, ror #28
   2dff8:	andeq	ip, r1, r4, asr #3
   2dffc:	andeq	fp, r1, r8, lsr #17
   2e000:	andeq	ip, r1, r0, lsl #2
   2e004:	andeq	ip, r1, lr, ror #1
   2e008:	andeq	r1, r3, lr, ror #26
   2e00c:	svcmi	0x00f0e92d
   2e010:			; <UNDEFINED> instruction: 0x460bb099
   2e014:	tstls	r1, r5, ror sl
   2e018:	ldmdbmi	r5!, {sl, sp}^
   2e01c:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   2e020:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2e024:			; <UNDEFINED> instruction: 0xf04f9217
   2e028:	andsvs	r0, ip, r0, lsl #4
   2e02c:	strcc	r6, [ip], -r6, lsl #19
   2e030:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
   2e034:			; <UNDEFINED> instruction: 0xf7d74630
   2e038:	strmi	lr, [r0], r2, asr #28
   2e03c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2e040:	sbcshi	pc, r0, r0
   2e044:	ldrdeq	pc, [r4], -r9
   2e048:			; <UNDEFINED> instruction: 0xf7d84621
   2e04c:	mcrrne	9, 13, lr, r3, cr6	; <UNPREDICTABLE>
   2e050:			; <UNDEFINED> instruction: 0xf0004607
   2e054:			; <UNDEFINED> instruction: 0xf10d80ae
   2e058:	strbmi	r0, [r2], r8, lsl #22
   2e05c:	and	r2, ip, r0, lsl #10
   2e060:	vmull.s8	q9, d0, d0
   2e064:	strtmi	r8, [r2], #185	; 0xb9
   2e068:	blne	1c7f104 <ftello64@plt+0x1c781b8>
   2e06c:	tstcs	r1, r8, lsl pc
   2e070:	svclt	0x00142c00
   2e074:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   2e078:	blne	1cdae70 <ftello64@plt+0x1cd3f24>
   2e07c:			; <UNDEFINED> instruction: 0x46384651
   2e080:	mrc	7, 6, APSR_nzcv, cr6, cr7, {6}
   2e084:	stclne	6, cr4, [r0], #-16
   2e088:			; <UNDEFINED> instruction: 0xf7d8d1ea
   2e08c:	stmdavs	r2, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2e090:	rscle	r2, sl, r4, lsl #20
   2e094:			; <UNDEFINED> instruction: 0xf8d94857
   2e098:	ldrbtmi	r1, [r8], #-4
   2e09c:			; <UNDEFINED> instruction: 0xf7ff9201
   2e0a0:	ldrtmi	pc, [r8], -fp, lsr #24	; <UNPREDICTABLE>
   2e0a4:	mcr	7, 7, pc, cr10, cr8, {6}	; <UNPREDICTABLE>
   2e0a8:	bls	7f810 <ftello64@plt+0x788c4>
   2e0ac:	strbmi	sp, [r0], -r3
   2e0b0:	svc	0x00b6f7d7
   2e0b4:	ldrmi	r9, [r0], -r1, lsl #20
   2e0b8:	ldrbtcc	pc, [pc], #79	; 2e0c0 <ftello64@plt+0x27174>	; <UNPREDICTABLE>
   2e0bc:	stcl	7, cr15, [sl, #-864]!	; 0xfffffca0
   2e0c0:	blmi	12c09fc <ftello64@plt+0x12b9ab0>
   2e0c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e0c8:	blls	608138 <ftello64@plt+0x6011ec>
   2e0cc:			; <UNDEFINED> instruction: 0xf040405a
   2e0d0:	strtmi	r8, [r0], -r7, lsl #1
   2e0d4:	pop	{r0, r3, r4, ip, sp, pc}
   2e0d8:	shsub8mi	r8, r8, r0
   2e0dc:	mcr	7, 6, pc, cr14, cr8, {6}	; <UNPREDICTABLE>
   2e0e0:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
   2e0e4:	mulcs	sl, r8, r8
   2e0e8:	teqle	r0, sl, lsl #20
   2e0ec:			; <UNDEFINED> instruction: 0xf8884621
   2e0f0:	strbmi	r4, [r0], -sl
   2e0f4:	mcr	7, 3, pc, cr6, cr7, {6}	; <UNPREDICTABLE>
   2e0f8:	strmi	r1, [r4], -r1, asr #24
   2e0fc:	movtlt	sp, #39	; 0x27
   2e100:	andsle	r4, r0, lr, lsr #5
   2e104:	ldrsble	r4, [fp], #88	; 0x58
   2e108:			; <UNDEFINED> instruction: 0xf7d74640
   2e10c:	ldrb	lr, [r7, sl, lsl #31]
   2e110:	strtmi	r6, [r1], -r0, asr #16
   2e114:	ldmdb	r0!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e118:	strmi	r1, [r7], -r2, asr #24
   2e11c:			; <UNDEFINED> instruction: 0xf10dd034
   2e120:	ldrbmi	r0, [r8], r8, lsl #22
   2e124:			; <UNDEFINED> instruction: 0xf8d9e799
   2e128:			; <UNDEFINED> instruction: 0xf1085018
   2e12c:	ldmib	r9, {r0, r1, r3, r8}^
   2e130:	strtmi	r0, [sl], -r4, lsl #6
   2e134:			; <UNDEFINED> instruction: 0xf7d74418
   2e138:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
   2e13c:	strbmi	sp, [r5], #-482	; 0xfffffe1e
   2e140:	blcs	2cccf4 <ftello64@plt+0x2c5da8>
   2e144:	bls	9dd54 <ftello64@plt+0x96e08>
   2e148:	andsvs	r2, r3, r1, lsl #6
   2e14c:			; <UNDEFINED> instruction: 0xf04fe7da
   2e150:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   2e154:			; <UNDEFINED> instruction: 0xf8d94621
   2e158:	ldrbtmi	r2, [r8], #-4
   2e15c:	blx	fffec162 <ftello64@plt+0xfffe5216>
   2e160:	ldrdle	r4, [r2], -r8
   2e164:			; <UNDEFINED> instruction: 0xf7d74640
   2e168:	andscs	lr, r6, ip, asr pc
   2e16c:	ldrbtcc	pc, [pc], #79	; 2e174 <ftello64@plt+0x27228>	; <UNPREDICTABLE>
   2e170:	ldc	7, cr15, [r0, #-864]	; 0xfffffca0
   2e174:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   2e178:	ldrdne	pc, [r4], -r9
   2e17c:			; <UNDEFINED> instruction: 0xf7ff4478
   2e180:	ldrbmi	pc, [r8, #3003]	; 0xbbb	; <UNPREDICTABLE>
   2e184:	ldrb	sp, [r0, lr, ror #3]!
   2e188:	bl	a6c0f0 <ftello64@plt+0xa651a4>
   2e18c:	ldrdne	pc, [r4], -r9
   2e190:	stmdavs	r4, {r0, r8, ip, pc}
   2e194:			; <UNDEFINED> instruction: 0xf7d84620
   2e198:	stmdbls	r1, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   2e19c:	ldmdami	r9, {r1, r9, sl, lr}
   2e1a0:			; <UNDEFINED> instruction: 0xf7ff4478
   2e1a4:	strtmi	pc, [r0], -r9, lsr #23
   2e1a8:	ldrbtcc	pc, [pc], #79	; 2e1b0 <ftello64@plt+0x27264>	; <UNPREDICTABLE>
   2e1ac:	ldcl	7, cr15, [r2], #864	; 0x360
   2e1b0:			; <UNDEFINED> instruction: 0xf7d8e786
   2e1b4:			; <UNDEFINED> instruction: 0xf8d9eb14
   2e1b8:	tstls	r1, r4
   2e1bc:	strtmi	r6, [r0], -r4, lsl #16
   2e1c0:	ldmdb	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e1c4:	strmi	r9, [r2], -r1, lsl #18
   2e1c8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   2e1cc:	blx	fe56c1d2 <ftello64@plt+0xfe565286>
   2e1d0:			; <UNDEFINED> instruction: 0xf7d74628
   2e1d4:	strb	lr, [r6, r6, lsr #30]!
   2e1d8:	bl	6c140 <ftello64@plt+0x651f4>
   2e1dc:	ldrb	r6, [r9, -r2, lsl #16]
   2e1e0:	svc	0x0076f7d7
   2e1e4:	ldrbtcc	pc, [pc], #79	; 2e1ec <ftello64@plt+0x272a0>	; <UNPREDICTABLE>
   2e1e8:	svclt	0x0000e76a
   2e1ec:	andeq	r0, r0, r4, ror #12
   2e1f0:	andeq	r0, r3, sl, lsl #18
   2e1f4:	andeq	ip, r1, r2
   2e1f8:	andeq	r0, r3, r4, ror #16
   2e1fc:	andeq	fp, r1, r2, lsl #31
   2e200:	andeq	fp, r1, r0, asr #30
   2e204:	andeq	fp, r1, r0, ror #30
   2e208:	andeq	fp, r1, r6, lsr pc
   2e20c:	andcs	r4, r1, #2048	; 0x800
   2e210:	subsvs	r4, sl, fp, ror r4
   2e214:	svclt	0x00004770
   2e218:	strdeq	r1, [r3], -r4
   2e21c:			; <UNDEFINED> instruction: 0x4604b570
   2e220:			; <UNDEFINED> instruction: 0x460d4e16
   2e224:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   2e228:			; <UNDEFINED> instruction: 0xb324b1db
   2e22c:	tstcs	ip, r5, lsl #22
   2e230:			; <UNDEFINED> instruction: 0xf7d82001
   2e234:	strmi	lr, [r3], -r0, asr #22
   2e238:	bmi	49a9e0 <ftello64@plt+0x493a94>
   2e23c:	mvnscc	pc, pc, asr #32
   2e240:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
   2e244:	cmplt	r1, r1, asr r8
   2e248:	bvc	688290 <ftello64@plt+0x681344>
   2e24c:	andsvs	r6, r8, r3, lsl r0
   2e250:	andeq	pc, r2, #65	; 0x41
   2e254:	andsvc	r4, sl, #24, 12	; 0x1800000
   2e258:			; <UNDEFINED> instruction: 0x4621bd70
   2e25c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2e260:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
   2e264:			; <UNDEFINED> instruction: 0xf0104478
   2e268:	movwcs	pc, #7029	; 0x1b75	; <UNPREDICTABLE>
   2e26c:			; <UNDEFINED> instruction: 0xe7dc60b3
   2e270:			; <UNDEFINED> instruction: 0xf7d82016
   2e274:	movwcs	lr, #3216	; 0xc90
   2e278:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   2e27c:	andeq	r1, r3, r0, ror #21
   2e280:	andeq	r1, r3, r2, asr #21
   2e284:	andeq	r0, r0, r5, lsr #1
   2e288:	ldrbmi	r6, [r0, -r1, asr #1]!
   2e28c:	ldrbmi	r6, [r0, -r0, asr #17]!
   2e290:	eorsle	r2, r8, r0, lsl #16
   2e294:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
   2e298:			; <UNDEFINED> instruction: 0x4604447a
   2e29c:	cmplt	r1, r1, lsl r8
   2e2a0:	stmdavs	fp, {r3, r7, r9, lr}
   2e2a4:	teqlt	r3, sp, lsr #32
   2e2a8:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
   2e2ac:	ldrmi	sp, [r9], -fp
   2e2b0:	blcs	3fb04 <ftello64@plt+0x38bb8>
   2e2b4:	bvc	922a9c <ftello64@plt+0x91bb50>
   2e2b8:	strle	r0, [sl, #-1945]	; 0xfffff867
   2e2bc:	pop	{r5, r9, sl, lr}
   2e2c0:			; <UNDEFINED> instruction: 0xf7d74010
   2e2c4:	andvs	fp, sl, fp, lsr #29
   2e2c8:	eorvs	r2, r3, r0, lsl #6
   2e2cc:	ldreq	r7, [r9, r3, lsr #20]
   2e2d0:			; <UNDEFINED> instruction: 0x07dad4f4
   2e2d4:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
   2e2d8:			; <UNDEFINED> instruction: 0xf7d7b108
   2e2dc:	stmdbvs	r0!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   2e2e0:	bvc	91a788 <ftello64@plt+0x91383c>
   2e2e4:	strle	r0, [r2], #-1883	; 0xfffff8a5
   2e2e8:	svc	0x0010f7d7
   2e2ec:			; <UNDEFINED> instruction: 0xf7d76920
   2e2f0:	stmdavs	r0!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
   2e2f4:	mrc	7, 4, APSR_nzcv, cr4, cr7, {6}
   2e2f8:	pop	{r5, r9, sl, lr}
   2e2fc:			; <UNDEFINED> instruction: 0xf7d74010
   2e300:	andsvs	fp, r3, sp, lsl #29
   2e304:	ldrbmi	lr, [r0, -r0, ror #15]!
   2e308:	andeq	r1, r3, ip, ror #20
   2e30c:	andcs	r4, r0, #6144	; 0x1800
   2e310:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   2e314:	andsvs	r6, sl, ip, lsl r8
   2e318:	strtmi	fp, [r0], -ip, lsr #2
   2e31c:			; <UNDEFINED> instruction: 0xf7ff6824
   2e320:	stccs	15, cr15, [r0], {183}	; 0xb7
   2e324:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   2e328:	strdeq	r1, [r3], -r2
   2e32c:	svcmi	0x00f0e92d
   2e330:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
   2e334:	bmi	fefda5d8 <ftello64@plt+0xfefd368c>
   2e338:	bvc	ff524 <ftello64@plt+0xf85d8>
   2e33c:			; <UNDEFINED> instruction: 0xf013588a
   2e340:	ldmdavs	r2, {r1, sl}
   2e344:			; <UNDEFINED> instruction: 0xf04f9225
   2e348:	svclt	0x00180200
   2e34c:			; <UNDEFINED> instruction: 0xf0402400
   2e350:			; <UNDEFINED> instruction: 0xf013808d
   2e354:	strmi	r0, [r6], -r1, lsl #16
   2e358:	sbcshi	pc, sp, r0, asr #32
   2e35c:			; <UNDEFINED> instruction: 0xf6444ab5
   2e360:			; <UNDEFINED> instruction: 0x46455bd3
   2e364:	bleq	18eae70 <ftello64@plt+0x18e3f24>
   2e368:	andls	r4, r2, #2046820352	; 0x7a000000
   2e36c:			; <UNDEFINED> instruction: 0xf04f4ab2
   2e370:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
   2e374:	and	r9, sl, r3, lsl #4
   2e378:	b	c6c2e0 <ftello64@plt+0xc65394>
   2e37c:	blcs	c8390 <ftello64@plt+0xc1444>
   2e380:	msrhi	CPSR_fxc, r0, asr #32
   2e384:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
   2e388:	blx	fedec38c <ftello64@plt+0xfede5440>
   2e38c:	smmlareq	r8, r3, sl, r7
   2e390:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
   2e394:			; <UNDEFINED> instruction: 0xf7d86930
   2e398:	ldmdbvs	r1!, {r2, r6, r7, r9, fp, sp, lr, pc}
   2e39c:	andcs	sl, r3, r6, lsl #20
   2e3a0:	stc	7, cr15, [r0, #-864]!	; 0xfffffca0
   2e3a4:	stmdacs	r0, {r2, r9, sl, lr}
   2e3a8:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   2e3ac:	blcs	d4fe0 <ftello64@plt+0xce094>
   2e3b0:	rschi	pc, r2, r0
   2e3b4:	ldrtmi	sl, [r0], -r5, lsl #18
   2e3b8:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2e3bc:	strmi	r1, [r4], -r1, asr #24
   2e3c0:			; <UNDEFINED> instruction: 0xf7d8d0da
   2e3c4:	blls	1a87a4 <ftello64@plt+0x1a1858>
   2e3c8:			; <UNDEFINED> instruction: 0xf0004284
   2e3cc:	cmplt	r3, sp, asr #1
   2e3d0:	strtmi	r2, [r0], -r0, lsl #2
   2e3d4:	ldm	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e3d8:			; <UNDEFINED> instruction: 0xf7d8b128
   2e3dc:	stmdavs	r3, {r9, fp, sp, lr, pc}
   2e3e0:			; <UNDEFINED> instruction: 0xf0002b03
   2e3e4:			; <UNDEFINED> instruction: 0xf1ba8104
   2e3e8:			; <UNDEFINED> instruction: 0xf0003fff
   2e3ec:	bl	fed4e6dc <ftello64@plt+0xfed47790>
   2e3f0:	svclt	0x0018030a
   2e3f4:			; <UNDEFINED> instruction: 0xb3a72301
   2e3f8:	svclt	0x00082d00
   2e3fc:	blcs	37008 <ftello64@plt+0x300bc>
   2e400:	addhi	pc, pc, r0, asr #32
   2e404:	svcvc	0x0048f5b5
   2e408:	strhteq	fp, [sp], #-248	; 0xffffff08
   2e40c:	addhi	pc, sl, r0, asr #5
   2e410:	sbchi	pc, pc, r0
   2e414:	svcpl	0x00faf5b5
   2e418:	strhteq	fp, [sp], #-248	; 0xffffff08
   2e41c:	addhi	pc, r2, r0, lsl #5
   2e420:	vpmax.f32	d18, d0, d0
   2e424:	adcsmi	r8, sp, #135	; 0x87
   2e428:	bicspl	pc, fp, #64, 4
   2e42c:	ldrtmi	fp, [sp], -r8, lsr #31
   2e430:	ldrmi	r4, [r8, #1192]	; 0x4a8
   2e434:	streq	lr, [r5, -r7, lsr #23]
   2e438:	blx	feb25632 <ftello64@plt+0xfeb1e6e6>
   2e43c:	vst3.8	{d19-d21}, [pc], r5
   2e440:	movwcs	r7, #3194	; 0xc7a
   2e444:	ldrmi	sl, [sl], -r6, lsl #18
   2e448:	ldrmi	r9, [r8], -r0, lsl #2
   2e44c:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
   2e450:	blx	353472 <ftello64@plt+0x34c526>
   2e454:	blx	3434ae <ftello64@plt+0x33c562>
   2e458:	strls	pc, [r7], #-1028	; 0xfffffbfc
   2e45c:	ldcl	7, cr15, [r2, #860]!	; 0x35c
   2e460:	mulcs	sp, r4, r7
   2e464:	ldrbtcc	pc, [pc], #79	; 2e46c <ftello64@plt+0x27520>	; <UNPREDICTABLE>
   2e468:	bl	fe56c3d0 <ftello64@plt+0xfe565484>
   2e46c:	blmi	1c40e44 <ftello64@plt+0x1c39ef8>
   2e470:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e474:	blls	9884e4 <ftello64@plt+0x981598>
   2e478:			; <UNDEFINED> instruction: 0xf040405a
   2e47c:			; <UNDEFINED> instruction: 0x462080d5
   2e480:	pop	{r0, r1, r2, r5, ip, sp, pc}
   2e484:			; <UNDEFINED> instruction: 0xf7d88ff0
   2e488:	stmdavs	r3, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
   2e48c:	cmnle	r8, r4, lsl #22
   2e490:			; <UNDEFINED> instruction: 0xf7d82000
   2e494:	ldmdavs	r0!, {r7, r8, r9, fp, sp, lr, pc}^
   2e498:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   2e49c:			; <UNDEFINED> instruction: 0xf7d721c1
   2e4a0:			; <UNDEFINED> instruction: 0xf1b0efac
   2e4a4:			; <UNDEFINED> instruction: 0x46813fff
   2e4a8:			; <UNDEFINED> instruction: 0xf7d8d0ed
   2e4ac:	stcge	8, cr14, [r1], #-520	; 0xfffffdf8
   2e4b0:	tstcs	r0, r4, ror #20
   2e4b4:			; <UNDEFINED> instruction: 0x4603447a
   2e4b8:			; <UNDEFINED> instruction: 0xf7d84620
   2e4bc:	strtmi	lr, [r1], -r4, asr #21
   2e4c0:	strbmi	r2, [r8], -fp, lsl #4
   2e4c4:	b	cec42c <ftello64@plt+0xce54e0>
   2e4c8:	tstle	sl, fp, lsl #16
   2e4cc:	andcc	lr, r5, #3506176	; 0x358000
   2e4d0:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
   2e4d4:			; <UNDEFINED> instruction: 0xf7d84419
   2e4d8:	ldmibvs	r3!, {r1, r3, r5, r9, fp, sp, lr, pc}
   2e4dc:			; <UNDEFINED> instruction: 0xf0004298
   2e4e0:			; <UNDEFINED> instruction: 0xf7d8808f
   2e4e4:	ldmdavs	r1!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
   2e4e8:	ldrbtcc	pc, [pc], #79	; 2e4f0 <ftello64@plt+0x275a4>	; <UNPREDICTABLE>
   2e4ec:	stmdavs	r5, {r1, r8, ip, pc}
   2e4f0:			; <UNDEFINED> instruction: 0xf7d74628
   2e4f4:	stmdbls	r2, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2e4f8:	ldmdami	r3, {r1, r9, sl, lr}^
   2e4fc:			; <UNDEFINED> instruction: 0xf7ff4478
   2e500:	strbmi	pc, [r8], -sp, lsr #20	; <UNPREDICTABLE>
   2e504:	ldc	7, cr15, [sl], #864	; 0x360
   2e508:			; <UNDEFINED> instruction: 0xf7d76870
   2e50c:	strtmi	lr, [r8], -r0, lsl #28
   2e510:	bl	106c478 <ftello64@plt+0x106552c>
   2e514:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   2e518:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   2e51c:	blx	fedec520 <ftello64@plt+0xfede55d4>
   2e520:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
   2e524:			; <UNDEFINED> instruction: 0xf73f2f00
   2e528:	strtmi	sl, [r8], #3966	; 0xf7e
   2e52c:	bicspl	pc, fp, #64, 4
   2e530:	cfstr32le	mvfx4, [r2, #608]	; 0x260
   2e534:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
   2e538:	rsbsle	r2, r2, r0, lsl #22
   2e53c:	mulle	r2, lr, r2
   2e540:	bfieq	r7, sl, (invalid: 20:18)
   2e544:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
   2e548:	mvnsle	r2, r0, lsl #22
   2e54c:	bmi	1055160 <ftello64@plt+0x104e214>
   2e550:	stmdami	r0, {r0, r5, r9, sl, lr}^
   2e554:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e558:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2e55c:			; <UNDEFINED> instruction: 0xf9ccf7ff
   2e560:	strtmi	lr, [r2], fp, ror #14
   2e564:	strb	r2, [r6, -r0, lsl #6]
   2e568:			; <UNDEFINED> instruction: 0xf43f2b00
   2e56c:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   2e570:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   2e574:			; <UNDEFINED> instruction: 0xf9c0f7ff
   2e578:			; <UNDEFINED> instruction: 0xf0437a33
   2e57c:	eorsvc	r0, r3, #67108864	; 0x4000000
   2e580:	blcs	4a8358 <ftello64@plt+0x4a140c>
   2e584:	svcge	0x0016f43f
   2e588:			; <UNDEFINED> instruction: 0x46186871
   2e58c:	strbmi	r9, [ip], -r2, lsl #6
   2e590:			; <UNDEFINED> instruction: 0xf7d79103
   2e594:	stmdbls	r3, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2e598:	ldmdami	r0!, {r1, r9, sl, lr}
   2e59c:			; <UNDEFINED> instruction: 0xf7ff4478
   2e5a0:	blls	ecd1c <ftello64@plt+0xe5dd0>
   2e5a4:			; <UNDEFINED> instruction: 0xf7d84618
   2e5a8:	smmlsr	pc, r6, sl, lr	; <UNPREDICTABLE>
   2e5ac:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   2e5b0:	vst1.64	{d30}, [pc]!
   2e5b4:			; <UNDEFINED> instruction: 0xe73365fa
   2e5b8:	ldmdb	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e5bc:	ldrbtcc	pc, [pc], #79	; 2e5c4 <ftello64@plt+0x27678>	; <UNPREDICTABLE>
   2e5c0:	strtmi	r6, [r8], -r5, lsl #16
   2e5c4:	svc	0x005cf7d7
   2e5c8:	stmdami	r6!, {r0, r9, sl, lr}
   2e5cc:			; <UNDEFINED> instruction: 0xf7ff4478
   2e5d0:	strtmi	pc, [r8], -r5, asr #19
   2e5d4:	b	ff7ec53c <ftello64@plt+0xff7e55f0>
   2e5d8:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
   2e5dc:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
   2e5e0:			; <UNDEFINED> instruction: 0xf98af7ff
   2e5e4:	ldrmi	r9, [r8], -r2, lsl #22
   2e5e8:	b	ff56c550 <ftello64@plt+0xff565604>
   2e5ec:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2e5f0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2e5f4:			; <UNDEFINED> instruction: 0xf980f7ff
   2e5f8:			; <UNDEFINED> instruction: 0xf7d76870
   2e5fc:	strb	lr, [r5], r8, lsl #27
   2e600:	andcs	r4, r1, #442368	; 0x6c000
   2e604:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   2e608:	ldmib	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e60c:			; <UNDEFINED> instruction: 0xf47f2801
   2e610:	strbmi	sl, [r8], -r8, ror #30
   2e614:	ldc	7, cr15, [r2], #-864	; 0xfffffca0
   2e618:	stmdacs	r0, {r2, r9, sl, lr}
   2e61c:	svcge	0x0061f47f
   2e620:	blmi	5684d0 <ftello64@plt+0x561584>
   2e624:			; <UNDEFINED> instruction: 0xe792447b
   2e628:	ldcl	7, cr15, [r2, #-860]	; 0xfffffca4
   2e62c:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2e630:	andeq	r0, r0, r4, ror #12
   2e634:	muleq	r3, ip, r9
   2e638:	andeq	fp, r1, r2, asr #6
   2e63c:	andeq	fp, r1, r6, asr #28
   2e640:			; <UNDEFINED> instruction: 0x000304b8
   2e644:	andeq	fp, r1, r4, lsr fp
   2e648:	andeq	fp, r1, r8, asr ip
   2e64c:	andeq	fp, r1, sl, lsl ip
   2e650:	andeq	fp, r1, ip, asr r1
   2e654:	ldrdeq	fp, [r1], -r6
   2e658:	andeq	fp, r1, r2, ror ip
   2e65c:			; <UNDEFINED> instruction: 0x0001bcbc
   2e660:	andeq	fp, r1, r6, ror fp
   2e664:			; <UNDEFINED> instruction: 0x0001bbb4
   2e668:	ldrdeq	fp, [r1], -r6
   2e66c:	andeq	fp, r1, r2, lsl ip
   2e670:	ldrdeq	sp, [r1], -lr
   2e674:	muleq	r1, r0, r0
   2e678:	bmi	cc0b44 <ftello64@plt+0xcb9bf8>
   2e67c:	blmi	cbf868 <ftello64@plt+0xcb891c>
   2e680:	addlt	fp, r2, r0, ror r5
   2e684:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2e688:	andls	r6, r1, #1179648	; 0x120000
   2e68c:	andeq	pc, r0, #79	; 0x4f
   2e690:	mvnlt	r6, ip, lsl r8
   2e694:	strmi	r7, [r5], -r4, lsl #20
   2e698:	svclt	0x004807a2
   2e69c:	ldrle	r2, [r7], #-1024	; 0xfffffc00
   2e6a0:	streq	pc, [r1], #-20	; 0xffffffec
   2e6a4:			; <UNDEFINED> instruction: 0x4669d01f
   2e6a8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   2e6ac:	strmi	r1, [r4], -r3, asr #24
   2e6b0:			; <UNDEFINED> instruction: 0xf7d7d02a
   2e6b4:	addmi	lr, r4, #504	; 0x1f8
   2e6b8:	blls	62b2c <ftello64@plt+0x5bbe0>
   2e6bc:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   2e6c0:	stc	7, cr15, [r4, #-860]!	; 0xfffffca4
   2e6c4:	bllt	143fedc <ftello64@plt+0x1438f90>
   2e6c8:	vpmax.u32	d23, d0, d27
   2e6cc:	eorvc	r0, fp, #0, 6
   2e6d0:	blmi	740f50 <ftello64@plt+0x73a004>
   2e6d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e6d8:	blls	88748 <ftello64@plt+0x817fc>
   2e6dc:	qsuble	r4, sl, ip
   2e6e0:	andlt	r4, r2, r0, lsr #12
   2e6e4:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   2e6e8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2e6ec:			; <UNDEFINED> instruction: 0xf9cef7ff
   2e6f0:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2e6f4:			; <UNDEFINED> instruction: 0xf04f4621
   2e6f8:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   2e6fc:			; <UNDEFINED> instruction: 0xf92ef7ff
   2e700:			; <UNDEFINED> instruction: 0xf7d8200d
   2e704:	strb	lr, [r3, r8, asr #20]!
   2e708:	stmda	r8!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e70c:	ldmdami	r2, {r0, r2, fp, sp, lr}
   2e710:			; <UNDEFINED> instruction: 0xf7ff4478
   2e714:	strtmi	pc, [r8], -r3, lsr #18
   2e718:	b	f6c680 <ftello64@plt+0xf65734>
   2e71c:			; <UNDEFINED> instruction: 0xf7d8e7d8
   2e720:	stmdavs	r9!, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
   2e724:	ldrbtcc	pc, [pc], #79	; 2e72c <ftello64@plt+0x277e0>	; <UNPREDICTABLE>
   2e728:	stmdami	ip, {r1, r2, fp, sp, lr}
   2e72c:			; <UNDEFINED> instruction: 0xf7ff4478
   2e730:			; <UNDEFINED> instruction: 0x4630f915
   2e734:	b	bec69c <ftello64@plt+0xbe5750>
   2e738:			; <UNDEFINED> instruction: 0xf7d7e7ca
   2e73c:	svclt	0x0000ecca
   2e740:	andeq	r0, r3, ip, lsr #5
   2e744:	andeq	r0, r0, r4, ror #12
   2e748:	andeq	r1, r3, lr, ror r6
   2e74c:	andeq	r0, r3, r4, asr r2
   2e750:	muleq	r1, lr, fp
   2e754:	andeq	fp, r1, lr, asr #23
   2e758:	muleq	r1, r4, fp
   2e75c:	andeq	fp, r1, r4, asr #23
   2e760:	rscscc	pc, pc, #79	; 0x4f
   2e764:	ldmiblt	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e768:	blmi	800fe8 <ftello64@plt+0x7fa09c>
   2e76c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2e770:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   2e774:	strmi	r4, [sp], -r4, lsl #12
   2e778:	teqls	r5, #1769472	; 0x1b0000
   2e77c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e780:	blx	3ec776 <ftello64@plt+0x3e582a>
   2e784:	andcs	fp, r1, r0, asr r9
   2e788:	blmi	600ff0 <ftello64@plt+0x5fa0a4>
   2e78c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e790:	blls	d88800 <ftello64@plt+0xd818b4>
   2e794:	qsuble	r4, sl, r2
   2e798:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
   2e79c:	strbtmi	r4, [sl], -r1, lsr #12
   2e7a0:			; <UNDEFINED> instruction: 0xf7d82003
   2e7a4:	tstlt	r8, r0, lsr #22
   2e7a8:	strb	r2, [sp, r0]!
   2e7ac:			; <UNDEFINED> instruction: 0x4629aa1a
   2e7b0:			; <UNDEFINED> instruction: 0xf7d82003
   2e7b4:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   2e7b8:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2e7bc:	ldmib	sp, {r8}^
   2e7c0:	addsmi	r2, r9, #1744830464	; 0x68000000
   2e7c4:	addsmi	fp, r0, #8, 30
   2e7c8:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   2e7cc:	ldmib	sp, {r3, r4, r8}^
   2e7d0:	addsmi	r2, r9, #-939524096	; 0xc8000000
   2e7d4:	addsmi	fp, r0, #6, 30
   2e7d8:	andcs	r2, r0, r1
   2e7dc:			; <UNDEFINED> instruction: 0xf7d7e7d4
   2e7e0:	svclt	0x0000ec78
   2e7e4:			; <UNDEFINED> instruction: 0x000301bc
   2e7e8:	andeq	r0, r0, r4, ror #12
   2e7ec:	muleq	r3, ip, r1
   2e7f0:	stmdale	r7, {r2, r5, r6, fp, sp}
   2e7f4:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   2e7f8:	orreq	lr, r0, #2048	; 0x800
   2e7fc:	ldrbeq	pc, [ip], #2259	; 0x8d3	; <UNPREDICTABLE>
   2e800:			; <UNDEFINED> instruction: 0x47704410
   2e804:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   2e808:	svclt	0x00004770
   2e80c:	andeq	fp, r1, sl, lsr #22
   2e810:	strdeq	sl, [r1], -lr
   2e814:	ldmdacs	sp!, {r7, r9, ip, sp, pc}^
   2e818:	ldmdacs	r5!, {r0, r2, r3, r4, r5, fp, ip, lr, pc}
   2e81c:	ldmdacc	r6!, {r2, r4, r5, r8, fp, ip, lr, pc}
   2e820:	stmdale	lr!, {r0, r1, r2, r6, fp, sp}
   2e824:			; <UNDEFINED> instruction: 0xf000e8df
   2e828:	strmi	r2, [sp, #-3370]!	; 0xfffff2d6
   2e82c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e830:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e834:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e838:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e83c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e840:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e844:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e848:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e84c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e850:	vstrcs	d20, [lr, #-288]	; 0xfffffee0
   2e854:	strtpl	r2, [sp], #-3409	; 0xfffff2af
   2e858:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e85c:	stccs	7, cr2, [sp, #-180]!	; 0xffffff4c
   2e860:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e864:	stclcs	13, cr2, [r2, #-180]	; 0xffffff4c
   2e868:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
   2e86c:	strtcs	r2, [sp], #-3373	; 0xfffff2d3
   2e870:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   2e874:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   2e878:			; <UNDEFINED> instruction: 0x47704478
   2e87c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2e880:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
   2e884:			; <UNDEFINED> instruction: 0x47704478
   2e888:	andle	r2, r9, r9, lsl #16
   2e88c:			; <UNDEFINED> instruction: 0xd1222811
   2e890:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   2e894:	ldmcs	r9!, {r4, r5, r6, r8, r9, sl, lr}
   2e898:	ldmdami	r5, {r0, r2, r8, ip, lr, pc}
   2e89c:			; <UNDEFINED> instruction: 0x47704478
   2e8a0:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2e8a4:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   2e8a8:			; <UNDEFINED> instruction: 0x47704478
   2e8ac:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2e8b0:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   2e8b4:			; <UNDEFINED> instruction: 0x47704478
   2e8b8:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2e8bc:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   2e8c0:			; <UNDEFINED> instruction: 0x47704478
   2e8c4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2e8c8:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   2e8cc:			; <UNDEFINED> instruction: 0x47704478
   2e8d0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   2e8d4:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   2e8d8:			; <UNDEFINED> instruction: 0x47704478
   2e8dc:	andeq	r7, r1, r6, lsr #3
   2e8e0:	andeq	sp, r1, r8, asr #17
   2e8e4:	andeq	r7, r1, r2, ror #4
   2e8e8:			; <UNDEFINED> instruction: 0x00013eb8
   2e8ec:	andeq	r7, r1, lr, asr #4
   2e8f0:	ldrdeq	r7, [r1], -r0
   2e8f4:	andeq	r5, r1, lr, lsl #1
   2e8f8:	muleq	r1, r4, lr
   2e8fc:	andeq	sl, r1, sl, ror r0
   2e900:	andeq	r7, r1, r8, lsl #5
   2e904:	andeq	r7, r1, lr, lsl #3
   2e908:	andeq	r6, r1, r4, lsl #26
   2e90c:			; <UNDEFINED> instruction: 0x000171b6
   2e910:	andeq	r7, r1, r4, asr #4
   2e914:	ldrdeq	r6, [r1], -r2
   2e918:	andeq	r3, r1, r4, ror #28
   2e91c:	svcmi	0x00f0e92d
   2e920:	ldrmi	fp, [r0], r7, lsl #1
   2e924:	movwls	r4, #14909	; 0x3a3d
   2e928:	blmi	f78d34 <ftello64@plt+0xf71de8>
   2e92c:			; <UNDEFINED> instruction: 0xf8dd447a
   2e930:	ldmpl	r3, {r6, ip, pc}^
   2e934:	movwls	r6, #22555	; 0x581b
   2e938:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e93c:			; <UNDEFINED> instruction: 0xf10dd95c
   2e940:			; <UNDEFINED> instruction: 0xf1090b10
   2e944:	eor	r0, r5, r1, lsl #20
   2e948:	cdpne	8, 8, cr7, cr15, cr5, {2}
   2e94c:	svclt	0x00982d7f
   2e950:	ldmdble	r0, {r2, r7, sl, fp, ip}
   2e954:	suble	r2, sl, r1, lsl #27
   2e958:	svclt	0x00183d82
   2e95c:	svccs	0x00012501
   2e960:	strtmi	fp, [pc], -ip, lsl #31
   2e964:	streq	pc, [r1, -r5, asr #32]
   2e968:	cmple	r5, r0, lsl #30
   2e96c:	svcne	0x000f8845
   2e970:	blt	1b75d88 <ftello64@plt+0x1b6ee3c>
   2e974:			; <UNDEFINED> instruction: 0xf1b9b2ad
   2e978:	svclt	0x00cc0f63
   2e97c:			; <UNDEFINED> instruction: 0xf0032300
   2e980:	bllt	aef58c <ftello64@plt+0xae8640>
   2e984:	suble	r4, r4, r6, asr #10
   2e988:	teqle	r5, #-268435446	; 0xf000000a
   2e98c:	blne	1e74f14 <ftello64@plt+0x1e6dfc8>
   2e990:	ldmdble	r1!, {r0, r8, fp, sp}
   2e994:	cdpne	8, 7, cr7, cr3, cr6, {0}
   2e998:	blcs	fff9b50c <ftello64@plt+0xfff945c0>
   2e99c:	andcc	fp, r1, r4, lsl #31
   2e9a0:	mvnscc	pc, r1, lsl #2
   2e9a4:			; <UNDEFINED> instruction: 0xf006d8f4
   2e9a8:	vmov.i32	d16, #61184	; 0x0000ef00
   2e9ac:	bcs	7f36b4 <ftello64@plt+0x7ec768>
   2e9b0:	stmdbcc	r1, {r1, r3, r6, r7, r8, ip, lr, pc}
   2e9b4:	stmdbcs	r1, {r2, r6, sl, fp, ip}
   2e9b8:	stmdavc	r2, {r1, r2, r3, r4, ip, lr, pc}^
   2e9bc:	andseq	pc, pc, r2
   2e9c0:	andsle	r2, r9, pc, lsl r8
   2e9c4:	rsbseq	pc, pc, #2
   2e9c8:	b	10c0250 <ftello64@plt+0x10b9304>
   2e9cc:	ldr	r2, [fp, r6, lsl #12]!
   2e9d0:			; <UNDEFINED> instruction: 0x4642465b
   2e9d4:	strtmi	r4, [r0], -r9, lsr #12
   2e9d8:	andge	pc, r0, sp, asr #17
   2e9dc:			; <UNDEFINED> instruction: 0xff9ef7ff
   2e9e0:	sbcle	r2, pc, r0, lsl #16
   2e9e4:	strmi	r9, [r4], -r4, lsl #22
   2e9e8:	andsvs	r9, r3, r3, lsl #20
   2e9ec:	tstlt	pc, r5
   2e9f0:	cdpne	8, 12, cr7, cr15, cr5, {4}
   2e9f4:	ldr	r1, [lr, r4, asr #25]!
   2e9f8:	bmi	2b7a00 <ftello64@plt+0x2b0ab4>
   2e9fc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   2ea00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ea04:	subsmi	r9, sl, r5, lsl #22
   2ea08:	strtmi	sp, [r0], -r6, lsl #2
   2ea0c:	pop	{r0, r1, r2, ip, sp, pc}
   2ea10:	blls	1129d8 <ftello64@plt+0x10ba8c>
   2ea14:			; <UNDEFINED> instruction: 0xe7f0601d
   2ea18:	bl	16ec97c <ftello64@plt+0x16e5a30>
   2ea1c:	strdeq	pc, [r2], -ip
   2ea20:	andeq	r0, r0, r4, ror #12
   2ea24:	andeq	pc, r2, sl, lsr #30
   2ea28:	addlt	fp, r2, r0, ror r5
   2ea2c:	strmi	r2, [r5], -r0, lsl #8
   2ea30:	ldrmi	r9, [lr], -r0, lsl #8
   2ea34:			; <UNDEFINED> instruction: 0xf7ff460c
   2ea38:	msrlt	(UNDEF: 56), r1
   2ea3c:	ldmdavs	r3!, {r0, r6, r8, r9, fp, ip}
   2ea40:	addmi	r1, fp, #397312	; 0x61000
   2ea44:	andcs	fp, r0, r8, lsl #31
   2ea48:	ldcllt	0, cr11, [r0, #-8]!
   2ea4c:	addlt	fp, r2, r0, lsl r5
   2ea50:	strls	r2, [r0], #-1024	; 0xfffffc00
   2ea54:			; <UNDEFINED> instruction: 0xff62f7ff
   2ea58:	ldclt	0, cr11, [r0, #-8]
   2ea5c:	svcmi	0x00f0e92d
   2ea60:			; <UNDEFINED> instruction: 0xf8d1b083
   2ea64:	ldrmi	r8, [r9], r0
   2ea68:	movwcs	r9, #3085	; 0xc0d
   2ea6c:	svcls	0x000f6806
   2ea70:	stcls	0, cr6, [lr], {35}	; 0x23
   2ea74:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
   2ea78:	ldrbtmi	r6, [sl], #35	; 0x23
   2ea7c:			; <UNDEFINED> instruction: 0xf1b8603b
   2ea80:	suble	r0, ip, r0, lsl #30
   2ea84:	strcs	r4, [r1], #-1589	; 0xfffff9cb
   2ea88:	bl	acae4 <ftello64@plt+0xa5b98>
   2ea8c:	ldfccp	f7, [pc], #32	; 2eab4 <ftello64@plt+0x27b68>
   2ea90:			; <UNDEFINED> instruction: 0xf00e603c
   2ea94:	strls	r0, [r1], #-1055	; 0xfffffbe1
   2ea98:	vmull.u8	<illegal reg q12.5>, d14, d12
   2ea9c:	b	13f57a4 <ftello64@plt+0x13ee858>
   2eaa0:			; <UNDEFINED> instruction: 0xf8c21eae
   2eaa4:			; <UNDEFINED> instruction: 0xf8c4e000
   2eaa8:	stcls	0, cr11, [r1], {-0}
   2eaac:	svclt	0x00182c1f
   2eab0:	eorle	r9, r0, r1, lsl #24
   2eab4:	andmi	pc, r0, r9, asr #17
   2eab8:	svceq	0x0000f1bc
   2eabc:	strtmi	sp, [ip], -pc, lsr #32
   2eac0:			; <UNDEFINED> instruction: 0xf814683b
   2eac4:			; <UNDEFINED> instruction: 0xf10ceb01
   2eac8:	movwcc	r3, #5887	; 0x16ff
   2eacc:			; <UNDEFINED> instruction: 0xf01e603b
   2ead0:	teqle	r3, r0, lsl #31
   2ead4:			; <UNDEFINED> instruction: 0xf8c39b0e
   2ead8:	ldmdavs	r3, {sp, lr, pc}
   2eadc:			; <UNDEFINED> instruction: 0xf8d9b923
   2eae0:	stmdblt	fp, {ip, sp}
   2eae4:	andsvs	r9, r3, lr, lsl #20
   2eae8:	andvs	r2, r4, r0, lsl #6
   2eaec:	andvs	r4, lr, r8, lsl r6
   2eaf0:	pop	{r0, r1, ip, sp, pc}
   2eaf4:	ldrtmi	r8, [r0], #4080	; 0xff0
   2eaf8:	and	r4, ip, ip, lsl r6
   2eafc:	blvs	acb58 <ftello64@plt+0xa5c0c>
   2eb00:			; <UNDEFINED> instruction: 0xf006683b
   2eb04:	movwcc	r0, #7295	; 0x1c7f
   2eb08:			; <UNDEFINED> instruction: 0x0633603b
   2eb0c:	streq	lr, [r4], #-2636	; 0xfffff5b4
   2eb10:			; <UNDEFINED> instruction: 0x0c05eba8
   2eb14:	strbmi	sp, [r5, #-1486]	; 0xfffffa32
   2eb18:	strbne	lr, [r4], #2639	; 0xa4f
   2eb1c:	blmi	8232dc <ftello64@plt+0x81c390>
   2eb20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2eb24:			; <UNDEFINED> instruction: 0x061b681b
   2eb28:	mvnsmi	pc, #3
   2eb2c:	orrscc	lr, r3, #454656	; 0x6f000
   2eb30:	orrcc	lr, r3, #454656	; 0x6f000
   2eb34:	andlt	r4, r3, r8, lsl r6
   2eb38:	svchi	0x00f0e8bd
   2eb3c:	svceq	0x0080f1be
   2eb40:			; <UNDEFINED> instruction: 0xf1bed01c
   2eb44:			; <UNDEFINED> instruction: 0xd01d0fff
   2eb48:	cdpeq	0, 7, cr15, cr15, cr14, {0}
   2eb4c:	svceq	0x0004f1be
   2eb50:	strtmi	sp, [r6], #2072	; 0x818
   2eb54:	strcs	r4, [r0, #-1196]	; 0xfffffb54
   2eb58:	b	14001f0 <ftello64@plt+0x13f92a4>
   2eb5c:			; <UNDEFINED> instruction: 0xf1032505
   2eb60:	sbcsle	r0, ip, r1, lsl #6
   2eb64:	blvs	acbbc <ftello64@plt+0xa5c70>
   2eb68:	ldrbmi	r6, [r4, #-59]!	; 0xffffffc5
   2eb6c:	streq	lr, [r6, #-2629]	; 0xfffff5bb
   2eb70:	streq	lr, [r4], -ip, lsr #23
   2eb74:	blls	3e333c <ftello64@plt+0x3dc3f0>
   2eb78:			; <UNDEFINED> instruction: 0xe7ae601d
   2eb7c:	movwcs	r9, #7437	; 0x1d0d
   2eb80:	str	r6, [sl, fp, lsr #32]!
   2eb84:			; <UNDEFINED> instruction: 0xf85a4b05
   2eb88:	ldmdavs	fp, {r0, r1, ip, sp}
   2eb8c:			; <UNDEFINED> instruction: 0xf003061b
   2eb90:			; <UNDEFINED> instruction: 0xf04343fe
   2eb94:	strb	r0, [sp, r6, lsl #7]
   2eb98:	andeq	pc, r2, lr, lsr #29
   2eb9c:			; <UNDEFINED> instruction: 0x000006b8
   2eba0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2eba4:	stmdavs	sp, {r9, sl, sp}
   2eba8:			; <UNDEFINED> instruction: 0xf8df9f08
   2ebac:			; <UNDEFINED> instruction: 0xf8d090bc
   2ebb0:	ldrbtmi	lr, [r9], #0
   2ebb4:	eorsvs	r6, lr, lr, lsl r0
   2ebb8:			; <UNDEFINED> instruction: 0xf89eb375
   2ebbc:	stccs	0, cr4, [r8], #-0
   2ebc0:	stccs	0, cr13, [r9], #-280	; 0xfffffee8
   2ebc4:			; <UNDEFINED> instruction: 0x4632d036
   2ebc8:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ebcc:			; <UNDEFINED> instruction: 0xf1bce008
   2ebd0:			; <UNDEFINED> instruction: 0xf1a60f09
   2ebd4:	stmdale	r1!, {r4, r5, r9}
   2ebd8:	andsle	r3, pc, r1, lsl #26
   2ebdc:	svcmi	0x0001f81e
   2ebe0:	svclt	0x00182c3a
   2ebe4:			; <UNDEFINED> instruction: 0xf1a42c00
   2ebe8:	blx	231cb2 <ftello64@plt+0x22ad66>
   2ebec:	svclt	0x00144602
   2ebf0:	beq	aad34 <ftello64@plt+0xa3de8>
   2ebf4:	beq	6ad38 <ftello64@plt+0x63dec>
   2ebf8:	ldfcsd	f5, [sl], #-932	; 0xfffffc5c
   2ebfc:	stfccd	f5, [r1, #-56]	; 0xffffffc8
   2ec00:	movwle	r4, #45717	; 0xb295
   2ec04:	streq	pc, [r1], -lr, lsl #2
   2ec08:	andsvs	r1, lr, ip, lsr #21
   2ec0c:	eorsvs	r4, sl, r5, asr r6
   2ec10:	andvs	r4, r6, r6, lsl r4
   2ec14:	and	r6, sl, ip
   2ec18:	cmplt	r3, r3, lsl r8
   2ec1c:			; <UNDEFINED> instruction: 0xf8594b13
   2ec20:	ldmdavs	sp, {r0, r1, ip, sp}
   2ec24:			; <UNDEFINED> instruction: 0xf005062d
   2ec28:			; <UNDEFINED> instruction: 0xf04545fe
   2ec2c:			; <UNDEFINED> instruction: 0x46280553
   2ec30:			; <UNDEFINED> instruction: 0x87f0e8bd
   2ec34:	blcs	48c88 <ftello64@plt+0x41d3c>
   2ec38:	movwcs	sp, #4336	; 0x10f0
   2ec3c:	ldmdavs	r4, {r0, r1, r3, r4, r5, sp, lr}
   2ec40:	ldrbtmi	r1, [r3], #-3695	; 0xfffff191
   2ec44:	stccc	6, cr4, [r1], {53}	; 0x35
   2ec48:	andvs	r6, r3, r4, lsl r0
   2ec4c:	strb	r6, [lr, pc]!
   2ec50:	mcrne	8, 3, r6, cr12, cr3, {0}
   2ec54:			; <UNDEFINED> instruction: 0xf10e4635
   2ec58:	movwcc	r0, #5889	; 0x1701
   2ec5c:	andvs	r6, r7, r3, lsl r0
   2ec60:	andvs	r4, ip, r8, lsr #12
   2ec64:			; <UNDEFINED> instruction: 0x87f0e8bd
   2ec68:	andeq	pc, r2, r6, ror sp	; <UNPREDICTABLE>
   2ec6c:			; <UNDEFINED> instruction: 0x000006b8
   2ec70:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   2ec74:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2ec78:	strtmi	fp, [r3], -ip, asr #2
   2ec7c:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
   2ec80:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   2ec84:	ldmdb	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ec88:	stccs	0, cr6, [r0], {44}	; 0x2c
   2ec8c:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   2ec90:	muleq	r3, ip, r0
   2ec94:	bcs	765a4 <ftello64@plt+0x6f658>
   2ec98:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
   2ec9c:	cmplt	r1, ip, lsl #12
   2eca0:	svclt	0x00182801
   2eca4:			; <UNDEFINED> instruction: 0xf7d72002
   2eca8:			; <UNDEFINED> instruction: 0x4601ec78
   2ecac:	pop	{r5, r9, sl, lr}
   2ecb0:			; <UNDEFINED> instruction: 0xf7d74010
   2ecb4:	stmdacs	r1, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, pc}
   2ecb8:	andcs	fp, r2, r8, lsl pc
   2ecbc:	stcl	7, cr15, [ip], #-860	; 0xfffffca4
   2ecc0:			; <UNDEFINED> instruction: 0x4010e8bd
   2ecc4:	blt	11ecc28 <ftello64@plt+0x11e5cdc>
   2ecc8:	rscscc	pc, pc, pc, asr #32
   2eccc:	svclt	0x00004770
   2ecd0:			; <UNDEFINED> instruction: 0x4604b538
   2ecd4:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   2ecd8:	teqlt	sp, sp, lsl r8
   2ecdc:	and	r4, r1, fp, lsr #12
   2ece0:	tstlt	fp, fp, lsl r8
   2ece4:	adcmi	r6, r2, #5898240	; 0x5a0000
   2ece8:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
   2ecec:			; <UNDEFINED> instruction: 0xf7d72008
   2ecf0:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2ecf4:	blmi	1630e0 <ftello64@plt+0x15c194>
   2ecf8:	strpl	lr, [r0], #-2496	; 0xfffff640
   2ecfc:	andsvs	r4, r8, fp, ror r4
   2ed00:	svclt	0x0000bd38
   2ed04:	andeq	r1, r3, sl, lsr r0
   2ed08:	andeq	r1, r3, r4, lsl r0
   2ed0c:	svclt	0x00004770
   2ed10:			; <UNDEFINED> instruction: 0x46024b1e
   2ed14:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   2ed18:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
   2ed1c:	subsvs	r4, sl, lr, ror r4
   2ed20:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
   2ed24:	cdp2	0, 1, cr15, cr6, cr15, {0}
   2ed28:			; <UNDEFINED> instruction: 0xf7fc2000
   2ed2c:			; <UNDEFINED> instruction: 0x4630f8b7
   2ed30:			; <UNDEFINED> instruction: 0xf7d7447d
   2ed34:	biclt	lr, r0, r6, asr #21
   2ed38:	svc	0x0080f7d7
   2ed3c:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   2ed40:	stmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed44:			; <UNDEFINED> instruction: 0xf7d72000
   2ed48:	andcs	lr, r1, r8, lsr #24
   2ed4c:	stc	7, cr15, [r4], #-860	; 0xfffffca4
   2ed50:			; <UNDEFINED> instruction: 0xf7d72002
   2ed54:	ldmdami	r2, {r1, r5, sl, fp, sp, lr, pc}
   2ed58:			; <UNDEFINED> instruction: 0xf7fc4478
   2ed5c:	blmi	4ade08 <ftello64@plt+0x4a6ebc>
   2ed60:	pop	{r3, r5, r6, r7, fp, ip, lr}
   2ed64:			; <UNDEFINED> instruction: 0xf7fe4070
   2ed68:	stmdbmi	pc, {r0, r1, r4, r6, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2ed6c:	strmi	r2, [r4], -r5, lsl #4
   2ed70:			; <UNDEFINED> instruction: 0xf7d74479
   2ed74:			; <UNDEFINED> instruction: 0x4605e996
   2ed78:			; <UNDEFINED> instruction: 0xf7d74620
   2ed7c:	stmdbmi	fp, {r1, r5, r7, r9, fp, sp, lr, pc}
   2ed80:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   2ed84:	strtmi	r4, [r8], -r3, lsl #12
   2ed88:	mcr2	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   2ed8c:	strdeq	r0, [r3], -sl
   2ed90:	andeq	fp, r1, r4, ror ip
   2ed94:			; <UNDEFINED> instruction: 0xffffff4d
   2ed98:	strdeq	pc, [r2], -r8
   2ed9c:	andeq	r0, r0, r4, lsr #13
   2eda0:			; <UNDEFINED> instruction: 0xffffff39
   2eda4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2eda8:	andeq	pc, r0, r4, asr #29
   2edac:	andeq	pc, r0, r6, asr sp	; <UNPREDICTABLE>
   2edb0:	rorlt	fp, r0, r5
   2edb4:	mrscs	r2, SP_svc
   2edb8:			; <UNDEFINED> instruction: 0x4604461a
   2edbc:	b	fe36cd20 <ftello64@plt+0xfe365dd4>
   2edc0:	cmnlt	r0, r5, lsl #12
   2edc4:	svc	0x007af7d6
   2edc8:	strmi	r4, [r6], -r2, lsl #12
   2edcc:			; <UNDEFINED> instruction: 0x462bb138
   2edd0:	tstcs	r3, r0, lsr #12
   2edd4:	b	fe06cd38 <ftello64@plt+0xfe065dec>
   2edd8:	ldrtmi	fp, [r0], -r0, lsr #2
   2eddc:			; <UNDEFINED> instruction: 0x2600bd70
   2ede0:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   2ede4:	cmpcs	r5, r3, lsl #20
   2ede8:	ldrbtmi	r4, [sl], #-2051	; 0xfffff7fd
   2edec:			; <UNDEFINED> instruction: 0xf7fe4478
   2edf0:	svclt	0x0000ff33
   2edf4:	andeq	fp, r1, r6, lsl #25
   2edf8:	andeq	fp, r1, ip, lsr #23
   2edfc:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2ee00:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2ee04:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   2ee08:	ldrmi	fp, [sl], -r2, lsl #1
   2ee0c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   2ee10:	strls	r6, [r1], #-2084	; 0xfffff7dc
   2ee14:	streq	pc, [r0], #-79	; 0xffffffb1
   2ee18:			; <UNDEFINED> instruction: 0xf7d84604
   2ee1c:	cmnlt	r0, ip, lsr r8
   2ee20:	strtmi	r4, [r2], -r3, lsl #12
   2ee24:	strbtmi	r2, [r8], -r0, lsl #2
   2ee28:	ldm	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ee2c:	stmdals	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
   2ee30:			; <UNDEFINED> instruction: 0xffbef7ff
   2ee34:	stmdals	r0, {r2, r9, sl, lr}
   2ee38:	stm	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ee3c:	strcs	lr, [r0], #-0
   2ee40:	blmi	201668 <ftello64@plt+0x1fa71c>
   2ee44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ee48:	blls	88eb8 <ftello64@plt+0x81f6c>
   2ee4c:	qaddle	r4, sl, r2
   2ee50:	andlt	r4, r2, r0, lsr #12
   2ee54:			; <UNDEFINED> instruction: 0xf7d7bd10
   2ee58:	svclt	0x0000e93c
   2ee5c:	andeq	pc, r2, r4, lsr #22
   2ee60:	andeq	r0, r0, r4, ror #12
   2ee64:	andeq	pc, r2, r4, ror #21
   2ee68:			; <UNDEFINED> instruction: 0x460cb538
   2ee6c:	mvnslt	r4, r5, lsl r6
   2ee70:	stmiblt	r3!, {r0, r1, fp, ip, sp, lr}
   2ee74:	strtmi	fp, [r0], -ip, ror #2
   2ee78:			; <UNDEFINED> instruction: 0xf7ff4629
   2ee7c:			; <UNDEFINED> instruction: 0x4604ffbf
   2ee80:			; <UNDEFINED> instruction: 0x4601b338
   2ee84:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   2ee88:	mcr2	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   2ee8c:			; <UNDEFINED> instruction: 0xf7d74620
   2ee90:	ldmdami	fp, {r3, r6, r7, fp, sp, lr, pc}
   2ee94:	ldrhtmi	lr, [r8], -sp
   2ee98:			; <UNDEFINED> instruction: 0xf7fe4478
   2ee9c:			; <UNDEFINED> instruction: 0x4601be5b
   2eea0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   2eea4:	ldc2l	7, cr15, [r2, #1016]!	; 0x3f8
   2eea8:	mvnle	r2, r0, lsl #24
   2eeac:	ldrshlt	lr, [r9, #-113]!	; 0xffffff8f
   2eeb0:	ldrmi	r4, [r1], -r0, lsr #12
   2eeb4:			; <UNDEFINED> instruction: 0xffa2f7ff
   2eeb8:	lsllt	r4, r4, #12
   2eebc:			; <UNDEFINED> instruction: 0x46214812
   2eec0:			; <UNDEFINED> instruction: 0xf7fe4478
   2eec4:	strtmi	pc, [r0], -r7, asr #28
   2eec8:	ldrhtmi	lr, [r8], -sp
   2eecc:	stmialt	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eed0:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   2eed4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   2eed8:			; <UNDEFINED> instruction: 0xf7fe4478
   2eedc:			; <UNDEFINED> instruction: 0x4620fe3b
   2eee0:	ldm	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eee4:	stmdbmi	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2eee8:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   2eeec:			; <UNDEFINED> instruction: 0xf7fe4478
   2eef0:			; <UNDEFINED> instruction: 0x4620fe31
   2eef4:	ldrhtmi	lr, [r8], -sp
   2eef8:	ldmlt	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eefc:	andeq	r1, r1, lr, ror #23
   2ef00:	andeq	ip, r1, ip, asr #20
   2ef04:	strheq	fp, [r1], -sl
   2ef08:			; <UNDEFINED> instruction: 0x00011bb4
   2ef0c:	ldrdeq	fp, [r1], -sl
   2ef10:	muleq	r1, ip, fp
   2ef14:	andeq	fp, r1, r6, asr #21
   2ef18:	andeq	r1, r1, r8, lsl #23
   2ef1c:			; <UNDEFINED> instruction: 0x460cb510
   2ef20:	stmdavc	r3, {r3, r5, r6, r7, r8, ip, sp, pc}
   2ef24:			; <UNDEFINED> instruction: 0xb164b99b
   2ef28:			; <UNDEFINED> instruction: 0xf7ff4620
   2ef2c:	strmi	pc, [r4], -r1, asr #30
   2ef30:			; <UNDEFINED> instruction: 0x4601b330
   2ef34:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   2ef38:	mcr2	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   2ef3c:			; <UNDEFINED> instruction: 0xf7d74620
   2ef40:	ldmdami	fp, {r4, r5, r6, fp, sp, lr, pc}
   2ef44:			; <UNDEFINED> instruction: 0x4010e8bd
   2ef48:			; <UNDEFINED> instruction: 0xf7fe4478
   2ef4c:	strmi	fp, [r1], -r3, lsl #28
   2ef50:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   2ef54:	ldc2	7, cr15, [sl, #1016]	; 0x3f8
   2ef58:	mvnle	r2, r0, lsl #24
   2ef5c:	ldrshlt	lr, [r1, #-113]!	; 0xffffff8f
   2ef60:			; <UNDEFINED> instruction: 0xf7ff4608
   2ef64:	strmi	pc, [r4], -r5, lsr #30
   2ef68:	ldmdami	r3, {r5, r7, r8, ip, sp, pc}
   2ef6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2ef70:	ldc2l	7, cr15, [r0, #1016]!	; 0x3f8
   2ef74:	pop	{r5, r9, sl, lr}
   2ef78:			; <UNDEFINED> instruction: 0xf7d74010
   2ef7c:	ldclt	8, cr11, [r0, #-316]	; 0xfffffec4
   2ef80:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   2ef84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2ef88:	stc2l	7, cr15, [r4, #1016]!	; 0x3f8
   2ef8c:			; <UNDEFINED> instruction: 0xf7d74620
   2ef90:	ldrb	lr, [r6, r8, asr #16]
   2ef94:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   2ef98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2ef9c:	ldc2l	7, cr15, [sl, #1016]	; 0x3f8
   2efa0:	pop	{r5, r9, sl, lr}
   2efa4:			; <UNDEFINED> instruction: 0xf7d74010
   2efa8:	svclt	0x0000b839
   2efac:	andeq	r1, r1, lr, lsr fp
   2efb0:	muleq	r1, ip, r9
   2efb4:	andeq	fp, r1, sl
   2efb8:	andeq	r1, r1, r6, lsl #22
   2efbc:	andeq	fp, r1, ip, lsr #20
   2efc0:	andeq	r1, r1, lr, ror #21
   2efc4:	andeq	fp, r1, r8, lsl sl
   2efc8:	ldrdeq	r1, [r1], -sl
   2efcc:	mvnsmi	lr, sp, lsr #18
   2efd0:	strmi	r2, [pc], -r0, lsl #6
   2efd4:	ldrmi	r4, [r4], -r5, lsl #12
   2efd8:	tstlt	r2, fp
   2efdc:	movwcs	r6, #19
   2efe0:	ldrmi	r2, [sl], -r1, lsl #2
   2efe4:			; <UNDEFINED> instruction: 0xf7d74628
   2efe8:			; <UNDEFINED> instruction: 0x4606e978
   2efec:			; <UNDEFINED> instruction: 0xf7d6b188
   2eff0:	strmi	lr, [r0], r6, ror #28
   2eff4:			; <UNDEFINED> instruction: 0x4633b198
   2eff8:	strbmi	r4, [r2], -r8, lsr #12
   2effc:			; <UNDEFINED> instruction: 0xf7d72101
   2f000:	teqlt	r0, ip, ror #18
   2f004:	andhi	pc, r0, r7, asr #17
   2f008:	eorvs	fp, r0, r4, lsr r1
   2f00c:	ldmfd	sp!, {sp}
   2f010:	ldrshtcs	r8, [fp], -r0
   2f014:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2f018:	pop	{r5, r9, sl, lr}
   2f01c:			; <UNDEFINED> instruction: 0xf7d781f0
   2f020:	addlt	lr, r0, #112640	; 0x1b800
   2f024:	svclt	0x0000e7f3
   2f028:	mvnsmi	lr, sp, lsr #18
   2f02c:			; <UNDEFINED> instruction: 0x46064617
   2f030:	strmi	r2, [r8], r0, lsl #4
   2f034:	eorsvs	r4, sl, ip, lsl r6
   2f038:	andsvs	fp, sl, r3, lsl #2
   2f03c:	mrscs	r2, SP_irq
   2f040:			; <UNDEFINED> instruction: 0x4630461a
   2f044:	stmdb	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f048:	movwlt	r4, #34309	; 0x8605
   2f04c:	andcs	r4, r1, r3, asr #4
   2f050:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   2f054:			; <UNDEFINED> instruction: 0x4629441d
   2f058:	svceq	0x0000f1b8
   2f05c:			; <UNDEFINED> instruction: 0xf7d6d014
   2f060:	strmi	lr, [r0], lr, ror #29
   2f064:	svceq	0x0000f1b8
   2f068:			; <UNDEFINED> instruction: 0x4630d015
   2f06c:	strbmi	r4, [r2], -fp, lsr #12
   2f070:			; <UNDEFINED> instruction: 0xf7d72101
   2f074:	cmplt	r8, r2, lsr r9
   2f078:			; <UNDEFINED> instruction: 0xf8c74620
   2f07c:	mrslt	r8, (UNDEF: 12)
   2f080:	eorvs	r2, r5, r0
   2f084:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2f088:	ldc	7, cr15, [r4], {215}	; 0xd7
   2f08c:	strb	r4, [r9, r0, lsl #13]!
   2f090:	pop	{r0, r1, r3, r4, r5, sp}
   2f094:			; <UNDEFINED> instruction: 0xf7d781f0
   2f098:	addlt	lr, r0, #51200	; 0xc800
   2f09c:	svclt	0x0000e7f2
   2f0a0:			; <UNDEFINED> instruction: 0x460bb530
   2f0a4:	addlt	r4, r3, r5, lsl ip
   2f0a8:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   2f0ac:	ldrtcs	r5, [r7], #-2145	; 0xfffff79f
   2f0b0:	tstls	r1, r9, lsl #16
   2f0b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2f0b8:			; <UNDEFINED> instruction: 0x4615b13a
   2f0bc:	strmi	r2, [r2], -r0, lsl #2
   2f0c0:			; <UNDEFINED> instruction: 0xf7d64668
   2f0c4:			; <UNDEFINED> instruction: 0x4604ef70
   2f0c8:	bmi	3db610 <ftello64@plt+0x3d46c4>
   2f0cc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2f0d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f0d4:	subsmi	r9, sl, r1, lsl #22
   2f0d8:	strtmi	sp, [r0], -sp, lsl #2
   2f0dc:	ldclt	0, cr11, [r0, #-12]!
   2f0e0:	strtmi	r9, [r9], -r0, lsl #16
   2f0e4:	ldcl	7, cr15, [ip, #-860]	; 0xfffffca4
   2f0e8:	stmdals	r0, {fp, sp}
   2f0ec:	ldrtcs	fp, [pc], #-3848	; 2f0f4 <ftello64@plt+0x281a8>
   2f0f0:	svc	0x0028f7d6
   2f0f4:			; <UNDEFINED> instruction: 0xf7d6e7e9
   2f0f8:	svclt	0x0000efec
   2f0fc:	andeq	pc, r2, lr, ror r8	; <UNPREDICTABLE>
   2f100:	andeq	r0, r0, r4, ror #12
   2f104:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2f108:	blmi	a019a8 <ftello64@plt+0x9faa5c>
   2f10c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2f110:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   2f114:	movwls	r6, #14363	; 0x381b
   2f118:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f11c:	movweq	lr, #6736	; 0x1a50
   2f120:	stmdbcs	r0, {r3, r4, r5, ip, lr, pc}
   2f124:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2f128:	eorle	r4, r8, sp, lsl #12
   2f12c:	blcs	a4d140 <ftello64@plt+0xa461f4>
   2f130:	stmdavc	fp, {r1, r4, r5, r8, ip, lr, pc}
   2f134:			; <UNDEFINED> instruction: 0xd12f2b28
   2f138:	andcs	sl, sl, #32768	; 0x8000
   2f13c:	tstls	r1, r1
   2f140:	b	fe06d0a4 <ftello64@plt+0xfe066158>
   2f144:	strne	lr, [r1], #-2525	; 0xfffff623
   2f148:	strmi	r2, [r3], -sl, lsl #4
   2f14c:	ldrmi	r1, [sp], -r8, ror #24
   2f150:	b	1e6d0b4 <ftello64@plt+0x1e66168>
   2f154:	bls	cd1e8 <ftello64@plt+0xc629c>
   2f158:	tstle	sp, sl, lsr fp
   2f15c:	blcs	ecd1b0 <ftello64@plt+0xec6264>
   2f160:	addmi	sp, r5, #-2147483642	; 0x80000006
   2f164:			; <UNDEFINED> instruction: 0xb1add10b
   2f168:	strtmi	r1, [r3], -r0, ror #18
   2f16c:	addmi	lr, r3, #1
   2f170:			; <UNDEFINED> instruction: 0xf813d010
   2f174:			; <UNDEFINED> instruction: 0xf8124f01
   2f178:	addmi	r1, ip, #1, 30
   2f17c:	strdcs	sp, [r1], -r7
   2f180:	blmi	2819b0 <ftello64@plt+0x27aa64>
   2f184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f188:	blls	1091f8 <ftello64@plt+0x1022ac>
   2f18c:	qaddle	r4, sl, r7
   2f190:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   2f194:	ldrb	r2, [r3, r0]!
   2f198:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2f19c:	mrrc2	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
   2f1a0:	svc	0x0096f7d6
   2f1a4:	andeq	pc, r2, ip, lsl r8	; <UNPREDICTABLE>
   2f1a8:	andeq	r0, r0, r4, ror #12
   2f1ac:	andeq	pc, r2, r4, lsr #15
   2f1b0:	andeq	fp, r1, lr, lsr #16
   2f1b4:	blmi	1441af8 <ftello64@plt+0x143abac>
   2f1b8:	push	{r1, r3, r4, r5, r6, sl, lr}
   2f1bc:	strdlt	r4, [lr], r0
   2f1c0:	mcrne	8, 2, r5, cr4, cr3, {6}
   2f1c4:			; <UNDEFINED> instruction: 0xf1c04605
   2f1c8:	ldmdavs	fp, {r0}
   2f1cc:			; <UNDEFINED> instruction: 0xf04f930d
   2f1d0:	stmdbne	r7, {r8, r9}
   2f1d4:	svccc	0x0001f814
   2f1d8:	eoreq	pc, r0, #35	; 0x23
   2f1dc:	bcc	107dea4 <ftello64@plt+0x1076f58>
   2f1e0:	svclt	0x00882b09
   2f1e4:	ldmible	r4!, {r0, r2, r9, fp, sp}^
   2f1e8:	andvs	fp, pc, r1, lsl #2
   2f1ec:	rsbsle	r2, sl, r0, lsl #30
   2f1f0:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   2f1f4:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
   2f1f8:			; <UNDEFINED> instruction: 0xf6ccae0c
   2f1fc:	b	1400534 <ftello64@plt+0x13f95e8>
   2f200:	usatmi	r0, #14, r8, asr #16
   2f204:	stceq	0, cr15, [sl], {79}	; 0x4f
   2f208:			; <UNDEFINED> instruction: 0x4642233a
   2f20c:	eorscc	pc, r0, sp, lsr #17
   2f210:	movwne	pc, #11172	; 0x2ba4	; <UNPREDICTABLE>
   2f214:	ldmeq	fp, {r0, r4, r9, sl, lr}^
   2f218:	andscs	pc, r3, ip, lsl #22
   2f21c:			; <UNDEFINED> instruction: 0xf100461a
   2f220:			; <UNDEFINED> instruction: 0xf8060330
   2f224:	stmdbcs	r9, {r0, r8, sl, fp, ip, sp}
   2f228:	ldrbmi	fp, [r6, #-3976]!	; 0xfffff078
   2f22c:			; <UNDEFINED> instruction: 0xf10dd8f0
   2f230:			; <UNDEFINED> instruction: 0xf1080032
   2f234:	blne	fe031248 <ftello64@plt+0xfe02a2fc>
   2f238:			; <UNDEFINED> instruction: 0xf7d64440
   2f23c:	strmi	lr, [r4], -r0, asr #26
   2f240:	subsle	r2, r0, r0, lsl #16
   2f244:	ldrtmi	r2, [r1], -r8, lsr #6
   2f248:	blcc	ad250 <ftello64@plt+0xa6304>
   2f24c:	svc	0x000ef7d6
   2f250:			; <UNDEFINED> instruction: 0x460607fb
   2f254:	svccs	0x0001d437
   2f258:			; <UNDEFINED> instruction: 0x1eb9d947
   2f25c:	bl	1bc66c <ftello64@plt+0x1b5720>
   2f260:	tstcc	r1, r1, asr r1
   2f264:	stccc	8, cr15, [r2], {21}
   2f268:	svclt	0x009c2b39
   2f26c:			; <UNDEFINED> instruction: 0xf003011b
   2f270:	stmdble	r5, {r4, r5, r6, r7, r8, r9}
   2f274:	svclt	0x00942b46
   2f278:	blcc	15fdf5c <ftello64@plt+0x15f7010>
   2f27c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   2f280:	stccs	8, cr15, [r1], {21}
   2f284:	svclt	0x009c2a39
   2f288:	sbcslt	r3, r2, #48, 20	; 0x30000
   2f28c:	bcs	11e56a4 <ftello64@plt+0x11de758>
   2f290:	bcc	e1f0e8 <ftello64@plt+0xe1819c>
   2f294:	sbcslt	r3, r2, #356352	; 0x57000
   2f298:			; <UNDEFINED> instruction: 0xf8064413
   2f29c:	addmi	r3, lr, #1024	; 0x400
   2f2a0:	streq	pc, [r2, #-261]	; 0xfffffefb
   2f2a4:	eorcs	sp, r9, #-2147483593	; 0x80000037
   2f2a8:	andvc	r2, sl, r0, lsl #6
   2f2ac:	bmi	50b3e0 <ftello64@plt+0x504494>
   2f2b0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2f2b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f2b8:	subsmi	r9, sl, sp, lsl #22
   2f2bc:			; <UNDEFINED> instruction: 0x4620d117
   2f2c0:	pop	{r1, r2, r3, ip, sp, pc}
   2f2c4:	stmdavc	fp!, {r4, r5, r6, r7, r8, pc}
   2f2c8:	svclt	0x009c2b39
   2f2cc:	sbcslt	r3, fp, #48, 22	; 0xc000
   2f2d0:	blcs	11e56e8 <ftello64@plt+0x11de79c>
   2f2d4:	blcc	e1f12c <ftello64@plt+0xe181e0>
   2f2d8:	sbcslt	r3, fp, #89088	; 0x15c00
   2f2dc:	svccc	0x00013501
   2f2e0:	blcc	ad300 <ftello64@plt+0xa63b4>
   2f2e4:	strcs	lr, [r0], #-1975	; 0xfffff849
   2f2e8:	ldrtmi	lr, [r1], -r1, ror #15
   2f2ec:			; <UNDEFINED> instruction: 0xf7d6e7db
   2f2f0:	svclt	0x0000eef0
   2f2f4:	andeq	pc, r2, r0, ror r7	; <UNPREDICTABLE>
   2f2f8:	andeq	r0, r0, r4, ror #12
   2f2fc:	andeq	pc, r2, r6, ror r6	; <UNPREDICTABLE>
   2f300:	blmi	1e41ce4 <ftello64@plt+0x1e3ad98>
   2f304:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2f308:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
   2f30c:	movwls	r6, #55323	; 0xd81b
   2f310:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f314:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   2f318:	andle	r2, fp, r8, lsr #22
   2f31c:	bmi	1cb7324 <ftello64@plt+0x1cb03d8>
   2f320:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   2f324:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f328:	subsmi	r9, sl, sp, lsl #22
   2f32c:	sbcshi	pc, r6, r0, asr #32
   2f330:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   2f334:	mcrrne	8, 4, r7, r4, cr3
   2f338:	tstcs	sl, r0, lsl #10
   2f33c:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   2f340:	andcs	fp, r1, r8, lsl pc
   2f344:	svclt	0x00082b00
   2f348:	stmdblt	r8, {sp}
   2f34c:	ldrtmi	lr, [r4], -r7, ror #15
   2f350:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   2f354:	blcs	29bea8 <ftello64@plt+0x294f5c>
   2f358:	stmdavc	r3!, {r5, r6, r7, fp, ip, lr, pc}^
   2f35c:	blx	764fe <ftello64@plt+0x6f5b2>
   2f360:			; <UNDEFINED> instruction: 0xf1b32505
   2f364:	svclt	0x0018023a
   2f368:	blcs	37b74 <ftello64@plt+0x30c28>
   2f36c:	sadd16mi	fp, r0, r4
   2f370:	stmdacs	r0, {sp}
   2f374:	stfcsd	f5, [r7, #-940]	; 0xfffffc54
   2f378:	ldrmi	fp, [r5], -ip, lsl #30
   2f37c:	streq	pc, [r1, #-66]	; 0xffffffbe
   2f380:	bicle	r2, ip, r0, lsl #26
   2f384:			; <UNDEFINED> instruction: 0x1ca04959
   2f388:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
   2f38c:	mrc	7, 2, APSR_nzcv, cr4, cr6, {6}
   2f390:	bicle	r2, r3, r0, lsl #16
   2f394:	blcs	a4dc68 <ftello64@plt+0xa46d1c>
   2f398:	strcc	sp, [sl], #-449	; 0xfffffe3f
   2f39c:	strcs	r2, [sl, #-1537]	; 0xfffff9ff
   2f3a0:	blcs	a4d434 <ftello64@plt+0xa464e8>
   2f3a4:	strcc	fp, [r1], -r4, lsl #30
   2f3a8:	rscsle	r3, r9, r1, lsl #8
   2f3ac:	andsle	r2, sp, r9, lsr #22
   2f3b0:	svclt	0x00182b3a
   2f3b4:	adcsle	r2, r2, r0, lsl #22
   2f3b8:			; <UNDEFINED> instruction: 0xf1a32100
   2f3bc:	sbcslt	r0, r3, #48, 4
   2f3c0:	stmiale	ip!, {r0, r3, r8, r9, fp, sp}
   2f3c4:	svccc	0x0001f814
   2f3c8:	tstcs	r1, r5, lsl #22	; <UNPREDICTABLE>
   2f3cc:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   2f3d0:	andcs	fp, r1, #24, 30	; 0x60
   2f3d4:	svclt	0x00182b00
   2f3d8:	mvnle	r2, sl, lsr fp
   2f3dc:	svclt	0x00082900
   2f3e0:	bcs	37bec <ftello64@plt+0x30ca0>
   2f3e4:			; <UNDEFINED> instruction: 0x3101d19b
   2f3e8:	ldrb	r4, [r9, ip, lsl #8]
   2f3ec:			; <UNDEFINED> instruction: 0xf1043e01
   2f3f0:	andle	r0, r1, r1, lsl #6
   2f3f4:	bfi	r4, ip, #12, #8
   2f3f8:	blcs	a4d58c <ftello64@plt+0xa46640>
   2f3fc:	stmiavc	r3!, {r1, r2, r3, r7, r8, ip, lr, pc}
   2f400:	blcs	ebc410 <ftello64@plt+0xeb54c4>
   2f404:	blcs	5f06c <ftello64@plt+0x58120>
   2f408:	andcs	fp, sl, r8, lsl pc
   2f40c:	str	sp, [r5, ip, lsl #2]
   2f410:	svccc	0x0001f814
   2f414:	strcs	pc, [r6], -r0, lsl #22
   2f418:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   2f41c:	andcs	fp, r1, #24, 30	; 0x60
   2f420:	svclt	0x00182b00
   2f424:	andle	r2, r8, sl, lsr fp
   2f428:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   2f42c:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   2f430:			; <UNDEFINED> instruction: 0xf1b3d9ee
   2f434:	svclt	0x0018023a
   2f438:	cdpcs	2, 0, cr2, cr4, cr1, {0}
   2f43c:	ldrmi	fp, [r0], -ip, lsl #30
   2f440:	andeq	pc, r1, r2, asr #32
   2f444:			; <UNDEFINED> instruction: 0xf47f2800
   2f448:	stmdavc	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   2f44c:			; <UNDEFINED> instruction: 0xf47f2a68
   2f450:	stmiavc	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}
   2f454:	bcs	18766e8 <ftello64@plt+0x186f79c>
   2f458:	svcge	0x0060f47f
   2f45c:	svccs	0x0001f813
   2f460:			; <UNDEFINED> instruction: 0xf47f2a73
   2f464:	ldmdavc	fp, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   2f468:			; <UNDEFINED> instruction: 0xf47f2b68
   2f46c:	stmdbvc	r3!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   2f470:	blcs	3c48c <ftello64@plt+0x35540>
   2f474:	svcge	0x0053f43f
   2f478:			; <UNDEFINED> instruction: 0xf43f2b3a
   2f47c:			; <UNDEFINED> instruction: 0x4606af50
   2f480:	and	r2, r0, sl, lsl #10
   2f484:			; <UNDEFINED> instruction: 0xf1a34614
   2f488:	sbclt	r0, fp, #48, 2
   2f48c:			; <UNDEFINED> instruction: 0xf63f2b09
   2f490:	stmdavc	r3!, {r1, r2, r6, r8, r9, sl, fp, sp, pc}^
   2f494:	blx	176626 <ftello64@plt+0x16f6da>
   2f498:	blcs	34cb8 <ftello64@plt+0x2dd6c>
   2f49c:	blcs	edf104 <ftello64@plt+0xed81b8>
   2f4a0:	fltcsdz	f0, sp
   2f4a4:	svcge	0x003bf43f
   2f4a8:	ldreq	pc, [sl, #-435]!	; 0xfffffe4d
   2f4ac:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   2f4b0:			; <UNDEFINED> instruction: 0xf47f2d00
   2f4b4:	ldclne	15, cr10, [r3], #-208	; 0xffffff30
   2f4b8:	blcs	c76744 <ftello64@plt+0xc6f7f8>
   2f4bc:	svcge	0x002ff63f
   2f4c0:	ldrtmi	r4, [r2], -ip, ror #12
   2f4c4:			; <UNDEFINED> instruction: 0x46202332
   2f4c8:	mcr	7, 6, pc, cr10, cr6, {6}	; <UNPREDICTABLE>
   2f4cc:	ldrmi	sl, [lr], #-2830	; 0xfffff4f2
   2f4d0:			; <UNDEFINED> instruction: 0xf8064620
   2f4d4:			; <UNDEFINED> instruction: 0xf7d75c38
   2f4d8:	str	lr, [r0, -r2, lsr #17]!
   2f4dc:	ldcl	7, cr15, [r8, #856]!	; 0x358
   2f4e0:	andeq	pc, r2, r4, lsr #12
   2f4e4:	andeq	r0, r0, r4, ror #12
   2f4e8:	andeq	pc, r2, r6, lsl #12
   2f4ec:	ldrdeq	r1, [r1], -lr
   2f4f0:	svcmi	0x00f0e92d
   2f4f4:			; <UNDEFINED> instruction: 0xf8df4606
   2f4f8:	strmi	lr, [sp], -r0, asr #3
   2f4fc:			; <UNDEFINED> instruction: 0x81bcf8df
   2f500:	ldrbtmi	r4, [lr], #1559	; 0x617
   2f504:			; <UNDEFINED> instruction: 0xc1b8f8df
   2f508:			; <UNDEFINED> instruction: 0x461c44f8
   2f50c:			; <UNDEFINED> instruction: 0x000fe8be
   2f510:			; <UNDEFINED> instruction: 0xf858b0a7
   2f514:			; <UNDEFINED> instruction: 0xf10dc00c
   2f518:			; <UNDEFINED> instruction: 0xf8df0a30
   2f51c:			; <UNDEFINED> instruction: 0xf8dc81a8
   2f520:			; <UNDEFINED> instruction: 0xf8cdc000
   2f524:			; <UNDEFINED> instruction: 0xf04fc094
   2f528:	ldrbmi	r0, [r4], r0, lsl #24
   2f52c:	andeq	lr, pc, ip, lsr #17
   2f530:	ldm	lr, {r3, r4, r5, r6, r7, sl, lr}
   2f534:			; <UNDEFINED> instruction: 0xf6420007
   2f538:	vsubw.s8	<illegal reg q8.5>, q0, d25
   2f53c:	movwls	r0, #37673	; 0x9329
   2f540:	stmia	ip!, {r4, r5, r8, r9, fp, ip, pc}
   2f544:	ldmib	r8, {r0, r1}^
   2f548:	movwls	r0, #24832	; 0x6100
   2f54c:			; <UNDEFINED> instruction: 0xf88c4633
   2f550:	andls	r2, sl, r0
   2f554:	eorne	pc, ip, sp, lsr #17
   2f558:	adds	fp, sp, r5, lsr #18
   2f55c:	ldrmi	r3, [lr], -r1, lsl #26
   2f560:	addhi	pc, pc, r0
   2f564:			; <UNDEFINED> instruction: 0xf813461e
   2f568:	bcs	3a174 <ftello64@plt+0x33228>
   2f56c:	stccs	0, cr13, [r0], {246}	; 0xf6
   2f570:			; <UNDEFINED> instruction: 0x463bd073
   2f574:	stccc	0, cr14, [r1], {2}
   2f578:	andle	r4, r4, pc, lsl r6
   2f57c:	movwcc	r4, #5663	; 0x161f
   2f580:	bcs	4d670 <ftello64@plt+0x46724>
   2f584:	stccs	0, cr13, [r0, #-988]	; 0xfffffc24
   2f588:	stfnep	f5, [r3], #-412	; 0xfffffe64
   2f58c:	movwcs	r9, #4869	; 0x1305
   2f590:	andls	r2, r4, #268435456	; 0x10000000
   2f594:	sfmcs	f1, 1, [r0], {7}
   2f598:			; <UNDEFINED> instruction: 0xf997d06d
   2f59c:	bcs	375a4 <ftello64@plt+0x30658>
   2f5a0:	strtmi	sp, [r3], r9, ror #22
   2f5a4:	andls	r2, r1, #0, 4
   2f5a8:			; <UNDEFINED> instruction: 0xf10d9203
   2f5ac:	bmi	11b1ae4 <ftello64@plt+0x11aab98>
   2f5b0:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2f5b4:	ldrbtmi	r2, [sl], #-291	; 0xfffffedd
   2f5b8:	andls	r4, r2, #72, 12	; 0x4800000
   2f5bc:	b	10ed520 <ftello64@plt+0x10e65d4>
   2f5c0:	bls	c0f34 <ftello64@plt+0xb9fe8>
   2f5c4:	strbmi	r2, [r0], -r3, lsr #2
   2f5c8:	b	f6d52c <ftello64@plt+0xf665e0>
   2f5cc:			; <UNDEFINED> instruction: 0xf7d74648
   2f5d0:	strmi	lr, [r3], r6, asr #16
   2f5d4:			; <UNDEFINED> instruction: 0xf7d74640
   2f5d8:	bls	a96e8 <ftello64@plt+0xa279c>
   2f5dc:	ldrmi	r9, [r3], #-2820	; 0xfffff4fc
   2f5e0:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   2f5e4:	ldrbmi	r4, [r8], #-1179	; 0xfffffb65
   2f5e8:			; <UNDEFINED> instruction: 0xf7d63020
   2f5ec:	strmi	lr, [r3], r8, ror #22
   2f5f0:			; <UNDEFINED> instruction: 0x4651b338
   2f5f4:	ldc	7, cr15, [sl, #-856]!	; 0xfffffca8
   2f5f8:			; <UNDEFINED> instruction: 0xf7d64649
   2f5fc:	bls	22aae4 <ftello64@plt+0x223b98>
   2f600:	tstlt	r2, r3, lsl #12
   2f604:	strtmi	r3, [sl], -r1, lsl #6
   2f608:			; <UNDEFINED> instruction: 0x46314618
   2f60c:	ldc	7, cr15, [lr], #856	; 0x358
   2f610:	strtmi	sl, [r8], #-2314	; 0xfffff6f6
   2f614:	stc	7, cr15, [sl, #-856]!	; 0xfffffca8
   2f618:			; <UNDEFINED> instruction: 0xf7d64641
   2f61c:	bls	12aac4 <ftello64@plt+0x123b78>
   2f620:	tstlt	r2, r3, lsl #12
   2f624:	ldrmi	r3, [r8], -r1, lsl #6
   2f628:			; <UNDEFINED> instruction: 0x46224639
   2f62c:	stc	7, cr15, [lr], #856	; 0x358
   2f630:	strtmi	sl, [r0], #-2313	; 0xfffff6f7
   2f634:	ldc	7, cr15, [sl, #-856]	; 0xfffffca8
   2f638:	tstlt	r3, r6, lsl #22
   2f63c:	andeq	lr, fp, r0, lsr #23
   2f640:	bmi	8c76a8 <ftello64@plt+0x8c075c>
   2f644:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   2f648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f64c:	subsmi	r9, sl, r5, lsr #22
   2f650:	ldrbmi	sp, [r8], -pc, lsr #2
   2f654:	pop	{r0, r1, r2, r5, ip, sp, pc}
   2f658:			; <UNDEFINED> instruction: 0xf9968ff0
   2f65c:	stmdbne	sl!, {ip, sp}
   2f660:	andls	r3, r5, #268435456	; 0x10000000
   2f664:	blle	57a26c <ftello64@plt+0x573320>
   2f668:	movwls	r2, #17152	; 0x4300
   2f66c:			; <UNDEFINED> instruction: 0x462b461a
   2f670:	sfmcs	f1, 1, [r0], {7}
   2f674:	andcs	sp, r1, #1073741860	; 0x40000024
   2f678:	bleq	ea290 <ftello64@plt+0xe3344>
   2f67c:	andls	r9, r3, #268435456	; 0x10000000
   2f680:	stccs	7, cr14, [r0], {147}	; 0x93
   2f684:	svcge	0x0075f47f
   2f688:	strtmi	r2, [r5], -r1, lsl #6
   2f68c:	movwls	r9, #17157	; 0x4305
   2f690:	ldrb	r9, [r0, r7, lsl #6]!
   2f694:	ldrb	r1, [fp, -fp, ror #24]!
   2f698:			; <UNDEFINED> instruction: 0xf47f2c00
   2f69c:	andcs	sl, r1, #424	; 0x1a8
   2f6a0:	ldrmi	r4, [r3], r5, lsr #12
   2f6a4:	andls	r4, r5, #19922944	; 0x1300000
   2f6a8:	andls	r9, r4, #268435456	; 0x10000000
   2f6ac:	andls	r9, r3, #1879048192	; 0x70000000
   2f6b0:			; <UNDEFINED> instruction: 0xf7d6e77b
   2f6b4:	svclt	0x0000ed0e
   2f6b8:	strdeq	fp, [r1], -r6
   2f6bc:	andeq	pc, r2, r0, lsr #8
   2f6c0:	andeq	r0, r0, r4, ror #12
   2f6c4:	andeq	fp, r1, r4, ror #9
   2f6c8:	andeq	r3, r1, r2, asr r4
   2f6cc:	andeq	pc, r2, r2, ror #5
   2f6d0:	svcmi	0x00f0e92d
   2f6d4:			; <UNDEFINED> instruction: 0x4693b095
   2f6d8:			; <UNDEFINED> instruction: 0x9c1e4a8b
   2f6dc:	blmi	fe30114c <ftello64@plt+0xfe2fa200>
   2f6e0:	sxtab16mi	r4, lr, sl, ror #8
   2f6e4:	ldrsbtls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2f6e8:			; <UNDEFINED> instruction: 0xf10d9403
   2f6ec:	stmdbls	r3, {r2, r3, r5, fp}
   2f6f0:	ldmpl	r3, {r1, r2, r3, r8, r9, sl, fp, sp, pc}^
   2f6f4:	stcge	13, cr10, [sl], {12}
   2f6f8:	stceq	0, cr15, [r0], {79}	; 0x4f
   2f6fc:	tstls	r3, #1769472	; 0x1b0000
   2f700:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f704:			; <UNDEFINED> instruction: 0xf8cb4606
   2f708:	strbmi	ip, [r3], -r0
   2f70c:	andgt	pc, r0, sl, asr #17
   2f710:			; <UNDEFINED> instruction: 0xf8c1463a
   2f714:	strtmi	ip, [r0], -r0
   2f718:	andgt	pc, r0, r9, asr #17
   2f71c:	strls	r4, [sl], -r9, lsr #12
   2f720:	strls	sl, [r0], -sp, lsl #28
   2f724:	eors	pc, r0, sp, asr #17
   2f728:			; <UNDEFINED> instruction: 0xcc0fe9cd
   2f72c:	eorsgt	pc, r8, sp, asr #17
   2f730:	blx	ded734 <ftello64@plt+0xde67e8>
   2f734:	bmi	1ddbc9c <ftello64@plt+0x1dd4d50>
   2f738:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   2f73c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f740:	subsmi	r9, sl, r3, lsl fp
   2f744:	sbcshi	pc, lr, r0, asr #32
   2f748:	pop	{r0, r2, r4, ip, sp, pc}
   2f74c:			; <UNDEFINED> instruction: 0x46438ff0
   2f750:			; <UNDEFINED> instruction: 0x4629463a
   2f754:	strls	r4, [r0], -r0, lsr #12
   2f758:	blx	8ed75c <ftello64@plt+0x8e6810>
   2f75c:	mvnle	r2, r0, lsl #16
   2f760:	tstlt	r9, #180224	; 0x2c000
   2f764:	bcs	2d5fa0 <ftello64@plt+0x2cf054>
   2f768:	stmdami	sl!, {r5, r8, ip, lr, pc}^
   2f76c:			; <UNDEFINED> instruction: 0xf7d64478
   2f770:	ldmiblt	r8, {r2, r5, r6, sl, fp, sp, lr, pc}^
   2f774:	ldrtmi	r4, [sl], -r3, asr #12
   2f778:	strtmi	r4, [r0], -r9, lsr #12
   2f77c:			; <UNDEFINED> instruction: 0xf7ff9600
   2f780:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   2f784:			; <UNDEFINED> instruction: 0x4643d1d7
   2f788:			; <UNDEFINED> instruction: 0x4629463a
   2f78c:	strls	r4, [r0], -r0, lsr #12
   2f790:	blx	1ed794 <ftello64@plt+0x1e6848>
   2f794:	bicle	r2, lr, r0, lsl #16
   2f798:			; <UNDEFINED> instruction: 0xb12a9a0b
   2f79c:	stmdbcs	r3, {r0, r2, r3, r8, fp, ip, pc}
   2f7a0:	ldmdavc	r1, {r1, r8, ip, lr, pc}
   2f7a4:	andle	r2, r3, r2, ror r9
   2f7a8:	strb	r2, [r4, r9, lsr #32]
   2f7ac:	strb	r2, [r2, r6]
   2f7b0:	svcne	0x0001f812
   2f7b4:	mvnsle	r2, r3, ror r9
   2f7b8:	bcs	188d908 <ftello64@plt+0x18869bc>
   2f7bc:	blls	3e3f94 <ftello64@plt+0x3dd048>
   2f7c0:			; <UNDEFINED> instruction: 0xf8cdaa12
   2f7c4:	andls	sl, r4, #32
   2f7c8:			; <UNDEFINED> instruction: 0x469aaa10
   2f7cc:			; <UNDEFINED> instruction: 0xf8cd9205
   2f7d0:	bge	493868 <ftello64@plt+0x48c91c>
   2f7d4:	blcs	1e9f10 <ftello64@plt+0x1e2fc4>
   2f7d8:	ldrtmi	r4, [sl], -r3, asr #12
   2f7dc:	strtmi	r4, [r0], -r9, lsr #12
   2f7e0:			; <UNDEFINED> instruction: 0xf7ff9600
   2f7e4:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   2f7e8:	stmdbls	lr, {r0, r2, r5, r7, r8, ip, lr, pc}
   2f7ec:	svclt	0x00b44551
   2f7f0:	movwcs	r2, #4864	; 0x1300
   2f7f4:	svclt	0x00082900
   2f7f8:	blcs	38400 <ftello64@plt+0x314b4>
   2f7fc:	blls	323988 <ftello64@plt+0x31ca3c>
   2f800:	cmnle	fp, r0, lsl #22
   2f804:	ldrtmi	r4, [sl], -r3, asr #12
   2f808:	strtmi	r4, [r0], -r9, lsr #12
   2f80c:			; <UNDEFINED> instruction: 0xf7ff9600
   2f810:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   2f814:	stmdbls	fp, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   2f818:	blls	39bc64 <ftello64@plt+0x394d18>
   2f81c:	andsle	r2, r6, r1, lsl #22
   2f820:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   2f824:	bls	3e7850 <ftello64@plt+0x3e0904>
   2f828:	svclt	0x00b4454a
   2f82c:	movwcs	r2, #4864	; 0x1300
   2f830:	svclt	0x00082a00
   2f834:	blcs	3843c <ftello64@plt+0x314f0>
   2f838:	strbmi	sp, [r3], -lr, asr #1
   2f83c:			; <UNDEFINED> instruction: 0x4629463a
   2f840:	strls	r4, [r0], -r0, lsr #12
   2f844:			; <UNDEFINED> instruction: 0xf9acf7ff
   2f848:	rscle	r2, ip, r0, lsl #16
   2f84c:	stmdavc	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2f850:	eorsle	r2, r2, r5, ror #22
   2f854:			; <UNDEFINED> instruction: 0xd1262b6e
   2f858:			; <UNDEFINED> instruction: 0xf10d9b0f
   2f85c:			; <UNDEFINED> instruction: 0xf8dd093c
   2f860:	blcs	5b8c8 <ftello64@plt+0x5497c>
   2f864:	strbmi	sp, [r3], -ip, asr #2
   2f868:			; <UNDEFINED> instruction: 0x4629463a
   2f86c:	strls	r4, [r0], -r0, lsr #12
   2f870:			; <UNDEFINED> instruction: 0xf996f7ff
   2f874:			; <UNDEFINED> instruction: 0xf47f2800
   2f878:	stmdals	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   2f87c:	sbcle	r2, pc, r0, lsl #16
   2f880:	cmplt	r9, sp, lsl #18
   2f884:	and	r4, r4, r3, lsl #12
   2f888:	ldrmi	r3, [r8], -r1, lsl #18
   2f88c:	tstls	sp, fp, lsl #6
   2f890:	ldrmi	fp, [r8], -r1, lsr #2
   2f894:	stmdavc	r2, {r0, r8, r9, ip, sp}
   2f898:	rscsle	r2, r5, r0, lsl #20
   2f89c:	andeq	pc, r0, r9, asr #17
   2f8a0:	andne	pc, r0, fp, asr #17
   2f8a4:			; <UNDEFINED> instruction: 0x4643e7bc
   2f8a8:			; <UNDEFINED> instruction: 0x4629463a
   2f8ac:	strls	r4, [r0], -r0, lsr #12
   2f8b0:			; <UNDEFINED> instruction: 0xf976f7ff
   2f8b4:	adcsle	r2, r3, r0, lsl #16
   2f8b8:	blls	4695b4 <ftello64@plt+0x462668>
   2f8bc:	stmdblt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f8c0:	blls	429804 <ftello64@plt+0x4228b8>
   2f8c4:	blt	22a040 <ftello64@plt+0x2230f4>
   2f8c8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   2f8cc:			; <UNDEFINED> instruction: 0xf43f2b00
   2f8d0:	bls	49b68c <ftello64@plt+0x494740>
   2f8d4:			; <UNDEFINED> instruction: 0xf43f2a00
   2f8d8:	ldmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   2f8dc:			; <UNDEFINED> instruction: 0xf43f2900
   2f8e0:	ldcls	15, cr10, [r2], {101}	; 0x65
   2f8e4:			; <UNDEFINED> instruction: 0xf43f2c00
   2f8e8:			; <UNDEFINED> instruction: 0xf8cbaf61
   2f8ec:	blls	fb8f4 <ftello64@plt+0xf49a8>
   2f8f0:	andcs	pc, r0, sl, asr #17
   2f8f4:			; <UNDEFINED> instruction: 0xf8c96019
   2f8f8:	ldr	r4, [ip, -r0]
   2f8fc:	ldr	r2, [sl, -r8, rrx]
   2f900:			; <UNDEFINED> instruction: 0xe718209d
   2f904:	bl	ff96d864 <ftello64@plt+0xff966918>
   2f908:	andeq	pc, r2, r8, asr #4
   2f90c:	andeq	r0, r0, r4, ror #12
   2f910:	andeq	pc, r2, lr, ror #3
   2f914:	andeq	r0, r1, r4, lsl #26
   2f918:	tstcs	r1, r2, lsr sl
   2f91c:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   2f920:	mvnsmi	lr, #737280	; 0xb4000
   2f924:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   2f928:	movwls	r6, #14363	; 0x381b
   2f92c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f930:	stmdb	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f934:	cmplt	r0, r4, lsl #12
   2f938:	tstcs	r0, pc, ror #12
   2f93c:			; <UNDEFINED> instruction: 0xf7d6463a
   2f940:	tstlt	r0, r6, lsr #24
   2f944:	stccs	13, cr9, [r5, #-0]
   2f948:	strcs	sp, [r0], -pc, lsl #18
   2f94c:			; <UNDEFINED> instruction: 0xf7d64620
   2f950:	bmi	9ea540 <ftello64@plt+0x9e35f4>
   2f954:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2f958:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f95c:	subsmi	r9, sl, r3, lsl #22
   2f960:			; <UNDEFINED> instruction: 0x4630d13e
   2f964:	pop	{r0, r2, ip, sp, pc}
   2f968:	mcrge	3, 0, r8, cr1, cr0, {7}
   2f96c:	strtmi	r4, [sl], -r1, lsl #12
   2f970:	ldrtmi	r2, [r0], -r6, lsl #6
   2f974:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2f978:	ldcl	7, cr15, [r2], #-856	; 0xfffffca8
   2f97c:	ldrmi	sl, [sp], #-2820	; 0xfffff4fc
   2f980:			; <UNDEFINED> instruction: 0xf8054630
   2f984:			; <UNDEFINED> instruction: 0xf7d68c0c
   2f988:	ldmdacs	r2, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   2f98c:	bicsle	r4, sp, r6, lsl #12
   2f990:			; <UNDEFINED> instruction: 0x46424917
   2f994:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2f998:	ldcl	7, cr15, [sl], {214}	; 0xd6
   2f99c:	bicslt	r4, r8, r0, lsl #13
   2f9a0:	stmib	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f9a4:	stccs	14, cr1, [r0, #-276]	; 0xfffffeec
   2f9a8:			; <UNDEFINED> instruction: 0xf8dfdd16
   2f9ac:	ldrbtmi	r9, [r9], #72	; 0x48
   2f9b0:	stccc	0, cr14, [r1, #-4]
   2f9b4:			; <UNDEFINED> instruction: 0x463ad010
   2f9b8:	strbmi	r4, [r0], -r9, lsr #12
   2f9bc:	bl	ff9ed91c <ftello64@plt+0xff9e69d0>
   2f9c0:	rscsle	r2, r6, r0, lsl #16
   2f9c4:	bcs	1961cc <ftello64@plt+0x18f280>
   2f9c8:			; <UNDEFINED> instruction: 0x4649d1f3
   2f9cc:	bl	d6d92c <ftello64@plt+0xd669e0>
   2f9d0:	mvnle	r2, r0, lsl #16
   2f9d4:	strtne	pc, [pc], -r0, asr #4
   2f9d8:			; <UNDEFINED> instruction: 0xf7d64640
   2f9dc:			; <UNDEFINED> instruction: 0xe7b5eab4
   2f9e0:	bl	1ded940 <ftello64@plt+0x1de69f4>
   2f9e4:	andeq	pc, r2, sl
   2f9e8:	andeq	r0, r0, r4, ror #12
   2f9ec:	ldrdeq	lr, [r2], -r2
   2f9f0:	andeq	fp, r1, r6, lsl #1
   2f9f4:	andeq	fp, r1, r6, ror r0
   2f9f8:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   2f9fc:	ldrlt	r4, [r0, #-1538]	; 0xfffff9fe
   2fa00:	cfldrsmi	mvf4, [r2], {252}	; 0xfc
   2fa04:	strmi	fp, [fp], -r2, lsl #1
   2fa08:	strbtmi	r2, [r8], -r0, lsl #2
   2fa0c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   2fa10:	strls	r6, [r1], #-2084	; 0xfffff7dc
   2fa14:	streq	pc, [r0], #-79	; 0xffffffb1
   2fa18:	b	ff16d978 <ftello64@plt+0xff166a2c>
   2fa1c:	ldmdblt	r0!, {sl, sp}
   2fa20:			; <UNDEFINED> instruction: 0xf7ff9800
   2fa24:			; <UNDEFINED> instruction: 0x4604ff79
   2fa28:			; <UNDEFINED> instruction: 0xf7d69800
   2fa2c:	bmi	26a464 <ftello64@plt+0x263518>
   2fa30:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2fa34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fa38:	subsmi	r9, sl, r1, lsl #22
   2fa3c:	strtmi	sp, [r0], -r2, lsl #2
   2fa40:	ldclt	0, cr11, [r0, #-8]
   2fa44:	bl	116d9a4 <ftello64@plt+0x1166a58>
   2fa48:	andeq	lr, r2, r8, lsr #30
   2fa4c:	andeq	r0, r0, r4, ror #12
   2fa50:	strdeq	lr, [r2], -r6
   2fa54:	mvnsmi	lr, sp, lsr #18
   2fa58:	strmi	r4, [ip], -r6, lsl #12
   2fa5c:	movwcs	fp, #265	; 0x109
   2fa60:	ldmdbmi	ip!, {r0, r1, r3, sp, lr}
   2fa64:	ldrtmi	r2, [r0], -r0, lsl #4
   2fa68:			; <UNDEFINED> instruction: 0xf7d64479
   2fa6c:			; <UNDEFINED> instruction: 0x4605ec72
   2fa70:	subsle	r2, r3, r0, lsl #16
   2fa74:	ldmib	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fa78:	strtmi	r4, [r8], -r7, lsl #12
   2fa7c:	b	18ed9dc <ftello64@plt+0x18e6a90>
   2fa80:	tstcs	r0, r8, lsr r6
   2fa84:	svc	0x0070f7d6
   2fa88:	ldrtmi	r4, [r8], -r5, lsl #12
   2fa8c:	b	16ed9ec <ftello64@plt+0x16e6aa0>
   2fa90:	subsle	r2, r1, r0, lsl #26
   2fa94:			; <UNDEFINED> instruction: 0xf7d64628
   2fa98:	cdpne	12, 4, cr14, cr3, cr0, {7}
   2fa9c:	blcs	5012c0 <ftello64@plt+0x4fa374>
   2faa0:	ldm	pc, {r0, r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2faa4:	subscs	pc, r2, #3
   2faa8:	eorcs	r2, r2, #536870914	; 0x20000002
   2faac:	eorcs	r2, r2, #536870914	; 0x20000002
   2fab0:	eorcs	r2, r2, #536870914	; 0x20000002
   2fab4:	beq	df8344 <ftello64@plt+0xdf13f8>
   2fab8:	andcs	r2, r0, #557056	; 0x88000
   2fabc:			; <UNDEFINED> instruction: 0x46114630
   2fac0:	bl	f6da20 <ftello64@plt+0xf66ad4>
   2fac4:	strmi	r2, [r6], -r0, lsl #2
   2fac8:	ldc2l	0, cr15, [r4], #-44	; 0xffffffd4
   2facc:			; <UNDEFINED> instruction: 0xf00b2100
   2fad0:	movtlt	pc, #36033	; 0x8cc1	; <UNPREDICTABLE>
   2fad4:	stmib	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fad8:	tstlt	r4, r6, lsl #12
   2fadc:	strtmi	r6, [r8], -r7, lsr #32
   2fae0:	b	fe7eda40 <ftello64@plt+0xfe7e6af4>
   2fae4:	pop	{r4, r5, r9, sl, lr}
   2fae8:			; <UNDEFINED> instruction: 0x460181f0
   2faec:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   2faf0:	cdp2	0, 7, cr15, cr0, cr3, {0}
   2faf4:	ldrb	r4, [r0, r6, lsl #12]!
   2faf8:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2fafc:			; <UNDEFINED> instruction: 0x463044f8
   2fb00:	bl	ffdeda60 <ftello64@plt+0xffde6b14>
   2fb04:	strmi	r4, [r2], -r1, asr #12
   2fb08:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2fb0c:	cdp2	0, 6, cr15, cr2, cr3, {0}
   2fb10:	strb	r4, [r2, r6, lsl #12]!
   2fb14:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   2fb18:	udf	#1096	; 0x448
   2fb1c:	pop	{r1, r4, fp, lr}
   2fb20:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   2fb24:	ldmiblt	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fb28:	ldmdami	r0, {r1, r2, r5, r6, r8, ip, sp, pc}
   2fb2c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2fb30:	cdp2	0, 5, cr15, cr0, cr3, {0}
   2fb34:	ldrb	r4, [r0, r6, lsl #12]
   2fb38:	pop	{r0, r2, r3, fp, lr}
   2fb3c:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   2fb40:	stmiblt	lr!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fb44:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   2fb48:			; <UNDEFINED> instruction: 0xf8dfe7c4
   2fb4c:	ldrbtmi	r8, [r8], #44	; 0x2c
   2fb50:	svclt	0x0000e7d5
   2fb54:	andeq	r0, r1, r8, lsl #20
   2fb58:	andeq	sl, r1, r6, ror pc
   2fb5c:	andeq	sl, r1, r0, lsr pc
   2fb60:	andeq	sl, r1, lr, lsr pc
   2fb64:	strdeq	r3, [r1], -r8
   2fb68:	andeq	sl, r1, lr, lsl #30
   2fb6c:	andeq	sl, r1, r2, lsr #30
   2fb70:	strdeq	sl, [r1], -lr
   2fb74:	andeq	sl, r1, r2, lsl pc
   2fb78:	andeq	r0, r1, lr, lsr #18
   2fb7c:	orrslt	r7, fp, #4390912	; 0x430000
   2fb80:	blcs	1ccdd90 <ftello64@plt+0x1cc6e44>
   2fb84:	movwcs	fp, #3860	; 0xf14
   2fb88:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2fb8c:	bcs	1e1c91c <ftello64@plt+0x1e159d0>
   2fb90:	svclt	0x000878c2
   2fb94:	orreq	pc, r0, #67	; 0x43
   2fb98:	bcs	1e5c868 <ftello64@plt+0x1e5591c>
   2fb9c:	svclt	0x00087902
   2fba0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   2fba4:	bcs	1cdc7b4 <ftello64@plt+0x1cd5868>
   2fba8:	svclt	0x00087942
   2fbac:	nopeq	{67}	; 0x43
   2fbb0:	bcs	1e1c300 <ftello64@plt+0x1e153b4>
   2fbb4:	svclt	0x00087982
   2fbb8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   2fbbc:	bcs	1e5c24c <ftello64@plt+0x1e55300>
   2fbc0:	svclt	0x000879c2
   2fbc4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   2fbc8:	bcs	1cdc198 <ftello64@plt+0x1cd524c>
   2fbcc:	svclt	0x00087a02
   2fbd0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   2fbd4:	bcs	1e1c0e4 <ftello64@plt+0x1e15198>
   2fbd8:	svclt	0x00087a42
   2fbdc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   2fbe0:	svclt	0x00082a78
   2fbe4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2fbe8:			; <UNDEFINED> instruction: 0x47704618
   2fbec:	svclt	0x00004770
   2fbf0:	andcs	r4, r4, r0, lsr #20
   2fbf4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   2fbf8:	addlt	fp, r9, r0, lsr r5
   2fbfc:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fc00:	movwls	r6, #30747	; 0x781b
   2fc04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fc08:			; <UNDEFINED> instruction: 0xf7d69101
   2fc0c:	stmdbls	r1, {r1, r4, r7, r9, fp, sp, lr, pc}
   2fc10:	andcs	fp, r0, #24, 2
   2fc14:	stmib	sp, {r8, r9, sp}^
   2fc18:	andcs	r2, r4, r4, lsl #6
   2fc1c:	movwcs	r2, #512	; 0x200
   2fc20:	movwcs	lr, #10701	; 0x29cd
   2fc24:	ldm	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fc28:			; <UNDEFINED> instruction: 0xf7d6b148
   2fc2c:	stmdavs	r3, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2fc30:	blcc	5c1448 <ftello64@plt+0x5ba4fc>
   2fc34:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
   2fc38:	andcs	fp, r1, r8, lsl #30
   2fc3c:	bmi	424070 <ftello64@plt+0x41d124>
   2fc40:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2fc44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fc48:	subsmi	r9, sl, r7, lsl #22
   2fc4c:	andlt	sp, r9, r1, lsl #2
   2fc50:			; <UNDEFINED> instruction: 0xf7d6bd30
   2fc54:	stmdbmi	sl, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
   2fc58:	andcs	r2, r0, r5, lsl #4
   2fc5c:			; <UNDEFINED> instruction: 0xf7d64479
   2fc60:	strmi	lr, [r5], -r0, lsr #20
   2fc64:			; <UNDEFINED> instruction: 0xf7d66820
   2fc68:	strmi	lr, [r1], -ip, lsl #24
   2fc6c:			; <UNDEFINED> instruction: 0xf7fd4628
   2fc70:	svclt	0x0000feb1
   2fc74:	andeq	lr, r2, r2, lsr sp
   2fc78:	andeq	r0, r0, r4, ror #12
   2fc7c:	andeq	lr, r2, r6, ror #25
   2fc80:	andeq	sl, r1, r4, lsr #28
   2fc84:	andcs	r4, r4, r2, lsl sl
   2fc88:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   2fc8c:	addlt	fp, r9, r0, lsl #10
   2fc90:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fc94:	movwls	r6, #30747	; 0x781b
   2fc98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fc9c:			; <UNDEFINED> instruction: 0xf7d69101
   2fca0:	ldmdblt	r8!, {r3, r6, r9, fp, sp, lr, pc}
   2fca4:	movwcs	lr, #18909	; 0x49dd
   2fca8:	stmdbls	r1, {r2, sp}
   2fcac:	movwcs	lr, #10701	; 0x29cd
   2fcb0:	ldm	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fcb4:	blmi	2024dc <ftello64@plt+0x1fb590>
   2fcb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fcbc:	blls	209d2c <ftello64@plt+0x202de0>
   2fcc0:	qaddle	r4, sl, r3
   2fcc4:	andlt	r2, r9, r1
   2fcc8:	blx	16de46 <ftello64@plt+0x166efa>
   2fccc:	b	6dc2c <ftello64@plt+0x66ce0>
   2fcd0:	muleq	r2, lr, ip
   2fcd4:	andeq	r0, r0, r4, ror #12
   2fcd8:	andeq	lr, r2, r0, ror ip
   2fcdc:	andcs	r4, r1, #2048	; 0x800
   2fce0:	andsvs	r4, sl, fp, ror r4
   2fce4:	svclt	0x00004770
   2fce8:	andeq	r0, r3, r8, lsr r0
   2fcec:			; <UNDEFINED> instruction: 0x4604b538
   2fcf0:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
   2fcf4:			; <UNDEFINED> instruction: 0xb12b686b
   2fcf8:	andcs	r4, r8, #7168	; 0x1c00
   2fcfc:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   2fd00:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
   2fd04:	stmdane	r8!, {r3, r8, sp}^
   2fd08:	svc	0x00b2f7d6
   2fd0c:	rsbvs	r2, fp, r1, lsl #6
   2fd10:	svclt	0x0000e7f2
   2fd14:	andeq	r0, r3, r6, lsr #32
   2fd18:	andeq	r0, r3, sl, lsl r0
   2fd1c:	tstcs	r4, sp, lsl #20
   2fd20:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2fd24:	addlt	fp, r3, r0, lsl #10
   2fd28:			; <UNDEFINED> instruction: 0x466858d3
   2fd2c:	movwls	r6, #6171	; 0x181b
   2fd30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fd34:	svc	0x009cf7d6
   2fd38:	blmi	202560 <ftello64@plt+0x1fb614>
   2fd3c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   2fd40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fd44:	subsmi	r9, sl, r1, lsl #22
   2fd48:	andlt	sp, r3, r2, lsl #2
   2fd4c:	blx	16deca <ftello64@plt+0x166f7e>
   2fd50:	ldmib	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fd54:	andeq	lr, r2, r6, lsl #24
   2fd58:	andeq	r0, r0, r4, ror #12
   2fd5c:	andeq	lr, r2, ip, ror #23
   2fd60:	ldmdblt	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd64:	blmi	7c25e0 <ftello64@plt+0x7bb694>
   2fd68:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2fd6c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   2fd70:	movwls	r6, #22555	; 0x581b
   2fd74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fd78:			; <UNDEFINED> instruction: 0xf64db320
   2fd7c:	vsubl.s8	q11, d20, d3
   2fd80:	vqsub.s8	d19, d4, d11
   2fd84:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
   2fd88:	blx	fe8b15ce <ftello64@plt+0xfe8aa682>
   2fd8c:	vst1.8	{d19-d22}, [pc], r0
   2fd90:	stfges	f7, [r3, #-488]	; 0xfffffe18
   2fd94:	ldceq	12, cr10, [r3], {1}
   2fd98:	blx	1d49a6 <ftello64@plt+0x1cda5a>
   2fd9c:	blx	709f2 <ftello64@plt+0x69aa6>
   2fda0:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
   2fda4:			; <UNDEFINED> instruction: 0xf7d6e008
   2fda8:	stmdavs	r3, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
   2fdac:	tstle	r9, r4, lsl #22
   2fdb0:	muleq	r3, r5, r8
   2fdb4:	andeq	lr, r3, r4, lsl #17
   2fdb8:	strtmi	r4, [r0], -r9, lsr #12
   2fdbc:	stmia	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fdc0:	blle	ffc39dc8 <ftello64@plt+0xffc32e7c>
   2fdc4:	blmi	1c25e8 <ftello64@plt+0x1bb69c>
   2fdc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fdcc:	blls	189e3c <ftello64@plt+0x182ef0>
   2fdd0:	qaddle	r4, sl, r1
   2fdd4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   2fdd8:	ldmdb	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fddc:	andeq	lr, r2, r0, asr #23
   2fde0:	andeq	r0, r0, r4, ror #12
   2fde4:	andeq	lr, r2, r0, ror #22
   2fde8:	svclt	0x00004770
   2fdec:	svclt	0x00004770
   2fdf0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   2fdf4:	blcs	49e68 <ftello64@plt+0x42f1c>
   2fdf8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2fdfc:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
   2fe00:			; <UNDEFINED> instruction: 0xd12a2b2d
   2fe04:	blcs	9cdf18 <ftello64@plt+0x9c6fcc>
   2fe08:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
   2fe0c:			; <UNDEFINED> instruction: 0xf1a33002
   2fe10:	stmdbcs	r9, {r4, r5, r8}
   2fe14:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
   2fe18:			; <UNDEFINED> instruction: 0xf8144604
   2fe1c:			; <UNDEFINED> instruction: 0xf1a33f01
   2fe20:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
   2fe24:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
   2fe28:	ldfltd	f3, [r0], #-136	; 0xffffff78
   2fe2c:	andcs	r4, sl, #26214400	; 0x1900000
   2fe30:	svclt	0x00c6f7d5
   2fe34:	andcs	r4, sl, #17825792	; 0x1100000
   2fe38:			; <UNDEFINED> instruction: 0xf7d5bc30
   2fe3c:			; <UNDEFINED> instruction: 0xf04fbfc1
   2fe40:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   2fe44:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
   2fe48:			; <UNDEFINED> instruction: 0x4619b11a
   2fe4c:			; <UNDEFINED> instruction: 0xf7d5220a
   2fe50:			; <UNDEFINED> instruction: 0x4611bfb7
   2fe54:			; <UNDEFINED> instruction: 0xf7d5220a
   2fe58:			; <UNDEFINED> instruction: 0xf04fbfb3
   2fe5c:			; <UNDEFINED> instruction: 0x477030ff
   2fe60:	andeq	pc, r2, r6, lsr #30
   2fe64:	ldmiblt	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fe68:	mvnsmi	lr, #737280	; 0xb4000
   2fe6c:	strmi	r2, [r4], -r1, lsl #2
   2fe70:			; <UNDEFINED> instruction: 0xf7d62000
   2fe74:	cdpmi	14, 4, cr14, cr14, cr6, {0}
   2fe78:	andcc	r4, r1, lr, ror r4
   2fe7c:	strcs	sp, [r0, -sl, rrx]
   2fe80:	strmi	r2, [r8], -r1, lsl #2
   2fe84:	ldcl	7, cr15, [ip, #856]!	; 0x358
   2fe88:	rsbsle	r3, r2, r1
   2fe8c:	tstcs	r1, r0, lsl #10
   2fe90:			; <UNDEFINED> instruction: 0xf7d62002
   2fe94:	strdcc	lr, [r1], -r6
   2fe98:	blmi	11e3f38 <ftello64@plt+0x11dcfec>
   2fe9c:	svclt	0x00182d02
   2fea0:			; <UNDEFINED> instruction: 0xf04f2f02
   2fea4:	svclt	0x000c0900
   2fea8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2feac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2feb0:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2feb4:	svccs	0x0001b19e
   2feb8:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
   2febc:			; <UNDEFINED> instruction: 0xf1b9d035
   2fec0:	eorsle	r0, ip, r1, lsl #30
   2fec4:	svceq	0x0000f1b8
   2fec8:	bmi	f23f00 <ftello64@plt+0xf1cfb4>
   2fecc:	ldrtmi	r4, [r0], -r3, lsr #12
   2fed0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   2fed4:	ldcl	7, cr15, [ip, #-856]	; 0xfffffca8
   2fed8:			; <UNDEFINED> instruction: 0xf7d62003
   2fedc:			; <UNDEFINED> instruction: 0xf1b8eb70
   2fee0:	mvnsle	r0, r0, lsl #30
   2fee4:	mvnshi	lr, #12386304	; 0xbd0000
   2fee8:	ldcl	7, cr15, [r8], #-856	; 0xfffffca8
   2feec:	blcs	289f00 <ftello64@plt+0x282fb4>
   2fef0:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   2fef4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2fef8:	b	1fede58 <ftello64@plt+0x1fe6f0c>
   2fefc:	suble	r2, r7, r2, lsl #16
   2ff00:	mvnle	r2, r0, lsl #26
   2ff04:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   2ff08:	mcrcs	8, 0, r6, cr0, cr14, {0}
   2ff0c:	svccs	0x0001d0e4
   2ff10:	ssatmi	sp, #25, fp, asr #3
   2ff14:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ff18:	strtmi	r4, [r3], -sl, lsr #20
   2ff1c:	ldrtmi	r2, [r0], -r1, lsl #2
   2ff20:			; <UNDEFINED> instruction: 0xf7d6447a
   2ff24:	stccs	13, cr14, [r1, #-216]	; 0xffffff28
   2ff28:	bmi	a24654 <ftello64@plt+0xa1d708>
   2ff2c:	strtmi	r4, [r3], -r9, lsr #12
   2ff30:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2ff34:	stc	7, cr15, [ip, #-856]!	; 0xfffffca8
   2ff38:	svceq	0x0001f1b9
   2ff3c:	bmi	92464c <ftello64@plt+0x91d700>
   2ff40:	strtmi	r4, [r3], -r9, asr #12
   2ff44:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2ff48:	stc	7, cr15, [r2, #-856]!	; 0xfffffca8
   2ff4c:	svceq	0x0000f1b8
   2ff50:			; <UNDEFINED> instruction: 0xe7c7d1bb
   2ff54:	mcrr	7, 13, pc, r2, cr6	; <UNPREDICTABLE>
   2ff58:	blcs	289f6c <ftello64@plt+0x283020>
   2ff5c:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   2ff60:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   2ff64:	b	126dec4 <ftello64@plt+0x1266f78>
   2ff68:	svclt	0x000c2800
   2ff6c:	strcs	r2, [r2, -r1, lsl #14]
   2ff70:			; <UNDEFINED> instruction: 0xf7d6e786
   2ff74:	stmdavs	r3, {r2, r4, r5, sl, fp, sp, lr, pc}
   2ff78:	orrle	r2, r7, r9, lsl #22
   2ff7c:	tstcs	r1, r5, lsl r8
   2ff80:			; <UNDEFINED> instruction: 0xf7d64478
   2ff84:	stmdacs	r1, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   2ff88:	svclt	0x00184605
   2ff8c:	ldrb	r2, [lr, -r2, lsl #10]!
   2ff90:	svclt	0x00182d02
   2ff94:	svclt	0x000c2f02
   2ff98:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ff9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ffa0:	orrsle	r2, ip, r0, lsl #26
   2ffa4:			; <UNDEFINED> instruction: 0xf04f4b06
   2ffa8:	ldmpl	r3!, {r0, r8, fp}^
   2ffac:	usada8	r1, lr, r8, r6
   2ffb0:			; <UNDEFINED> instruction: 0x0002eab0
   2ffb4:	andeq	r0, r0, r4, ror r6
   2ffb8:	andeq	sl, r1, r2, asr ip
   2ffbc:	andeq	sl, r1, sl, lsr #23
   2ffc0:	andeq	r0, r0, r0, lsr #13
   2ffc4:	andeq	sl, r1, ip, lsl #23
   2ffc8:	andeq	sl, r1, r2, lsr #23
   2ffcc:			; <UNDEFINED> instruction: 0x0001abb6
   2ffd0:	andeq	sl, r1, lr, lsr fp
   2ffd4:	andeq	sl, r1, r0, lsr #22
   2ffd8:	ldrbmi	fp, [r0, -r0, lsl #2]!
   2ffdc:	strmi	r4, [r2], -r3, lsl #18
   2ffe0:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
   2ffe4:			; <UNDEFINED> instruction: 0xf7fd4478
   2ffe8:	svclt	0x0000bc87
   2ffec:	andeq	sl, r1, r2, lsl #23
   2fff0:	andeq	sl, r1, r4, lsr #23
   2fff4:	mcrlt	7, 1, pc, cr8, cr6, {6}	; <UNPREDICTABLE>
   2fff8:			; <UNDEFINED> instruction: 0x4606b5f8
   2fffc:	strmi	r4, [pc], -r8, lsr #26
   30000:	bcs	411fc <ftello64@plt+0x3a2b0>
   30004:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
   30008:	bllt	1b01860 <ftello64@plt+0x1afa914>
   3000c:			; <UNDEFINED> instruction: 0x46304639
   30010:	b	fea6df70 <ftello64@plt+0xfea67024>
   30014:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
   30018:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3001c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
   30020:			; <UNDEFINED> instruction: 0xf7d6681d
   30024:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   30028:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   3002c:			; <UNDEFINED> instruction: 0xf005062d
   30030:	addlt	r4, r0, #1065353216	; 0x3f800000
   30034:	orrlt	r4, r3, #335544320	; 0x14000000
   30038:	rscle	r2, ip, r0, lsl #26
   3003c:	stc2l	0, cr15, [lr, #-28]!	; 0xffffffe4
   30040:	eorvs	r2, r3, r0, lsl #6
   30044:	andcs	r4, r5, #24, 18	; 0x60000
   30048:	ldrbtmi	r2, [r9], #-0
   3004c:	stmda	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30050:	strtmi	r4, [r8], -r4, lsl #12
   30054:	ldc	7, cr15, [ip, #856]!	; 0x358
   30058:			; <UNDEFINED> instruction: 0x4631463a
   3005c:	strtmi	r4, [r0], -r3, lsl #12
   30060:	ldc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
   30064:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   30068:	stc2	0, cr15, [r2, #-28]!	; 0xffffffe4
   3006c:			; <UNDEFINED> instruction: 0x46304639
   30070:	b	1e6dfd0 <ftello64@plt+0x1e67084>
   30074:	sbcle	r2, lr, r0, lsl #16
   30078:			; <UNDEFINED> instruction: 0xf7d6e7d0
   3007c:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   30080:	blmi	2643ac <ftello64@plt+0x25d460>
   30084:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   30088:	bl	e6dfe8 <ftello64@plt+0xe6709c>
   3008c:	sbcle	r2, r2, r0, lsl #16
   30090:	addlt	r0, r0, #47185920	; 0x2d00000
   30094:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   30098:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
   3009c:	sbfx	sp, r2, #3, #27
   300a0:	andeq	lr, r2, r8, lsr #18
   300a4:			; <UNDEFINED> instruction: 0x000006b8
   300a8:	andeq	sl, r1, lr, asr fp
   300ac:			; <UNDEFINED> instruction: 0x4604b510
   300b0:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   300b4:	strmi	fp, [r8], -r3, asr #2
   300b8:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   300bc:	strtmi	r4, [r0], -r1, lsl #12
   300c0:			; <UNDEFINED> instruction: 0x4010e8bd
   300c4:	bllt	fec6e024 <ftello64@plt+0xfec670d8>
   300c8:	ldrmi	r4, [r9], -r0, lsr #12
   300cc:			; <UNDEFINED> instruction: 0x4010e8bd
   300d0:	bllt	feaee030 <ftello64@plt+0xfeae70e4>
   300d4:	stmdalt	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   300d8:			; <UNDEFINED> instruction: 0x4604b510
   300dc:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   300e0:	strmi	fp, [r8], -r3, asr #2
   300e4:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   300e8:	strtmi	r4, [r0], -r1, lsl #12
   300ec:			; <UNDEFINED> instruction: 0x4010e8bd
   300f0:	mcrlt	7, 3, pc, cr4, cr6, {6}	; <UNPREDICTABLE>
   300f4:	ldrmi	r4, [r9], -r0, lsr #12
   300f8:			; <UNDEFINED> instruction: 0x4010e8bd
   300fc:	mrclt	7, 2, APSR_nzcv, cr14, cr6, {6}
   30100:	blmi	1742a74 <ftello64@plt+0x173bb28>
   30104:	push	{r1, r3, r4, r5, r6, sl, lr}
   30108:	strdlt	r4, [r7], r0
   3010c:	pkhtbmi	r5, r1, r3, asr #17
   30110:	movwls	r6, #22555	; 0x581b
   30114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30118:	b	fe86e078 <ftello64@plt+0xfe86712c>
   3011c:	vadd.i8	d18, d0, d5
   30120:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
   30124:	bl	28267c <ftello64@plt+0x27b730>
   30128:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
   3012c:			; <UNDEFINED> instruction: 0xf7d54628
   30130:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
   30134:	addshi	pc, r3, r0, asr #32
   30138:	bl	146e098 <ftello64@plt+0x146714c>
   3013c:			; <UNDEFINED> instruction: 0xf8df4e4f
   30140:	tstcs	r8, r0, asr #2
   30144:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   30148:	ldrbtmi	r4, [fp], #1150	; 0x47e
   3014c:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
   30150:	bl	381b60 <ftello64@plt+0x37ac14>
   30154:			; <UNDEFINED> instruction: 0xf8da0001
   30158:	movwls	r3, #4096	; 0x1000
   3015c:	stc	7, cr15, [r8, #856]	; 0x358
   30160:	svcls	0x00039c02
   30164:			; <UNDEFINED> instruction: 0xf8dae010
   30168:	ldmdacs	r1, {}	; <UNPREDICTABLE>
   3016c:	blls	e4764 <ftello64@plt+0xdd818>
   30170:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
   30174:	strcs	r9, [r0, -r3, lsl #20]
   30178:	strls	r1, [r2], #-2276	; 0xfffff71c
   3017c:	streq	lr, [r7, -r2, asr #22]
   30180:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   30184:	rsble	r9, fp, r3, lsl #14
   30188:	ldrtmi	r4, [r9], -r0, lsr #12
   3018c:	movwcs	r2, #574	; 0x23e
   30190:	blx	4ec1d2 <ftello64@plt+0x4e5286>
   30194:	ldrtmi	r4, [r9], -r0, lsr #12
   30198:			; <UNDEFINED> instruction: 0xf8162300
   3019c:	eorscs	ip, lr, #2
   301a0:	andgt	pc, r0, r5, lsl #17
   301a4:	blx	26c1e6 <ftello64@plt+0x26529a>
   301a8:	movwcs	r2, #574	; 0x23e
   301ac:	strmi	r4, [ip], -r7, lsl #12
   301b0:	blx	ec1f2 <ftello64@plt+0xe52a6>
   301b4:			; <UNDEFINED> instruction: 0x46214638
   301b8:			; <UNDEFINED> instruction: 0xf8162300
   301bc:	eorscs	ip, lr, #2
   301c0:	andgt	pc, r1, r5, lsl #17
   301c4:	blx	ffe6c204 <ftello64@plt+0xffe652b8>
   301c8:	movwcs	r2, #574	; 0x23e
   301cc:	strmi	r4, [ip], -r7, lsl #12
   301d0:	blx	ffcec210 <ftello64@plt+0xffce52c4>
   301d4:			; <UNDEFINED> instruction: 0x46214638
   301d8:			; <UNDEFINED> instruction: 0xf8162300
   301dc:	eorscs	ip, lr, #2
   301e0:	andgt	pc, r2, r5, lsl #17
   301e4:	blx	ffa6c224 <ftello64@plt+0xffa652d8>
   301e8:	movwcs	r2, #574	; 0x23e
   301ec:	strmi	r4, [ip], -r7, lsl #12
   301f0:	blx	ff8ec230 <ftello64@plt+0xff8e52e4>
   301f4:			; <UNDEFINED> instruction: 0x46214638
   301f8:			; <UNDEFINED> instruction: 0xf8162300
   301fc:	eorscs	ip, lr, #2
   30200:	andgt	pc, r3, r5, lsl #17
   30204:	blx	ff66c244 <ftello64@plt+0xff6652f8>
   30208:	movwcs	r2, #574	; 0x23e
   3020c:	strmi	r4, [ip], -r7, lsl #12
   30210:	blx	ff4ec250 <ftello64@plt+0xff4e5304>
   30214:	ldrtmi	r2, [r8], -r0, lsl #6
   30218:			; <UNDEFINED> instruction: 0xf8164621
   3021c:	eorscs	ip, lr, #2
   30220:	andgt	pc, r4, r5, lsl #17
   30224:	blx	ff26c264 <ftello64@plt+0xff265318>
   30228:	movwcs	r2, #574	; 0x23e
   3022c:	blx	ff16c26c <ftello64@plt+0xff165320>
   30230:			; <UNDEFINED> instruction: 0x46484659
   30234:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
   30238:			; <UNDEFINED> instruction: 0xff38f7ff
   3023c:	orrsle	r2, r2, r0, lsl #16
   30240:			; <UNDEFINED> instruction: 0xf7d69801
   30244:	strbmi	lr, [r8], -r8, lsr #25
   30248:	blmi	2c2a88 <ftello64@plt+0x2bbb3c>
   3024c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30250:	blls	18a2c0 <ftello64@plt+0x183374>
   30254:	qaddle	r4, sl, r9
   30258:	pop	{r0, r1, r2, ip, sp, pc}
   3025c:			; <UNDEFINED> instruction: 0x20168ff0
   30260:	ldc	7, cr15, [r8], {214}	; 0xd6
   30264:	strb	r2, [pc, r0]!
   30268:	strb	r2, [sp, r0]!
   3026c:	svc	0x0030f7d5
   30270:	andeq	lr, r2, r4, lsr #16
   30274:	andeq	r0, r0, r4, ror #12
   30278:	andeq	sl, r1, r2, lsr #21
   3027c:	muleq	r1, r0, fp
   30280:	andeq	r0, r1, lr, lsr #7
   30284:	ldrdeq	lr, [r2], -ip
   30288:	blt	aee1e8 <ftello64@plt+0xae729c>
   3028c:	stcllt	7, cr15, [r2, #856]	; 0x358
   30290:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
   30294:			; <UNDEFINED> instruction: 0xf7d5e006
   30298:			; <UNDEFINED> instruction: 0xf7d6eec4
   3029c:	stmdavs	r3, {r5, r7, r9, fp, sp, lr, pc}
   302a0:	tstle	lr, r2, lsr #22
   302a4:			; <UNDEFINED> instruction: 0xf7d51c68
   302a8:	strtmi	lr, [r9], -sl, lsl #26
   302ac:	cmplt	r0, r4, lsl #12
   302b0:	ldmdb	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   302b4:	strmi	r0, [r3], -sp, rrx
   302b8:			; <UNDEFINED> instruction: 0x4620429c
   302bc:	ldrmi	sp, [r8], -fp, ror #3
   302c0:	movwcs	fp, #3384	; 0xd38
   302c4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   302c8:			; <UNDEFINED> instruction: 0xf04fb5f8
   302cc:	svcmi	0x001f33ff
   302d0:	ldrbtmi	r6, [pc], #-3	; 302d8 <ftello64@plt+0x2938c>
   302d4:			; <UNDEFINED> instruction: 0x4605b191
   302d8:			; <UNDEFINED> instruction: 0xf7d6460c
   302dc:	mcrrne	9, 12, lr, r3, cr6	; <UNPREDICTABLE>
   302e0:	eorle	r4, r5, r6, lsl #12
   302e4:	vst1.8	{d20-d22}, [pc :128], r1
   302e8:			; <UNDEFINED> instruction: 0xf7d66280
   302ec:	andcc	lr, r1, ip, ror #20
   302f0:	eorvs	fp, lr, ip, lsl pc
   302f4:	andle	r2, fp, r0, lsl #8
   302f8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   302fc:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
   30300:			; <UNDEFINED> instruction: 0x0624681c
   30304:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   30308:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   3030c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   30310:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   30314:			; <UNDEFINED> instruction: 0xf7d6681d
   30318:			; <UNDEFINED> instruction: 0x4604e9f2
   3031c:	strteq	fp, [sp], -r0, lsr #2
   30320:			; <UNDEFINED> instruction: 0xf005b284
   30324:	movwmi	r4, #16638	; 0x40fe
   30328:			; <UNDEFINED> instruction: 0xf7d64630
   3032c:	strb	lr, [r3, r8, lsr #27]!
   30330:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   30334:			; <UNDEFINED> instruction: 0xf7d6681d
   30338:	strmi	lr, [r4], -r2, ror #19
   3033c:	sbcsle	r2, fp, r0, lsl #16
   30340:	addlt	r0, r4, #47185920	; 0x2d00000
   30344:	rscsmi	pc, lr, r5
   30348:	ldrb	r4, [r5, r4, lsl #6]
   3034c:	andeq	lr, r2, r6, asr r6
   30350:			; <UNDEFINED> instruction: 0x000006b8
   30354:			; <UNDEFINED> instruction: 0xf04fb5f8
   30358:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
   3035c:	andvs	r4, r3, r6, lsl #12
   30360:	tstlt	r1, #124, 8	; 0x7c000000
   30364:			; <UNDEFINED> instruction: 0xf7d64608
   30368:			; <UNDEFINED> instruction: 0x4605ed9e
   3036c:	suble	r2, r8, r0, lsl #16
   30370:	ldmdb	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30374:	strmi	r1, [r7], -r3, asr #24
   30378:			; <UNDEFINED> instruction: 0x212fd035
   3037c:			; <UNDEFINED> instruction: 0xf7d64628
   30380:	ldrdlt	lr, [r8, -r0]
   30384:	andvc	r2, r3, r0, lsl #6
   30388:	sbcvs	pc, r0, #1325400064	; 0x4f000000
   3038c:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   30390:	ldrtmi	r4, [r8], -r0, lsl #4
   30394:	b	5ee2f4 <ftello64@plt+0x5e73a8>
   30398:	andsle	r3, r0, r1
   3039c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   303a0:	mrc	7, 1, APSR_nzcv, cr14, cr5, {6}
   303a4:			; <UNDEFINED> instruction: 0x46206037
   303a8:	blmi	7dfb90 <ftello64@plt+0x7d8c44>
   303ac:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   303b0:			; <UNDEFINED> instruction: 0xf0040624
   303b4:			; <UNDEFINED> instruction: 0xf04444fe
   303b8:			; <UNDEFINED> instruction: 0x46200437
   303bc:	blmi	69fba4 <ftello64@plt+0x698c58>
   303c0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   303c4:	ldmib	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   303c8:			; <UNDEFINED> instruction: 0xb1204604
   303cc:	addlt	r0, r4, #56623104	; 0x3600000
   303d0:	rscsmi	pc, lr, r6
   303d4:	ldrtmi	r4, [r8], -r4, lsl #6
   303d8:	ldcl	7, cr15, [r0, #-856]	; 0xfffffca8
   303dc:			; <UNDEFINED> instruction: 0xf7d54628
   303e0:	strtmi	lr, [r0], -r0, lsr #28
   303e4:	blmi	41fbcc <ftello64@plt+0x418c80>
   303e8:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   303ec:	stmib	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   303f0:	stmdacs	r0, {r2, r9, sl, lr}
   303f4:			; <UNDEFINED> instruction: 0x0636d0f2
   303f8:			; <UNDEFINED> instruction: 0xf006b284
   303fc:	movwmi	r4, #16638	; 0x40fe
   30400:	blmi	26a3b8 <ftello64@plt+0x26346c>
   30404:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   30408:	ldmdb	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3040c:	stmdacs	r0, {r2, r9, sl, lr}
   30410:	strteq	sp, [fp], -r9, asr #1
   30414:			; <UNDEFINED> instruction: 0xf003b284
   30418:	tstmi	ip, #-134217725	; 0xf8000003
   3041c:	svclt	0x0000e7c3
   30420:	andeq	lr, r2, r8, asr #11
   30424:			; <UNDEFINED> instruction: 0x000006b8
   30428:	ldrbmi	r2, [r0, -r0]!
   3042c:	mvnsmi	lr, sp, lsr #18
   30430:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
   30434:	blmi	f1a840 <ftello64@plt+0xf138f4>
   30438:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   3043c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
   30440:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
   30444:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   30448:			; <UNDEFINED> instruction: 0xf04f931d
   3044c:	strls	r0, [r0, #-768]	; 0xfffffd00
   30450:	bl	ff8ee3b0 <ftello64@plt+0xff8e7464>
   30454:			; <UNDEFINED> instruction: 0xf8bdbb80
   30458:	strmi	r3, [r4], -r4
   3045c:	tstle	sp, r1, lsl #22
   30460:	blcs	d7068 <ftello64@plt+0xd011c>
   30464:	blcs	1be68f0 <ftello64@plt+0x1bdf9a4>
   30468:	mrcne	8, 2, sp, cr8, cr11, {1}
   3046c:			; <UNDEFINED> instruction: 0xf7d51e9d
   30470:	strmi	lr, [r6], -r6, lsr #24
   30474:	eorsle	r2, lr, r0, lsl #16
   30478:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
   3047c:			; <UNDEFINED> instruction: 0xf7d5462a
   30480:	ldrbpl	lr, [r4, #-3462]!	; 0xfffff27a
   30484:	blmi	a02d30 <ftello64@plt+0x9fbde4>
   30488:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3048c:	blls	78a4fc <ftello64@plt+0x7835b0>
   30490:	qsuble	r4, sl, lr
   30494:	andslt	r4, lr, r0, lsr r6
   30498:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3049c:	strbmi	r4, [r1], -r4, lsr #16
   304a0:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   304a4:	blx	16ee4a0 <ftello64@plt+0x16e7554>
   304a8:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   304ac:	strtmi	r4, [r6], -r1, asr #12
   304b0:			; <UNDEFINED> instruction: 0xf7fd4478
   304b4:	ubfx	pc, r3, #20, #6
   304b8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   304bc:			; <UNDEFINED> instruction: 0xf7d6681c
   304c0:			; <UNDEFINED> instruction: 0xb120e91e
   304c4:	addlt	r0, r0, #36, 12	; 0x2400000
   304c8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   304cc:			; <UNDEFINED> instruction: 0xf7d64320
   304d0:	strbmi	lr, [r1], -r0, lsl #23
   304d4:	strmi	r2, [r2], -r0, lsl #12
   304d8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   304dc:	blx	fee4d8 <ftello64@plt+0xfe758c>
   304e0:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   304e4:	strbmi	r4, [r1], -sl, lsr #12
   304e8:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   304ec:	blx	dee4e8 <ftello64@plt+0xde759c>
   304f0:			; <UNDEFINED> instruction: 0xf7d5e7c8
   304f4:	blmi	46bcb4 <ftello64@plt+0x464d68>
   304f8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   304fc:	ldm	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30500:	strteq	fp, [r4], -r0, lsr #2
   30504:			; <UNDEFINED> instruction: 0xf004b280
   30508:			; <UNDEFINED> instruction: 0x432044fe
   3050c:	bl	186e46c <ftello64@plt+0x1867520>
   30510:	strmi	r4, [r2], -r1, asr #12
   30514:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   30518:	blx	86e514 <ftello64@plt+0x8675c8>
   3051c:	svclt	0x0000e7b2
   30520:	andeq	lr, r2, lr, ror #9
   30524:	andeq	r0, r0, r4, ror #12
   30528:	andeq	lr, r2, r4, ror #9
   3052c:	andeq	lr, r2, r0, lsr #9
   30530:	andeq	sl, r1, r2, asr r7
   30534:	andeq	sl, r1, r4, ror r7
   30538:			; <UNDEFINED> instruction: 0x000006b8
   3053c:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   30540:	andeq	sl, r1, sl, ror #14
   30544:	andeq	sl, r1, lr, lsl #15
   30548:			; <UNDEFINED> instruction: 0xf7d5b508
   3054c:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
   30550:			; <UNDEFINED> instruction: 0x2000bfb8
   30554:			; <UNDEFINED> instruction: 0xf7d6db02
   30558:	mulcs	r1, r2, ip
   3055c:	svclt	0x0000bd08
   30560:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30564:	svclt	0x00004770
   30568:			; <UNDEFINED> instruction: 0x0001a7b6
   3056c:	tstcs	r0, r8, lsr r5
   30570:	blx	ff0ee55e <ftello64@plt+0xff0e7612>
   30574:	strmi	r2, [r4], -r0, lsl #2
   30578:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   3057c:	blx	fef6e56a <ftello64@plt+0xfef6761e>
   30580:	strtmi	r4, [r0], -r5, lsl #12
   30584:			; <UNDEFINED> instruction: 0xf7f94629
   30588:	strmi	pc, [r3], -fp, lsl #24
   3058c:	ldrmi	r4, [sp], -r8, lsr #12
   30590:	stcl	7, cr15, [r6, #-852]	; 0xfffffcac
   30594:			; <UNDEFINED> instruction: 0xf7d54620
   30598:	blx	fedabab0 <ftello64@plt+0xfeda4b64>
   3059c:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   305a0:	svclt	0x0000bd38
   305a4:	andeq	sl, r1, sl, lsr #15
   305a8:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
   305ac:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   305b0:	teqlt	r4, r0, lsl r9
   305b4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   305b8:			; <UNDEFINED> instruction: 0xf7d54620
   305bc:	movwcs	lr, #3378	; 0xd32
   305c0:			; <UNDEFINED> instruction: 0xf7ff602b
   305c4:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   305c8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   305cc:			; <UNDEFINED> instruction: 0xf7f94605
   305d0:			; <UNDEFINED> instruction: 0x2100fdbf
   305d4:			; <UNDEFINED> instruction: 0xf7d64604
   305d8:			; <UNDEFINED> instruction: 0xb198e9f0
   305dc:	strtmi	r4, [r8], -pc, lsl #28
   305e0:	andcs	r4, r0, #245760	; 0x3c000
   305e4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   305e8:			; <UNDEFINED> instruction: 0xf7f96034
   305ec:			; <UNDEFINED> instruction: 0x2100fdb1
   305f0:			; <UNDEFINED> instruction: 0xf7d64604
   305f4:			; <UNDEFINED> instruction: 0xb128e9e2
   305f8:			; <UNDEFINED> instruction: 0xf7d54620
   305fc:	ldmdavs	r4!, {r1, r4, r8, sl, fp, sp, lr, pc}
   30600:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   30604:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
   30608:			; <UNDEFINED> instruction: 0xf7d56828
   3060c:	eorvs	lr, ip, sl, lsl #26
   30610:	svclt	0x0000e7d0
   30614:	andeq	pc, r2, ip, ror r7	; <UNPREDICTABLE>
   30618:	andeq	sl, r1, r6, ror #14
   3061c:	andeq	pc, r2, r4, asr #14
   30620:	andeq	sl, r1, r6, asr r7
   30624:	andeq	pc, r2, r2, lsr #14
   30628:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   3062c:	strmi	fp, [r5], -ip, asr #2
   30630:	ldmda	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30634:			; <UNDEFINED> instruction: 0xf8104428
   30638:	blcs	bff644 <ftello64@plt+0xbf86f8>
   3063c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   30640:	strtmi	sp, [r0], -r1
   30644:			; <UNDEFINED> instruction: 0x4628bd38
   30648:	stmib	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3064c:			; <UNDEFINED> instruction: 0xf7d64604
   30650:	cdpne	8, 4, cr14, cr3, cr6, {0}
   30654:	addsmi	r4, ip, #587202560	; 0x23000000
   30658:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
   3065c:	stfnee	f2, [r0], #-0
   30660:	addmi	lr, r3, #2
   30664:	rscle	r7, ip, r9, lsl r0
   30668:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   3066c:	rscsle	r2, r8, pc, lsr #20
   30670:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   30674:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30678:	svclt	0x00004770
   3067c:	andeq	sl, r1, lr, lsr #13
   30680:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
   30684:			; <UNDEFINED> instruction: 0xf7d54478
   30688:	lsrslt	lr, lr	; <illegal shifter operand>
   3068c:	strmi	r7, [r4], -r3, lsl #16
   30690:			; <UNDEFINED> instruction: 0x4c0db91b
   30694:			; <UNDEFINED> instruction: 0x4620447c
   30698:			; <UNDEFINED> instruction: 0xf7ffbd10
   3069c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   306a0:			; <UNDEFINED> instruction: 0x4604bf18
   306a4:			; <UNDEFINED> instruction: 0xf7ff4620
   306a8:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   306ac:	blmi	224e80 <ftello64@plt+0x21df34>
   306b0:	strtmi	r2, [r0], -r1, lsl #4
   306b4:	tstvc	sl, fp, ror r4
   306b8:	stcmi	13, cr11, [r5], {16}
   306bc:			; <UNDEFINED> instruction: 0x4620447c
   306c0:	svclt	0x0000bd10
   306c4:	andeq	sl, r1, r8, asr #13
   306c8:	muleq	r1, r0, r6
   306cc:	andeq	pc, r2, r4, ror r6	; <UNPREDICTABLE>
   306d0:	andeq	sl, r1, r8, ror #12
   306d4:	tstlt	r0, r0, ror r5
   306d8:	strmi	r7, [r4], -r3, lsl #16
   306dc:			; <UNDEFINED> instruction: 0xf7ffb99b
   306e0:	strcs	pc, [r0, #-4047]	; 0xfffff031
   306e4:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
   306e8:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   306ec:	ldc	7, cr15, [r8], {213}	; 0xd5
   306f0:	tstcs	r0, r0, lsr #12
   306f4:	blx	6e6e2 <ftello64@plt+0x67796>
   306f8:	strtmi	r4, [r8], -r3, lsl #12
   306fc:	pop	{r0, r1, r4, r5, r7, sp, lr}
   30700:			; <UNDEFINED> instruction: 0xf7d54070
   30704:			; <UNDEFINED> instruction: 0xf7ffbc8b
   30708:	cdpne	15, 0, cr15, cr5, cr15, {4}
   3070c:	qadd16mi	fp, ip, r8
   30710:			; <UNDEFINED> instruction: 0xf7ff4620
   30714:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   30718:	blmi	124eb4 <ftello64@plt+0x11df68>
   3071c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   30720:			; <UNDEFINED> instruction: 0xe7e0711a
   30724:	andeq	pc, r2, r0, asr #12
   30728:	andeq	pc, r2, sl, lsl #12
   3072c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   30730:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   30734:	strtmi	fp, [r0], -ip, lsl #2
   30738:			; <UNDEFINED> instruction: 0xf7ffbd38
   3073c:	strtmi	pc, [r1], -r1, lsr #31
   30740:	blx	ff6ee72c <ftello64@plt+0xff6e77e0>
   30744:	adcvs	r4, r8, r4, lsl #12
   30748:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3074c:	strdeq	pc, [r2], -r8
   30750:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   30754:	blx	fec4ebbc <ftello64@plt+0xfec47c70>
   30758:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3075c:	svclt	0x00004770
   30760:	ldrdeq	pc, [r2], -r6
   30764:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30768:	svclt	0x00004770
   3076c:	andeq	r9, r1, r6, lsl #13
   30770:	blmi	fe903200 <ftello64@plt+0xfe8fc2b4>
   30774:	push	{r1, r3, r4, r5, r6, sl, lr}
   30778:	ldrshtlt	r4, [r0], r0
   3077c:	pkhtbmi	r5, r9, r3, asr #17
   30780:	stcmi	6, cr4, [r0, #520]!	; 0x208
   30784:			; <UNDEFINED> instruction: 0x932f681b
   30788:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3078c:	andvs	r2, fp, r0, lsl #6
   30790:			; <UNDEFINED> instruction: 0xf7ff447d
   30794:	ldcmi	15, cr15, [ip], {203}	; 0xcb
   30798:	rsbshi	pc, r0, #14614528	; 0xdf0000
   3079c:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
   307a0:	ldrbtmi	sl, [r8], #3844	; 0xf04
   307a4:			; <UNDEFINED> instruction: 0xf7d53504
   307a8:			; <UNDEFINED> instruction: 0x4642eb5e
   307ac:	strtmi	r2, [r3], -pc, lsr #2
   307b0:	ldrtmi	r9, [r0], -r0
   307b4:	stmdb	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   307b8:			; <UNDEFINED> instruction: 0x4631463a
   307bc:			; <UNDEFINED> instruction: 0xf7d62003
   307c0:	stmdblt	r8!, {r1, r4, r8, r9, fp, sp, lr, pc}
   307c4:			; <UNDEFINED> instruction: 0xf4039b08
   307c8:			; <UNDEFINED> instruction: 0xf5b34370
   307cc:	andsle	r4, sp, r0, lsl #31
   307d0:	blmi	16e92c <ftello64@plt+0x1679e0>
   307d4:	mvnle	r2, r0, lsl #24
   307d8:	ldrdcc	pc, [r0], -r9
   307dc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   307e0:	orreq	pc, r0, #67	; 0x43
   307e4:	andcc	pc, r0, r9, asr #17
   307e8:			; <UNDEFINED> instruction: 0xffa0f7ff
   307ec:	ldm	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   307f0:	bmi	fe202008 <ftello64@plt+0xfe1fb0bc>
   307f4:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
   307f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   307fc:	subsmi	r9, sl, pc, lsr #22
   30800:	rschi	pc, r7, r0, asr #32
   30804:	eorslt	r4, r0, r0, lsr #12
   30808:			; <UNDEFINED> instruction: 0x87f0e8bd
   3080c:			; <UNDEFINED> instruction: 0xf7d59c0a
   30810:	addmi	lr, r4, #43008	; 0xa800
   30814:			; <UNDEFINED> instruction: 0xf8d9d008
   30818:			; <UNDEFINED> instruction: 0xf0433000
   3081c:			; <UNDEFINED> instruction: 0xf8c90304
   30820:			; <UNDEFINED> instruction: 0xf1ba3000
   30824:	sbcsle	r0, fp, r0, lsl #30
   30828:			; <UNDEFINED> instruction: 0xf7d54630
   3082c:	stclne	15, cr14, [r3, #96]	; 0x60
   30830:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
   30834:	ldrdcc	pc, [r0], -r9
   30838:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3083c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   30840:	msreq	CPSR_fsxc, #192, 2	; 0x30
   30844:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
   30848:			; <UNDEFINED> instruction: 0xf7d54479
   3084c:	ldrtmi	lr, [sl], -sl, lsl #26
   30850:	andcs	r4, r3, r1, lsr r6
   30854:	b	ff1ee7b4 <ftello64@plt+0xff1e7868>
   30858:	cmple	r6, r0, lsl #16
   3085c:			; <UNDEFINED> instruction: 0xf4039b08
   30860:			; <UNDEFINED> instruction: 0xf5b34370
   30864:	rsble	r4, sl, r0, lsl #31
   30868:	ldrdcc	pc, [r0], -r9
   3086c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   30870:	andcc	pc, r0, r9, asr #17
   30874:	svceq	0x0000f1ba
   30878:	blmi	1a24b48 <ftello64@plt+0x1a1dbfc>
   3087c:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30880:	subsle	r2, r2, r0, lsl #22
   30884:	ldrdcc	pc, [r0], -r9
   30888:			; <UNDEFINED> instruction: 0xf043ac1e
   3088c:			; <UNDEFINED> instruction: 0xf8c90320
   30890:			; <UNDEFINED> instruction: 0xf7ff3000
   30894:	andls	pc, r3, fp, asr #30
   30898:	mcr	7, 7, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   3089c:	strtmi	r9, [r1], -r3, lsl #20
   308a0:	andcs	r4, r2, r3, lsl #12
   308a4:	ldm	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   308a8:	cmncs	r8, r0, lsr #12
   308ac:	ldc2l	0, cr15, [r2], {1}
   308b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   308b4:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
   308b8:	movwcs	r4, #1538	; 0x602
   308bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   308c0:	ldc2	7, cr15, [r8], {249}	; 0xf9
   308c4:	strtmi	r4, [r8], -r4, lsl #12
   308c8:	bl	feaee824 <ftello64@plt+0xfeae78d8>
   308cc:	subsle	r2, r9, r0, lsl #24
   308d0:			; <UNDEFINED> instruction: 0x4621463a
   308d4:			; <UNDEFINED> instruction: 0xf7d62003
   308d8:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
   308dc:			; <UNDEFINED> instruction: 0xf7d5d041
   308e0:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   308e4:	blcs	c2100 <ftello64@plt+0xbb1b4>
   308e8:			; <UNDEFINED> instruction: 0xf8d9d053
   308ec:			; <UNDEFINED> instruction: 0xf0433000
   308f0:			; <UNDEFINED> instruction: 0xf8c90301
   308f4:			; <UNDEFINED> instruction: 0xf1ba3000
   308f8:			; <UNDEFINED> instruction: 0xf47f0f00
   308fc:	qsub16mi	sl, r0, sl
   30900:	bl	fe3ee85c <ftello64@plt+0xfe3e7910>
   30904:	ldrdcc	pc, [r0], -r9
   30908:			; <UNDEFINED> instruction: 0xf7d5e76a
   3090c:	stmdavs	r3, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   30910:	orrle	r2, pc, r2, lsl #22
   30914:	ldrtmi	r4, [r0], -r2, asr #18
   30918:			; <UNDEFINED> instruction: 0xf7ff4479
   3091c:			; <UNDEFINED> instruction: 0xb1b8fbc7
   30920:	ldrdcc	pc, [r0], -r9
   30924:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   30928:			; <UNDEFINED> instruction: 0x4630e75a
   3092c:	ldmda	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30930:	stccs	6, cr4, [r0], {4}
   30934:	svcge	0x005df47f
   30938:	ldrdcc	pc, [r0], -r9
   3093c:	stcls	7, cr14, [sl], {80}	; 0x50
   30940:	b	fe46e89c <ftello64@plt+0xfe467950>
   30944:	orrle	r4, pc, r4, lsl #5
   30948:	ldreq	r9, [sl], r8, lsl #22
   3094c:	ldr	sp, [r4, ip, lsl #3]
   30950:			; <UNDEFINED> instruction: 0x4631463a
   30954:			; <UNDEFINED> instruction: 0xf7d62003
   30958:	stmdacs	r0, {r1, r2, r6, r9, fp, sp, lr, pc}
   3095c:	svcge	0x007ef43f
   30960:	blls	26a708 <ftello64@plt+0x2637bc>
   30964:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   30968:	svcmi	0x0080f5b3
   3096c:			; <UNDEFINED> instruction: 0xf8d9d01b
   30970:			; <UNDEFINED> instruction: 0xf0433000
   30974:			; <UNDEFINED> instruction: 0xf8c90308
   30978:			; <UNDEFINED> instruction: 0xf1ba3000
   3097c:			; <UNDEFINED> instruction: 0xf47f0f00
   30980:			; <UNDEFINED> instruction: 0xe7bcaf38
   30984:	ldrdcc	pc, [r0], -r9
   30988:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3098c:	andcc	pc, r0, r9, asr #17
   30990:			; <UNDEFINED> instruction: 0xf1bae726
   30994:	andle	r0, pc, r0, lsl #30
   30998:	ldrdcc	pc, [r0], -r9
   3099c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   309a0:	andcc	pc, r0, r9, asr #17
   309a4:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
   309a8:	b	176e904 <ftello64@plt+0x17679b8>
   309ac:	bicsle	r4, lr, r5, lsl #5
   309b0:	ldreq	r9, [fp], r8, lsl #22
   309b4:			; <UNDEFINED> instruction: 0xe71cd1db
   309b8:			; <UNDEFINED> instruction: 0x4620491a
   309bc:			; <UNDEFINED> instruction: 0xf7ff4479
   309c0:	hvclt	4021	; 0xfb5
   309c4:	ldrdcc	pc, [r0], -r9
   309c8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   309cc:	andcc	pc, r0, r9, asr #17
   309d0:			; <UNDEFINED> instruction: 0xf7d5e795
   309d4:			; <UNDEFINED> instruction: 0x463aeb7e
   309d8:	andcs	r4, r3, r1, lsr r6
   309dc:	b	ee93c <ftello64@plt+0xe79f0>
   309e0:	adcle	r2, r6, r0, lsl #16
   309e4:	ldrdcc	pc, [r0], -r9
   309e8:	bcs	caa98 <ftello64@plt+0xc3b4c>
   309ec:			; <UNDEFINED> instruction: 0xf043bf14
   309f0:			; <UNDEFINED> instruction: 0xf0430301
   309f4:			; <UNDEFINED> instruction: 0xf8c90340
   309f8:	str	r3, [r0, r0]
   309fc:			; <UNDEFINED> instruction: 0x0002e1b4
   30a00:	andeq	r0, r0, r4, ror #12
   30a04:	strdeq	sp, [r2], -ip
   30a08:			; <UNDEFINED> instruction: 0x0001a7be
   30a0c:			; <UNDEFINED> instruction: 0x0001a5b6
   30a10:	andeq	lr, r2, r2, lsr r1
   30a14:	andeq	sl, r1, r4, lsr r5
   30a18:	andeq	pc, r2, ip, lsr #9
   30a1c:	andeq	sl, r1, r6, lsr #9
   30a20:	andeq	pc, r0, r0, ror #23
   30a24:	andeq	pc, r0, ip, lsr fp	; <UNPREDICTABLE>
   30a28:	addlt	fp, r2, r0, lsl r5
   30a2c:	bmi	403a6c <ftello64@plt+0x3fcb20>
   30a30:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
   30a34:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   30a38:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30a3c:			; <UNDEFINED> instruction: 0xf04f9301
   30a40:	mrslt	r0, (UNDEF: 120)
   30a44:	blmi	2c3278 <ftello64@plt+0x2bc32c>
   30a48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30a4c:	blls	8aabc <ftello64@plt+0x83b70>
   30a50:	qaddle	r4, sl, r6
   30a54:	ldclt	0, cr11, [r0, #-8]
   30a58:			; <UNDEFINED> instruction: 0xf7ff4669
   30a5c:	rscvs	pc, r0, r9, lsl #29
   30a60:			; <UNDEFINED> instruction: 0xf7d5e7f0
   30a64:	svclt	0x0000eb36
   30a68:	strdeq	pc, [r2], -r6
   30a6c:	strdeq	sp, [r2], -r4
   30a70:	andeq	r0, r0, r4, ror #12
   30a74:	andeq	sp, r2, r0, ror #29
   30a78:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30a7c:	svclt	0x00004770
   30a80:	andeq	sl, r1, lr, ror #5
   30a84:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30a88:	svclt	0x00004770
   30a8c:	andeq	sl, r1, lr, ror #5
   30a90:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30a94:	svclt	0x00004770
   30a98:	strdeq	sl, [r1], -r2
   30a9c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30aa0:	svclt	0x00004770
   30aa4:	andeq	sl, r1, sl, lsl #6
   30aa8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30aac:	svclt	0x00004770
   30ab0:	andeq	r8, r1, sl, lsr #23
   30ab4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30ab8:	svclt	0x00004770
   30abc:	andeq	sl, r1, r6, lsl #6
   30ac0:	addlt	fp, r2, r0, lsl r5
   30ac4:	bmi	543b18 <ftello64@plt+0x53cbcc>
   30ac8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   30acc:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   30ad0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30ad4:			; <UNDEFINED> instruction: 0xf04f9301
   30ad8:	mrslt	r0, (UNDEF: 120)
   30adc:	blmi	403324 <ftello64@plt+0x3fc3d8>
   30ae0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30ae4:	blls	8ab54 <ftello64@plt+0x83c08>
   30ae8:	tstle	r1, sl, asr r0
   30aec:	ldclt	0, cr11, [r0, #-8]
   30af0:	smlalttlt	r6, r0, r0, r8
   30af4:	andcs	r4, r0, #180224	; 0x2c000
   30af8:			; <UNDEFINED> instruction: 0xf7f94479
   30afc:	blmi	2eeda8 <ftello64@plt+0x2e7e5c>
   30b00:	tstvs	r8, fp, ror r4
   30b04:	strbtmi	lr, [r9], -sl, ror #15
   30b08:	mrc2	7, 1, pc, cr2, cr15, {7}
   30b0c:	ldrb	r6, [r1, r0, ror #1]!
   30b10:	b	ff7eea6c <ftello64@plt+0xff7e7b20>
   30b14:	andeq	pc, r2, lr, asr r2	; <UNPREDICTABLE>
   30b18:	andeq	sp, r2, ip, asr lr
   30b1c:	andeq	r0, r0, r4, ror #12
   30b20:	andeq	sp, r2, r8, asr #28
   30b24:	ldrdeq	sl, [r1], -r8
   30b28:	andeq	pc, r2, r8, lsr #4
   30b2c:	cfstr32mi	mvfx11, [pc], {16}
   30b30:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   30b34:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   30b38:			; <UNDEFINED> instruction: 0xf7d6b96b
   30b3c:	lsrvs	lr, r4	; <illegal shifter operand>
   30b40:	blmi	31ff88 <ftello64@plt+0x31903c>
   30b44:	andmi	pc, sp, #64, 4
   30b48:	stmdami	fp, {r1, r3, r8, fp, lr}
   30b4c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   30b50:			; <UNDEFINED> instruction: 0xf7fd4478
   30b54:	blmi	2aeda0 <ftello64@plt+0x2a7e54>
   30b58:	andmi	pc, lr, #64, 4
   30b5c:	stmdami	r9, {r3, r8, fp, lr}
   30b60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   30b64:			; <UNDEFINED> instruction: 0xf7fd4478
   30b68:	svclt	0x0000f887
   30b6c:	strdeq	pc, [r2], -r8
   30b70:	andeq	sl, r1, r8, lsl r4
   30b74:	andeq	sl, r1, lr, lsl #5
   30b78:	andeq	sl, r1, r4, lsr #5
   30b7c:	andeq	sl, r1, r4, lsl #8
   30b80:	andeq	sl, r1, sl, ror r2
   30b84:	andeq	sl, r1, ip, lsr #5
   30b88:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
   30b8c:	andcs	r4, r1, #162816	; 0x27c00
   30b90:	cmpvs	sl, fp, ror r4
   30b94:	vadd.i8	d2, d0, d11
   30b98:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
   30b9c:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   30ba0:	eoreq	r0, sl, r6, lsr #32
   30ba4:	subseq	r0, r0, sp, lsr r0
   30ba8:	rsbseq	r0, r6, r3, rrx
   30bac:	addseq	r0, fp, r9, lsl #1
   30bb0:	sbceq	r0, r1, lr, lsr #1
   30bb4:	blmi	fe5b0bec <ftello64@plt+0xfe5a9ca0>
   30bb8:	blvs	ff641dac <ftello64@plt+0xff63ae60>
   30bbc:			; <UNDEFINED> instruction: 0xf0002800
   30bc0:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
   30bc4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   30bc8:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   30bcc:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   30bd0:	blcs	423e0 <ftello64@plt+0x3b494>
   30bd4:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   30bd8:	ldrmi	r4, [r8], -pc, lsl #19
   30bdc:			; <UNDEFINED> instruction: 0xf7f94479
   30be0:	blmi	fe3ef6c4 <ftello64@plt+0xfe3e8778>
   30be4:	bicsvs	r4, r8, fp, ror r4
   30be8:	pop	{r3, r8, sl, fp, ip, sp, pc}
   30bec:	andcs	r4, r0, r8
   30bf0:	blmi	fe329f60 <ftello64@plt+0xfe323014>
   30bf4:	bvs	641de8 <ftello64@plt+0x63ae9c>
   30bf8:	mvnle	r2, r0, lsl #16
   30bfc:			; <UNDEFINED> instruction: 0x4602699b
   30c00:			; <UNDEFINED> instruction: 0xf0002b00
   30c04:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   30c08:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30c0c:	blx	fe86ebf8 <ftello64@plt+0xfe867cac>
   30c10:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   30c14:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
   30c18:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   30c1c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
   30c20:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   30c24:	blcs	42434 <ftello64@plt+0x3b4e8>
   30c28:	adchi	pc, r0, r0
   30c2c:	ldrmi	r4, [r8], -r0, lsl #19
   30c30:			; <UNDEFINED> instruction: 0xf7f94479
   30c34:	blmi	202f670 <ftello64@plt+0x2028724>
   30c38:	subsvs	r4, r8, #2063597568	; 0x7b000000
   30c3c:	blmi	1fe0064 <ftello64@plt+0x1fd9118>
   30c40:	bvs	fe641e34 <ftello64@plt+0xfe63aee8>
   30c44:			; <UNDEFINED> instruction: 0xd1bc2800
   30c48:			; <UNDEFINED> instruction: 0x4602699b
   30c4c:			; <UNDEFINED> instruction: 0xf0002b00
   30c50:	ldmdbmi	sl!, {r1, r5, r7, pc}^
   30c54:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30c58:	blx	1eeec44 <ftello64@plt+0x1ee7cf8>
   30c5c:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   30c60:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
   30c64:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   30c68:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
   30c6c:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
   30c70:	blcs	42480 <ftello64@plt+0x3b534>
   30c74:	addshi	pc, sp, r0
   30c78:			; <UNDEFINED> instruction: 0x46184973
   30c7c:			; <UNDEFINED> instruction: 0xf7f94479
   30c80:	blmi	1cef624 <ftello64@plt+0x1ce86d8>
   30c84:	tstvs	r8, #2063597568	; 0x7b000000
   30c88:	blmi	1ca00b0 <ftello64@plt+0x1c99164>
   30c8c:	blvs	1641e80 <ftello64@plt+0x163af34>
   30c90:	orrsle	r2, r6, r0, lsl #16
   30c94:			; <UNDEFINED> instruction: 0x4602699b
   30c98:			; <UNDEFINED> instruction: 0xf0002b00
   30c9c:	stmdbmi	sp!, {r0, r1, r7, pc}^
   30ca0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30ca4:	blx	156ec90 <ftello64@plt+0x1567d44>
   30ca8:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   30cac:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
   30cb0:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   30cb4:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
   30cb8:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
   30cbc:	blcs	424cc <ftello64@plt+0x3b580>
   30cc0:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   30cc4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30cc8:	blx	10eecb4 <ftello64@plt+0x10e7d68>
   30ccc:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   30cd0:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
   30cd4:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   30cd8:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
   30cdc:	svcge	0x0071f47f
   30ce0:			; <UNDEFINED> instruction: 0x4602699b
   30ce4:	suble	r2, pc, r0, lsl #22
   30ce8:	ldrmi	r4, [r8], -r0, ror #18
   30cec:			; <UNDEFINED> instruction: 0xf7f94479
   30cf0:	blmi	182f5b4 <ftello64@plt+0x1828668>
   30cf4:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
   30cf8:	blmi	17e0120 <ftello64@plt+0x17d91d4>
   30cfc:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   30d00:			; <UNDEFINED> instruction: 0xf47f2800
   30d04:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   30d08:	blcs	42518 <ftello64@plt+0x3b5cc>
   30d0c:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
   30d10:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30d14:	blx	76ed00 <ftello64@plt+0x767db4>
   30d18:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   30d1c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
   30d20:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   30d24:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
   30d28:	svcge	0x004bf47f
   30d2c:			; <UNDEFINED> instruction: 0x4602699b
   30d30:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
   30d34:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   30d38:	blx	2eed24 <ftello64@plt+0x2e7dd8>
   30d3c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
   30d40:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
   30d44:			; <UNDEFINED> instruction: 0x4602699b
   30d48:	suble	r2, r0, r0, lsl #22
   30d4c:	ldrmi	r4, [r8], -pc, asr #18
   30d50:			; <UNDEFINED> instruction: 0xf7f94479
   30d54:	blmi	13ef550 <ftello64@plt+0x13e8604>
   30d58:	bicsvs	r4, r8, #2063597568	; 0x7b000000
   30d5c:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
   30d60:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
   30d64:			; <UNDEFINED> instruction: 0xf7f94478
   30d68:			; <UNDEFINED> instruction: 0xe7e7f9f3
   30d6c:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
   30d70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30d74:			; <UNDEFINED> instruction: 0xf9ecf7f9
   30d78:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   30d7c:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
   30d80:			; <UNDEFINED> instruction: 0xf7f94478
   30d84:	strb	pc, [r7, r5, ror #19]	; <UNPREDICTABLE>
   30d88:	stmdami	r9, {r3, r6, r8, fp, lr}^
   30d8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30d90:			; <UNDEFINED> instruction: 0xf9def7f9
   30d94:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   30d98:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   30d9c:			; <UNDEFINED> instruction: 0xf7f94478
   30da0:	smmls	fp, r7, r9, pc	; <UNPREDICTABLE>
   30da4:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   30da8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30dac:			; <UNDEFINED> instruction: 0xf9d0f7f9
   30db0:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   30db4:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
   30db8:			; <UNDEFINED> instruction: 0xf7f94478
   30dbc:	strb	pc, [r0, -r9, asr #19]!	; <UNPREDICTABLE>
   30dc0:	stmdami	r3, {r1, r6, r8, fp, lr}^
   30dc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30dc8:			; <UNDEFINED> instruction: 0xf9c2f7f9
   30dcc:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   30dd0:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
   30dd4:			; <UNDEFINED> instruction: 0xf7f94478
   30dd8:			; <UNDEFINED> instruction: 0xe7bcf9bb
   30ddc:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   30de0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30de4:			; <UNDEFINED> instruction: 0xf9b4f7f9
   30de8:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
   30dec:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   30df0:			; <UNDEFINED> instruction: 0xf7f94478
   30df4:	ldrbt	pc, [r4], sp, lsr #19	; <UNPREDICTABLE>
   30df8:	vpmin.s8	d20, d0, d28
   30dfc:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
   30e00:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   30e04:			; <UNDEFINED> instruction: 0xf7fc3214
   30e08:	svclt	0x0000ff27
   30e0c:	muleq	r2, r8, r1
   30e10:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   30e14:	andeq	pc, r2, r2, ror #2
   30e18:	andeq	sl, r1, ip, asr #4
   30e1c:	andeq	pc, r2, r4, asr #2
   30e20:	andeq	pc, r2, r4, lsr r1	; <UNPREDICTABLE>
   30e24:	andeq	sl, r1, lr, lsr r2
   30e28:	andeq	pc, r2, r6, lsl r1	; <UNPREDICTABLE>
   30e2c:	andeq	pc, r2, lr, lsl #2
   30e30:	andeq	sl, r1, r8, lsr #4
   30e34:	strdeq	pc, [r2], -r0
   30e38:	andeq	pc, r2, r8, ror #1
   30e3c:	andeq	sl, r1, r6, lsl r2
   30e40:	andeq	pc, r2, sl, asr #1
   30e44:	andeq	pc, r2, r2, asr #1
   30e48:	andeq	sl, r1, r4, lsr r2
   30e4c:	andeq	pc, r2, r4, lsr #1
   30e50:	muleq	r2, ip, r0
   30e54:	andeq	sl, r1, lr, lsr r2
   30e58:	andeq	pc, r2, lr, ror r0	; <UNPREDICTABLE>
   30e5c:	andeq	pc, r2, r6, ror r0	; <UNPREDICTABLE>
   30e60:	andeq	sl, r1, lr, lsr #4
   30e64:	andeq	pc, r2, sl, asr r0	; <UNPREDICTABLE>
   30e68:	andeq	pc, r2, r2, asr r0	; <UNPREDICTABLE>
   30e6c:	andeq	sl, r1, r0, lsr #4
   30e70:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
   30e74:	andeq	pc, r2, ip, lsr #32
   30e78:	andeq	sl, r1, sl, lsr #4
   30e7c:	andeq	pc, r2, lr
   30e80:	andeq	pc, r2, r6
   30e84:	andeq	sl, r1, r2, ror #2
   30e88:	andeq	lr, r2, sl, ror #31
   30e8c:			; <UNDEFINED> instruction: 0x0001a1b0
   30e90:	ldrdeq	lr, [r2], -r0
   30e94:	andeq	sl, r1, lr, lsr r1
   30e98:	andeq	sl, r1, r0, lsl r0
   30e9c:	strdeq	sl, [r1], -r0
   30ea0:	andeq	r9, r1, r6, lsr #31
   30ea4:	andeq	sl, r1, lr, asr #3
   30ea8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   30eac:	muleq	r1, ip, r1
   30eb0:	andeq	r9, r1, sl, lsl #31
   30eb4:	andeq	sl, r1, sl, ror #1
   30eb8:	ldrdeq	r9, [r1], -r8
   30ebc:	andeq	sl, r1, r4, asr #2
   30ec0:	andeq	r9, r1, lr, ror #30
   30ec4:	andeq	sl, r1, r6, lsl r1
   30ec8:			; <UNDEFINED> instruction: 0x00019fbc
   30ecc:	andeq	sl, r1, r4, lsr r1
   30ed0:	andeq	r9, r1, r2, asr pc
   30ed4:	andeq	sl, r1, r2, lsr r1
   30ed8:	andeq	r9, r1, r4, asr #30
   30edc:	andeq	sl, r1, ip, rrx
   30ee0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   30ee4:	andeq	sl, r1, lr, asr #32
   30ee8:	andeq	r9, r1, r8, lsr #30
   30eec:	andeq	sl, r1, r4, ror #2
   30ef0:	ldrdeq	r9, [r1], -sl
   30ef4:			; <UNDEFINED> instruction: 0xf7ff2001
   30ef8:	svclt	0x0000bb57
   30efc:	andeq	r0, r0, r0
   30f00:	mcrne	4, 2, fp, cr12, cr0, {0}
   30f04:	msrne	SPSR_fsc, #64, 4
   30f08:	bl	ff13b318 <ftello64@plt+0xff1343cc>
   30f0c:	svclt	0x00c41444
   30f10:	tstcc	r7, r9, lsl #1
   30f14:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   30f18:			; <UNDEFINED> instruction: 0xf100bfd8
   30f1c:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
   30f20:	vmov.i32	d21, #6225920	; 0x005f0000
   30f24:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
   30f28:			; <UNDEFINED> instruction: 0xf64cbfc4
   30f2c:			; <UNDEFINED> instruction: 0xf6cc43cd
   30f30:			; <UNDEFINED> instruction: 0xf50243cc
   30f34:	blx	fe135a86 <ftello64@plt+0xfe12eb3a>
   30f38:			; <UNDEFINED> instruction: 0xf502c400
   30f3c:	svclt	0x00c87239
   30f40:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
   30f44:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
   30f48:	bl	fe8e0e70 <ftello64@plt+0xfe8d9f24>
   30f4c:			; <UNDEFINED> instruction: 0x17c102d1
   30f50:	cmnne	r4, r1, asr #23
   30f54:	eoreq	lr, r0, r0, lsr sl
   30f58:	ldrmi	fp, [r8], -r8, lsr #30
   30f5c:			; <UNDEFINED> instruction: 0xf85d3101
   30f60:	addne	r4, r3, r4, lsl #22
   30f64:	cmpeq	r1, r1, lsl #22
   30f68:	b	c78290 <ftello64@plt+0xc71344>
   30f6c:	svclt	0x00280121
   30f70:	bl	fe90277c <ftello64@plt+0xfe8fb830>
   30f74:	ldrmi	r0, [r0], #-161	; 0xffffff5f
   30f78:	svclt	0x00004770
   30f7c:	svcmi	0x00f0e92d
   30f80:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
   30f84:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
   30f88:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
   30f8c:	strcc	pc, [pc], -fp, asr #5
   30f90:	addlt	r4, r5, r5, lsl #12
   30f94:	strmi	pc, [r9, -r5, asr #12]!
   30f98:	streq	pc, [r4], #-2982	; 0xfffff45a
   30f9c:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   30fa0:	strtmi	pc, [r8], -r5, asr #12
   30fa4:	strcs	pc, [pc, ip, asr #5]
   30fa8:	strcs	pc, [pc], r0, asr #5
   30fac:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
   30fb0:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
   30fb4:	andne	lr, r1, #3358720	; 0x334000
   30fb8:	beq	955bcc <ftello64@plt+0x94ec80>
   30fbc:	strcc	lr, [r1], #-0
   30fc0:	strtmi	r2, [r0], -r1, lsl #4
   30fc4:			; <UNDEFINED> instruction: 0xf7ff4611
   30fc8:	blx	230e3e <ftello64@plt+0x229ef2>
   30fcc:			; <UNDEFINED> instruction: 0xf004f304
   30fd0:	bl	fedb17e4 <ftello64@plt+0xfedaa898>
   30fd4:	bl	fe974ea8 <ftello64@plt+0xfe96df5c>
   30fd8:	movwle	r0, #20480	; 0x5000
   30fdc:	svcne	0x0033ebb9
   30fe0:	vrecps.f32	d27, d0, d24
   30fe4:	movwle	r1, #17261	; 0x436d
   30fe8:	svclt	0x000c2a00
   30fec:			; <UNDEFINED> instruction: 0x73b7f44f
   30ff0:	addsmi	r4, r8, #70254592	; 0x4300000
   30ff4:			; <UNDEFINED> instruction: 0xf640dce3
   30ff8:	vmlal.s<illegal width 8>	q8, d8, d3[0]
   30ffc:	strbne	r4, [r3, r1, lsr #4]
   31000:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   31004:	andne	pc, r0, #133120	; 0x20800
   31008:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
   3100c:	bl	ff102054 <ftello64@plt+0xff0fb108>
   31010:	movwcc	r1, #4896	; 0x1320
   31014:	strcs	pc, [r4], -r9, lsr #23
   31018:	bleq	ad42c <ftello64@plt+0xa64e0>
   3101c:			; <UNDEFINED> instruction: 0xf0042364
   31020:	ldmdbeq	r7!, {r0, r1, fp}^
   31024:	blx	f3806 <ftello64@plt+0xec8ba>
   31028:	vst1.8	{d20}, [pc :64], r7
   3102c:	blx	10df56 <ftello64@plt+0x10700a>
   31030:			; <UNDEFINED> instruction: 0xf10b4616
   31034:	andcs	r3, r1, #1044480	; 0xff000
   31038:	ldrbmi	r4, [r1], -r0, lsr #12
   3103c:			; <UNDEFINED> instruction: 0xff60f7ff
   31040:	mvnscc	pc, #-2147483646	; 0x80000002
   31044:	blcs	2f78ec <ftello64@plt+0x2f09a0>
   31048:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3104c:	blmi	1ed060 <ftello64@plt+0x1e6114>
   31050:	svceq	0x00060f06
   31054:	streq	r0, [pc], -r6, lsl #12
   31058:	andscs	r0, pc, #15728640	; 0xf00000
   3105c:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
   31060:	svceq	0x000df1bb
   31064:			; <UNDEFINED> instruction: 0xf10bd050
   31068:	strb	r0, [r2, r1, lsl #22]!
   3106c:	addsmi	r2, r0, #-536870911	; 0xe0000001
   31070:	strdcc	sp, [r1], -r6
   31074:	lfmle	f4, 4, [pc, #-576]!	; 30e3c <ftello64@plt+0x29ef0>
   31078:	svceq	0x000df1bb
   3107c:	svclt	0x000146da
   31080:	beq	ad1c4 <ftello64@plt+0xa6278>
   31084:	ldrbmi	r4, [r0], -r2, lsr #12
   31088:	cmple	r2, r4, asr r4
   3108c:	ldrpl	pc, [pc], -r8, asr #4
   31090:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
   31094:	blx	fe1d7ca2 <ftello64@plt+0xfe1d0d56>
   31098:	andsvs	r1, ip, r2, lsl #14
   3109c:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   310a0:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
   310a4:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   310a8:	andge	pc, r0, r1, asr #17
   310ac:	cmnne	r7, #199680	; 0x30c00
   310b0:	movwcc	r9, #7427	; 0x1d03
   310b4:	b	cb8400 <ftello64@plt+0xcb14b4>
   310b8:	svclt	0x00280222
   310bc:	bl	1028ec <ftello64@plt+0xfb9a0>
   310c0:	eorvs	r0, r8, r3, asr #6
   310c4:			; <UNDEFINED> instruction: 0xf5a41cd9
   310c8:	b	cf5418 <ftello64@plt+0xcee4cc>
   310cc:	svclt	0x00280323
   310d0:	addsne	r4, r2, fp, lsl #12
   310d4:	eorsvc	pc, r9, r0, lsr #11
   310d8:			; <UNDEFINED> instruction: 0x03a3eba2
   310dc:	andlt	r1, r5, r0, asr #21
   310e0:	svchi	0x00f0e8bd
   310e4:	cmplt	lr, r7, asr r9
   310e8:	addsmi	r2, r0, #28, 4	; 0xc0000001
   310ec:			; <UNDEFINED> instruction: 0x3001dcbb
   310f0:	sfmle	f4, 4, [ip], {144}	; 0x90
   310f4:	beq	ed238 <ftello64@plt+0xe62ec>
   310f8:	strb	r1, [r7, r2, ror #28]
   310fc:	svceq	0x0000f1b8
   31100:	andscs	fp, sp, #12, 30	; 0x30
   31104:			; <UNDEFINED> instruction: 0xe7f0221c
   31108:	movwcs	r3, #5121	; 0x1401
   3110c:			; <UNDEFINED> instruction: 0xf04fe782
   31110:	vmulne.f32	s1, s4, s6
   31114:	ldr	r2, [r9, r1]!
   31118:	vpmax.s8	d20, d0, d3
   3111c:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
   31120:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   31124:	ldc2	7, cr15, [r8, #1008]	; 0x3f0
   31128:			; <UNDEFINED> instruction: 0x00019fb8
   3112c:	andeq	r9, r1, sl, ror #28
   31130:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   31134:			; <UNDEFINED> instruction: 0xf8104602
   31138:	blcc	c3fd44 <ftello64@plt+0xc38df8>
   3113c:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
   31140:	mvnsle	r4, r8, lsl #5
   31144:	blcs	154f158 <ftello64@plt+0x154820c>
   31148:	ldrlt	sp, [r0, #-290]	; 0xfffffede
   3114c:			; <UNDEFINED> instruction: 0xf1021c93
   31150:	ldrmi	r0, [r8], -r8, lsl #8
   31154:	stmdavc	r1, {r0, r8, r9, ip, sp}
   31158:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   3115c:	addsmi	sp, ip, #28, 16	; 0x1c0000
   31160:	bvc	565944 <ftello64@plt+0x55e9f8>
   31164:	svclt	0x00082c5a
   31168:	orrslt	r7, ip, r4, lsl #17
   3116c:	strle	r0, [r6], #-1570	; 0xfffff9de
   31170:	b	36f0cc <ftello64@plt+0x368180>
   31174:			; <UNDEFINED> instruction: 0xf8336803
   31178:	ldreq	r3, [fp], #20
   3117c:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
   31180:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   31184:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   31188:			; <UNDEFINED> instruction: 0xf0842400
   3118c:	ldclt	0, cr0, [r0, #-4]
   31190:	ldrbmi	r2, [r0, -r0]!
   31194:	ldclt	0, cr2, [r0, #-4]
   31198:	ldclt	0, cr2, [r0, #-0]
   3119c:			; <UNDEFINED> instruction: 0xf8101d02
   311a0:	blcc	c3fdac <ftello64@plt+0xc38e60>
   311a4:	vqdmulh.s<illegal width 8>	d2, d0, d9
   311a8:	addsmi	r8, r0, #131	; 0x83
   311ac:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   311b0:	cmnle	sp, sp, lsr #22
   311b4:	blcc	c4f2c8 <ftello64@plt+0xc4837c>
   311b8:	bcs	29dd28 <ftello64@plt+0x296ddc>
   311bc:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
   311c0:	bcc	c4f3d0 <ftello64@plt+0xc48484>
   311c4:	sfmcs	f3, 1, [r9], {212}	; 0xd4
   311c8:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
   311cc:	cmnle	r1, sp, lsr #24
   311d0:	blx	13a202 <ftello64@plt+0x1332b6>
   311d4:	blcc	79de8 <ftello64@plt+0x72e9c>
   311d8:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
   311dc:	blcc	c4f5f0 <ftello64@plt+0xc486a4>
   311e0:	bcs	29dd50 <ftello64@plt+0x296e04>
   311e4:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
   311e8:	sbcslt	r3, r5, #48, 20	; 0x30000
   311ec:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
   311f0:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   311f4:	blcs	7bfe00 <ftello64@plt+0x7b8eb4>
   311f8:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
   311fc:	msreq	CPSR_fs, #-2147483608	; 0x80000028
   31200:			; <UNDEFINED> instruction: 0xf383fab3
   31204:	bcs	33778 <ftello64@plt+0x2c82c>
   31208:	movwcs	fp, #7944	; 0x1f08
   3120c:	cmple	r4, r0, lsl #22
   31210:	svclt	0x00182a20
   31214:	cmple	sp, r9, lsl #20
   31218:	cmple	lr, r0, lsl #18
   3121c:	blcs	28f930 <ftello64@plt+0x2889e4>
   31220:	blcs	860e88 <ftello64@plt+0x859f3c>
   31224:	blcc	c65350 <ftello64@plt+0xc5e404>
   31228:	bcs	29dd98 <ftello64@plt+0x296e4c>
   3122c:	bvc	e733c <ftello64@plt+0xe03f0>
   31230:	sbcslt	r3, r4, #48, 20	; 0x30000
   31234:	ldmdale	sp!, {r0, r3, sl, fp, sp}
   31238:	blx	13a26a <ftello64@plt+0x13331e>
   3123c:	blcs	5f9e50 <ftello64@plt+0x5f2f04>
   31240:	bvc	1128328 <ftello64@plt+0x11213dc>
   31244:	eorsle	r2, r8, r0, lsl #22
   31248:	eorsle	r2, r6, ip, lsr #22
   3124c:	teqle	r1, sl, lsr fp
   31250:	blcc	c4fc64 <ftello64@plt+0xc48d18>
   31254:	bcs	29ddc4 <ftello64@plt+0x296e78>
   31258:	bvc	ff0e7310 <ftello64@plt+0xff0e03c4>
   3125c:	sbcslt	r3, r1, #48, 20	; 0x30000
   31260:	stmdale	r7!, {r0, r3, r8, fp, sp}
   31264:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   31268:			; <UNDEFINED> instruction: 0xdc232b3b
   3126c:			; <UNDEFINED> instruction: 0xb3227b02
   31270:	msreq	CPSR_fs, r2, lsr #3
   31274:	cmpmi	fp, fp, asr #4
   31278:	bcs	edfa6c <ftello64@plt+0xed8b20>
   3127c:	blvc	10e56ec <ftello64@plt+0x10de7a0>
   31280:	sbcslt	r3, r1, #48, 20	; 0x30000
   31284:	ldmdale	r5, {r0, r3, r8, fp, sp}
   31288:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
   3128c:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
   31290:	blx	1672da <ftello64@plt+0x16038e>
   31294:	bcs	f35aa4 <ftello64@plt+0xf2eb58>
   31298:	blvc	ff0682d0 <ftello64@plt+0xff061384>
   3129c:	svceq	0x00dff010
   312a0:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
   312a4:			; <UNDEFINED> instruction: 0xf1a0d009
   312a8:	subsmi	r0, r8, #603979776	; 0x24000000
   312ac:	and	r4, r2, r8, asr r1
   312b0:	ldrbmi	r2, [r0, -r0]!
   312b4:	ldclt	0, cr2, [r0], #-0
   312b8:	andcs	r4, r1, r0, ror r7
   312bc:	svclt	0x0000e7fb
   312c0:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   312c4:	andcc	r4, r1, r2, lsl #12
   312c8:	blcc	c4f31c <ftello64@plt+0xc483d0>
   312cc:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   312d0:	mvnsle	r4, r8, lsl #5
   312d4:	blcs	154f2e8 <ftello64@plt+0x154839c>
   312d8:	andcc	sp, r7, #-2147483646	; 0x80000002
   312dc:			; <UNDEFINED> instruction: 0xf8114601
   312e0:	blcc	c40eec <ftello64@plt+0xc39fa0>
   312e4:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
   312e8:	mvnsle	r4, sl, lsl #5
   312ec:	ldrbmi	r2, [r0, -r0]!
   312f0:	ldrbmi	r2, [r0, -r1, lsr #1]!
   312f4:	andcs	fp, r0, r8, lsl #10
   312f8:	mcr	7, 3, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   312fc:	andle	r1, sp, r3, asr #24
   31300:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   31304:	cmplt	r3, r3, lsl r8
   31308:	blcs	8b458 <ftello64@plt+0x8450c>
   3130c:	ldrmi	fp, [r0], -r8, lsl #30
   31310:	blcs	e5324 <ftello64@plt+0xde3d8>
   31314:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
   31318:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
   3131c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   31320:	blx	166f31a <ftello64@plt+0x16683ce>
   31324:	andeq	lr, r2, lr, ror #20
   31328:	andeq	r9, r1, r6, lsl #25
   3132c:	ldcllt	7, cr15, [r8], {212}	; 0xd4
   31330:	blmi	743ba4 <ftello64@plt+0x73cc58>
   31334:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   31338:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
   3133c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   31340:			; <UNDEFINED> instruction: 0xf04f9313
   31344:			; <UNDEFINED> instruction: 0xf7ff0300
   31348:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3134c:	stmdage	r7, {r0, r1, r9, sl, lr}
   31350:			; <UNDEFINED> instruction: 0xf7d49307
   31354:	strmi	lr, [r4], -r8, asr #25
   31358:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
   3135c:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
   31360:	bmi	4797a8 <ftello64@plt+0x47285c>
   31364:	vmax.s8	d9, d3, d4
   31368:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   3136c:	strls	r4, [r3, #-1146]	; 0xfffffb86
   31370:	strls	r6, [r2, #-2213]	; 0xfffff75b
   31374:	strls	r6, [r1, #-2277]	; 0xfffff71b
   31378:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   3137c:			; <UNDEFINED> instruction: 0xf7d59400
   31380:	bmi	2ec110 <ftello64@plt+0x2e51c4>
   31384:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   31388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3138c:	subsmi	r9, sl, r3, lsl fp
   31390:	andslt	sp, r4, r3, lsl #2
   31394:	eorvc	fp, r8, r0, ror sp
   31398:			; <UNDEFINED> instruction: 0xf7d4e7f3
   3139c:	svclt	0x0000ee9a
   313a0:	strdeq	sp, [r2], -r4
   313a4:	andeq	r0, r0, r4, ror #12
   313a8:	andeq	r9, r1, r8, asr #24
   313ac:	andeq	sp, r2, r2, lsr #11
   313b0:			; <UNDEFINED> instruction: 0x4604b538
   313b4:	strmi	r2, [sp], -r0
   313b8:	mcr	7, 0, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   313bc:	svclt	0x001842a0
   313c0:	svccc	0x00fff1b4
   313c4:	blmi	3e57e0 <ftello64@plt+0x3de894>
   313c8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   313cc:	andcs	lr, r0, #3194880	; 0x30c000
   313d0:			; <UNDEFINED> instruction: 0xb12dbd38
   313d4:	andcs	r4, r1, #11264	; 0x2c00
   313d8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   313dc:	cfldrslt	mvf2, [r8, #-0]
   313e0:	ble	1c1e68 <ftello64@plt+0x1baf1c>
   313e4:	bne	94400c <ftello64@plt+0x93d0c0>
   313e8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   313ec:	strcs	lr, [r0], #-2499	; 0xfffff63d
   313f0:	blmi	1e08d8 <ftello64@plt+0x1d998c>
   313f4:	andcs	r1, r3, #4, 22	; 0x1000
   313f8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   313fc:	cfldrslt	mvf2, [r8, #-0]
   31400:	andeq	lr, r2, r6, lsr #19
   31404:	muleq	r2, r8, r9
   31408:	andeq	lr, r2, r6, lsl #19
   3140c:	andeq	lr, r2, r8, ror r9
   31410:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   31414:			; <UNDEFINED> instruction: 0x47706818
   31418:	andeq	lr, r2, lr, asr r9
   3141c:	svclt	0x006af7ff
   31420:	blmi	e83d08 <ftello64@plt+0xe7cdbc>
   31424:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   31428:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   3142c:	ldmdavs	fp, {r2, r9, sl, lr}
   31430:			; <UNDEFINED> instruction: 0xf04f930b
   31434:			; <UNDEFINED> instruction: 0xf7d50300
   31438:	stmdacs	sl, {r1, r4, r8, fp, sp, lr, pc}
   3143c:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
   31440:	andle	r2, sl, sp, lsr #22
   31444:	bmi	c7944c <ftello64@plt+0xc72500>
   31448:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   3144c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31450:	subsmi	r9, sl, fp, lsl #22
   31454:	andlt	sp, ip, r4, asr r1
   31458:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3145c:	mvnsle	r2, sp, lsr #22
   31460:	stclne	14, cr1, [r1], #392	; 0x188
   31464:	svccc	0x0001f812
   31468:	blcs	280130 <ftello64@plt+0x2791e4>
   3146c:	addmi	sp, sl, #15335424	; 0xea0000
   31470:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   31474:	blcs	28013c <ftello64@plt+0x2791f0>
   31478:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
   3147c:	blcs	280144 <ftello64@plt+0x2791f8>
   31480:	bvc	927808 <ftello64@plt+0x9208bc>
   31484:	blcs	28014c <ftello64@plt+0x279200>
   31488:	bvc	1927800 <ftello64@plt+0x19208b4>
   3148c:	blcs	280154 <ftello64@plt+0x279208>
   31490:	andcs	sp, sl, #216, 16	; 0xd80000
   31494:	strtmi	r2, [r0], -r0, lsl #2
   31498:	ldc	7, cr15, [r4], {212}	; 0xd4
   3149c:	tstcs	r0, sl, lsl #4
   314a0:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
   314a4:	stc	7, cr15, [lr], {212}	; 0xd4
   314a8:	andcs	r2, sl, #0, 2
   314ac:			; <UNDEFINED> instruction: 0xf1044603
   314b0:	ldrmi	r0, [ip], -r8
   314b4:	stc	7, cr15, [r6], {212}	; 0xd4
   314b8:			; <UNDEFINED> instruction: 0x71b1f240
   314bc:			; <UNDEFINED> instruction: 0xf104428d
   314c0:	svclt	0x00cc34ff
   314c4:	mrscs	r2, (UNDEF: 17)
   314c8:	svclt	0x00882c0b
   314cc:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   314d0:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   314d4:	mcrne	1, 2, sp, cr3, cr6, {5}
   314d8:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
   314dc:	eorcs	r4, ip, #112197632	; 0x6b00000
   314e0:			; <UNDEFINED> instruction: 0xf2a54618
   314e4:			; <UNDEFINED> instruction: 0xf7d5756c
   314e8:			; <UNDEFINED> instruction: 0xf04fe9cc
   314ec:			; <UNDEFINED> instruction: 0x960333ff
   314f0:	strls	r9, [r5, #-776]	; 0xfffffcf8
   314f4:			; <UNDEFINED> instruction: 0xf7d49404
   314f8:	mcrrne	12, 10, lr, r3, cr8
   314fc:	str	sp, [r1, r3, lsr #3]!
   31500:	stcl	7, cr15, [r6, #848]!	; 0x350
   31504:	andeq	sp, r2, r4, lsl #10
   31508:	andeq	r0, r0, r4, ror #12
   3150c:	ldrdeq	sp, [r2], -lr
   31510:	tstlt	r3, r3, lsl #16
   31514:	ldrmi	lr, [r8], -ip, lsl #12
   31518:	svclt	0x00004770
   3151c:	tstlt	r3, r3, lsl #16
   31520:			; <UNDEFINED> instruction: 0x4618e63c
   31524:	svclt	0x00004770
   31528:	blmi	11c3e44 <ftello64@plt+0x11bcef8>
   3152c:	push	{r1, r3, r4, r5, r6, sl, lr}
   31530:	strdlt	r4, [r6], r0
   31534:	stcge	8, cr5, [r1], {211}	; 0xd3
   31538:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   3153c:			; <UNDEFINED> instruction: 0xf04f9305
   31540:	mrslt	r0, LR_irq
   31544:	strcs	r4, [r0, -r4, lsl #12]
   31548:			; <UNDEFINED> instruction: 0xf8987027
   3154c:	strtmi	r5, [r8], -r0
   31550:			; <UNDEFINED> instruction: 0x4640b155
   31554:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   31558:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3155c:			; <UNDEFINED> instruction: 0x4601d15c
   31560:			; <UNDEFINED> instruction: 0xf7ff4640
   31564:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   31568:	blmi	dc3e4c <ftello64@plt+0xdbcf00>
   3156c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31570:	blls	18b5e0 <ftello64@plt+0x184694>
   31574:	qdsuble	r4, sl, r1
   31578:	pop	{r1, r2, ip, sp, pc}
   3157c:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
   31580:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
   31584:	mulcs	r1, r8, r8
   31588:	rsbvc	r2, r2, r4, asr r1
   3158c:	mulcs	r2, r8, r8
   31590:			; <UNDEFINED> instruction: 0xf89870a2
   31594:	rscvc	r2, r2, r3
   31598:	mulcs	r5, r8, r8
   3159c:			; <UNDEFINED> instruction: 0xf8987122
   315a0:	cmnvc	r2, r6
   315a4:	mulcs	r8, r8, r8
   315a8:			; <UNDEFINED> instruction: 0xf89871a2
   315ac:	mvnvc	r2, #9
   315b0:	mvnvc	r7, r1, lsr #4
   315b4:	andcc	pc, r9, r4, asr #17
   315b8:	andcc	pc, sp, r4, lsr #17
   315bc:	mulcc	sl, r8, r8
   315c0:	svclt	0x00182b20
   315c4:	svclt	0x00182b09
   315c8:	bicle	r2, sp, sl
   315cc:	mulcc	fp, r8, r8
   315d0:	svclt	0x00182b09
   315d4:	svclt	0x00082b20
   315d8:	sbcle	r2, r5, fp
   315dc:			; <UNDEFINED> instruction: 0xf8987263
   315e0:	adcvc	r3, r3, #12
   315e4:	mulcc	sp, r8, r8
   315e8:	svclt	0x00182b3a
   315ec:			; <UNDEFINED> instruction: 0xd1bb200d
   315f0:	mulcc	lr, r8, r8
   315f4:			; <UNDEFINED> instruction: 0xf89872e3
   315f8:			; <UNDEFINED> instruction: 0x7323300f
   315fc:	mulscc	r0, r8, r8
   31600:	svclt	0x00052b3a
   31604:	mulscc	r1, r8, r8
   31608:	andscs	r2, r0, r3, lsl r0
   3160c:	svclt	0x00047363
   31610:	mulscc	r2, r8, r8
   31614:	str	r7, [r7, r3, lsr #7]!
   31618:	ldrdcs	pc, [r4], -r8
   3161c:			; <UNDEFINED> instruction: 0xf8d8200f
   31620:			; <UNDEFINED> instruction: 0xf8d83008
   31624:	rsbvs	r1, r2, r0
   31628:	eorvs	r6, r1, r3, lsr #1
   3162c:			; <UNDEFINED> instruction: 0x200cf8b8
   31630:	mulcc	lr, r8, r8
   31634:			; <UNDEFINED> instruction: 0x81a273e7
   31638:	ldr	r7, [r5, r3, lsr #7]
   3163c:	stcl	7, cr15, [r8, #-848]	; 0xfffffcb0
   31640:	strdeq	sp, [r2], -ip
   31644:	andeq	r0, r0, r4, ror #12
   31648:			; <UNDEFINED> instruction: 0x0002d3bc
   3164c:	blmi	1143f60 <ftello64@plt+0x113d014>
   31650:	push	{r1, r3, r4, r5, r6, sl, lr}
   31654:	strdlt	r4, [sp], r0
   31658:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   3165c:	movwls	r6, #47131	; 0xb81b
   31660:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31664:	rsbsle	r2, r3, r0, lsl #26
   31668:			; <UNDEFINED> instruction: 0xf7ff4604
   3166c:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   31670:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   31674:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
   31678:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
   3167c:	blcc	c3f744 <ftello64@plt+0xc387f8>
   31680:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
   31684:	blx	1cfc2a <ftello64@plt+0x1c8cde>
   31688:	bcc	c32aa4 <ftello64@plt+0xc2bb58>
   3168c:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   31690:	blx	1b9c2a <ftello64@plt+0x1b2cde>
   31694:			; <UNDEFINED> instruction: 0xf8947202
   31698:			; <UNDEFINED> instruction: 0xf8949006
   3169c:	vhadd.s8	d28, d0, d7
   316a0:			; <UNDEFINED> instruction: 0xf1a970b1
   316a4:			; <UNDEFINED> instruction: 0xf8940930
   316a8:	blx	916d6 <ftello64@plt+0x8a78a>
   316ac:			; <UNDEFINED> instruction: 0xf1ac3505
   316b0:	bvc	fe872378 <ftello64@plt+0xfe86b42c>
   316b4:	ldreq	pc, [r1, -r2, lsr #3]!
   316b8:	mul	fp, r4, r8
   316bc:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   316c0:	blvc	8c20dc <ftello64@plt+0x8bb190>
   316c4:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   316c8:	blvc	fe95045c <ftello64@plt+0xfe949510>
   316cc:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
   316d0:	rndeqdp	f7, #0.5
   316d4:	eorseq	pc, r0, #-2147483608	; 0x80000028
   316d8:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   316dc:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   316e0:	andcs	fp, r0, ip, asr #31
   316e4:	svccs	0x000b2001
   316e8:			; <UNDEFINED> instruction: 0xf040bf88
   316ec:	blx	1b16fa <ftello64@plt+0x1aa7ae>
   316f0:	blx	1b5b1a <ftello64@plt+0x1aebce>
   316f4:	blx	1b9f36 <ftello64@plt+0x1b2fea>
   316f8:	bllt	124230c <ftello64@plt+0x123b3c0>
   316fc:	rscscc	pc, pc, r9, lsl #2
   31700:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
   31704:			; <UNDEFINED> instruction: 0xdc232917
   31708:	svclt	0x00d82b3d
   3170c:	svclt	0x00cc2a3b
   31710:	strcs	r2, [r0], #-1025	; 0xfffffbff
   31714:			; <UNDEFINED> instruction: 0x4668dc1c
   31718:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
   3171c:	strls	r9, [r5, #-1030]	; 0xfffffbfa
   31720:	ldrbcc	pc, [pc, #79]!	; 31777 <ftello64@plt+0x2a82b>	; <UNPREDICTABLE>
   31724:	stmib	sp, {r8, r9, ip, pc}^
   31728:	stmib	sp, {r0, r8, sp}^
   3172c:	strls	r9, [r7], #-1795	; 0xfffff8fd
   31730:	strmi	lr, [r9], #-2509	; 0xfffff633
   31734:			; <UNDEFINED> instruction: 0xf7d59508
   31738:	bmi	2ec058 <ftello64@plt+0x2e510c>
   3173c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   31740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31744:	subsmi	r9, sl, fp, lsl #22
   31748:	andlt	sp, sp, r5, lsl #2
   3174c:	mvnshi	lr, #12386304	; 0xbd0000
   31750:	rscscc	pc, pc, pc, asr #32
   31754:			; <UNDEFINED> instruction: 0xf7d4e7f1
   31758:	svclt	0x0000ecbc
   3175c:	ldrdeq	sp, [r2], -r8
   31760:	andeq	r0, r0, r4, ror #12
   31764:	andeq	sp, r2, sl, ror #3
   31768:	blmi	703fd8 <ftello64@plt+0x6fd08c>
   3176c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   31770:			; <UNDEFINED> instruction: 0x4605b095
   31774:	tstcc	r1, r7, lsl #2
   31778:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3177c:			; <UNDEFINED> instruction: 0xf04f9313
   31780:	svclt	0x00040300
   31784:	andvc	r2, r3, r0, lsl #6
   31788:	stmdbge	r8, {r3, r4, ip, lr, pc}
   3178c:			; <UNDEFINED> instruction: 0xf7d4a807
   31790:	bmi	4ec240 <ftello64@plt+0x4e52f4>
   31794:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   31798:	strtmi	r4, [r8], -r4, lsl #12
   3179c:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   317a0:	vrshl.s8	d9, d4, d3
   317a4:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   317a8:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
   317ac:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
   317b0:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
   317b4:	strls	r3, [r0], #-1025	; 0xfffffbff
   317b8:	stmdb	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   317bc:	blmi	1c3fe4 <ftello64@plt+0x1bd098>
   317c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   317c4:	blls	50b834 <ftello64@plt+0x5048e8>
   317c8:	qaddle	r4, sl, r1
   317cc:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   317d0:	ldcl	7, cr15, [lr], #-848	; 0xfffffcb0
   317d4:			; <UNDEFINED> instruction: 0x0002d1ba
   317d8:	andeq	r0, r0, r4, ror #12
   317dc:	andeq	r9, r1, lr, lsl r8
   317e0:	andeq	sp, r2, r8, ror #2
   317e4:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   317e8:	suble	r2, r2, r0, lsl #28
   317ec:	tstcs	r1, ip, lsl #12
   317f0:			; <UNDEFINED> instruction: 0xf7ff4605
   317f4:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   317f8:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   317fc:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
   31800:	stmiavc	r9!, {r1, r3, sp}^
   31804:	blcc	c400cc <ftello64@plt+0xc39180>
   31808:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
   3180c:	strcs	pc, [r6], -r0, lsl #22
   31810:	blx	4fdc2 <ftello64@plt+0x48e76>
   31814:	bcc	c36428 <ftello64@plt+0xc2f4dc>
   31818:	blx	39db2 <ftello64@plt+0x32e66>
   3181c:	blx	8e02e <ftello64@plt+0x870e2>
   31820:	vmax.s8	d19, d0, d6
   31824:	bvc	a8e6f0 <ftello64@plt+0xa877a4>
   31828:	bvc	1b800f4 <ftello64@plt+0x1b791a8>
   3182c:			; <UNDEFINED> instruction: 0xf1a1429e
   31830:			; <UNDEFINED> instruction: 0xf1a50130
   31834:	svclt	0x00cc0530
   31838:	movwcs	r2, #4864	; 0x1300
   3183c:	svclt	0x00882a0b
   31840:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   31844:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
   31848:			; <UNDEFINED> instruction: 0x1e48b99b
   3184c:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
   31850:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
   31854:	ldrbcc	pc, [pc, #79]!	; 318ab <ftello64@plt+0x2a95f>	; <UNPREDICTABLE>
   31858:			; <UNDEFINED> instruction: 0x61a34618
   3185c:	mvnvs	r6, r6, ror #2
   31860:	adcvs	r6, r3, #805306374	; 0x30000006
   31864:	movwcc	lr, #2500	; 0x9c4
   31868:	smlabtcc	r2, r4, r9, lr
   3186c:	eorvs	r6, r5, #-2147483640	; 0x80000008
   31870:			; <UNDEFINED> instruction: 0xf04fbdf8
   31874:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   31878:	blmi	114418c <ftello64@plt+0x113d240>
   3187c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   31880:	addlt	r7, sp, r4, lsl #16
   31884:			; <UNDEFINED> instruction: 0x460558d3
   31888:	strmi	r2, [lr], -r0, lsr #24
   3188c:	movwls	r6, #47131	; 0xb81b
   31890:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31894:			; <UNDEFINED> instruction: 0xf815d103
   31898:	stccs	15, cr4, [r0], #-4
   3189c:			; <UNDEFINED> instruction: 0x4620d0fb
   318a0:	subsle	r2, pc, r0, lsl #24
   318a4:			; <UNDEFINED> instruction: 0xf7d44628
   318a8:	stmdacs	lr, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   318ac:	bvc	b27e44 <ftello64@plt+0xb20ef8>
   318b0:	cmnle	r1, r4, asr fp
   318b4:			; <UNDEFINED> instruction: 0xf1a47868
   318b8:	stmiavc	sl!, {r4, r5, r8, r9}
   318bc:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
   318c0:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   318c4:	rsbcs	r3, r4, r0, lsr sl
   318c8:	blx	1ffd92 <ftello64@plt+0x1f8e46>
   318cc:	blx	2024e2 <ftello64@plt+0x1fb596>
   318d0:	vhsub.s8	d17, d0, d2
   318d4:	blx	4de8a <ftello64@plt+0x46f3e>
   318d8:	addmi	r2, fp, #201326592	; 0xc000000
   318dc:			; <UNDEFINED> instruction: 0xf04fbfd8
   318e0:	ldcle	0, cr3, [pc, #-1020]!	; 314ec <ftello64@plt+0x2a5a0>
   318e4:			; <UNDEFINED> instruction: 0xf105b116
   318e8:	eorsvs	r0, r2, pc, lsl #4
   318ec:	rscsvc	pc, r5, #64, 4
   318f0:	svclt	0x00c44293
   318f4:	rscvs	pc, fp, r0, asr #12
   318f8:	rscvc	pc, r8, r7, asr #13
   318fc:	bvc	feaa89cc <ftello64@plt+0xfeaa1a80>
   31900:	msrvc	SPSR_fs, #805306378	; 0x3000000a
   31904:	andcs	r7, sl, pc, lsr #19
   31908:	bvc	1bd00c0 <ftello64@plt+0x1bc9174>
   3190c:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
   31910:	movwls	r3, #23600	; 0x5c30
   31914:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   31918:	bcc	c4fec4 <ftello64@plt+0xc48f78>
   3191c:			; <UNDEFINED> instruction: 0xf8953e30
   31920:	blx	6195a <ftello64@plt+0x5aa0e>
   31924:	bvc	ffb43548 <ftello64@plt+0xffb3c5fc>
   31928:	strcc	pc, [r6], -r0, lsl #22
   3192c:	blx	409f6 <ftello64@plt+0x39aaa>
   31930:	blvc	1a76540 <ftello64@plt+0x1a6f5f4>
   31934:			; <UNDEFINED> instruction: 0xf1ac7baa
   31938:	ldmdbcc	r0!, {r4, r5, sl, fp}
   3193c:	bcc	c57550 <ftello64@plt+0xc50604>
   31940:	blx	4060e <ftello64@plt+0x396c2>
   31944:	movwls	ip, #17412	; 0x4404
   31948:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   3194c:	andcs	r4, r0, #104, 12	; 0x6800000
   31950:	andls	r9, r7, #2097152	; 0x200000
   31954:	andls	r9, r6, #16777216	; 0x1000000
   31958:	stmib	sp, {r8, ip, pc}^
   3195c:	andls	r2, sl, #8, 4	; 0x80000000
   31960:	ldmdb	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31964:	blmi	284194 <ftello64@plt+0x27d248>
   31968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3196c:	blls	30b9dc <ftello64@plt+0x304a90>
   31970:	qaddle	r4, sl, r7
   31974:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   31978:			; <UNDEFINED> instruction: 0x46284631
   3197c:			; <UNDEFINED> instruction: 0xf7d4220a
   31980:	strb	lr, [pc, r2, ror #28]!
   31984:	bl	fe96f8dc <ftello64@plt+0xfe968990>
   31988:	andeq	sp, r2, sl, lsr #1
   3198c:	andeq	r0, r0, r4, ror #12
   31990:	andeq	ip, r2, r0, asr #31
   31994:			; <UNDEFINED> instruction: 0x43a3f44f
   31998:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   3199c:	andeq	pc, r1, r3, lsl #22
   319a0:	svclt	0x00004770
   319a4:	mvnsmi	lr, #737280	; 0xb4000
   319a8:	streq	pc, [r9, #1608]	; 0x648
   319ac:	streq	pc, [r8, #1736]	; 0x6c8
   319b0:			; <UNDEFINED> instruction: 0x21abf64a
   319b4:			; <UNDEFINED> instruction: 0x21aaf6ca
   319b8:	rsbcc	pc, r1, #-268435452	; 0xf0000004
   319bc:	vmlacc.f64	d15, d16, d21
   319c0:	andsvc	pc, r9, #1610612748	; 0x6000000c
   319c4:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   319c8:	ldceq	0, cr15, [r8], {79}	; 0x4f
   319cc:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   319d0:	addlt	r4, r5, lr, lsl ip
   319d4:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   319d8:	vnmlane.f32	s29, s28, s30
   319dc:	blx	fe97ea06 <ftello64@plt+0xfe977aba>
   319e0:	blmi	6fee20 <ftello64@plt+0x6f7ed4>
   319e4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   319e8:	blx	fe873fa6 <ftello64@plt+0xfe86d05a>
   319ec:	blx	255e0a <ftello64@plt+0x24eebe>
   319f0:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
   319f4:	andhi	pc, r1, #165888	; 0x28800
   319f8:	and	pc, ip, sp, asr #17
   319fc:			; <UNDEFINED> instruction: 0x5c11fb0c
   31a00:	bl	b843c <ftello64@plt+0xb14f0>
   31a04:	beq	572360 <ftello64@plt+0x56b414>
   31a08:	andgt	pc, r8, sp, asr #17
   31a0c:	andls	r4, r0, #44040192	; 0x2a00000
   31a10:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
   31a14:	tstcs	r1, lr, lsl r2
   31a18:			; <UNDEFINED> instruction: 0xf7d49501
   31a1c:			; <UNDEFINED> instruction: 0xf243eef8
   31a20:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
   31a24:	strtmi	r1, [r0], -r1, ror #7
   31a28:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
   31a2c:	cmncs	r4, r5, lsr r9
   31a30:	mrc	7, 2, APSR_nzcv, cr0, cr4, {6}
   31a34:	andlt	r3, r5, r1
   31a38:	mvnshi	lr, #12386304	; 0xbd0000
   31a3c:			; <UNDEFINED> instruction: 0xf7d42179
   31a40:	andcc	lr, r1, sl, asr #28
   31a44:	pop	{r0, r2, ip, sp, pc}
   31a48:	svclt	0x000083f0
   31a4c:	muleq	r2, sl, r3
   31a50:	andeq	r9, r1, sl, ror #11
   31a54:	strmi	r4, [r1], -fp, lsl #12
   31a58:			; <UNDEFINED> instruction: 0x4618b5f0
   31a5c:	blcs	5dc78 <ftello64@plt+0x56d2c>
   31a60:			; <UNDEFINED> instruction: 0xf7d4d046
   31a64:	cdp	15, 11, cr14, cr5, cr8, {4}
   31a68:	vsqrt.f64	d16, d0
   31a6c:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   31a70:	blvs	e2d0f4 <ftello64@plt+0xe261a8>
   31a74:	streq	pc, [r9], #1608	; 0x648
   31a78:	streq	pc, [r8], #1736	; 0x6c8
   31a7c:	strcs	pc, [fp, #1610]!	; 0x64a
   31a80:	strcs	pc, [sl, #1738]!	; 0x6ca
   31a84:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   31a88:	rsbcc	pc, r1, pc, asr #4
   31a8c:	andsvc	pc, r9, r6, asr #5
   31a90:	blvc	1ed498 <ftello64@plt+0x1e654c>
   31a94:	ldceq	0, cr15, [r8], {79}	; 0x4f
   31a98:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   31a9c:	blvs	ff06d694 <ftello64@plt+0xff066748>
   31aa0:	bvs	fe46d300 <ftello64@plt+0xfe4663b4>
   31aa4:	andcc	pc, r6, #164, 22	; 0x29000
   31aa8:	blx	3b3ffa <ftello64@plt+0x3ad0ae>
   31aac:	mrc	2, 7, r6, cr12, cr2, {0}
   31ab0:	vnmla.f64	d7, d23, d7
   31ab4:	blx	fe9404fe <ftello64@plt+0xfe9395b2>
   31ab8:	stmdbeq	r1!, {r0, r1, sl, ip}^
   31abc:	strvs	pc, [r1, #-2981]	; 0xfffff45b
   31ac0:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
   31ac4:	blx	fe833f7a <ftello64@plt+0xfe82d02e>
   31ac8:	blx	349ade <ftello64@plt+0x342b92>
   31acc:	bne	676f20 <ftello64@plt+0x66ffd4>
   31ad0:	subseq	lr, r1, r0, lsl #22
   31ad4:	blx	1f42e2 <ftello64@plt+0x1ed396>
   31ad8:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
   31adc:	tstlt	r4, #95232	; 0x17400
   31ae0:			; <UNDEFINED> instruction: 0x4621481d
   31ae4:	andlt	r4, r5, r8, ror r4
   31ae8:	ldrhtmi	lr, [r0], #141	; 0x8d
   31aec:	cdplt	0, 7, cr15, cr2, cr1, {0}
   31af0:			; <UNDEFINED> instruction: 0xf7ff9103
   31af4:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   31af8:	svc	0x003cf7d4
   31afc:	bleq	ff06d5d8 <ftello64@plt+0xff06668c>
   31b00:	blx	46d6cc <ftello64@plt+0x466780>
   31b04:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
   31b08:	andlt	r4, r5, r8, ror r4
   31b0c:	ldrhtmi	lr, [r0], #141	; 0x8d
   31b10:	stmiblt	r6, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31b14:			; <UNDEFINED> instruction: 0x46234812
   31b18:	strtmi	r9, [sl], -r0, lsl #4
   31b1c:			; <UNDEFINED> instruction: 0xf0014478
   31b20:	andlt	pc, r5, r9, asr lr	; <UNPREDICTABLE>
   31b24:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   31b28:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   31b2c:	pop	{r0, r2, ip, sp, pc}
   31b30:			; <UNDEFINED> instruction: 0xf00140f0
   31b34:	stmdami	ip, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, pc}
   31b38:			; <UNDEFINED> instruction: 0x46294613
   31b3c:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   31b40:	pop	{r0, r2, ip, sp, pc}
   31b44:			; <UNDEFINED> instruction: 0xf00140f0
   31b48:	svclt	0x0000be45
   31b4c:	andhi	pc, r0, pc, lsr #7
   31b50:	andeq	r0, r0, r0
   31b54:	submi	r0, lr, r0
   31b58:	andeq	r9, r1, r4, lsr #10
   31b5c:	ldrdeq	r9, [r1], -r8
   31b60:	ldrdeq	r9, [r1], -r0
   31b64:	andeq	r9, r1, r6, ror #9
   31b68:			; <UNDEFINED> instruction: 0x000194be
   31b6c:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
   31b70:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   31b74:	addlt	fp, r5, r0, lsr r5
   31b78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31b7c:			; <UNDEFINED> instruction: 0xf04f9303
   31b80:	andls	r0, r2, r0, lsl #6
   31b84:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
   31b88:	mrc	7, 5, APSR_nzcv, cr2, cr4, {6}
   31b8c:	tstcs	r0, r7, lsl sl
   31b90:			; <UNDEFINED> instruction: 0x4604447a
   31b94:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
   31b98:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   31b9c:	strls	r3, [r1, #-40]	; 0xffffffd8
   31ba0:	msrvc	SPSR_fs, #805306368	; 0x30000000
   31ba4:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   31ba8:			; <UNDEFINED> instruction: 0xf7d49400
   31bac:	bmi	4ad8e4 <ftello64@plt+0x4a6998>
   31bb0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   31bb4:	ldmpl	r3, {r4, fp, lr}^
   31bb8:	eorcc	r4, r8, r8, ror r4
   31bbc:	blls	10bc2c <ftello64@plt+0x104ce0>
   31bc0:	qaddle	r4, sl, sp
   31bc4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   31bc8:	blmi	384400 <ftello64@plt+0x37d4b4>
   31bcc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   31bd0:			; <UNDEFINED> instruction: 0x3328ca07
   31bd4:	movwgt	r0, #15380	; 0x3c14
   31bd8:	blcs	efc6c <ftello64@plt+0xe8d20>
   31bdc:			; <UNDEFINED> instruction: 0xe7e6701c
   31be0:	b	1defb38 <ftello64@plt+0x1de8bec>
   31be4:			; <UNDEFINED> instruction: 0x0002cdb6
   31be8:	andeq	r0, r0, r4, ror #12
   31bec:	muleq	r1, r0, r4
   31bf0:	ldrdeq	lr, [r2], -r6
   31bf4:	andeq	ip, r2, r6, ror sp
   31bf8:			; <UNDEFINED> instruction: 0x0002e1b8
   31bfc:	andeq	r9, r1, r8, asr #8
   31c00:	andeq	lr, r2, r2, lsr #3
   31c04:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
   31c08:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   31c0c:	addlt	fp, r9, r0, lsr r5
   31c10:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31c14:			; <UNDEFINED> instruction: 0xf04f9307
   31c18:	andls	r0, r6, r0, lsl #6
   31c1c:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
   31c20:	mcr	7, 3, pc, cr6, cr4, {6}	; <UNPREDICTABLE>
   31c24:	tstcs	lr, r9, lsl sl
   31c28:			; <UNDEFINED> instruction: 0x4604447a
   31c2c:	stmdavs	r5!, {r3, r4, fp, lr}
   31c30:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   31c34:	strls	r3, [r4, #-56]	; 0xffffffc8
   31c38:	msrvc	SPSR_fs, #805306368	; 0x30000000
   31c3c:	strls	r6, [r3, #-2149]	; 0xfffff79b
   31c40:	strls	r6, [r2, #-2213]	; 0xfffff75b
   31c44:	strls	r6, [r1, #-2277]	; 0xfffff71b
   31c48:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   31c4c:			; <UNDEFINED> instruction: 0xf7d49400
   31c50:	bmi	46d840 <ftello64@plt+0x4668f4>
   31c54:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   31c58:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
   31c5c:	eorscc	r4, r8, r8, ror r4
   31c60:	blls	20bcd0 <ftello64@plt+0x204d84>
   31c64:	qaddle	r4, sl, fp
   31c68:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   31c6c:	stcmi	13, cr4, [ip], {11}
   31c70:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   31c74:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
   31c78:	strgt	r6, [pc], #-2093	; 31c80 <ftello64@plt+0x2ad34>
   31c7c:	strb	r6, [r8, r5, lsr #32]!
   31c80:	b	9efbd8 <ftello64@plt+0x9e8c8c>
   31c84:	andeq	ip, r2, lr, lsl sp
   31c88:	andeq	r0, r0, r4, ror #12
   31c8c:	andeq	r9, r1, ip, lsl r4
   31c90:	andeq	lr, r2, lr, lsr r1
   31c94:	ldrdeq	ip, [r2], -r2
   31c98:	andeq	lr, r2, r4, lsl r1
   31c9c:	andeq	r9, r1, r0, asr #7
   31ca0:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   31ca4:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
   31ca8:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   31cac:	addlt	fp, r4, r0, lsl r5
   31cb0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31cb4:			; <UNDEFINED> instruction: 0xf04f9303
   31cb8:	andls	r0, r2, r0, lsl #6
   31cbc:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
   31cc0:			; <UNDEFINED> instruction: 0xf7d44c25
   31cc4:	ldrbtmi	lr, [ip], #-3080	; 0xfffff3f8
   31cc8:	strmi	r3, [r3], -ip, lsl #9
   31ccc:	vaddl.s8	q9, d0, d24
   31cd0:	movwls	r0, #4098	; 0x1002
   31cd4:	svc	0x0038f7d4
   31cd8:	strmi	r2, [r1], -pc, lsr #4
   31cdc:			; <UNDEFINED> instruction: 0xf7f74620
   31ce0:	ldmdbmi	lr, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   31ce4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   31ce8:	svc	0x00baf7d3
   31cec:			; <UNDEFINED> instruction: 0xb3209b01
   31cf0:	teqcs	r1, fp, lsl ip
   31cf4:			; <UNDEFINED> instruction: 0xf104447c
   31cf8:			; <UNDEFINED> instruction: 0xf104028c
   31cfc:			; <UNDEFINED> instruction: 0xf7d40058
   31d00:	movwcs	lr, #3014	; 0xbc6
   31d04:	addcc	pc, r9, r4, lsl #17
   31d08:	blmi	4c4568 <ftello64@plt+0x4bd61c>
   31d0c:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
   31d10:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   31d14:	ldmdavs	sl, {r3, r4, r6, ip, sp}
   31d18:	subsmi	r9, sl, r3, lsl #22
   31d1c:	andlt	sp, r4, r5, lsl r1
   31d20:	bmi	4e1168 <ftello64@plt+0x4da21c>
   31d24:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   31d28:	bgt	202f1c <ftello64@plt+0x1fbfd0>
   31d2c:	ldceq	3, cr3, [r4], {88}	; 0x58
   31d30:			; <UNDEFINED> instruction: 0xf823c303
   31d34:	andsvc	r2, ip, r2, lsl #22
   31d38:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   31d3c:	eorscs	r4, r2, #32, 12	; 0x2000000
   31d40:			; <UNDEFINED> instruction: 0xf7d44479
   31d44:	blls	ad2ac <ftello64@plt+0xa6360>
   31d48:			; <UNDEFINED> instruction: 0xf7d4e7d2
   31d4c:	svclt	0x0000e9c2
   31d50:	andeq	ip, r2, lr, ror ip
   31d54:	andeq	r0, r0, r4, ror #12
   31d58:	andeq	lr, r2, sl, lsr #1
   31d5c:	andeq	r9, r1, lr, ror r3
   31d60:	andeq	lr, r2, ip, ror r0
   31d64:	andeq	ip, r2, ip, lsl ip
   31d68:	andeq	lr, r2, lr, asr r0
   31d6c:	andeq	r9, r1, lr, ror #5
   31d70:	andeq	lr, r2, r8, asr #32
   31d74:	andeq	r9, r1, r8, lsr #6
   31d78:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
   31d7c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   31d80:			; <UNDEFINED> instruction: 0xb093b5f0
   31d84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31d88:			; <UNDEFINED> instruction: 0xf04f9311
   31d8c:	andls	r0, r5, r0, lsl #6
   31d90:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
   31d94:			; <UNDEFINED> instruction: 0xf7d3a805
   31d98:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   31d9c:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
   31da0:	strtcs	pc, [fp], #1610	; 0x64a
   31da4:	strtcs	pc, [sl], #1730	; 0x6c2
   31da8:	vmla.i8	d22, d18, d1
   31dac:	vshl.s64	d20, d3, #9
   31db0:	blx	fe13b2de <ftello64@plt+0xfe134392>
   31db4:	ldrbne	r4, [r4, r2, lsl #6]
   31db8:	strvs	pc, [r1, #-2949]	; 0xfffff47b
   31dbc:	bl	ff14bde0 <ftello64@plt+0xff144e94>
   31dc0:	stmdane	lr!, {r0, r1, r5, r6, sl}^
   31dc4:	strbne	r2, [sp, ip, lsl #6]
   31dc8:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
   31dcc:	streq	lr, [r6, #3013]!	; 0xbc5
   31dd0:	strls	r6, [r3, -r2, asr #17]
   31dd4:	strbeq	lr, [r5, #3013]	; 0xbc5
   31dd8:	blne	128bef8 <ftello64@plt+0x1284fac>
   31ddc:	bl	144a34 <ftello64@plt+0x13dae8>
   31de0:	bl	72ef8 <ftello64@plt+0x6bfac>
   31de4:	strls	r0, [r2], -r1, asr #2
   31de8:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   31dec:	cfmuldmi	mvd4, mvd1, mvd3
   31df0:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
   31df4:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
   31df8:	vadd.i8	d4, d4, d15
   31dfc:	strls	r7, [r0], #-1132	; 0xfffffb94
   31e00:			; <UNDEFINED> instruction: 0xf0014478
   31e04:	bmi	3b11a8 <ftello64@plt+0x3aa25c>
   31e08:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   31e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31e10:	subsmi	r9, sl, r1, lsl fp
   31e14:	andslt	sp, r3, r6, lsl #2
   31e18:			; <UNDEFINED> instruction: 0x2016bdf0
   31e1c:	mrc	7, 5, APSR_nzcv, cr10, cr4, {6}
   31e20:	ldrb	r2, [r0, r0]!
   31e24:	ldmdb	r4, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31e28:	andeq	ip, r2, sl, lsr #23
   31e2c:	andeq	r0, r0, r4, ror #12
   31e30:	andeq	r9, r1, r4, lsl #5
   31e34:	andeq	r9, r1, r2, lsr #5
   31e38:	andeq	r9, r1, ip, lsr #5
   31e3c:	andeq	ip, r2, lr, lsl fp
   31e40:	tstlt	fp, r3, lsl #16
   31e44:	blt	f6fe48 <ftello64@plt+0xf68efc>
   31e48:			; <UNDEFINED> instruction: 0x4770201a
   31e4c:	addlt	fp, r5, r0, lsl #10
   31e50:	stmdavc	r3, {r3, r8, ip, sp, pc}
   31e54:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   31e58:	andcs	r2, r0, r5, lsl #4
   31e5c:			; <UNDEFINED> instruction: 0xf7d44479
   31e60:	strmi	lr, [r1], -r0, lsr #18
   31e64:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   31e68:			; <UNDEFINED> instruction: 0xf85db005
   31e6c:			; <UNDEFINED> instruction: 0xf7fbeb04
   31e70:			; <UNDEFINED> instruction: 0xf100be71
   31e74:			; <UNDEFINED> instruction: 0xf100020d
   31e78:	strmi	r0, [r1], -fp, lsl #6
   31e7c:	movwls	r9, #4610	; 0x1202
   31e80:	andeq	pc, r9, #0, 2
   31e84:	andls	r1, r0, #8384	; 0x20c0
   31e88:	stmdami	r5, {r1, r8, sl, fp, ip}
   31e8c:			; <UNDEFINED> instruction: 0xf7fb4478
   31e90:	andlt	pc, r5, r1, ror #28
   31e94:	blx	170012 <ftello64@plt+0x1690c6>
   31e98:	andeq	r3, r1, ip, lsl #1
   31e9c:	andeq	lr, r0, lr, lsl #24
   31ea0:	andeq	r1, r1, ip, asr #12
   31ea4:			; <UNDEFINED> instruction: 0x4605b538
   31ea8:			; <UNDEFINED> instruction: 0xb1ab780b
   31eac:	strmi	r4, [ip], -r8, lsl #12
   31eb0:	bl	ff56fe08 <ftello64@plt+0xff568ebc>
   31eb4:	tstle	r1, pc, lsl #16
   31eb8:	blcs	155074c <ftello64@plt+0x1549800>
   31ebc:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
   31ec0:	stmiavs	r3!, {r8, sp}
   31ec4:	rsbvs	r6, sl, r0, lsr #16
   31ec8:	eorvs	r6, r8, fp, lsr #1
   31ecc:	blvc	fe91455c <ftello64@plt+0xfe90d610>
   31ed0:			; <UNDEFINED> instruction: 0x81aa73e9
   31ed4:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
   31ed8:	ldclt	0, cr7, [r8, #-12]!
   31edc:	vpmax.s8	d20, d0, d4
   31ee0:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
   31ee4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   31ee8:			; <UNDEFINED> instruction: 0xf7fb3210
   31eec:	svclt	0x0000feb5
   31ef0:	strdeq	r9, [r1], -r4
   31ef4:	andeq	r9, r1, r6, lsr #1
   31ef8:	blmi	1ec48e4 <ftello64@plt+0x1ebd998>
   31efc:	push	{r1, r3, r4, r5, r6, sl, lr}
   31f00:	strdlt	r4, [sp], r0
   31f04:	ldrcs	r7, [sl], -r7, lsl #16
   31f08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   31f0c:			; <UNDEFINED> instruction: 0xf04f930b
   31f10:	svccs	0x00000300
   31f14:	sbcshi	pc, r4, r0
   31f18:	strmi	r4, [sp], -r4, lsl #12
   31f1c:			; <UNDEFINED> instruction: 0xf9d0f7ff
   31f20:	stmdacs	r0, {r1, r2, r9, sl, lr}
   31f24:	sbchi	pc, ip, r0, asr #32
   31f28:	bicvc	pc, r1, #82837504	; 0x4f00000
   31f2c:	mvnsvc	pc, #208666624	; 0xc700000
   31f30:	vqsub.s8	d4, d16, d13
   31f34:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
   31f38:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   31f3c:	mul	r2, r4, r8
   31f40:			; <UNDEFINED> instruction: 0xf894200a
   31f44:			; <UNDEFINED> instruction: 0xf1a2c003
   31f48:			; <UNDEFINED> instruction: 0xf1ae0730
   31f4c:			; <UNDEFINED> instruction: 0xf8940e30
   31f50:			; <UNDEFINED> instruction: 0xf1ac9004
   31f54:	stmdbvc	r1!, {r4, r5, sl, fp}^
   31f58:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   31f5c:	mulhi	r6, r4, r8
   31f60:			; <UNDEFINED> instruction: 0xcc0efb00
   31f64:			; <UNDEFINED> instruction: 0xf1a979e2
   31f68:			; <UNDEFINED> instruction: 0xf1a80730
   31f6c:	ldmdbcc	r0!, {r4, r5, fp}
   31f70:			; <UNDEFINED> instruction: 0xf04f3a30
   31f74:			; <UNDEFINED> instruction: 0xf8940964
   31f78:	blx	59fae <ftello64@plt+0x53062>
   31f7c:			; <UNDEFINED> instruction: 0xf8941107
   31f80:	blx	2a9fae <ftello64@plt+0x2a3062>
   31f84:			; <UNDEFINED> instruction: 0xf894c303
   31f88:	blx	5dfba <ftello64@plt+0x5706e>
   31f8c:			; <UNDEFINED> instruction: 0xf8942208
   31f90:			; <UNDEFINED> instruction: 0xf894800c
   31f94:			; <UNDEFINED> instruction: 0xf1aac00d
   31f98:			; <UNDEFINED> instruction: 0xf1a80a30
   31f9c:			; <UNDEFINED> instruction: 0xf8940830
   31fa0:			; <UNDEFINED> instruction: 0xf1ae900e
   31fa4:			; <UNDEFINED> instruction: 0xf1ab0e30
   31fa8:	blx	34c72 <ftello64@plt+0x2dd26>
   31fac:			; <UNDEFINED> instruction: 0xf1ac870a
   31fb0:			; <UNDEFINED> instruction: 0xf1a90c30
   31fb4:	vmul.i8	d16, d0, d16
   31fb8:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
   31fbc:	blx	56be6 <ftello64@plt+0x4fc9a>
   31fc0:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
   31fc4:	blx	367f2 <ftello64@plt+0x2f8a6>
   31fc8:	vhadd.u8	d25, d0, d12
   31fcc:	strmi	r8, [r5], #-133	; 0xffffff7b
   31fd0:	stceq	6, cr15, [r9], {72}	; 0x48
   31fd4:	stceq	6, cr15, [r8], {200}	; 0xc8
   31fd8:	b	1416bfc <ftello64@plt+0x140fcb0>
   31fdc:	blx	fe350f7a <ftello64@plt+0xfe34a02e>
   31fe0:	ldrmi	r0, [r8], -r5, lsl #16
   31fe4:	bl	ff30328c <ftello64@plt+0xff2fc340>
   31fe8:	ldrtmi	r1, [r8], #2152	; 0x868
   31fec:	strcc	pc, [r8, -ip, lsl #23]
   31ff0:	bvc	ffa6c934 <ftello64@plt+0xffa659e8>
   31ff4:	bl	ff2c3118 <ftello64@plt+0xff2bc1cc>
   31ff8:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
   31ffc:			; <UNDEFINED> instruction: 0xff80f7fe
   32000:	adccs	pc, fp, #77594624	; 0x4a00000
   32004:	adccs	pc, sl, #203423744	; 0xc200000
   32008:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3200c:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
   32010:	andcc	pc, r7, #133120	; 0x20800
   32014:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
   32018:	orrvs	pc, sl, #1862270976	; 0x6f000000
   3201c:	adceq	lr, r2, #205824	; 0x32400
   32020:			; <UNDEFINED> instruction: 0xf5a04410
   32024:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
   32028:	addmi	r9, sl, #7168	; 0x1c00
   3202c:	blge	2e8048 <ftello64@plt+0x2e10fc>
   32030:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   32034:			; <UNDEFINED> instruction: 0xffa2f7fe
   32038:	vqdmulh.s<illegal width 8>	d25, d2, d8
   3203c:	addsmi	r7, r3, #-268435456	; 0xf0000000
   32040:	bls	2a9170 <ftello64@plt+0x2a2224>
   32044:	mcrrle	10, 0, r2, r7, cr12
   32048:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   3204c:			; <UNDEFINED> instruction: 0xf10e2a00
   32050:	svclt	0x00cc30ff
   32054:	mrscs	r2, (UNDEF: 17)
   32058:	svclt	0x0088281e
   3205c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   32060:	bicsvc	lr, r3, r1, asr sl
   32064:			; <UNDEFINED> instruction: 0xf64ad138
   32068:			; <UNDEFINED> instruction: 0xf6c221ab
   3206c:			; <UNDEFINED> instruction: 0xf64821aa
   32070:			; <UNDEFINED> instruction: 0xf6c80c89
   32074:	blx	fe07529e <ftello64@plt+0xfe06e352>
   32078:			; <UNDEFINED> instruction: 0xf8cd0107
   3207c:	andls	lr, r0, #4
   32080:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   32084:	blx	fe3564aa <ftello64@plt+0xfe34f55e>
   32088:	stmdbls	r7, {r0, r2, ip}
   3208c:			; <UNDEFINED> instruction: 0xec08fb8c
   32090:	bl	ff283138 <ftello64@plt+0xff27c1ec>
   32094:	teqcs	ip, r1, lsr #19
   32098:	bl	ff3033b0 <ftello64@plt+0xff2fc464>
   3209c:	strtmi	r1, [r0], -r0, ror #22
   320a0:	bne	1b6cfd0 <ftello64@plt+0x1b66084>
   320a4:	ldceq	0, cr15, [r8], {79}	; 0x4f
   320a8:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
   320ac:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
   320b0:	blx	33a4fa <ftello64@plt+0x3335ae>
   320b4:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
   320b8:	strls	r4, [r2, -r3, lsl #10]
   320bc:	stcl	7, cr15, [r2], {212}	; 0xd4
   320c0:	blmi	2448f0 <ftello64@plt+0x23d9a4>
   320c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   320c8:	blls	30c138 <ftello64@plt+0x3051ec>
   320cc:	qaddle	r4, sl, r5
   320d0:	andlt	r4, sp, r0, lsr r6
   320d4:	svchi	0x00f0e8bd
   320d8:			; <UNDEFINED> instruction: 0xe7f12637
   320dc:	svc	0x00f8f7d3
   320e0:	andeq	ip, r2, ip, lsr #20
   320e4:	andeq	r0, r0, r4, ror #12
   320e8:	andeq	r8, r1, r2, lsr pc
   320ec:	andeq	ip, r2, r4, ror #16
   320f0:	blmi	1584a48 <ftello64@plt+0x157dafc>
   320f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   320f8:	strdlt	r4, [sp], r0
   320fc:	ldrcs	r7, [sl, -r6, lsl #16]
   32100:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   32104:			; <UNDEFINED> instruction: 0xf04f930b
   32108:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   3210c:	addhi	pc, r9, r0
   32110:	strmi	r4, [sp], -r4, lsl #12
   32114:			; <UNDEFINED> instruction: 0xf8d4f7ff
   32118:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3211c:	addhi	pc, r1, r0, asr #32
   32120:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
   32124:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
   32128:	vqsub.s8	d4, d16, d13
   3212c:	stmdavc	r3!, {r1, r2, r7, pc}^
   32130:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
   32134:	stceq	0, cr15, [sl], {79}	; 0x4f
   32138:	blcc	c504c8 <ftello64@plt+0xc4957c>
   3213c:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
   32140:			; <UNDEFINED> instruction: 0xf8943a30
   32144:	blx	36a162 <ftello64@plt+0x363216>
   32148:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
   3214c:	strcs	pc, [r0], -ip, lsl #22
   32150:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
   32154:	rndeqdp	f7, #0.5
   32158:			; <UNDEFINED> instruction: 0xf04f3a30
   3215c:	ldmdacc	r0!, {r2, r5, r6, fp}
   32160:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
   32164:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   32168:	strtvs	pc, [lr], -r0, asr #4
   3216c:	andeq	pc, r2, #12, 22	; 0x3000
   32170:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
   32174:	andls	r3, sl, #8, 2
   32178:			; <UNDEFINED> instruction: 0x4618dd5f
   3217c:			; <UNDEFINED> instruction: 0xf7fe9307
   32180:			; <UNDEFINED> instruction: 0xf46ffebf
   32184:			; <UNDEFINED> instruction: 0xf641638a
   32188:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
   3218c:			; <UNDEFINED> instruction: 0xf8940111
   32190:			; <UNDEFINED> instruction: 0xf8948009
   32194:			; <UNDEFINED> instruction: 0xf894b00a
   32198:	blvc	9d61cc <ftello64@plt+0x9cf280>
   3219c:	mulge	sp, r4, r8
   321a0:	blvc	fe983248 <ftello64@plt+0xfe97c2fc>
   321a4:	sbcsne	pc, r2, #160, 10	; 0x28000000
   321a8:	blls	203218 <ftello64@plt+0x1fc2cc>
   321ac:	stmdale	r5, {r1, r3, r7, r9, lr}
   321b0:	bge	29cde0 <ftello64@plt+0x295e94>
   321b4:			; <UNDEFINED> instruction: 0xf7fea908
   321b8:	blls	271d44 <ftello64@plt+0x26adf8>
   321bc:	andvc	pc, pc, #536870916	; 0x20000004
   321c0:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
   321c4:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
   321c8:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
   321cc:			; <UNDEFINED> instruction: 0xf1002900
   321d0:	svclt	0x00cc3cff
   321d4:	andcs	r2, r1, #0, 4
   321d8:	svceq	0x001ef1bc
   321dc:			; <UNDEFINED> instruction: 0xf042bf88
   321e0:	b	14b29ec <ftello64@plt+0x14abaa0>
   321e4:	ldrdle	r7, [r8, -r3]!
   321e8:			; <UNDEFINED> instruction: 0xf1aa3d30
   321ec:			; <UNDEFINED> instruction: 0xf1a90a30
   321f0:			; <UNDEFINED> instruction: 0x3e300930
   321f4:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   321f8:	bleq	c6e8ac <ftello64@plt+0xc67960>
   321fc:	andls	r2, r1, sl, lsl #4
   32200:	bpl	2f0e10 <ftello64@plt+0x2e9ec4>
   32204:	blx	d660e <ftello64@plt+0xcf6c2>
   32208:	strtmi	r6, [r0], -r9, lsl #12
   3220c:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
   32210:	tstcs	r0, lr, lsl #20
   32214:	andsge	pc, r0, sp, asr #17
   32218:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3221c:			; <UNDEFINED> instruction: 0xf7d45602
   32220:	bmi	32d270 <ftello64@plt+0x326324>
   32224:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   32228:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3222c:	subsmi	r9, sl, fp, lsl #22
   32230:	ldrtmi	sp, [r8], -r5, lsl #2
   32234:	pop	{r0, r2, r3, ip, sp, pc}
   32238:			; <UNDEFINED> instruction: 0x27378ff0
   3223c:			; <UNDEFINED> instruction: 0xf7d3e7f1
   32240:	svclt	0x0000ef48
   32244:	andeq	ip, r2, r4, lsr r8
   32248:	andeq	r0, r0, r4, ror #12
   3224c:	muleq	r1, ip, sp
   32250:	andeq	ip, r2, r2, lsl #14
   32254:	svcmi	0x00f0e92d
   32258:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
   3225c:			; <UNDEFINED> instruction: 0xf1b8b083
   32260:	tstls	r1, r8, lsl #30
   32264:	sbchi	pc, sl, r0, lsl #1
   32268:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3226c:	bicmi	pc, sp, #76, 12	; 0x4c00000
   32270:	bicmi	pc, ip, #204, 12	; 0xcc00000
   32274:	blx	fe903c82 <ftello64@plt+0xfe8fcd36>
   32278:	ldmeq	fp, {r3, r8, r9, sp}
   3227c:	strmi	r0, [r3], #-152	; 0xffffff68
   32280:	movweq	lr, #15272	; 0x3ba8
   32284:	blcs	c32ec <ftello64@plt+0xbc3a0>
   32288:	movwcs	fp, #3980	; 0xf8c
   3228c:	bl	fae98 <ftello64@plt+0xf3f4c>
   32290:			; <UNDEFINED> instruction: 0xf7d30040
   32294:			; <UNDEFINED> instruction: 0x4603ed14
   32298:	stmdacs	r0, {ip, pc}
   3229c:	adchi	pc, sl, r0
   322a0:	svceq	0x0004f1b8
   322a4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   322a8:			; <UNDEFINED> instruction: 0xf1094c89
   322ac:	movwcc	r0, #33029	; 0x8105
   322b0:			; <UNDEFINED> instruction: 0xf811447c
   322b4:			; <UNDEFINED> instruction: 0xf1a86c04
   322b8:			; <UNDEFINED> instruction: 0xf8110805
   322bc:			; <UNDEFINED> instruction: 0xf1b80c02
   322c0:			; <UNDEFINED> instruction: 0xf8110f04
   322c4:	strmi	ip, [r9], r5, lsl #24
   322c8:	stccs	8, cr15, [r3], {17}
   322cc:	strne	lr, [r6, #-2639]	; 0xfffff5b1
   322d0:	stcvc	8, cr15, [r1], {17}
   322d4:	ldreq	pc, [r0, #-5]
   322d8:			; <UNDEFINED> instruction: 0x0e8cea4f
   322dc:	beq	ff06cc20 <ftello64@plt+0xff065cd4>
   322e0:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
   322e4:	subeq	lr, r2, #323584	; 0x4f000
   322e8:	cdpeq	0, 1, cr15, cr12, cr14, {0}
   322ec:	andseq	pc, lr, #2
   322f0:	beq	66e320 <ftello64@plt+0x6673d4>
   322f4:	vfnmane.f32	s28, s12, s28
   322f8:	sbcsne	lr, r0, #270336	; 0x42000
   322fc:	bne	162cc2c <ftello64@plt+0x1625ce0>
   32300:	vldmiaeq	ip, {s29-s107}
   32304:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
   32308:	addeq	pc, r4, r0, asr #7
   3230c:	ldreq	pc, [pc, -r7]
   32310:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
   32314:			; <UNDEFINED> instruction: 0xf814469b
   32318:			; <UNDEFINED> instruction: 0xf101e00e
   3231c:	stfpls	f0, [r6, #20]!
   32320:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   32324:	stcpl	13, cr5, [r2], #404	; 0x194
   32328:			; <UNDEFINED> instruction: 0xf8145c20
   3232c:	stclpl	0, cr10, [r7, #40]!	; 0x28
   32330:	ldcgt	8, cr15, [r0], {3}
   32334:	stc	8, cr15, [pc], {3}
   32338:	stcvs	8, cr15, [lr], {3}
   3233c:	stcpl	8, cr15, [sp], {3}
   32340:	stccs	8, cr15, [ip], {3}
   32344:	stceq	8, cr15, [fp], {3}
   32348:	stcge	8, cr15, [sl], {3}
   3234c:	stcvc	8, cr15, [r9], {3}
   32350:			; <UNDEFINED> instruction: 0xf108d8af
   32354:			; <UNDEFINED> instruction: 0xf1b838ff
   32358:	vmax.f32	d0, d0, d3
   3235c:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   32360:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
   32364:			; <UNDEFINED> instruction: 0xf8990287
   32368:			; <UNDEFINED> instruction: 0xf10b6000
   3236c:			; <UNDEFINED> instruction: 0xf8990007
   32370:			; <UNDEFINED> instruction: 0xf8995001
   32374:	adcseq	r2, r4, r2
   32378:			; <UNDEFINED> instruction: 0xf8994b56
   3237c:			; <UNDEFINED> instruction: 0x012f1003
   32380:	ldreq	pc, [ip], #-4
   32384:	b	1143578 <ftello64@plt+0x113c62c>
   32388:			; <UNDEFINED> instruction: 0xf0071495
   3238c:	vorr.i32	d16, #-805306368	; 0xd0000000
   32390:	b	11f38a8 <ftello64@plt+0x11ec95c>
   32394:	subseq	r1, r2, r2, lsl r7
   32398:			; <UNDEFINED> instruction: 0xf81308f6
   3239c:			; <UNDEFINED> instruction: 0xf002c005
   323a0:	sbceq	r0, sp, lr, lsl r2
   323a4:	sbcsne	lr, r1, #270336	; 0x42000
   323a8:	ldreq	pc, [r8, #-5]
   323ac:	orreq	pc, r4, r1, asr #7
   323b0:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   323b4:	ldcpl	13, cr5, [lr, #112]	; 0x70
   323b8:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
   323bc:			; <UNDEFINED> instruction: 0xf88b5c5b
   323c0:			; <UNDEFINED> instruction: 0xf88b4001
   323c4:			; <UNDEFINED> instruction: 0xf88b6000
   323c8:			; <UNDEFINED> instruction: 0xf88bc002
   323cc:			; <UNDEFINED> instruction: 0xf88b7003
   323d0:			; <UNDEFINED> instruction: 0xf88be004
   323d4:			; <UNDEFINED> instruction: 0xf88b2006
   323d8:	blls	7e3f4 <ftello64@plt+0x774a8>
   323dc:	bicmi	pc, sp, ip, asr #12
   323e0:	bicmi	pc, ip, ip, asr #13
   323e4:	movwcc	r2, #16896	; 0x4200
   323e8:	blx	fe88e3fa <ftello64@plt+0xfe8874ae>
   323ec:	stmdbls	r0, {r0, r1, r8, r9, ip}
   323f0:	strbpl	r0, [sl], #2203	; 0x89b
   323f4:	andlt	r9, r3, r0, lsl #16
   323f8:	svchi	0x00f0e8bd
   323fc:	stmib	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32400:	andls	r2, r0, #0, 4
   32404:	andvs	r2, r3, r6, lsl r3
   32408:	andlt	r9, r3, r0, lsl #16
   3240c:	svchi	0x00f0e8bd
   32410:	mulcs	r0, r9, r8
   32414:	blmi	c43d7c <ftello64@plt+0xc3ce30>
   32418:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
   3241c:			; <UNDEFINED> instruction: 0xf00108d2
   32420:	ldfpls	f0, [sl], {28}
   32424:			; <UNDEFINED> instruction: 0xf8005c5b
   32428:			; <UNDEFINED> instruction: 0xf88b2b02
   3242c:	ldrb	r3, [r4, r1]
   32430:	mulmi	r0, r9, r8
   32434:	andeq	pc, r4, fp, lsl #2
   32438:	mulcs	r1, r9, r8
   3243c:	adceq	r4, r1, r7, lsr #22
   32440:	tsteq	r5, r4, ror #17
   32444:	tsteq	ip, r1	; <UNPREDICTABLE>
   32448:	b	108363c <ftello64@plt+0x107c6f0>
   3244c:			; <UNDEFINED> instruction: 0xf0051192
   32450:	vorr.i32	d16, #10485760	; 0x00a00000
   32454:	lfmpl	f0, 2, [lr], {68}	; 0x44
   32458:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
   3245c:			; <UNDEFINED> instruction: 0xf88b5c9b
   32460:			; <UNDEFINED> instruction: 0xf88b6001
   32464:			; <UNDEFINED> instruction: 0xf88b4000
   32468:			; <UNDEFINED> instruction: 0xf88b1003
   3246c:	ldr	r3, [r4, r2]!
   32470:	mulne	r1, r9, r8
   32474:	andeq	pc, r5, fp, lsl #2
   32478:	mulvs	r0, r9, r8
   3247c:	mulcs	r2, r9, r8
   32480:	blmi	5f28b8 <ftello64@plt+0x5eb96c>
   32484:			; <UNDEFINED> instruction: 0xf00400b5
   32488:	b	11334d0 <ftello64@plt+0x112c584>
   3248c:			; <UNDEFINED> instruction: 0xf0051412
   32490:	subseq	r0, r2, ip, lsl r5
   32494:	b	1183688 <ftello64@plt+0x117c73c>
   32498:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
   3249c:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
   324a0:	andseq	pc, lr, #2
   324a4:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
   324a8:	ldcpl	13, cr5, [sl], {157}	; 0x9d
   324ac:			; <UNDEFINED> instruction: 0xf88b5c5b
   324b0:			; <UNDEFINED> instruction: 0xf88b7001
   324b4:			; <UNDEFINED> instruction: 0xf88b5000
   324b8:			; <UNDEFINED> instruction: 0xf88b4003
   324bc:			; <UNDEFINED> instruction: 0xf88b2004
   324c0:	str	r3, [sl, r2]
   324c4:	ldrdlt	pc, [r0], -sp
   324c8:	ldrbmi	lr, [r8], -r3, asr #14
   324cc:	svclt	0x0000e785
   324d0:	andeq	r8, r1, r8, asr #28
   324d4:	andeq	r8, r1, r4, ror sp
   324d8:	ldrdeq	r8, [r1], -lr
   324dc:			; <UNDEFINED> instruction: 0x00018cb0
   324e0:	andeq	r8, r1, r4, ror #24
   324e4:	mvnsmi	lr, sp, lsr #18
   324e8:	strmi	r4, [ip], -r6, lsl #12
   324ec:			; <UNDEFINED> instruction: 0x4617461d
   324f0:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   324f4:			; <UNDEFINED> instruction: 0xf005d04b
   324f8:	ldmdbne	r2!, {r0, sl, fp}
   324fc:			; <UNDEFINED> instruction: 0x46344639
   32500:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   32504:	blcc	b055c <ftello64@plt+0xa9610>
   32508:	blcs	fe7f9730 <ftello64@plt+0xfe7f27e4>
   3250c:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   32510:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   32514:			; <UNDEFINED> instruction: 0xf105bf98
   32518:	andvc	r0, fp, r0, lsr r3
   3251c:	stccc	8, cr15, [r1], {20}
   32520:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   32524:			; <UNDEFINED> instruction: 0xf1032b09
   32528:	svclt	0x00980537
   3252c:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   32530:	subvc	r4, sp, r2, lsr #5
   32534:	adcmi	sp, r6, #16
   32538:	movwcs	fp, #3852	; 0xf0c
   3253c:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
   32540:			; <UNDEFINED> instruction: 0xf881b11b
   32544:	tstcc	r3, r2
   32548:			; <UNDEFINED> instruction: 0x4601e7dc
   3254c:			; <UNDEFINED> instruction: 0x4640e7da
   32550:	bl	fed704a4 <ftello64@plt+0xfed69558>
   32554:			; <UNDEFINED> instruction: 0x4607b110
   32558:	andvc	r2, r3, r0, lsl #6
   3255c:	pop	{r3, r4, r5, r9, sl, lr}
   32560:	ldfned	f0, [r9], {240}	; 0xf0
   32564:			; <UNDEFINED> instruction: 0xf004fb01
   32568:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   3256c:	rscle	r2, lr, r0, lsl #24
   32570:	cdp2	0, 3, cr15, cr14, cr11, {0}
   32574:	smlatble	r6, r0, r2, r4
   32578:			; <UNDEFINED> instruction: 0xf7d34640
   3257c:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr, pc}
   32580:	strmi	sp, [r7], -ip, ror #1
   32584:			; <UNDEFINED> instruction: 0x200ce7b7
   32588:	bl	1704e0 <ftello64@plt+0x169594>
   3258c:	ldrmi	lr, [r0], -r6, ror #15
   32590:	svclt	0x0000e7e2
   32594:	mvnsmi	lr, #737280	; 0xb4000
   32598:			; <UNDEFINED> instruction: 0xf8904606
   3259c:	ldrmi	r9, [r0], r0
   325a0:	rsble	r2, fp, r0, lsl #20
   325a4:	ldcne	8, cr1, [r5], #544	; 0x220
   325a8:	cdpne	8, 4, cr3, cr10, cr1, {0}
   325ac:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   325b0:	strteq	pc, [r0], #-41	; 0xffffffd7
   325b4:	sbcslt	r3, fp, #16640	; 0x4100
   325b8:	svclt	0x00882c05
   325bc:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   325c0:	rscscc	pc, pc, pc, asr #32
   325c4:	mvnshi	lr, #12386304	; 0xbd0000
   325c8:	stcgt	8, cr15, [r1], {21}
   325cc:			; <UNDEFINED> instruction: 0xf1ac462f
   325d0:			; <UNDEFINED> instruction: 0xf02c0430
   325d4:			; <UNDEFINED> instruction: 0xf1ae0e20
   325d8:	rsclt	r0, r4, #1040	; 0x410
   325dc:	svceq	0x0005f1be
   325e0:	stccs	15, cr11, [r9], {136}	; 0x88
   325e4:			; <UNDEFINED> instruction: 0xf1b9d8ec
   325e8:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   325ec:	svceq	0x0046f1b9
   325f0:			; <UNDEFINED> instruction: 0xf1a9d81e
   325f4:	tsteq	fp, r7, lsr r3
   325f8:			; <UNDEFINED> instruction: 0xf1bcb2db
   325fc:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   32600:	svceq	0x0046f1bc
   32604:			; <UNDEFINED> instruction: 0xf1acbf94
   32608:			; <UNDEFINED> instruction: 0xf1ac0437
   3260c:	rsclt	r0, r4, #1459617792	; 0x57000000
   32610:	stfeqd	f7, [r1], {2}
   32614:	mvfeqs	f7, f2
   32618:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   3261c:	streq	pc, [r2, #-261]	; 0xfffffefb
   32620:	streq	lr, [r1], #-2990	; 0xfffff452
   32624:	andle	r7, r8, r3, asr r0
   32628:	stcls	8, cr15, [r2], {21}
   3262c:	ldr	r4, [sp, r2, ror #12]!
   32630:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   32634:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32638:			; <UNDEFINED> instruction: 0xf897e7df
   3263c:			; <UNDEFINED> instruction: 0xf1b99000
   32640:	andsle	r0, r6, r0, lsl #30
   32644:	svceq	0x0080f019
   32648:			; <UNDEFINED> instruction: 0xf7d3d1ba
   3264c:	stmdavs	r3, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   32650:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   32654:	cdppl	4, 0, cr15, cr0, cr14, {4}
   32658:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   3265c:	svclt	0x000c45a0
   32660:			; <UNDEFINED> instruction: 0xf04e4674
   32664:	cfstrscs	mvf0, [r0], {1}
   32668:	strcc	sp, [r1, -sl, lsr #3]
   3266c:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   32670:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   32674:	blne	fee66d0c <ftello64@plt+0xfee5fdc0>
   32678:	mvnshi	lr, #12386304	; 0xbd0000
   3267c:	svceq	0x0000f1b9
   32680:	strbmi	sp, [r8], -r1, lsl #2
   32684:			; <UNDEFINED> instruction: 0x4644e79e
   32688:			; <UNDEFINED> instruction: 0xe7db4637
   3268c:	mvnsmi	lr, #737280	; 0xb4000
   32690:	ldrmi	r4, [r1], r5, lsl #12
   32694:	rsble	r2, pc, r0, lsl #20
   32698:	cdpne	6, 4, cr2, cr8, cr0, {0}
   3269c:	ldrtmi	r4, [r1], -ip, lsr #12
   326a0:			; <UNDEFINED> instruction: 0xf8942901
   326a4:	subsle	lr, r8, r0
   326a8:			; <UNDEFINED> instruction: 0xf1beb156
   326ac:	subsle	r0, sl, sl, lsr pc
   326b0:	rscscc	pc, pc, pc, asr #32
   326b4:	mvnshi	lr, #12386304	; 0xbd0000
   326b8:	mul	r1, r4, r8
   326bc:	strmi	r3, [lr], -r1, lsl #8
   326c0:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   326c4:	streq	pc, [r0, -lr, lsr #32]!
   326c8:	sbcslt	r3, fp, #260	; 0x104
   326cc:	svclt	0x00882f05
   326d0:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   326d4:	mulgt	r1, r4, r8
   326d8:	ldreq	pc, [r0, -ip, lsr #3]!
   326dc:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   326e0:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   326e4:			; <UNDEFINED> instruction: 0xf1b8b2ff
   326e8:	svclt	0x00880f05
   326ec:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   326f0:	svceq	0x0039f1be
   326f4:			; <UNDEFINED> instruction: 0xf1bed92e
   326f8:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   326fc:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   32700:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32704:	svceq	0x0039f1bc
   32708:			; <UNDEFINED> instruction: 0xf1bcd907
   3270c:	svclt	0x00940f46
   32710:	ldreq	pc, [r7, -ip, lsr #3]!
   32714:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   32718:	strdcc	fp, [r1, -pc]
   3271c:	strmi	r4, [r9, #1083]	; 0x43b
   32720:	streq	pc, [r2], #-260	; 0xfffffefc
   32724:			; <UNDEFINED> instruction: 0xf800460f
   32728:			; <UNDEFINED> instruction: 0xd1b93f01
   3272c:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   32730:	strhlt	sp, [r6, #14]!
   32734:	ldrtle	r0, [fp], #1586	; 0x632
   32738:	svc	0x0028f7d3
   3273c:			; <UNDEFINED> instruction: 0xf8336803
   32740:	ldreq	r3, [fp], #22
   32744:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   32748:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   3274c:			; <UNDEFINED> instruction: 0xe7afd011
   32750:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   32754:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   32758:			; <UNDEFINED> instruction: 0xf1bee7d4
   3275c:	adcle	r0, fp, sl, lsr pc
   32760:			; <UNDEFINED> instruction: 0xd1a52e00
   32764:			; <UNDEFINED> instruction: 0xf894e7ac
   32768:	strcc	lr, [r1], #-1
   3276c:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   32770:	blne	1866df0 <ftello64@plt+0x185fea4>
   32774:	mvnshi	lr, #12386304	; 0xbd0000
   32778:	ldrmi	r4, [r7], -r4, lsl #12
   3277c:	svclt	0x0000e7d6
   32780:	strt	r2, [pc], r0, lsl #6
   32784:	strt	r2, [sp], r1, lsl #6
   32788:	svcmi	0x00f8e92d
   3278c:	strmi	r4, [sl], r0, lsl #13
   32790:			; <UNDEFINED> instruction: 0x46994693
   32794:	movwcs	fp, #275	; 0x113
   32798:	andcc	pc, r0, r9, asr #17
   3279c:	strcs	r4, [r0, -r5, asr #12]
   327a0:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   327a4:	strteq	pc, [r0], #-38	; 0xffffffda
   327a8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   327ac:	blcs	2818b8 <ftello64@plt+0x27a96c>
   327b0:	stccs	15, cr11, [r5], {136}	; 0x88
   327b4:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   327b8:	nopeq	{36}	; 0x24
   327bc:	blcc	1081884 <ftello64@plt+0x107a938>
   327c0:	svclt	0x00882c09
   327c4:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   327c8:	strcc	r3, [r1, -r2, lsl #10]
   327cc:	smlalttlt	lr, r6, r8, r7
   327d0:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   327d4:	mrc	7, 6, APSR_nzcv, cr10, cr3, {6}
   327d8:			; <UNDEFINED> instruction: 0xf8336803
   327dc:	ldreq	r3, [fp], #22
   327e0:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   327e4:			; <UNDEFINED> instruction: 0xf815d003
   327e8:	blcs	c417f8 <ftello64@plt+0xc3a8ac>
   327ec:	strcc	sp, [r1, -lr, asr #32]
   327f0:			; <UNDEFINED> instruction: 0xf1ba2001
   327f4:	eorsle	r0, fp, r0, lsl #30
   327f8:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   327fc:	ldrbtcc	pc, [pc], #266	; 32804 <ftello64@plt+0x2b8b8>	; <UNPREDICTABLE>
   32800:	tstcs	r0, r5, asr #12
   32804:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   32808:	eorseq	pc, r0, #172, 2	; 0x2b
   3280c:	nopeq	{44}	; 0x2c
   32810:	sbcslt	r3, r2, #66560	; 0x10400
   32814:	svclt	0x00882a09
   32818:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   3281c:			; <UNDEFINED> instruction: 0xf1a6786e
   32820:			; <UNDEFINED> instruction: 0xf0260330
   32824:			; <UNDEFINED> instruction: 0xf1ae0e20
   32828:	sbcslt	r0, fp, #1040	; 0x410
   3282c:	svclt	0x00882b09
   32830:	svceq	0x0005f1be
   32834:			; <UNDEFINED> instruction: 0xf1bcd818
   32838:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   3283c:	svceq	0x0046f1bc
   32840:			; <UNDEFINED> instruction: 0xf1acd81f
   32844:	tsteq	r2, r7, lsr r2
   32848:	mrccs	2, 1, fp, cr9, cr2, {6}
   3284c:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   32850:			; <UNDEFINED> instruction: 0xf1a6bf94
   32854:			; <UNDEFINED> instruction: 0xf1a60337
   32858:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   3285c:	tstcc	r1, sl, lsl r4
   32860:			; <UNDEFINED> instruction: 0xf8043502
   32864:	strb	r2, [sp, r1, lsl #30]
   32868:	movwcs	fp, #272	; 0x110
   3286c:	andcc	pc, r1, sl, lsl #16
   32870:	svceq	0x0000f1b9
   32874:	bne	1026884 <ftello64@plt+0x101f938>
   32878:	andvc	pc, r0, r9, asr #17
   3287c:	pop	{r3, r5, r9, sl, lr}
   32880:			; <UNDEFINED> instruction: 0xf1ac8ff8
   32884:	tsteq	r2, r7, asr r2
   32888:			; <UNDEFINED> instruction: 0xe7deb2d2
   3288c:	stccc	8, cr15, [r1], {21}
   32890:	svclt	0x00082b30
   32894:	adcle	r2, ip, r0
   32898:	andcs	r3, r1, r1, lsl #14
   3289c:	andscs	lr, r6, r9, lsr #15
   328a0:			; <UNDEFINED> instruction: 0xf7d42500
   328a4:			; <UNDEFINED> instruction: 0x4628e978
   328a8:	svchi	0x00f8e8bd
   328ac:	addlt	fp, r2, r0, ror r5
   328b0:	andcs	r4, r0, #464	; 0x1d0
   328b4:			; <UNDEFINED> instruction: 0x460d4c1d
   328b8:			; <UNDEFINED> instruction: 0x4611447e
   328bc:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   328c0:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   328c4:			; <UNDEFINED> instruction: 0xf04f9401
   328c8:			; <UNDEFINED> instruction: 0xf7ff0400
   328cc:			; <UNDEFINED> instruction: 0x4604ff5d
   328d0:	ldrdlt	fp, [sp, -r8]
   328d4:	eorvs	r1, ip, r4, lsl #23
   328d8:	andcc	r9, r1, r0, lsl #16
   328dc:	stmib	lr!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   328e0:	strmi	r4, [r4], -r1, lsl #12
   328e4:	bls	5ef6c <ftello64@plt+0x58020>
   328e8:	movwcs	r4, #1584	; 0x630
   328ec:			; <UNDEFINED> instruction: 0xf7ff3201
   328f0:	orrlt	pc, r8, fp, asr #30
   328f4:	blmi	385134 <ftello64@plt+0x37e1e8>
   328f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   328fc:	blls	8c96c <ftello64@plt+0x85a20>
   32900:	qaddle	r4, sl, r7
   32904:	andlt	r4, r2, r0, lsr #12
   32908:	tstlt	sp, r0, ror sp
   3290c:	ldrb	r6, [r1, r8, lsr #32]!
   32910:	strb	r2, [pc, r0, lsl #8]!
   32914:	bl	ff770868 <ftello64@plt+0xff76991c>
   32918:	vst1.8	{d20-d21}, [pc], r6
   3291c:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   32920:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   32924:			; <UNDEFINED> instruction: 0xf998f7fb
   32928:	andeq	ip, r2, r0, ror r0
   3292c:	andeq	r0, r0, r4, ror #12
   32930:	andeq	ip, r2, r0, lsr r0
   32934:	andeq	r8, r1, r0, lsl r8
   32938:	strdeq	r8, [r1], -r6
   3293c:	blcs	50950 <ftello64@plt+0x49a04>
   32940:	ldrbtlt	sp, [r0], #69	; 0x45
   32944:	streq	pc, [r1], -r1
   32948:	strmi	r4, [r1], -r4, lsl #12
   3294c:	blcs	97c5d4 <ftello64@plt+0x975688>
   32950:	blcs	b26998 <ftello64@plt+0xb1fa4c>
   32954:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   32958:	streq	pc, [r1, #-6]
   3295c:	eorvc	fp, r3, r5, asr #18
   32960:	strcc	r7, [r1], #-2123	; 0xfffff7b5
   32964:	blcs	3ed70 <ftello64@plt+0x37e24>
   32968:	bne	867134 <ftello64@plt+0x8601e8>
   3296c:			; <UNDEFINED> instruction: 0x4770bcf0
   32970:	ldrb	r7, [r5, r7, lsr #32]!
   32974:	stccs	8, cr7, [r0, #-308]	; 0xfffffecc
   32978:			; <UNDEFINED> instruction: 0xf891d0f1
   3297c:			; <UNDEFINED> instruction: 0xf1bcc002
   32980:	rscle	r0, ip, r0, lsl #30
   32984:	svclt	0x009c2d39
   32988:			; <UNDEFINED> instruction: 0xf005012d
   3298c:	stmdble	r5, {r4, r5, r6, r7, r8, sl}
   32990:	svclt	0x00942d46
   32994:	ldclcc	13, cr3, [r7, #-220]	; 0xffffff24
   32998:	rsclt	r0, sp, #1073741835	; 0x4000000b
   3299c:	svceq	0x0039f1bc
   329a0:			; <UNDEFINED> instruction: 0xf1acbf9c
   329a4:	blx	17f5a6c <ftello64@plt+0x17eeb20>
   329a8:	stmdble	r8, {r2, r3, r7, sl, fp, ip, sp, lr, pc}
   329ac:	svceq	0x0046f1bc
   329b0:			; <UNDEFINED> instruction: 0xf1acbf94
   329b4:			; <UNDEFINED> instruction: 0xf1ac0c37
   329b8:	blx	17f5b1c <ftello64@plt+0x17eebd0>
   329bc:	strbtmi	pc, [r5], #-3212	; 0xfffff374	; <UNPREDICTABLE>
   329c0:			; <UNDEFINED> instruction: 0xf0153102
   329c4:	svclt	0x001405ff
   329c8:	eorvc	r7, r2, r5, lsr #32
   329cc:	ldrmi	lr, [r8], -r8, asr #15
   329d0:	svclt	0x00004770
   329d4:			; <UNDEFINED> instruction: 0x4604b5f8
   329d8:	mulgt	r0, r0, r8
   329dc:	ldrmi	r4, [r6], -sp, lsl #12
   329e0:	svceq	0x0000f1bc
   329e4:			; <UNDEFINED> instruction: 0xf1bcd07a
   329e8:	strmi	r0, [r3], -r5, lsr #30
   329ec:			; <UNDEFINED> instruction: 0xf04f7858
   329f0:	andle	r0, r7, r0, lsl #14
   329f4:	strcc	r3, [r1, -r1, lsl #6]
   329f8:			; <UNDEFINED> instruction: 0x4684b138
   329fc:	svceq	0x0025f1bc
   32a00:	mvnsle	r7, r8, asr r8
   32a04:	cmple	sl, r0, lsl #16
   32a08:	ldclne	7, cr3, [r8], #-4
   32a0c:	ldmdb	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32a10:	subsle	r2, r3, r0, lsl #16
   32a14:	blcs	50aa8 <ftello64@plt+0x49b5c>
   32a18:			; <UNDEFINED> instruction: 0xf005d05e
   32a1c:	strmi	r0, [r1], -r1, lsl #4
   32a20:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   32a24:	blcs	b2aa64 <ftello64@plt+0xb23b18>
   32a28:			; <UNDEFINED> instruction: 0xf04fbf14
   32a2c:			; <UNDEFINED> instruction: 0xf0020e00
   32a30:			; <UNDEFINED> instruction: 0xf1be0e01
   32a34:	cmple	r7, r0, lsl #30
   32a38:	strtmi	r7, [fp], -fp
   32a3c:	strcc	r3, [r1], #-257	; 0xfffffeff
   32a40:	eorsle	r2, r5, r0, lsl #22
   32a44:	stmdavc	r5!, {r0, r2, r5, r8, r9, fp, sp}^
   32a48:	stfcsd	f5, [r0, #-948]	; 0xfffffc4c
   32a4c:			; <UNDEFINED> instruction: 0xf894d0f4
   32a50:			; <UNDEFINED> instruction: 0xf1bee002
   32a54:	rscle	r0, pc, r0, lsl #30
   32a58:	svclt	0x009c2d39
   32a5c:			; <UNDEFINED> instruction: 0xf005012d
   32a60:	stmdble	r5, {r4, r5, r6, r7, r8, sl}
   32a64:	svclt	0x00942d46
   32a68:	ldclcc	13, cr3, [r7, #-220]	; 0xffffff24
   32a6c:	rsclt	r0, sp, #1073741835	; 0x4000000b
   32a70:	svceq	0x0039f1be
   32a74:			; <UNDEFINED> instruction: 0xf1aebf9c
   32a78:	blx	17f6340 <ftello64@plt+0x17ef3f4>
   32a7c:	stmdble	r8, {r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   32a80:	svceq	0x0046f1be
   32a84:			; <UNDEFINED> instruction: 0xf1aebf94
   32a88:			; <UNDEFINED> instruction: 0xf1ae0e37
   32a8c:	blx	17f63f0 <ftello64@plt+0x17ef4a4>
   32a90:	stmiavc	r3!, {r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
   32a94:	strcc	r4, [r2], #-1141	; 0xfffffb8b
   32a98:	ldrbeq	pc, [pc, #21]!	; 32ab5 <ftello64@plt+0x2bb69>	; <UNPREDICTABLE>
   32a9c:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
   32aa0:			; <UNDEFINED> instruction: 0xf801bf14
   32aa4:			; <UNDEFINED> instruction: 0xf8015c01
   32aa8:	strcc	r6, [r1], #-3073	; 0xfffff3ff
   32aac:	bicle	r2, r9, r0, lsl #22
   32ab0:	addsmi	r1, pc, #45056	; 0xb000
   32ab4:	movwcs	fp, #3844	; 0xf04
   32ab8:	tstle	r2, fp
   32abc:	ldmvc	sl, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   32ac0:	ldmvc	r8, {r1, r4, r5, r8, ip, sp, pc}^
   32ac4:	ldr	r3, [r5, r2, lsl #6]
   32ac8:			; <UNDEFINED> instruction: 0xf881462b
   32acc:	ldr	ip, [r5, r0]!
   32ad0:	strcc	r3, [r1, -r1, lsl #6]
   32ad4:	ldr	r4, [r1, r4, lsl #13]
   32ad8:	strb	r4, [sl, r1, lsl #12]!
   32adc:	andcs	r4, r1, r7, ror #12
   32ae0:	blmi	16c938 <ftello64@plt+0x1659ec>
   32ae4:	stmdbmi	r4, {r2, r3, r4, r7, r9, sp}
   32ae8:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   32aec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   32af0:	b	3f0a48 <ftello64@plt+0x3e9afc>
   32af4:	andeq	r8, r1, sl, ror r6
   32af8:	andeq	r8, r1, r4, asr r6
   32afc:	andeq	r8, r1, sl, ror #12
   32b00:	mvnsmi	lr, sp, lsr #18
   32b04:	stmdavc	r1, {r2, r9, sl, lr}
   32b08:	subsle	r2, pc, r0, lsl #18
   32b0c:	vmax.s8	d20, d0, d5
   32b10:	andcs	r2, r1, r9, lsl #12
   32b14:			; <UNDEFINED> instruction: 0xf815e003
   32b18:	andcc	r1, r3, r1, lsl #30
   32b1c:			; <UNDEFINED> instruction: 0xf1a1b1a1
   32b20:	andcs	r0, r0, #-2013265920	; 0x88000000
   32b24:	blcs	29f698 <ftello64@plt+0x29874c>
   32b28:	vpmax.u8	d15, d3, d22
   32b2c:			; <UNDEFINED> instruction: 0xf003bf98
   32b30:	ldmdbcs	pc, {r0, r9}	; <UNPREDICTABLE>
   32b34:			; <UNDEFINED> instruction: 0xf042bf98
   32b38:	bcs	33344 <ftello64@plt+0x2c3f8>
   32b3c:			; <UNDEFINED> instruction: 0xf815d1eb
   32b40:	andcc	r1, r1, r1, lsl #30
   32b44:	mvnle	r2, r0, lsl #18
   32b48:	ldm	r8!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32b4c:			; <UNDEFINED> instruction: 0xb3a84607
   32b50:	mulgt	r0, r4, r8
   32b54:	svceq	0x0000f1bc
   32b58:	mrcmi	0, 0, sp, cr15, cr10, {1}
   32b5c:			; <UNDEFINED> instruction: 0xf04f4605
   32b60:	ldrbtmi	r0, [lr], #-2091	; 0xfffff7d5
   32b64:			; <UNDEFINED> instruction: 0xf01ee00a
   32b68:	eorle	r0, sl, r1, lsl #30
   32b6c:	svc	0x006af7d3
   32b70:			; <UNDEFINED> instruction: 0xf8143503
   32b74:			; <UNDEFINED> instruction: 0xf1bccf01
   32b78:	andsle	r0, sp, r0, lsl #30
   32b7c:	msreq	CPSR_x, ip, lsr #3
   32b80:	cdpcs	2, 0, cr15, cr9, cr0, {2}
   32b84:	strbtmi	r4, [r3], -r8, lsr #12
   32b88:	ldrtmi	fp, [r2], -r9, asr #5
   32b8c:	blx	bbcfb8 <ftello64@plt+0xbb606c>
   32b90:			; <UNDEFINED> instruction: 0xf04ffe01
   32b94:	stmible	r6!, {r2, r8}^
   32b98:	svceq	0x001ff1bc
   32b9c:			; <UNDEFINED> instruction: 0xf1bcd9e6
   32ba0:			; <UNDEFINED> instruction: 0xf1050f20
   32ba4:	tstle	sp, r1, lsl #6
   32ba8:	svcgt	0x0001f814
   32bac:	andhi	pc, r0, r5, lsl #17
   32bb0:			; <UNDEFINED> instruction: 0xf1bc461d
   32bb4:	mvnle	r0, r0, lsl #30
   32bb8:	eorvc	r2, fp, r0, lsl #6
   32bbc:	pop	{r3, r4, r5, r9, sl, lr}
   32bc0:	stfnep	f0, [fp], #-960	; 0xfffffc40
   32bc4:	andgt	pc, r0, r5, lsl #17
   32bc8:	bfi	r4, sp, #12, #7
   32bcc:	ldr	r2, [fp, r1]!
   32bd0:	movwcs	r4, #1541	; 0x605
   32bd4:	ldrb	r7, [r1, fp, lsr #32]!
   32bd8:			; <UNDEFINED> instruction: 0x000104be
   32bdc:	tstcs	r1, sl, lsl #12
   32be0:	svclt	0x0000e6f8
   32be4:	tstcs	r0, sl, lsl #12
   32be8:	svclt	0x0000e6f4
   32bec:	tstcs	r1, sl, lsl #12
   32bf0:	svclt	0x0000e6a4
   32bf4:	tstcs	r0, sl, lsl #12
   32bf8:	svclt	0x0000e6a0
   32bfc:	ldrbmi	lr, [r0, sp, lsr #18]!
   32c00:			; <UNDEFINED> instruction: 0xf8dfb301
   32c04:	stmdbcc	r1, {r3, r5, r6, ip, pc}
   32c08:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   32c0c:			; <UNDEFINED> instruction: 0xf8df1e45
   32c10:	stmdane	r7, {r2, r5, r6, sp, pc}^
   32c14:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   32c18:			; <UNDEFINED> instruction: 0x260044fa
   32c1c:	strtmi	lr, [r1], -r7
   32c20:	ldmiblt	lr, {r6, r9, sl, lr}
   32c24:	ldcl	7, cr15, [r6, #-844]	; 0xfffffcb4
   32c28:	adcsmi	fp, sp, #192, 2	; 0x30
   32c2c:			; <UNDEFINED> instruction: 0xf815d00a
   32c30:	teqlt	ip, r1, lsl #30
   32c34:	ldrbtle	r0, [r8], #1571	; 0x623
   32c38:	mvnsle	r2, r0, asr #24
   32c3c:			; <UNDEFINED> instruction: 0xf04f42bd
   32c40:	mvnsle	r0, r1, lsl #12
   32c44:	ldrtmi	r2, [r0], -r0, lsl #12
   32c48:			; <UNDEFINED> instruction: 0x87f0e8bd
   32c4c:			; <UNDEFINED> instruction: 0xf7d34648
   32c50:	stmdacs	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
   32c54:	ldrtmi	sp, [r0], -r9, ror #3
   32c58:			; <UNDEFINED> instruction: 0x87f0e8bd
   32c5c:	ldrbmi	r4, [r0], -r1, lsr #12
   32c60:	ldc	7, cr15, [r8, #-844]!	; 0xfffffcb4
   32c64:	mvnle	r2, r0, lsl #16
   32c68:	strb	r2, [ip, r1, lsl #12]!
   32c6c:	andeq	r8, r1, ip, ror #10
   32c70:	andeq	r8, r1, sl, ror #10
   32c74:	andeq	r8, r1, ip, lsr #11
   32c78:	svclt	0x00181e0b
   32c7c:	stmdacs	r0, {r0, r8, r9, sp}
   32c80:	movwcs	fp, #3848	; 0xf08
   32c84:	eorsle	r2, ip, r0, lsl #22
   32c88:	mvnsmi	lr, sp, lsr #18
   32c8c:	strmi	r4, [r4], -sp, lsl #12
   32c90:			; <UNDEFINED> instruction: 0xffb4f7ff
   32c94:	vmovne.8	d30[5], fp
   32c98:	stmibne	r1!, {r0, r1, r5, r6, r9, sl, fp, ip}
   32c9c:			; <UNDEFINED> instruction: 0xf8134607
   32ca0:	bcs	103e8ac <ftello64@plt+0x1037960>
   32ca4:	strcc	fp, [r1, -r8, lsl #30]
   32ca8:	mvnsle	r4, fp, lsl #5
   32cac:			; <UNDEFINED> instruction: 0xd12b2f01
   32cb0:	bcs	1050d40 <ftello64@plt+0x1049df4>
   32cb4:	stcpl	0, cr13, [r3, #160]!	; 0xa0
   32cb8:	svclt	0x00182b2e
   32cbc:	eorle	r2, r3, r0, asr #22
   32cc0:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   32cc4:	strd	r4, [r5], -r8
   32cc8:			; <UNDEFINED> instruction: 0xf89cb306
   32ccc:	ldrtmi	r2, [r5], -r0
   32cd0:	strbtmi	r3, [r4], -r1, lsl #28
   32cd4:			; <UNDEFINED> instruction: 0xf1042a2e
   32cd8:	mvnsle	r0, r1, lsl #24
   32cdc:	blne	fe41f3bc <ftello64@plt+0xfe418470>
   32ce0:	mvfeqs	f7, #0.0
   32ce4:	rscmi	lr, r3, #3
   32ce8:	svccs	0x0001f81e
   32cec:			; <UNDEFINED> instruction: 0xf817d006
   32cf0:	addsmi	r3, r3, #1, 30
   32cf4:	movweq	lr, #31343	; 0x7a6f
   32cf8:	rscsle	r4, r4, fp, lsr #8
   32cfc:	mvnle	r2, r0, lsl #20
   32d00:	ldrmi	lr, [r8], -r2
   32d04:	andcs	r4, r0, r0, ror r7
   32d08:	ldrhhi	lr, [r0, #141]!	; 0x8d
   32d0c:	ldrb	r2, [fp, r1]!
   32d10:	andeq	r4, r1, r4, lsr #24
   32d14:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   32d18:			; <UNDEFINED> instruction: 0xf7d34604
   32d1c:	strmi	lr, [r1], -r0, lsr #25
   32d20:	pop	{r5, r9, sl, lr}
   32d24:			; <UNDEFINED> instruction: 0xf7ff4010
   32d28:	ldrbmi	fp, [r0, -r7, lsr #31]!
   32d2c:	teqcs	ip, r0, ror r5
   32d30:			; <UNDEFINED> instruction: 0xf7d34604
   32d34:	bicslt	lr, r0, #208, 24	; 0xd000
   32d38:	teqcs	lr, r4, asr #24
   32d3c:			; <UNDEFINED> instruction: 0xf7d34620
   32d40:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   32d44:	addmi	fp, r4, #24, 30	; 0x60
   32d48:	blne	1a7624 <ftello64@plt+0x1a06d8>
   32d4c:			; <UNDEFINED> instruction: 0xf7d21c68
   32d50:			; <UNDEFINED> instruction: 0x4606efb6
   32d54:			; <UNDEFINED> instruction: 0x462ab398
   32d58:			; <UNDEFINED> instruction: 0xf7d34621
   32d5c:			; <UNDEFINED> instruction: 0x2000edb2
   32d60:	ldmdavc	r2!, {r4, r5, r6, r8, sl, ip, lr}
   32d64:			; <UNDEFINED> instruction: 0x4631b1d2
   32d68:	blcs	10445bc <ftello64@plt+0x103d670>
   32d6c:	svccc	0x0001f811
   32d70:	andcc	fp, r1, r8, lsl #30
   32d74:	mvnsle	r2, r0, lsl #22
   32d78:	tstle	pc, r1, lsl #16
   32d7c:	andle	r2, sp, r0, asr #20
   32d80:			; <UNDEFINED> instruction: 0xf8154435
   32d84:	blcs	1041d90 <ftello64@plt+0x103ae44>
   32d88:	blcs	be29f0 <ftello64@plt+0xbdbaa4>
   32d8c:	ldrtmi	sp, [r3], -r6
   32d90:			; <UNDEFINED> instruction: 0xf813e002
   32d94:	mvnslt	r2, r1, lsl #30
   32d98:	ldmle	sl!, {r5, r9, fp, sp}^
   32d9c:			; <UNDEFINED> instruction: 0xf7d34630
   32da0:			; <UNDEFINED> instruction: 0xf7d3e940
   32da4:	tstcs	r6, #28, 26	; 0x700
   32da8:	andcs	r6, r0, r3
   32dac:			; <UNDEFINED> instruction: 0x4620bd70
   32db0:			; <UNDEFINED> instruction: 0xffb0f7ff
   32db4:			; <UNDEFINED> instruction: 0xf7d3b928
   32db8:	tstcs	r6, #1152	; 0x480
   32dbc:	andcs	r6, r0, r3
   32dc0:			; <UNDEFINED> instruction: 0x4620bd70
   32dc4:	stmda	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32dc8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   32dcc:			; <UNDEFINED> instruction: 0x4630d0f7
   32dd0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   32dd4:	stmdalt	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32dd8:	ldrtmi	r2, [r0], -r0, asr #2
   32ddc:	ldcl	7, cr15, [sl], #-844	; 0xfffffcb4
   32de0:	rscsle	r2, r4, r0, lsl #16
   32de4:	andcc	r4, r1, r3, lsl #18
   32de8:			; <UNDEFINED> instruction: 0xf7d24479
   32dec:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   32df0:	ldrb	sp, [r3, sp, ror #1]
   32df4:	andeq	r4, r1, r0, lsl #22
   32df8:	stmdavc	r0, {r3, r4, r8, ip, sp, pc}
   32dfc:	svclt	0x00183800
   32e00:	ldrbmi	r2, [r0, -r1]!
   32e04:	mvnsmi	lr, sp, lsr #18
   32e08:	mulhi	r0, r0, r8
   32e0c:	svceq	0x0000f1b8
   32e10:	cdpmi	0, 1, cr13, cr7, cr8, {1}
   32e14:	strmi	r4, [r5], -r7, lsl #12
   32e18:	ldrbtmi	r4, [lr], #-1604	; 0xfffff9bc
   32e1c:			; <UNDEFINED> instruction: 0xf7d3e007
   32e20:	cmnlt	r0, sl, asr ip
   32e24:	andle	r2, lr, sp, lsr #24
   32e28:	svcmi	0x0001f815
   32e2c:	stfcsd	f3, [lr], #-848	; 0xfffffcb0
   32e30:	ldrtmi	r4, [r0], -r1, lsr #12
   32e34:	adcmi	sp, pc, #-1073741764	; 0xc000003c
   32e38:	stmdavc	fp!, {r1, ip, lr, pc}^
   32e3c:	mvnsle	r2, lr, lsr #22
   32e40:	ldmfd	sp!, {sp}
   32e44:	adcmi	r8, pc, #240, 2	; 0x3c
   32e48:			; <UNDEFINED> instruction: 0xf815d0fa
   32e4c:	blcs	bc1e58 <ftello64@plt+0xbbaf0c>
   32e50:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   32e54:	svclt	0x00182b00
   32e58:	rscsle	r2, r1, lr, lsr #22
   32e5c:	svcmi	0x0001f815
   32e60:	mvnle	r2, r0, lsl #24
   32e64:			; <UNDEFINED> instruction: 0x0000f1b8
   32e68:	andcs	fp, r1, r8, lsl pc
   32e6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   32e70:			; <UNDEFINED> instruction: 0x000183be
   32e74:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   32e78:	subsle	r2, r1, r0, lsr ip
   32e7c:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   32e80:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   32e84:	svclt	0x00882c09
   32e88:	ldmdale	r3, {r8, r9, sl, sp}
   32e8c:			; <UNDEFINED> instruction: 0xf1a47844
   32e90:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   32e94:			; <UNDEFINED> instruction: 0xf04f2700
   32e98:	and	r0, r3, sl, lsl #28
   32e9c:	svcmi	0x0001f816
   32ea0:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   32ea4:	ldrtmi	fp, [r0], -sp, ror #5
   32ea8:	blx	3be2d6 <ftello64@plt+0x3b738a>
   32eac:			; <UNDEFINED> instruction: 0xf1a4c707
   32eb0:	ldmible	r3!, {r4, r5, sl, fp}^
   32eb4:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   32eb8:	teqle	sl, lr, lsr #18
   32ebc:	mcrrne	8, 4, r7, r4, cr5
   32ec0:	eorsle	r2, r8, r0, lsr sp
   32ec4:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   32ec8:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   32ecc:	andcs	fp, r0, r8, lsl #31
   32ed0:	andcs	sp, r0, sl, lsl #16
   32ed4:			; <UNDEFINED> instruction: 0xf814260a
   32ed8:	blx	1caae6 <ftello64@plt+0x1c3b9a>
   32edc:			; <UNDEFINED> instruction: 0xf1a51000
   32ee0:	sbclt	r0, sp, #48, 2
   32ee4:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   32ee8:	stmdavc	r2!, {r4, sp, lr}
   32eec:			; <UNDEFINED> instruction: 0xd1202a2e
   32ef0:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
   32ef4:	eorle	r2, r4, r0, lsr r9
   32ef8:	eorseq	pc, r0, #1073741864	; 0x40000028
   32efc:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   32f00:	strcs	fp, [r0], #-3976	; 0xfffff078
   32f04:	strcs	sp, [r0], #-2058	; 0xfffff7f6
   32f08:			; <UNDEFINED> instruction: 0xf810250a
   32f0c:	blx	17ab1a <ftello64@plt+0x173bce>
   32f10:			; <UNDEFINED> instruction: 0xf1a12404
   32f14:	sbcslt	r0, r1, #48, 4
   32f18:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   32f1c:	ldcllt	0, cr6, [r0, #112]!	; 0x70
   32f20:			; <UNDEFINED> instruction: 0xf1a47844
   32f24:	rsclt	r0, lr, #48, 10	; 0xc000000
   32f28:	svclt	0x00882e09
   32f2c:	stceq	0, cr15, [r0], {79}	; 0x4f
   32f30:	andcs	sp, r0, pc, lsr #17
   32f34:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   32f38:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   32f3c:	strdcs	sp, [r0, -r9]
   32f40:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   32f44:	bcs	28180c <ftello64@plt+0x27a8c0>
   32f48:	andcs	sp, r0, #3981312	; 0x3cc000
   32f4c:	svclt	0x0000e7db
   32f50:			; <UNDEFINED> instruction: 0xb122b508
   32f54:	ldrmi	r4, [r1], -r4, lsl #16
   32f58:			; <UNDEFINED> instruction: 0xf7fa4478
   32f5c:			; <UNDEFINED> instruction: 0x4608fd3b
   32f60:	mrc	7, 1, APSR_nzcv, cr6, cr3, {6}
   32f64:	ldrb	r4, [r5, r2, lsl #12]!
   32f68:	andeq	r8, r1, r4, asr #5
   32f6c:	stmdacs	r8!, {r3, r9, sl, lr}
   32f70:			; <UNDEFINED> instruction: 0x461a4611
   32f74:	stcle	0, cr13, [sp], {24}
   32f78:	svclt	0x0008280a
   32f7c:	andle	r2, r7, r2
   32f80:	svclt	0x00082814
   32f84:	andle	r2, r3, r3
   32f88:	svclt	0x00142800
   32f8c:	andcs	r2, r1, r4
   32f90:	ldclt	7, cr15, [r6], {250}	; 0xfa
   32f94:	svclt	0x00082832
   32f98:	rscsle	r2, r9, r6
   32f9c:	svclt	0x00142864
   32fa0:	andcs	r2, r7, r4
   32fa4:	stclt	7, cr15, [ip], {250}	; 0xfa
   32fa8:	ldrb	r2, [r1, r5]!
   32fac:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   32fb0:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   32fb4:			; <UNDEFINED> instruction: 0x460cb510
   32fb8:	andmi	r2, sl, r1, lsl #2
   32fbc:	andle	r6, r9, r9, lsl r0
   32fc0:	andcs	r4, r5, #163840	; 0x28000
   32fc4:			; <UNDEFINED> instruction: 0xf7d34479
   32fc8:	strtmi	lr, [r1], -ip, ror #16
   32fcc:	stc2	7, cr15, [r2, #-1000]	; 0xfffffc18
   32fd0:	ldrbmi	r2, [r0, -r0]!
   32fd4:	ldrmi	r4, [r0], -r6, lsl #18
   32fd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   32fdc:	stmda	r0!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32fe0:			; <UNDEFINED> instruction: 0xf7fa4621
   32fe4:	svclt	0x0000fcf7
   32fe8:	andeq	ip, r2, r2, lsl #29
   32fec:	andeq	r8, r1, r0, ror r2
   32ff0:	muleq	r1, r2, r2
   32ff4:	mvnsmi	lr, #737280	; 0xb4000
   32ff8:	addlt	r4, r3, r1, lsl #13
   32ffc:	ldrmi	r4, [r1], -r8, lsl #12
   33000:	cdpne	3, 5, cr11, cr6, cr10, {0}
   33004:	strmi	r1, [r6], #-3652	; 0xfffff1bc
   33008:	streq	pc, [r1, -r0, asr #3]
   3300c:	adcsmi	lr, r4, #1
   33010:	bl	22707c <ftello64@plt+0x220130>
   33014:			; <UNDEFINED> instruction: 0xf9140804
   33018:	stccs	15, cr5, [r0, #-4]
   3301c:			; <UNDEFINED> instruction: 0x461adaf7
   33020:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
   33024:			; <UNDEFINED> instruction: 0xf8c8f7f8
   33028:	strmi	r4, [r5], -r9, asr #12
   3302c:	stcl	7, cr15, [r4], #844	; 0x34c
   33030:	strtmi	r4, [r8], -r4, lsl #12
   33034:	svc	0x00f4f7d2
   33038:	svclt	0x00181c63
   3303c:	strtmi	r4, [r0], -r4, asr #12
   33040:	pop	{r0, r1, ip, sp, pc}
   33044:			; <UNDEFINED> instruction: 0x460a83f0
   33048:	strmi	r2, [r1], -r0, lsl #8
   3304c:	strbmi	r9, [r8], -r0, lsl #8
   33050:	mrrc	7, 13, pc, r4, cr3	; <UNPREDICTABLE>
   33054:	strtmi	r4, [r0], -r4, lsl #12
   33058:	pop	{r0, r1, ip, sp, pc}
   3305c:	svclt	0x000083f0
   33060:	tstcs	r0, r8, lsl #16
   33064:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   33068:	mcr	7, 4, pc, cr10, cr3, {6}	; <UNPREDICTABLE>
   3306c:	tstcs	r0, r6, lsl #16
   33070:			; <UNDEFINED> instruction: 0xf7d34478
   33074:	stmdami	r5, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   33078:			; <UNDEFINED> instruction: 0x4008e8bd
   3307c:	tstcs	r0, r8, ror r4
   33080:	ldcllt	7, cr15, [sl, #-844]	; 0xfffffcb4
   33084:			; <UNDEFINED> instruction: 0xffffff03
   33088:			; <UNDEFINED> instruction: 0xfffffedd
   3308c:			; <UNDEFINED> instruction: 0xffffff2d
   33090:			; <UNDEFINED> instruction: 0xf7d3b538
   33094:			; <UNDEFINED> instruction: 0x4604eb34
   33098:	addlt	fp, r4, #0, 2
   3309c:	andcs	r4, r5, #98304	; 0x18000
   330a0:	ldrbtmi	r2, [r9], #-0
   330a4:	svc	0x00fcf7d2
   330a8:	strtmi	r4, [r0], -r5, lsl #12
   330ac:	ldc	7, cr15, [r0, #844]	; 0x34c
   330b0:	strtmi	r4, [r8], -r1, lsl #12
   330b4:	stc2	7, cr15, [lr], {250}	; 0xfa
   330b8:	strdeq	r8, [r1], -r2
   330bc:			; <UNDEFINED> instruction: 0xf7d3b510
   330c0:	stmdbmi	r5, {r1, r4, sl, fp, sp, lr, pc}
   330c4:			; <UNDEFINED> instruction: 0x46044479
   330c8:	mcr	7, 3, pc, cr2, cr2, {6}	; <UNPREDICTABLE>
   330cc:			; <UNDEFINED> instruction: 0x4c03b908
   330d0:			; <UNDEFINED> instruction: 0x4620447c
   330d4:	svclt	0x0000bd10
   330d8:	andeq	fp, r0, r4, asr #23
   330dc:	andeq	fp, r0, r0, ror #27
   330e0:	addlt	fp, r3, r0, lsr r5
   330e4:	strmi	fp, [sp], -r0, lsl #3
   330e8:	strmi	r4, [r4], -pc, lsl #18
   330ec:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   330f0:	andcs	r2, r0, r5, lsl #4
   330f4:	svc	0x00d4f7d2
   330f8:	strtmi	r9, [sl], -r1, lsl #22
   330fc:	andlt	r4, r3, r1, lsr #12
   33100:	ldrhtmi	lr, [r0], -sp
   33104:	bllt	ffe710f4 <ftello64@plt+0xffe6a1a8>
   33108:	andls	r4, r1, #8, 18	; 0x20000
   3310c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   33110:	svc	0x00c6f7d2
   33114:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   33118:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   3311c:	pop	{r0, r1, ip, sp, pc}
   33120:			; <UNDEFINED> instruction: 0xf7fa4030
   33124:	svclt	0x0000bbe9
   33128:	andeq	r8, r1, sl, asr #3
   3312c:	ldrdeq	r8, [r1], -sl
   33130:	muleq	r1, r6, ip
   33134:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   33138:	andle	r2, r0, sp, lsr #22
   3313c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   33140:	mvnsle	r2, r0, lsl #22
   33144:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   33148:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   3314c:			; <UNDEFINED> instruction: 0x47704478
   33150:	ldrdeq	r8, [r1], -lr
   33154:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   33158:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   3315c:	andle	r2, r0, sp, lsr #22
   33160:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   33164:	mvnsle	r2, r0, lsl #22
   33168:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   3316c:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   33170:			; <UNDEFINED> instruction: 0x47704478
   33174:	andeq	r8, r1, r6, asr #3
   33178:	andeq	r8, r1, r0, asr #3
   3317c:	svclt	0x0000e73a
   33180:	addlt	fp, r2, r0, lsl r5
   33184:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   33188:			; <UNDEFINED> instruction: 0xf88d461c
   3318c:	strbtmi	r4, [fp], -r0
   33190:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   33194:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   33198:	strls	r6, [r1], #-2084	; 0xfffff7dc
   3319c:	streq	pc, [r0], #-79	; 0xffffffb1
   331a0:			; <UNDEFINED> instruction: 0xf88d2400
   331a4:			; <UNDEFINED> instruction: 0xf7ff4001
   331a8:	bmi	272e44 <ftello64@plt+0x26bef8>
   331ac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   331b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   331b4:	subsmi	r9, sl, r1, lsl #22
   331b8:	andlt	sp, r2, r1, lsl #2
   331bc:			; <UNDEFINED> instruction: 0xf7d2bd10
   331c0:	svclt	0x0000ef88
   331c4:	muleq	r2, r6, r7
   331c8:	andeq	r0, r0, r4, ror #12
   331cc:	andeq	fp, r2, sl, ror r7
   331d0:	str	r2, [pc, -r0, lsl #6]
   331d4:			; <UNDEFINED> instruction: 0x4605b570
   331d8:	cmplt	r9, ip, lsl #12
   331dc:			; <UNDEFINED> instruction: 0xf7d34608
   331e0:			; <UNDEFINED> instruction: 0x4621ea3e
   331e4:	strmi	r2, [r2], -r0, lsl #6
   331e8:	pop	{r3, r5, r9, sl, lr}
   331ec:	smlsdx	r1, r0, r0, r4
   331f0:	strmi	r4, [sl], -r4, lsl #24
   331f4:	movwcs	r4, #1576	; 0x628
   331f8:			; <UNDEFINED> instruction: 0x4621447c
   331fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   33200:	svclt	0x0000e6f8
   33204:			; <UNDEFINED> instruction: 0x000164bc
   33208:	bcc	9fe18 <ftello64@plt+0x98ecc>
   3320c:	mcrne	5, 2, fp, cr12, cr0, {3}
   33210:	strmi	r1, [r6], -sp, lsl #17
   33214:	svccc	0x0001f814
   33218:	blcs	fe804ae4 <ftello64@plt+0xfe7fdb98>
   3321c:	andsne	lr, r3, #323584	; 0x4f000
   33220:	eorseq	pc, r7, r2, lsl #2
   33224:			; <UNDEFINED> instruction: 0xf102bf98
   33228:			; <UNDEFINED> instruction: 0xf7d30030
   3322c:	stmdavc	r3!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   33230:			; <UNDEFINED> instruction: 0xf0034631
   33234:	blcs	273e78 <ftello64@plt+0x26cf2c>
   33238:	eorseq	pc, r7, r3, lsl #2
   3323c:			; <UNDEFINED> instruction: 0xf103bf98
   33240:			; <UNDEFINED> instruction: 0xf7d30030
   33244:	adcmi	lr, ip, #56832	; 0xde00
   33248:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   3324c:	svclt	0x00004770
   33250:	mvnsmi	lr, #737280	; 0xb4000
   33254:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   33258:	addhi	pc, r7, r0
   3325c:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   33260:	ldrmi	r1, [r7], -r6, asr #16
   33264:	strtmi	r2, [r9], -r1
   33268:	adcsmi	lr, fp, #15
   3326c:			; <UNDEFINED> instruction: 0xf1a3d04f
   33270:	svccs	0x0000035c
   33274:			; <UNDEFINED> instruction: 0xf383fab3
   33278:	cmpne	r3, #323584	; 0x4f000
   3327c:	movwcs	fp, #3848	; 0xf08
   33280:	cmple	r4, r0, lsl #22
   33284:	adcsmi	r3, r1, #1
   33288:			; <UNDEFINED> instruction: 0xf811d00d
   3328c:	blcs	2002e98 <ftello64@plt+0x1ffbf4c>
   33290:	blcs	822ef8 <ftello64@plt+0x81bfac>
   33294:	andeq	pc, sl, #-1073741784	; 0xc0000028
   33298:	bcs	12963c <ftello64@plt+0x1226f0>
   3329c:	adcsmi	sp, r1, #52, 16	; 0x340000
   332a0:	andeq	pc, r2, r0, lsl #2
   332a4:			; <UNDEFINED> instruction: 0xf7d2d1f1
   332a8:			; <UNDEFINED> instruction: 0xf8dfed0a
   332ac:	ldrbtmi	r9, [r9], #212	; 0xd4
   332b0:	strmi	r4, [r4], -r0, lsl #13
   332b4:	adcsmi	lr, fp, #14
   332b8:			; <UNDEFINED> instruction: 0xf1a3d03d
   332bc:	blx	fecb3c34 <ftello64@plt+0xfecacce8>
   332c0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   332c4:	svclt	0x00082f00
   332c8:	bllt	fe8bbad0 <ftello64@plt+0xfe8b4b84>
   332cc:	strmi	r7, [r4], -r3, lsr #32
   332d0:			; <UNDEFINED> instruction: 0xd01342b5
   332d4:	svccc	0x0001f815
   332d8:	blcs	1ffa460 <ftello64@plt+0x1ff3514>
   332dc:	blcs	822f44 <ftello64@plt+0x81bff8>
   332e0:	blcs	2e968c <ftello64@plt+0x2e2740>
   332e4:	subseq	pc, ip, #79	; 0x4f
   332e8:	tstle	r2, r2, lsr #32
   332ec:			; <UNDEFINED> instruction: 0xf04f42b5
   332f0:			; <UNDEFINED> instruction: 0xf104036e
   332f4:			; <UNDEFINED> instruction: 0xf8040402
   332f8:	mvnle	r3, r1, lsl #24
   332fc:	strbmi	r2, [r0], -r0, lsl #6
   33300:	andlt	r7, r3, r3, lsr #32
   33304:	mvnshi	lr, #12386304	; 0xbd0000
   33308:	svceq	0x00f7f013
   3330c:	andcc	sp, r5, r7, asr #1
   33310:	blcs	3ad1fc <ftello64@plt+0x3a62b0>
   33314:	cmncs	r2, #2, 30
   33318:	strcc	r7, [r2], #-99	; 0xffffff9d
   3331c:	blcs	367684 <ftello64@plt+0x360738>
   33320:	blcs	327378 <ftello64@plt+0x32042c>
   33324:	blcs	267388 <ftello64@plt+0x26043c>
   33328:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   3332c:	strcc	r2, [r2], #-816	; 0xfffffcd0
   33330:	stccc	8, cr15, [r1], {4}
   33334:	subscs	lr, ip, #204, 14	; 0x3300000
   33338:	movwls	r7, #34	; 0x22
   3333c:	rscscc	pc, pc, #79	; 0x4f
   33340:	tstcs	r1, fp, asr #12
   33344:			; <UNDEFINED> instruction: 0xf7d33404
   33348:	strb	lr, [r1, r2, ror #20]
   3334c:	strcc	r2, [r2], #-870	; 0xfffffc9a
   33350:	stccc	8, cr15, [r1], {4}
   33354:	cmncs	r6, #188, 14	; 0x2f00000
   33358:			; <UNDEFINED> instruction: 0xf8043402
   3335c:	ldr	r3, [r7, r1, lsl #24]!
   33360:	strcc	r2, [r2], #-866	; 0xfffffc9e
   33364:	stccc	8, cr15, [r1], {4}
   33368:			; <UNDEFINED> instruction: 0x2001e7b2
   3336c:	stc	7, cr15, [r6], #840	; 0x348
   33370:	strmi	r2, [r4], -r0, lsl #6
   33374:	strbmi	r4, [r0], -r0, lsl #13
   33378:	andlt	r7, r3, r3, lsr #32
   3337c:	mvnshi	lr, #12386304	; 0xbd0000
   33380:	ldrdeq	r6, [r1], -lr
   33384:			; <UNDEFINED> instruction: 0xf7ffb508
   33388:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   3338c:			; <UNDEFINED> instruction: 0xf7ffbd08
   33390:	svclt	0x0000fe7f
   33394:			; <UNDEFINED> instruction: 0x4606b5f0
   33398:			; <UNDEFINED> instruction: 0x460f4d3f
   3339c:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   333a0:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   333a4:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   333a8:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   333ac:			; <UNDEFINED> instruction: 0xf85ecd0f
   333b0:			; <UNDEFINED> instruction: 0xf8dcc00c
   333b4:			; <UNDEFINED> instruction: 0xf8cdc000
   333b8:			; <UNDEFINED> instruction: 0xf04fc024
   333bc:	strgt	r0, [pc], #-3072	; 333c4 <ftello64@plt+0x2c478>
   333c0:	muleq	r3, r5, r8
   333c4:	andeq	lr, r3, r4, lsl #17
   333c8:			; <UNDEFINED> instruction: 0xf0014630
   333cc:	cdpne	12, 0, cr15, cr4, cr15, {0}
   333d0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   333d4:	svclt	0x00082f00
   333d8:	cmplt	ip, r1, lsl #8
   333dc:	bmi	c7c3e4 <ftello64@plt+0xc75498>
   333e0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   333e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   333e8:	subsmi	r9, sl, r9, lsl #22
   333ec:			; <UNDEFINED> instruction: 0x4620d152
   333f0:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   333f4:			; <UNDEFINED> instruction: 0xf0014630
   333f8:	strmi	pc, [r5], -sp, lsl #24
   333fc:	eorsle	r2, pc, r0, lsl #16
   33400:	andcs	r4, r1, #36700160	; 0x2300000
   33404:			; <UNDEFINED> instruction: 0xf0012103
   33408:	strbtmi	pc, [r9], -r7, lsl #25	; <UNPREDICTABLE>
   3340c:			; <UNDEFINED> instruction: 0xf0024628
   33410:	stmdacs	r6, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   33414:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   33418:			; <UNDEFINED> instruction: 0x9c00da01
   3341c:	stcge	3, cr11, [r7], {100}	; 0x64
   33420:	strtmi	r2, [r8], -r6, lsl #4
   33424:			; <UNDEFINED> instruction: 0xf0014621
   33428:	ldrdcc	pc, [r1], -pc	; <UNPREDICTABLE>
   3342c:	bls	a74ec <ftello64@plt+0xa05a0>
   33430:	strtmi	sl, [r0], -r2, lsl #18
   33434:	mcr	7, 0, pc, cr0, cr2, {6}	; <UNPREDICTABLE>
   33438:	bls	11fb20 <ftello64@plt+0x118bd4>
   3343c:	strtmi	sl, [r0], -r4, lsl #18
   33440:	ldcl	7, cr15, [sl, #840]!	; 0x348
   33444:	bls	19fa6c <ftello64@plt+0x198b20>
   33448:	strtmi	sl, [r0], -r6, lsl #18
   3344c:	ldcl	7, cr15, [r4, #840]!	; 0x348
   33450:			; <UNDEFINED> instruction: 0xf89db158
   33454:			; <UNDEFINED> instruction: 0x0619301c
   33458:			; <UNDEFINED> instruction: 0x065ad510
   3345c:			; <UNDEFINED> instruction: 0xf003bf4c
   33460:	vbic.i32	d16, #48896	; 0x0000bf00
   33464:	blcs	234278 <ftello64@plt+0x22d32c>
   33468:	strcs	sp, [r1], #-264	; 0xfffffef8
   3346c:	eorsvs	r2, fp, r0, lsl #6
   33470:			; <UNDEFINED> instruction: 0xf0014628
   33474:			; <UNDEFINED> instruction: 0xe7b2fabd
   33478:			; <UNDEFINED> instruction: 0xe7f9603c
   3347c:	ldrb	r2, [r7, r0, lsl #8]!
   33480:	ldmdb	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33484:	addlt	r4, r0, #44, 12	; 0x2c00000
   33488:			; <UNDEFINED> instruction: 0xe7a86038
   3348c:	strcs	r6, [r0], #-2987	; 0xfffff455
   33490:			; <UNDEFINED> instruction: 0xe7ed603b
   33494:	mrc	7, 0, APSR_nzcv, cr12, cr2, {6}
   33498:	strdeq	r7, [r1], -lr
   3349c:	andeq	fp, r2, r0, lsl #11
   334a0:	andeq	r0, r0, r4, ror #12
   334a4:	andeq	fp, r2, r6, asr #10
   334a8:			; <UNDEFINED> instruction: 0x4604b570
   334ac:	strmi	r4, [sp], -sp, lsl #28
   334b0:	and	r4, r8, lr, ror r4
   334b4:	stmib	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   334b8:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   334bc:	svclt	0x0004287c
   334c0:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   334c4:			; <UNDEFINED> instruction: 0x4631b150
   334c8:			; <UNDEFINED> instruction: 0xf7d24620
   334cc:	strtmi	lr, [r9], -r8, lsl #25
   334d0:	strtmi	r4, [r0], -r2, lsl #12
   334d4:	bcs	4452c <ftello64@plt+0x3d5e0>
   334d8:	ldrmi	sp, [r0], -ip, ror #3
   334dc:	andcs	fp, r1, r0, ror sp
   334e0:	svclt	0x0000bd70
   334e4:	andeq	r7, r1, r8, lsl #29
   334e8:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   334ec:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   334f0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   334f4:	addlt	fp, r9, r0, lsr r5
   334f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   334fc:			; <UNDEFINED> instruction: 0xf04f9307
   33500:	mrsle	r0, (UNDEF: 58)
   33504:	bmi	73b50c <ftello64@plt+0x7345c0>
   33508:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   3350c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33510:	subsmi	r9, sl, r7, lsl #22
   33514:	andlt	sp, r9, sl, lsr #2
   33518:	blge	1229e0 <ftello64@plt+0x11ba94>
   3351c:	strmi	sl, [ip], -r2, lsl #20
   33520:			; <UNDEFINED> instruction: 0xf7ffa901
   33524:	strmi	pc, [r5], -r7, lsr #25
   33528:	rscle	r2, fp, r0, lsl #16
   3352c:	bge	19e14c <ftello64@plt+0x197200>
   33530:	strtmi	sl, [r0], -r4, lsl #18
   33534:	ldc2	7, cr15, [lr], {255}	; 0xff
   33538:	rscle	r2, r3, r0, lsl #16
   3353c:	blls	159d48 <ftello64@plt+0x152dfc>
   33540:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   33544:	ldrb	r2, [lr, r1]
   33548:	bls	e7cc0 <ftello64@plt+0xe0d74>
   3354c:	addsmi	r9, sl, #5120	; 0x1400
   33550:	ldrshle	sp, [r7, #200]	; 0xc8
   33554:	blls	1d9d68 <ftello64@plt+0x1d2e1c>
   33558:	lfmle	f4, 2, [r3], #616	; 0x268
   3355c:			; <UNDEFINED> instruction: 0x4601d1d2
   33560:			; <UNDEFINED> instruction: 0xf7d24628
   33564:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
   33568:	strb	sp, [fp, ip, ror #21]
   3356c:	ldc	7, cr15, [r0, #840]!	; 0x348
   33570:	andeq	fp, r2, r6, lsr r4
   33574:	andeq	r0, r0, r4, ror #12
   33578:	andeq	fp, r2, lr, lsl r4
   3357c:	svcmi	0x00f0e92d
   33580:	addlt	r4, r3, pc, lsl #12
   33584:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   33588:	addhi	pc, pc, r0
   3358c:	strmi	r7, [r5], -r4, lsl #16
   33590:	svclt	0x00182c20
   33594:	tstle	r5, r9, lsl #24
   33598:	svcmi	0x0001f815
   3359c:	svclt	0x00182c09
   335a0:	rscsle	r2, r9, r0, lsr #24
   335a4:			; <UNDEFINED> instruction: 0xf0002c2d
   335a8:	stmdavc	fp!, {r0, r6, r7, pc}
   335ac:	eorle	r2, r4, pc, lsr fp
   335b0:	strtmi	r4, [r8], -r2, ror #18
   335b4:			; <UNDEFINED> instruction: 0xf7d24479
   335b8:	bllt	46e570 <ftello64@plt+0x467624>
   335bc:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   335c0:			; <UNDEFINED> instruction: 0xf99af7fa
   335c4:	cmnlt	r2, r2, ror r8
   335c8:			; <UNDEFINED> instruction: 0xf1064d5e
   335cc:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   335d0:	stcne	8, cr15, [r8], {84}	; 0x54
   335d4:	strcc	r4, [r8], #-1574	; 0xfffff9da
   335d8:			; <UNDEFINED> instruction: 0xf7fa4628
   335dc:			; <UNDEFINED> instruction: 0xf854f98d
   335e0:	bcs	3e5f8 <ftello64@plt+0x376ac>
   335e4:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   335e8:	svclt	0x00082b4d
   335ec:	cmple	sl, sp, lsr r8
   335f0:	andcs	r6, r0, sp, lsr r0
   335f4:	pop	{r0, r1, ip, sp, pc}
   335f8:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   335fc:	sbcsle	r2, sp, r0, lsl #22
   33600:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   33604:	stmdble	r1, {r0, r3, sl, fp, sp}^
   33608:	strtmi	r4, [r8], -pc, asr #18
   3360c:			; <UNDEFINED> instruction: 0xf7f64479
   33610:	strmi	pc, [r0], fp, lsr #28
   33614:	rsbsle	r2, fp, r0, lsl #16
   33618:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   3361c:	addhi	pc, r4, r0
   33620:			; <UNDEFINED> instruction: 0xf8df2300
   33624:			; <UNDEFINED> instruction: 0xf8df9128
   33628:	strmi	sl, [r4], -r8, lsr #2
   3362c:	ldrbtmi	r9, [r9], #768	; 0x300
   33630:	ldrbtmi	r4, [sl], #2888	; 0xb48
   33634:	movwls	r4, #5243	; 0x147b
   33638:			; <UNDEFINED> instruction: 0xf854e002
   3363c:	bicslt	r5, sp, r4, lsl #30
   33640:	blcs	516f4 <ftello64@plt+0x4a7a8>
   33644:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   33648:	suble	r2, ip, r0, lsl #18
   3364c:			; <UNDEFINED> instruction: 0xe00546b3
   33650:	ldrdne	pc, [ip], -fp
   33654:	bleq	26fa88 <ftello64@plt+0x268b3c>
   33658:	suble	r2, r4, r0, lsl #18
   3365c:			; <UNDEFINED> instruction: 0xf7d24628
   33660:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
   33664:			; <UNDEFINED> instruction: 0xf854d1f4
   33668:	bls	4b280 <ftello64@plt+0x44334>
   3366c:	ldrdcc	pc, [r0], -fp
   33670:	andls	r4, r0, #1744830464	; 0x68000000
   33674:	mvnle	r2, r0, lsl #26
   33678:			; <UNDEFINED> instruction: 0xf7d24640
   3367c:	ldmdavs	r8!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   33680:	movwmi	r9, #23808	; 0x5d00
   33684:			; <UNDEFINED> instruction: 0x2000e7b4
   33688:	svc	0x0098f7d2
   3368c:	stmia	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33690:	ldrmi	r2, [r1], -r0, lsl #4
   33694:	strtmi	r4, [r8], -r4, lsl #12
   33698:			; <UNDEFINED> instruction: 0xf7d26022
   3369c:	mcrrne	15, 13, lr, r3, cr4
   336a0:	eorsle	r4, r1, r5, lsl #12
   336a4:	tstmi	sp, #3866624	; 0x3b0000
   336a8:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   336ac:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   336b0:			; <UNDEFINED> instruction: 0xf7fa4478
   336b4:	ldmdavs	r1!, {r0, r5, r8, fp, ip, sp, lr, pc}^
   336b8:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   336bc:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   336c0:	ldmdavs	r1!, {r1, sp, lr, pc}^
   336c4:	cmplt	r1, r8, lsl #12
   336c8:			; <UNDEFINED> instruction: 0xf856683a
   336cc:	andsmi	r3, sl, #8, 24	; 0x800
   336d0:			; <UNDEFINED> instruction: 0x4620d0f7
   336d4:	blx	ff16c4 <ftello64@plt+0xfea778>
   336d8:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   336dc:			; <UNDEFINED> instruction: 0xf7fa4478
   336e0:	andcs	pc, r0, r9, lsr sl	; <UNPREDICTABLE>
   336e4:	strbmi	lr, [r9], -r6, lsl #15
   336e8:			; <UNDEFINED> instruction: 0xf7d24628
   336ec:	cmplt	r0, r2, asr fp
   336f0:	ldrbmi	r4, [r1], -r8, lsr #12
   336f4:	bl	1371644 <ftello64@plt+0x136a6f8>
   336f8:			; <UNDEFINED> instruction: 0xf04fb968
   336fc:	movwls	r3, #1023	; 0x3ff
   33700:	mlasvs	r8, fp, r7, lr
   33704:	ldr	r9, [r8, r0]
   33708:	blcs	8cd79c <ftello64@plt+0x8c6850>
   3370c:	svcge	0x0070f47f
   33710:	rscscc	pc, pc, pc, asr #32
   33714:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   33718:	andcs	r2, r0, r5, lsl #4
   3371c:	stcl	7, cr15, [r0], {210}	; 0xd2
   33720:			; <UNDEFINED> instruction: 0xf7fa6821
   33724:	str	pc, [r8, r9, ror #17]
   33728:	str	r9, [r5, r0, lsl #10]!
   3372c:	ldmda	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33730:			; <UNDEFINED> instruction: 0x46032216
   33734:	rscscc	pc, pc, pc, asr #32
   33738:	smmla	fp, sl, r0, r6
   3373c:	andeq	r6, r1, ip, ror #4
   33740:	muleq	r1, r6, sp
   33744:	muleq	r1, lr, sp
   33748:	andeq	r4, r1, r8, ror #21
   3374c:	andeq	fp, r0, sl, lsl #16
   33750:	andeq	r7, r1, r6, asr #26
   33754:	andeq	r7, r1, r8, asr #26
   33758:	andeq	r7, r1, ip, lsl #25
   3375c:	andeq	r0, r1, r6, lsl r8
   33760:	andeq	r8, r1, r8, lsl #4
   33764:			; <UNDEFINED> instruction: 0xf8dfb40f
   33768:	strlt	ip, [r0, #-92]	; 0xffffffa4
   3376c:	bge	1df988 <ftello64@plt+0x1d8a3c>
   33770:	ldrbtmi	r4, [ip], #2837	; 0xb15
   33774:			; <UNDEFINED> instruction: 0xf852a802
   33778:			; <UNDEFINED> instruction: 0xf85c1b04
   3377c:	ldmdavs	fp, {r0, r1, ip, sp}
   33780:			; <UNDEFINED> instruction: 0xf04f9303
   33784:	andls	r0, r1, #0, 6
   33788:	stmia	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3378c:	blle	37d794 <ftello64@plt+0x376848>
   33790:	blmi	385fd0 <ftello64@plt+0x37f084>
   33794:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   33798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3379c:	subsmi	r9, sl, r3, lsl #22
   337a0:	andlt	sp, r5, lr, lsl #2
   337a4:	bl	171920 <ftello64@plt+0x16a9d4>
   337a8:	ldrbmi	fp, [r0, -r4]!
   337ac:	ldmda	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   337b0:			; <UNDEFINED> instruction: 0xf7d26800
   337b4:	strmi	lr, [r1], -r6, ror #28
   337b8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   337bc:			; <UNDEFINED> instruction: 0xf90af7fa
   337c0:	stc	7, cr15, [r6], {210}	; 0xd2
   337c4:			; <UNDEFINED> instruction: 0x0002b1b6
   337c8:	andeq	r0, r0, r4, ror #12
   337cc:	muleq	r2, r4, r1
   337d0:	strdeq	r7, [r1], -lr
   337d4:			; <UNDEFINED> instruction: 0xf8dfb40f
   337d8:	strlt	ip, [r0, #-76]	; 0xffffffb4
   337dc:	bge	1df9f8 <ftello64@plt+0x1d8aac>
   337e0:	ldrbtmi	r4, [ip], #2833	; 0xb11
   337e4:			; <UNDEFINED> instruction: 0xf852a802
   337e8:			; <UNDEFINED> instruction: 0xf85c1b04
   337ec:	ldmdavs	fp, {r0, r1, ip, sp}
   337f0:			; <UNDEFINED> instruction: 0xf04f9303
   337f4:	andls	r0, r1, #0, 6
   337f8:	stmda	lr!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   337fc:	blmi	2c6030 <ftello64@plt+0x2bf0e4>
   33800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33804:	svclt	0x00ac2800
   33808:	andcs	r9, r0, r2, lsl #16
   3380c:	blls	10d87c <ftello64@plt+0x106930>
   33810:	qaddle	r4, sl, r4
   33814:			; <UNDEFINED> instruction: 0xf85db005
   33818:	andlt	lr, r4, r4, lsl #22
   3381c:			; <UNDEFINED> instruction: 0xf7d24770
   33820:	svclt	0x0000ec58
   33824:	andeq	fp, r2, r6, asr #2
   33828:	andeq	r0, r0, r4, ror #12
   3382c:	andeq	fp, r2, r8, lsr #2
   33830:			; <UNDEFINED> instruction: 0x4604b510
   33834:	teqlt	r8, r0, lsl #17
   33838:			; <UNDEFINED> instruction: 0xf7fa6821
   3383c:	stmiavs	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   33840:	bl	ffbf1790 <ftello64@plt+0xffbea844>
   33844:	adcvs	r2, r3, r0, lsl #6
   33848:			; <UNDEFINED> instruction: 0xf7d368e0
   3384c:	andcs	lr, r0, r4, lsr #19
   33850:	svclt	0x0000bd10
   33854:			; <UNDEFINED> instruction: 0x4604b510
   33858:	strmi	r2, [r8], -r0, lsl #6
   3385c:	eorvs	r6, r3, r1, rrx
   33860:			; <UNDEFINED> instruction: 0xf7d260e3
   33864:	adcvs	lr, r0, ip, lsr #20
   33868:	ldfltd	f3, [r0, #-0]
   3386c:	svc	0x00b6f7d2
   33870:	rscvs	r6, r3, r3, lsl #16
   33874:	svclt	0x0000bd10
   33878:			; <UNDEFINED> instruction: 0x4604b510
   3387c:	strmi	r2, [r8], -r0, lsl #6
   33880:	eorvs	r6, r3, r1, rrx
   33884:			; <UNDEFINED> instruction: 0xf7d260e3
   33888:	adcvs	lr, r0, r4, asr #27
   3388c:	ldfltd	f3, [r0, #-0]
   33890:	svc	0x00a4f7d2
   33894:	rscvs	r6, r3, r3, lsl #16
   33898:	svclt	0x0000bd10
   3389c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   338a0:	addmi	r6, sl, #131072	; 0x20000
   338a4:	andvs	sp, r3, r2, lsl #16
   338a8:			; <UNDEFINED> instruction: 0x47704770
   338ac:	bne	14cdac0 <ftello64@plt+0x14c6b74>
   338b0:	ldrmi	r6, [r9], #-2
   338b4:			; <UNDEFINED> instruction: 0xf7d24618
   338b8:	svclt	0x0000bae7
   338bc:			; <UNDEFINED> instruction: 0xf382fab2
   338c0:			; <UNDEFINED> instruction: 0x4604b570
   338c4:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   338c8:	svclt	0x00182800
   338cc:	tstlt	r3, r1, lsl #6
   338d0:			; <UNDEFINED> instruction: 0x4615bd70
   338d4:	andcc	lr, r0, #212, 18	; 0x350000
   338d8:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   338dc:	addsmi	r1, r1, #1458176	; 0x164000
   338e0:			; <UNDEFINED> instruction: 0xf505d308
   338e4:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   338e8:			; <UNDEFINED> instruction: 0xf7d36061
   338ec:	cmplt	r0, r2, ror r8
   338f0:	adcvs	r6, r0, r3, lsr #16
   338f4:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   338f8:			; <UNDEFINED> instruction: 0xf7d24631
   338fc:	stmdavs	r2!, {r3, r6, r8, r9, fp, sp, lr, pc}
   33900:	eorvs	r4, r2, sl, lsr #8
   33904:			; <UNDEFINED> instruction: 0xf7d2bd70
   33908:	stmdavs	r1!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3390c:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   33910:	svclt	0x00082b00
   33914:	rscvs	r2, r3, ip, lsl #6
   33918:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3391c:	svclt	0x0020f7fa
   33920:	strlt	fp, [r8, #-289]	; 0xfffffedf
   33924:			; <UNDEFINED> instruction: 0xffcaf7ff
   33928:	stclt	0, cr2, [r8, #-0]
   3392c:	ldrbmi	r2, [r0, -r0]!
   33930:	addlt	fp, r2, r0, lsl r5
   33934:	strmi	r4, [r8], -r4, lsl #12
   33938:			; <UNDEFINED> instruction: 0xf7d29101
   3393c:	stmdbls	r1, {r4, r7, r9, sl, fp, sp, lr, pc}
   33940:	strtmi	r4, [r0], -r2, lsl #12
   33944:	pop	{r1, ip, sp, pc}
   33948:			; <UNDEFINED> instruction: 0xf7ff4010
   3394c:	svclt	0x0000bfb7
   33950:			; <UNDEFINED> instruction: 0xf8dfb40e
   33954:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   33958:	bge	29fb7c <ftello64@plt+0x298c30>
   3395c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   33960:			; <UNDEFINED> instruction: 0xf8524604
   33964:	stmdage	r4, {r2, r8, r9, fp, ip}
   33968:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3396c:	movwls	r6, #22555	; 0x581b
   33970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33974:			; <UNDEFINED> instruction: 0xf7d29203
   33978:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3397c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   33980:	tstls	r1, r8, lsl #12
   33984:	mcr	7, 3, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   33988:	strmi	r9, [r2], -r1, lsl #18
   3398c:			; <UNDEFINED> instruction: 0xf7ff4620
   33990:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   33994:	bl	11718e4 <ftello64@plt+0x116a998>
   33998:	blmi	3461d4 <ftello64@plt+0x33f288>
   3399c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   339a0:	blls	18da10 <ftello64@plt+0x186ac4>
   339a4:	qaddle	r4, sl, ip
   339a8:	pop	{r0, r1, r2, ip, sp, pc}
   339ac:	andlt	r4, r3, r0, lsl r0
   339b0:			; <UNDEFINED> instruction: 0xf7d24770
   339b4:	stmdavs	r3, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
   339b8:	svclt	0x00082b00
   339bc:	rscvs	r2, r3, ip, lsl #6
   339c0:			; <UNDEFINED> instruction: 0xf7d2e7ea
   339c4:	svclt	0x0000eb86
   339c8:	andeq	sl, r2, sl, asr #31
   339cc:	andeq	r0, r0, r4, ror #12
   339d0:	andeq	sl, r2, ip, lsl #31
   339d4:	strmi	r6, [r3], -r2, asr #17
   339d8:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   339dc:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   339e0:	tstcs	r0, sl
   339e4:	stmib	r3, {r2, r3, r9, sp}^
   339e8:	ldrbmi	r1, [r0, -r2, lsl #4]!
   339ec:	svclt	0x0000e720
   339f0:	blmi	6c625c <ftello64@plt+0x6bf310>
   339f4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   339f8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   339fc:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   33a00:			; <UNDEFINED> instruction: 0xf04f9301
   33a04:	mvnlt	r0, r0, lsl #6
   33a08:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   33a0c:	andcs	r6, ip, #65536	; 0x10000
   33a10:	eorvs	r6, r9, r4, lsl #17
   33a14:	andcc	lr, r2, #192, 18	; 0x300000
   33a18:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   33a1c:	bmi	461f68 <ftello64@plt+0x45b01c>
   33a20:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   33a24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33a28:	subsmi	r9, sl, r1, lsl #22
   33a2c:			; <UNDEFINED> instruction: 0x4620d111
   33a30:	ldclt	0, cr11, [r0, #-12]!
   33a34:			; <UNDEFINED> instruction: 0xf7d24620
   33a38:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   33a3c:			; <UNDEFINED> instruction: 0x4604bf18
   33a40:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   33a44:	blcs	45400 <ftello64@plt+0x3e4b4>
   33a48:			; <UNDEFINED> instruction: 0xf7ffd0e0
   33a4c:			; <UNDEFINED> instruction: 0x4604fef1
   33a50:			; <UNDEFINED> instruction: 0xf7d2e7e2
   33a54:	svclt	0x0000eb3e
   33a58:	andeq	sl, r2, r4, lsr pc
   33a5c:	andeq	r0, r0, r4, ror #12
   33a60:	andeq	sl, r2, r6, lsl #30
   33a64:	strmi	fp, [r3], -r8, lsl #10
   33a68:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   33a6c:			; <UNDEFINED> instruction: 0xb1096898
   33a70:	andvs	r6, fp, fp, lsl r8
   33a74:			; <UNDEFINED> instruction: 0xf7d3bd08
   33a78:	andcs	lr, r0, lr, lsl #17
   33a7c:	svclt	0x0000bd08
   33a80:	blmi	b06330 <ftello64@plt+0xaff3e4>
   33a84:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33a88:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   33a8c:	bmi	a852a4 <ftello64@plt+0xa7e358>
   33a90:	movwls	r6, #14363	; 0x381b
   33a94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33a98:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   33a9c:	eorle	r2, r5, r3, lsl #22
   33aa0:	teqle	pc, r2, lsl #22
   33aa4:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   33aa8:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   33aac:	bge	b46e0 <ftello64@plt+0xad794>
   33ab0:	andls	r2, r0, #4, 2
   33ab4:	andls	r6, r2, r2, ror #25
   33ab8:	strmi	r6, [r8, r0, lsr #24]!
   33abc:	movvs	fp, #96, 2
   33ac0:	rscvs	r2, r3, #0, 6
   33ac4:	blmi	6c633c <ftello64@plt+0x6bf3f0>
   33ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33acc:	blls	10db3c <ftello64@plt+0x106bf0>
   33ad0:	qsuble	r4, sl, r1
   33ad4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   33ad8:	blls	ce668 <ftello64@plt+0xc771c>
   33adc:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   33ae0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   33ae4:			; <UNDEFINED> instruction: 0xff08f7f9
   33ae8:			; <UNDEFINED> instruction: 0xe7e9203f
   33aec:	bvs	1086744 <ftello64@plt+0x107f7f8>
   33af0:			; <UNDEFINED> instruction: 0xf50158d3
   33af4:	ldmdavs	fp, {r8, sl, ip, lr}
   33af8:	blvs	86200c <ftello64@plt+0x85b0c0>
   33afc:			; <UNDEFINED> instruction: 0xf7d24629
   33b00:	rsbvs	lr, r5, #148, 24	; 0x9400
   33b04:	andcs	r4, r0, r3, lsl #12
   33b08:	ldrb	r6, [fp, r3, lsr #6]
   33b0c:	strtmi	r4, [sl], -sp, lsl #16
   33b10:			; <UNDEFINED> instruction: 0xf7f94478
   33b14:			; <UNDEFINED> instruction: 0xe7f0ffbb
   33b18:	b	ff6f1a68 <ftello64@plt+0xff6eab1c>
   33b1c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   33b20:			; <UNDEFINED> instruction: 0xff92f7f9
   33b24:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   33b28:			; <UNDEFINED> instruction: 0xff8ef7f9
   33b2c:	andeq	sl, r2, r4, lsr #29
   33b30:	andeq	r0, r0, r4, ror #12
   33b34:	andeq	sl, r2, lr, lsl #29
   33b38:	andeq	sl, r2, r0, ror #28
   33b3c:	andeq	r7, r1, r6, asr r9
   33b40:	andeq	r0, r0, r4, asr #13
   33b44:	andeq	r7, r1, r8, asr #17
   33b48:	strdeq	r7, [r1], -lr
   33b4c:	ldrdeq	r7, [r1], -sl
   33b50:	mvnsmi	lr, #737280	; 0xb4000
   33b54:	ldrmi	fp, [sp], -r3, lsl #1
   33b58:	svcls	0x000a2903
   33b5c:	blmi	fe0c537c <ftello64@plt+0xfe0be430>
   33b60:	ldrdhi	pc, [r0], -r0
   33b64:			; <UNDEFINED> instruction: 0xf8d7447b
   33b68:	eorle	r9, r3, r0
   33b6c:	andle	r2, sp, r4, lsl #18
   33b70:	rsbsle	r2, ip, r1, lsl #18
   33b74:			; <UNDEFINED> instruction: 0xf0002905
   33b78:	stmdbcs	r2, {r3, r4, r7, pc}
   33b7c:	movwcs	fp, #3868	; 0xf1c
   33b80:	eorsle	r9, pc, r1, lsl #6
   33b84:	andlt	r9, r3, r1, lsl #16
   33b88:	mvnshi	lr, #12386304	; 0xbd0000
   33b8c:	svceq	0x0000f1b9
   33b90:			; <UNDEFINED> instruction: 0x462cd030
   33b94:	strtmi	r4, [r1], -sl, asr #12
   33b98:			; <UNDEFINED> instruction: 0xf7d24640
   33b9c:	mcrrne	14, 12, lr, r3, cr8
   33ba0:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   33ba4:	bl	feeab384 <ftello64@plt+0xfeea4438>
   33ba8:	strmi	r0, [r4], #-2304	; 0xfffff700
   33bac:			; <UNDEFINED> instruction: 0xf8cdd1f2
   33bb0:	subs	r9, r9, r4
   33bb4:	svceq	0x0000f1b9
   33bb8:	sbchi	pc, ip, r0
   33bbc:	movwls	r6, #6339	; 0x18c3
   33bc0:	adcs	fp, fp, r3, lsr r1
   33bc4:	mcr	7, 0, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   33bc8:	strmi	r6, [r4], -r3, lsl #16
   33bcc:	cmple	r7, r4, lsl #22
   33bd0:	strtmi	r4, [r9], -sl, asr #12
   33bd4:			; <UNDEFINED> instruction: 0xf7d24640
   33bd8:	mcrrne	9, 2, lr, r2, cr12	; <UNPREDICTABLE>
   33bdc:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   33be0:	mvnscc	pc, #79	; 0x4f
   33be4:	movwls	r2, #4609	; 0x1201
   33be8:	ldrshtvs	r6, [r8], -r2
   33bec:	andlt	r9, r3, r1, lsl #16
   33bf0:	mvnshi	lr, #12386304	; 0xbd0000
   33bf4:	andls	pc, r4, sp, asr #17
   33bf8:			; <UNDEFINED> instruction: 0xf8c79801
   33bfc:	andlt	r9, r3, r0
   33c00:	mvnshi	lr, #12386304	; 0xbd0000
   33c04:	svceq	0x0001f1b8
   33c08:	bmi	166a05c <ftello64@plt+0x1663110>
   33c0c:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   33c10:	cmnle	r4, r0, lsl #22
   33c14:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   33c18:	blcs	4deec <ftello64@plt+0x46fa0>
   33c1c:	strbmi	sp, [r0], -lr, asr #32
   33c20:	stmdb	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33c24:			; <UNDEFINED> instruction: 0xb123682b
   33c28:			; <UNDEFINED> instruction: 0x46414851
   33c2c:			; <UNDEFINED> instruction: 0xf7f94478
   33c30:	ldrtmi	pc, [r0], -sp, lsr #30	; <UNPREDICTABLE>
   33c34:	movwls	r2, #4864	; 0x1300
   33c38:	ldmib	r2!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33c3c:			; <UNDEFINED> instruction: 0xf7d2e7a2
   33c40:	stmdavs	r3, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   33c44:	adcle	r2, r5, r4, lsl #22
   33c48:	ldcl	7, cr15, [r8, #-840]	; 0xfffffcb8
   33c4c:	movwls	fp, #4739	; 0x1283
   33c50:	stcl	7, cr15, [r4, #840]	; 0x348
   33c54:			; <UNDEFINED> instruction: 0xf7d26800
   33c58:			; <UNDEFINED> instruction: 0xf106ec14
   33c5c:			; <UNDEFINED> instruction: 0x46020114
   33c60:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   33c64:	mrc2	7, 3, pc, cr10, cr9, {7}
   33c68:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   33c6c:	movwcs	lr, #1988	; 0x7c4
   33c70:	sbcvs	r9, r3, r1, lsl #6
   33c74:	addvs	r6, r3, r3, asr #32
   33c78:	andlt	r9, r3, r1, lsl #16
   33c7c:	mvnshi	lr, #12386304	; 0xbd0000
   33c80:	svclt	0x00082b20
   33c84:	adcsle	r2, r0, r0
   33c88:	ldc	7, cr15, [r8, #-840]!	; 0xfffffcb8
   33c8c:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   33c90:	movwls	fp, #4763	; 0x129b
   33c94:	bl	ffd71be4 <ftello64@plt+0xffd6ac98>
   33c98:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   33c9c:	ldmdami	r6!, {r1, r9, sl, lr}
   33ca0:			; <UNDEFINED> instruction: 0xf7f94478
   33ca4:	andcs	pc, r0, fp, asr lr	; <UNPREDICTABLE>
   33ca8:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   33cac:	strtmi	r4, [r8], -sl, asr #12
   33cb0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   33cb4:			; <UNDEFINED> instruction: 0xf7f59301
   33cb8:			; <UNDEFINED> instruction: 0xe763fedd
   33cbc:	blcs	53190 <ftello64@plt+0x4c244>
   33cc0:	blmi	c27f7c <ftello64@plt+0xc21030>
   33cc4:	ldreq	pc, [r4, -r6, lsl #2]
   33cc8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   33ccc:	ands	fp, lr, r4, lsl r9
   33cd0:	mvnlt	r6, r4, lsr #16
   33cd4:	movwcc	r6, #6243	; 0x1863
   33cd8:			; <UNDEFINED> instruction: 0xf104d1fa
   33cdc:	ldrtmi	r0, [r9], -r8
   33ce0:	ldmda	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33ce4:	mvnsle	r2, r0, lsl #16
   33ce8:			; <UNDEFINED> instruction: 0xf8c4682b
   33cec:	blcs	53d04 <ftello64@plt+0x4cdb8>
   33cf0:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   33cf4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   33cf8:	mcr2	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   33cfc:			; <UNDEFINED> instruction: 0xf100e799
   33d00:	stmdami	r1!, {r2, r4, r8}
   33d04:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   33d08:	mcr2	7, 6, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   33d0c:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   33d10:			; <UNDEFINED> instruction: 0x4638b9d3
   33d14:	stc	7, cr15, [r2], #840	; 0x348
   33d18:	andcs	r4, r1, r1, lsl #12
   33d1c:			; <UNDEFINED> instruction: 0xf7d3310c
   33d20:	ldrtmi	lr, [r9], -sl, lsl #16
   33d24:	andcc	r4, r8, r4, lsl #12
   33d28:	b	ffa71c78 <ftello64@plt+0xffa6ad2c>
   33d2c:			; <UNDEFINED> instruction: 0xf8c44b17
   33d30:	ldrbtmi	r8, [fp], #-4
   33d34:	andsvs	r6, ip, sl, lsl r8
   33d38:	ldrb	r6, [sl, -r2, lsr #32]!
   33d3c:	mvnscc	pc, #79	; 0x4f
   33d40:	movwcs	r9, #769	; 0x301
   33d44:			; <UNDEFINED> instruction: 0xe71d603b
   33d48:			; <UNDEFINED> instruction: 0x46394811
   33d4c:			; <UNDEFINED> instruction: 0xf7f94478
   33d50:	bfi	pc, sp, #29, #2	; <UNPREDICTABLE>
   33d54:			; <UNDEFINED> instruction: 0xf44f4b0f
   33d58:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   33d5c:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   33d60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   33d64:	ldm	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33d68:	andeq	sl, r2, r4, asr #27
   33d6c:	andeq	r0, r0, r4, asr #13
   33d70:	andeq	r7, r1, r4, lsl #17
   33d74:			; <UNDEFINED> instruction: 0x000178ba
   33d78:	ldrdeq	r7, [r1], -r4
   33d7c:	ldrdeq	r7, [r1], -r6
   33d80:	andeq	ip, r2, ip, ror #2
   33d84:	ldrdeq	r7, [r1], -r6
   33d88:	muleq	r1, r2, r7
   33d8c:	andeq	ip, r2, r2, lsl #2
   33d90:	andeq	r7, r1, r8, lsr #15
   33d94:	strdeq	r8, [r1], -r2
   33d98:	strdeq	r7, [r1], -ip
   33d9c:	andeq	r7, r1, sl, ror pc
   33da0:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   33da4:	svcmi	0x00f0e92d
   33da8:	addlt	r4, r5, pc, lsl r6
   33dac:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   33db0:			; <UNDEFINED> instruction: 0xf8dd4c5d
   33db4:			; <UNDEFINED> instruction: 0xf04f9038
   33db8:	ldmpl	r3, {r9, sl}^
   33dbc:			; <UNDEFINED> instruction: 0xf8d0447c
   33dc0:	strmi	sl, [r5], -r0
   33dc4:	movwls	r6, #14363	; 0x381b
   33dc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33dcc:	ldrdcs	pc, [r0], -r9
   33dd0:	suble	r9, r4, r1, lsl #12
   33dd4:	andsle	r2, r8, r4, lsl #18
   33dd8:	svclt	0x00022901
   33ddc:	addvs	r6, r6, r6, asr #1
   33de0:	andle	r4, r5, r4, lsr r6
   33de4:	rsble	r2, r1, r5, lsl #18
   33de8:	svclt	0x00182902
   33dec:	rsble	r4, r4, r4, lsr r6
   33df0:	blmi	1346730 <ftello64@plt+0x133f7e4>
   33df4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33df8:	blls	10de68 <ftello64@plt+0x106f1c>
   33dfc:			; <UNDEFINED> instruction: 0xf040405a
   33e00:	strtmi	r8, [r0], -r2, lsl #1
   33e04:	pop	{r0, r2, ip, sp, pc}
   33e08:	ssub8mi	r8, r4, r0
   33e0c:			; <UNDEFINED> instruction: 0xf10db322
   33e10:	ldrtmi	r0, [r8], r8, lsl #22
   33e14:	and	r9, r5, r1, lsl #4
   33e18:	movwcs	lr, #6621	; 0x19dd
   33e1c:	ldrmi	r1, [r8], #2770	; 0xad2
   33e20:			; <UNDEFINED> instruction: 0xb1ba9201
   33e24:			; <UNDEFINED> instruction: 0x4641465b
   33e28:			; <UNDEFINED> instruction: 0x96024650
   33e2c:	svc	0x0060f7d1
   33e30:	stmdacs	r0, {r2, r9, sl, lr}
   33e34:			; <UNDEFINED> instruction: 0xf7d2d0f0
   33e38:	addlt	lr, r4, #25088	; 0x6200
   33e3c:	stcl	7, cr15, [lr], {210}	; 0xd2
   33e40:			; <UNDEFINED> instruction: 0xf7d26800
   33e44:			; <UNDEFINED> instruction: 0xf105eb1e
   33e48:			; <UNDEFINED> instruction: 0x46020114
   33e4c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   33e50:	stc2	7, cr15, [r4, #996]	; 0x3e4
   33e54:	andeq	lr, r7, #168, 22	; 0x2a000
   33e58:	andcs	pc, r0, r9, asr #17
   33e5c:	bcs	6dd84 <ftello64@plt+0x66e38>
   33e60:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   33e64:	teqle	sp, r0, lsl #22
   33e68:	ldrtmi	sl, [r9], -r1, lsl #22
   33e6c:			; <UNDEFINED> instruction: 0xf7d24650
   33e70:	mcrrne	8, 10, lr, r3, cr12
   33e74:	andle	r4, r8, r4, lsl #12
   33e78:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   33e7c:	ldrbtcc	pc, [pc], #79	; 33e84 <ftello64@plt+0x2cf38>	; <UNPREDICTABLE>
   33e80:	rscvs	r2, sl, r1, lsl #4
   33e84:	andcc	pc, r0, r9, asr #17
   33e88:			; <UNDEFINED> instruction: 0xf7d2e7b2
   33e8c:	addlt	lr, r4, #56, 24	; 0x3800
   33e90:	stc	7, cr15, [r4], #840	; 0x348
   33e94:			; <UNDEFINED> instruction: 0xf7d26800
   33e98:			; <UNDEFINED> instruction: 0xf105eaf4
   33e9c:			; <UNDEFINED> instruction: 0x46020114
   33ea0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   33ea4:	ldc2l	7, cr15, [sl, #-996]	; 0xfffffc1c
   33ea8:	strb	r9, [fp, r1, lsl #22]!
   33eac:	ldrtmi	r4, [r8], -r2, lsr #18
   33eb0:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   33eb4:	ldc2l	7, cr15, [lr, #980]	; 0x3d4
   33eb8:			; <UNDEFINED> instruction: 0x4630e79a
   33ebc:	bl	1b71e0c <ftello64@plt+0x1b6aec0>
   33ec0:	andle	r4, sl, r2, lsl #11
   33ec4:			; <UNDEFINED> instruction: 0xf7d22001
   33ec8:	strmi	lr, [r2, #2920]	; 0xb68
   33ecc:	blmi	727ee8 <ftello64@plt+0x720f9c>
   33ed0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33ed4:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   33ed8:	strtmi	fp, [r8], -fp, asr #2
   33edc:			; <UNDEFINED> instruction: 0xf7d22400
   33ee0:	str	lr, [r5, r0, lsr #17]
   33ee4:	ldrbtcc	pc, [pc], #79	; 33eec <ftello64@plt+0x2cfa0>	; <UNPREDICTABLE>
   33ee8:	andvs	pc, r0, r9, asr #17
   33eec:	ldrbmi	lr, [r0], -r0, lsl #15
   33ef0:	b	15f1e40 <ftello64@plt+0x15eaef4>
   33ef4:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33ef8:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   33efc:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   33f00:	stc2l	7, cr15, [r4, #996]	; 0x3e4
   33f04:			; <UNDEFINED> instruction: 0xf7d2e7e7
   33f08:	blmi	3ee2a0 <ftello64@plt+0x3e7354>
   33f0c:	rsbcs	pc, r2, #64, 4
   33f10:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   33f14:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   33f18:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   33f1c:	svc	0x00f8f7d2
   33f20:	andeq	sl, r2, sl, ror fp
   33f24:	andeq	r0, r0, r4, ror #12
   33f28:	andeq	sl, r2, ip, ror #22
   33f2c:	andeq	sl, r2, r4, lsr fp
   33f30:	andeq	r7, r1, lr, asr #13
   33f34:	ldrdeq	r7, [r1], -r2
   33f38:	andeq	r7, r1, r2, lsl #13
   33f3c:	andeq	r0, r0, r4, asr #13
   33f40:	andeq	r7, r1, r6, asr #12
   33f44:	andeq	r8, r1, ip, lsr r2
   33f48:	andeq	r7, r1, r6, asr #10
   33f4c:	andeq	r7, r1, r2, asr #27
   33f50:	blmi	5467a4 <ftello64@plt+0x53f858>
   33f54:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33f58:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   33f5c:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   33f60:			; <UNDEFINED> instruction: 0xf04f9303
   33f64:	nopcs	{0}	; <UNPREDICTABLE>
   33f68:	orrslt	r9, r8, r2, lsl #6
   33f6c:	orrlt	r6, sp, r5, asr #23
   33f70:			; <UNDEFINED> instruction: 0x6c00aa02
   33f74:	andls	r4, r0, #11534336	; 0xb00000
   33f78:	andcs	r2, r0, #1073741825	; 0x40000001
   33f7c:	bmi	2c5e24 <ftello64@plt+0x2beed8>
   33f80:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   33f84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33f88:	subsmi	r9, sl, r3, lsl #22
   33f8c:	strtmi	sp, [r0], -r5, lsl #2
   33f90:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   33f94:	eorhi	r2, r3, pc, lsr r3
   33f98:			; <UNDEFINED> instruction: 0xf7d2e7f1
   33f9c:	svclt	0x0000e89a
   33fa0:	ldrdeq	sl, [r2], -r4
   33fa4:	andeq	r0, r0, r4, ror #12
   33fa8:	andeq	sl, r2, r6, lsr #19
   33fac:	blmi	686814 <ftello64@plt+0x67f8c8>
   33fb0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   33fb4:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   33fb8:	movwls	r6, #63515	; 0xf81b
   33fbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33fc0:	svcmi	0x0015b1c8
   33fc4:	strmi	sl, [r4], -r7, lsl #28
   33fc8:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   33fcc:			; <UNDEFINED> instruction: 0x46315214
   33fd0:	andls	r4, r5, #32, 12	; 0x2000000
   33fd4:			; <UNDEFINED> instruction: 0xffbcf7ff
   33fd8:	bvs	ff985884 <ftello64@plt+0xff97e938>
   33fdc:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   33fe0:	strls	r6, [r1, #-2725]	; 0xfffff55b
   33fe4:	strls	r6, [r0, #-2917]	; 0xfffff49b
   33fe8:	ldrtmi	r4, [r8], -r3, lsl #12
   33fec:	stc2l	7, cr15, [lr, #-996]	; 0xfffffc1c
   33ff0:	stccs	12, cr6, [r0], {228}	; 0xe4
   33ff4:	bmi	2a87a0 <ftello64@plt+0x2a1854>
   33ff8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   33ffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34000:	subsmi	r9, sl, pc, lsl #22
   34004:	andslt	sp, r1, r1, lsl #2
   34008:			; <UNDEFINED> instruction: 0xf7d2bdf0
   3400c:	svclt	0x0000e862
   34010:	andeq	sl, r2, r8, ror r9
   34014:	andeq	r0, r0, r4, ror #12
   34018:	muleq	r1, r0, r5
   3401c:	andeq	sl, r2, lr, lsr #18
   34020:	mvnsmi	lr, sp, lsr #18
   34024:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   34028:	ldcmi	6, cr4, [sp], #56	; 0x38
   3402c:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   34030:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   34034:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   34038:	strls	r6, [r7], #-2084	; 0xfffff7dc
   3403c:	streq	pc, [r0], #-79	; 0xffffffb1
   34040:			; <UNDEFINED> instruction: 0xf8534604
   34044:			; <UNDEFINED> instruction: 0xf8d88005
   34048:	blcs	40050 <ftello64@plt+0x39104>
   3404c:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   34050:	eorsle	r2, r7, r1, lsl #26
   34054:			; <UNDEFINED> instruction: 0xf0402d00
   34058:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   3405c:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   34060:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   34064:	bne	14cecec <ftello64@plt+0x14c7da0>
   34068:	strmi	r6, [r1], #-738	; 0xfffffd1e
   3406c:	svc	0x000ef7d1
   34070:	adcvs	r6, r5, #925696	; 0xe2000
   34074:			; <UNDEFINED> instruction: 0x461042ba
   34078:	blvs	192891c <ftello64@plt+0x19219d0>
   3407c:			; <UNDEFINED> instruction: 0xf8d8b32b
   34080:	blcs	40088 <ftello64@plt+0x3913c>
   34084:	addshi	pc, sl, r0, asr #32
   34088:	stfvsp	f3, [r5], #920	; 0x398
   3408c:			; <UNDEFINED> instruction: 0xf0002d00
   34090:			; <UNDEFINED> instruction: 0xf8d880e0
   34094:	blcs	4009c <ftello64@plt+0x39150>
   34098:	rschi	pc, r6, r0, asr #32
   3409c:			; <UNDEFINED> instruction: 0xf7d16b20
   340a0:	stcvs	15, cr14, [r0], #768	; 0x300
   340a4:	svc	0x00bcf7d1
   340a8:			; <UNDEFINED> instruction: 0x46292258
   340ac:			; <UNDEFINED> instruction: 0xf7d14620
   340b0:	strtmi	lr, [r8], -lr, ror #30
   340b4:	svc	0x00b4f7d1
   340b8:	ldrdcc	pc, [r0], -r8
   340bc:			; <UNDEFINED> instruction: 0x4620b113
   340c0:			; <UNDEFINED> instruction: 0xff74f7ff
   340c4:	rscscc	pc, pc, pc, asr #32
   340c8:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   340cc:	blcs	4ef60 <ftello64@plt+0x48014>
   340d0:	rschi	pc, fp, r0, asr #32
   340d4:	svccs	0x00006be7
   340d8:	blvs	19284b0 <ftello64@plt+0x1921564>
   340dc:	blvs	fe922510 <ftello64@plt+0xfe91b5c4>
   340e0:	addmi	fp, r5, #-1946157056	; 0x8c000000
   340e4:	blvs	928ca4 <ftello64@plt+0x921d58>
   340e8:	adcvs	r1, r2, #27136	; 0x6a00
   340ec:	bmi	fe40b654 <ftello64@plt+0xfe404708>
   340f0:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   340f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   340f8:	subsmi	r9, sl, r7, lsl #22
   340fc:	rschi	pc, fp, r0, asr #32
   34100:	pop	{r3, ip, sp, pc}
   34104:	blvs	ffa148cc <ftello64@plt+0xffa0d980>
   34108:	rscle	r2, sl, r0, lsl #30
   3410c:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   34110:	bvs	ff8c013c <ftello64@plt+0xff8b91f0>
   34114:	bne	fe27a180 <ftello64@plt+0xfe273234>
   34118:	stmmi	r5, {r1, r4, r9, fp, ip}
   3411c:	smlabtcs	r0, sp, r9, lr
   34120:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   34124:			; <UNDEFINED> instruction: 0xf7f91214
   34128:			; <UNDEFINED> instruction: 0xe790fcb1
   3412c:	ldrdne	pc, [r0], -r8
   34130:	bne	fe70eac4 <ftello64@plt+0xfe707b78>
   34134:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   34138:	blcs	6870c <ftello64@plt+0x617c0>
   3413c:	addshi	pc, r2, r0
   34140:	tstcs	r3, r3, lsr #22
   34144:	strmi	r6, [r3], #-3298	; 0xfffff31e
   34148:	andls	sl, r0, r5, lsl #16
   3414c:	ldrmi	r6, [r8, r0, lsr #24]!
   34150:	ldrdcs	pc, [r0], -r8
   34154:	svcls	0x00056ae3
   34158:	rscvs	r4, r3, #989855744	; 0x3b000000
   3415c:	bcs	45978 <ftello64@plt+0x3ea2c>
   34160:	stfnep	f5, [r2], {54}	; 0x36
   34164:	bge	1e8750 <ftello64@plt+0x1e1804>
   34168:	andls	r2, r0, #0, 6
   3416c:	blvs	ff97c57c <ftello64@plt+0xff975630>
   34170:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   34174:	strmi	r9, [r8, r6, lsl #6]!
   34178:			; <UNDEFINED> instruction: 0xf0402800
   3417c:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   34180:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   34184:			; <UNDEFINED> instruction: 0xf0402b00
   34188:	movwcs	r8, #141	; 0x8d
   3418c:	bvs	ff83c998 <ftello64@plt+0xff835a4c>
   34190:	movwcc	lr, #63940	; 0xf9c4
   34194:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   34198:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   3419c:	stfvsp	f5, [r5], #200	; 0xc8
   341a0:	addle	r2, pc, r0, lsl #26
   341a4:	ldrdcc	pc, [r0], -r8
   341a8:			; <UNDEFINED> instruction: 0xf43f2b00
   341ac:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   341b0:	andsne	lr, r4, #212, 18	; 0x350000
   341b4:			; <UNDEFINED> instruction: 0xf7f94478
   341b8:	strb	pc, [pc, -r9, ror #24]!	; <UNPREDICTABLE>
   341bc:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   341c0:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   341c4:	stc2l	7, cr15, [r2], #-996	; 0xfffffc1c
   341c8:			; <UNDEFINED> instruction: 0xf43f2e00
   341cc:			; <UNDEFINED> instruction: 0xe75caf7b
   341d0:	andsne	lr, r4, #212, 18	; 0x350000
   341d4:			; <UNDEFINED> instruction: 0xf0002800
   341d8:	mcrrne	0, 9, r8, r3, cr6
   341dc:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   341e0:			; <UNDEFINED> instruction: 0xf7d21202
   341e4:	mcrls	12, 0, lr, cr5, cr6, {7}
   341e8:	bls	105a9c <ftello64@plt+0xfeb50>
   341ec:	strls	r9, [r1], -r2, lsl #18
   341f0:	ldmdami	r2, {ip, pc}^
   341f4:			; <UNDEFINED> instruction: 0xf7f94478
   341f8:	bvs	ff873324 <ftello64@plt+0xff86c3d8>
   341fc:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   34200:	svcge	0x0060f43f
   34204:	addmi	r6, r5, #675840	; 0xa5000
   34208:	svcge	0x006bf67f
   3420c:	vqdmulh.s<illegal width 8>	q10, q0, q6
   34210:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   34214:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   34218:	tstcc	ip, #2030043136	; 0x79000000
   3421c:			; <UNDEFINED> instruction: 0xf7d24478
   34220:	stmdami	sl, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   34224:	andsne	lr, r4, #212, 18	; 0x350000
   34228:			; <UNDEFINED> instruction: 0xf7f94478
   3422c:	blls	1b32f0 <ftello64@plt+0x1ac3a4>
   34230:	teqle	r4, r0, lsl #22
   34234:	ldrdcs	pc, [r0], -r8
   34238:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   3423c:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   34240:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   34244:	tstls	r0, r2, ror #26
   34248:			; <UNDEFINED> instruction: 0xf7f96d21
   3424c:	bvs	ff8732d0 <ftello64@plt+0xff86c384>
   34250:			; <UNDEFINED> instruction: 0xf04fe7d8
   34254:	cmnvs	r5, #255	; 0xff
   34258:	ldrmi	lr, [r8], -r9, asr #14
   3425c:	bicle	r2, sp, r0, lsl #26
   34260:	bvs	ff8ee1a8 <ftello64@plt+0xff8e725c>
   34264:	bfi	r4, r0, #12, #2
   34268:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   3426c:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   34270:	stc2	7, cr15, [ip], {249}	; 0xf9
   34274:			; <UNDEFINED> instruction: 0x4603e712
   34278:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   3427c:	ldrbtmi	r4, [ip], #2104	; 0x838
   34280:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   34284:	andgt	pc, r0, sp, asr #17
   34288:	stc2	7, cr15, [r0], {249}	; 0xf9
   3428c:			; <UNDEFINED> instruction: 0xf7d2e76b
   34290:	strmi	lr, [r1], -r0, lsr #25
   34294:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   34298:	blx	1872286 <ftello64@plt+0x186b33a>
   3429c:	blvs	ffa2e060 <ftello64@plt+0xffa27114>
   342a0:	strb	r6, [sp, -r0, ror #21]
   342a4:	mrc	7, 5, APSR_nzcv, cr12, cr1, {6}
   342a8:			; <UNDEFINED> instruction: 0xf8d8e76f
   342ac:	bcs	3c2b4 <ftello64@plt+0x35368>
   342b0:	svcge	0x0008f43f
   342b4:	ldrmi	r6, [r8], -r1, lsr #26
   342b8:	tstls	r3, r2, ror #26
   342bc:			; <UNDEFINED> instruction: 0xf7d29202
   342c0:	ldmib	sp, {r3, r7, sl, fp, sp, lr, pc}^
   342c4:	strmi	r2, [r3], -r2, lsl #2
   342c8:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   342cc:	blx	ff7f22ba <ftello64@plt+0xff7eb36e>
   342d0:	rscscc	pc, pc, pc, asr #32
   342d4:			; <UNDEFINED> instruction: 0xf7d1e70b
   342d8:	blmi	96fed0 <ftello64@plt+0x968f84>
   342dc:	rscsvs	pc, r4, #64, 4
   342e0:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   342e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   342e8:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   342ec:	mrc	7, 0, APSR_nzcv, cr0, cr2, {6}
   342f0:	vqdmulh.s<illegal width 8>	d20, d0, d17
   342f4:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   342f8:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   342fc:	tstcc	ip, #2030043136	; 0x79000000
   34300:			; <UNDEFINED> instruction: 0xf7d24478
   34304:	strmi	lr, [r3], -r6, lsl #28
   34308:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   3430c:	smlsdxls	r1, lr, r4, r4
   34310:			; <UNDEFINED> instruction: 0x96004478
   34314:	blx	feef2302 <ftello64@plt+0xfeeeb3b6>
   34318:	svclt	0x0000e799
   3431c:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   34320:	andeq	r0, r0, r4, ror #12
   34324:	strdeq	sl, [r2], -r4
   34328:	andeq	r0, r0, r4, asr #13
   3432c:	andeq	sl, r2, r6, lsr r8
   34330:	andeq	r7, r1, r0, ror r4
   34334:	andeq	r7, r1, ip, ror r5
   34338:	andeq	r7, r1, r2, asr r4
   3433c:	ldrdeq	r7, [r1], -ip
   34340:	andeq	r7, r1, sl, lsr pc
   34344:	andeq	r7, r1, r4, asr #4
   34348:	andeq	r7, r1, r0, ror #7
   3434c:	andeq	r7, r1, r8, ror r4
   34350:	ldrdeq	r7, [r1], -r2
   34354:	andeq	r7, r1, lr, lsl #9
   34358:	ldrdeq	r7, [r1], -r2
   3435c:	andeq	r7, r1, lr, ror #9
   34360:	andeq	r7, r1, lr, asr #8
   34364:	andeq	r7, r1, lr, ror r4
   34368:	andeq	r7, r1, sl, lsr #7
   3436c:	andeq	r7, r1, ip, ror #28
   34370:	andeq	r7, r1, r6, ror r1
   34374:	andeq	r7, r1, r2, lsl r3
   34378:	andeq	r7, r1, r6, asr lr
   3437c:	andeq	r7, r1, r0, ror #2
   34380:	andeq	r7, r1, r4, ror #5
   34384:	andeq	r7, r1, r4, lsl #8
   34388:	andeq	r7, r1, r0, asr #7
   3438c:	svcmi	0x00f8e92d
   34390:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   34394:	eorsle	r2, r9, r0, lsl #16
   34398:	strmi	r4, [r0], r2, lsr #20
   3439c:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   343a0:	ldrdcc	pc, [r0], -r9
   343a4:	blmi	8630b8 <ftello64@plt+0x85c16c>
   343a8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   343ac:			; <UNDEFINED> instruction: 0xf8dfb354
   343b0:	smlsdxcs	r0, ip, r0, fp
   343b4:	bcc	304f8 <ftello64@plt+0x295ac>
   343b8:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   343bc:	andle	r1, pc, fp, ror #24
   343c0:	streq	pc, [r8], -r4, lsl #2
   343c4:	ldrtmi	r4, [r0], -r1, asr #12
   343c8:	stcl	7, cr15, [r2], #836	; 0x344
   343cc:			; <UNDEFINED> instruction: 0xf8d9b940
   343d0:	ldmdblt	fp, {ip, sp}^
   343d4:			; <UNDEFINED> instruction: 0xf7d24628
   343d8:			; <UNDEFINED> instruction: 0xf8c4ed52
   343dc:	strmi	sl, [r7], -r4
   343e0:	stccs	8, cr6, [r0], {36}	; 0x24
   343e4:	ldrtmi	sp, [r8], -r9, ror #3
   343e8:	svchi	0x00f8e8bd
   343ec:			; <UNDEFINED> instruction: 0x46584631
   343f0:	blx	13723de <ftello64@plt+0x136b492>
   343f4:	strb	r6, [sp, r5, ror #16]!
   343f8:	stmdami	sp, {r0, r9, sl, lr}
   343fc:			; <UNDEFINED> instruction: 0xf7f94478
   34400:	ldrb	pc, [r0, r5, asr #22]	; <UNPREDICTABLE>
   34404:	ldrtmi	r4, [r8], -r7, lsr #12
   34408:	svchi	0x00f8e8bd
   3440c:	sbccs	r4, ip, #9216	; 0x2400
   34410:	stmdami	sl, {r0, r3, r8, fp, lr}
   34414:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   34418:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   3441c:	ldcl	7, cr15, [r8, #-840]!	; 0xfffffcb8
   34420:	muleq	r2, r6, r5
   34424:	andeq	r0, r0, r4, asr #13
   34428:	andeq	fp, r2, ip, lsl #21
   3442c:	ldrdeq	r7, [r1], -ip
   34430:	andeq	r7, r1, ip, ror r3
   34434:	andeq	r7, r1, ip, lsr sp
   34438:	andeq	r7, r1, r6, asr #32
   3443c:	andeq	r7, r1, r6, asr r3
   34440:	bcs	61a08 <ftello64@plt+0x5aabc>
   34444:	strmi	r4, [r4], -sp, lsl #12
   34448:	msreq	CPSR_fxc, pc, asr #32
   3444c:	svclt	0x00144628
   34450:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   34454:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   34458:	ldmdb	ip!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3445c:			; <UNDEFINED> instruction: 0x4620b150
   34460:			; <UNDEFINED> instruction: 0xff94f7ff
   34464:	stmiblt	r8!, {r1, r8, sp}^
   34468:			; <UNDEFINED> instruction: 0x46204632
   3446c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   34470:	svclt	0x00c0f7d1
   34474:	cmncs	r7, r8, lsr #12
   34478:	stmdb	ip!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3447c:			; <UNDEFINED> instruction: 0x4620b158
   34480:			; <UNDEFINED> instruction: 0xff84f7ff
   34484:			; <UNDEFINED> instruction: 0x4632b970
   34488:	vmax.s8	d20, d0, d16
   3448c:	pop	{r0, r6, r8, sp}
   34490:			; <UNDEFINED> instruction: 0xf7d14070
   34494:	strmi	fp, [r1], -pc, lsr #31
   34498:			; <UNDEFINED> instruction: 0x46204632
   3449c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   344a0:	svclt	0x00a8f7d1
   344a4:	rscscc	pc, pc, pc, asr #32
   344a8:	svclt	0x0000bd70
   344ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   344b0:	bmi	1845d10 <ftello64@plt+0x183edc4>
   344b4:	blmi	1845d38 <ftello64@plt+0x183edec>
   344b8:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   344bc:	strmi	r2, [r4], -r2, lsl #18
   344c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   344c4:			; <UNDEFINED> instruction: 0xf04f930d
   344c8:	blmi	17350d0 <ftello64@plt+0x172e184>
   344cc:	rsble	r4, fp, fp, ror r4
   344d0:	suble	r2, r9, r3, lsl #18
   344d4:	cmnle	r4, r4, lsl #18
   344d8:	b	1446e44 <ftello64@plt+0x143fef8>
   344dc:	svclt	0x000c0106
   344e0:	tstcs	r0, r1, lsl #2
   344e4:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   344e8:	svclt	0x00142f00
   344ec:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   344f0:	ldrdcc	pc, [r0], -r9
   344f4:	rsbsle	r2, r8, r0, lsl #22
   344f8:			; <UNDEFINED> instruction: 0xf0002f00
   344fc:	ldmdami	r1, {r2, r3, r7, pc}^
   34500:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   34504:	blx	ff0f24f0 <ftello64@plt+0xff0eb5a4>
   34508:	suble	r2, sl, r0, lsl #24
   3450c:	ldrdcc	pc, [r0], -r9
   34510:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   34514:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   34518:	blx	fee72504 <ftello64@plt+0xfee6b5b8>
   3451c:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   34520:	stccs	8, cr6, [r0], {28}
   34524:			; <UNDEFINED> instruction: 0xf8dfd07e
   34528:	strcs	sl, [r0, #-296]	; 0xfffffed8
   3452c:	strd	r4, [r6], -sl
   34530:			; <UNDEFINED> instruction: 0xf7d14630
   34534:	strmi	lr, [r5], -r4, lsl #24
   34538:	stccs	8, cr6, [r0], {36}	; 0x24
   3453c:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   34540:	rscsle	r1, r9, r3, ror ip
   34544:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   34548:			; <UNDEFINED> instruction: 0x46404639
   3454c:	stc	7, cr15, [r0], #-836	; 0xfffffcbc
   34550:	mvnsle	r2, r0, lsl #16
   34554:	ldrdcc	pc, [r0], -r9
   34558:	rscle	r2, r9, r0, lsl #22
   3455c:	ldrbmi	r4, [r0], -r1, asr #12
   34560:	blx	fe57254c <ftello64@plt+0xfe56b600>
   34564:	strb	r6, [r3, r6, ror #16]!
   34568:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   3456c:	orrlt	r6, r3, fp, lsl r8
   34570:	subsle	r2, r9, r0, lsl #16
   34574:	andspl	lr, r4, #208, 18	; 0x340000
   34578:	strtmi	sl, [r0], -r5, lsl #18
   3457c:			; <UNDEFINED> instruction: 0xf7ff9203
   34580:	bls	133924 <ftello64@plt+0x12c9d8>
   34584:	strls	r4, [r0], -r9, lsr #12
   34588:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   3458c:			; <UNDEFINED> instruction: 0xf7f94478
   34590:	bmi	cb2f8c <ftello64@plt+0xcac040>
   34594:			; <UNDEFINED> instruction: 0xb124447a
   34598:	movtlt	r6, #56549	; 0xdce5
   3459c:	stccs	6, cr4, [r0], {44}	; 0x2c
   345a0:			; <UNDEFINED> instruction: 0xf04fd1fa
   345a4:			; <UNDEFINED> instruction: 0xe01435ff
   345a8:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   345ac:	bllt	110e620 <ftello64@plt+0x11076d4>
   345b0:	movweq	lr, #27220	; 0x6a54
   345b4:	movwcs	fp, #7948	; 0x1f0c
   345b8:	svccs	0x00002300
   345bc:	movwcs	fp, #3848	; 0xf08
   345c0:	rscle	r2, lr, r0, lsl #22
   345c4:			; <UNDEFINED> instruction: 0xf7ff4638
   345c8:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   345cc:	andcs	fp, r1, r8, lsl pc
   345d0:	bmi	8c4eec <ftello64@plt+0x8bdfa0>
   345d4:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   345d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   345dc:	subsmi	r9, sl, sp, lsl #22
   345e0:	strtmi	sp, [r8], -r6, lsr #2
   345e4:	pop	{r1, r2, r3, ip, sp, pc}
   345e8:	stccs	7, cr8, [r0], {240}	; 0xf0
   345ec:	bfi	sp, r6, #3, #22
   345f0:	addsmi	r6, r1, #230400	; 0x38400
   345f4:	stcvs	15, cr11, [r2], #-16
   345f8:	smlalle	r6, sl, r6, r0
   345fc:	ldrbcc	pc, [pc, #79]!	; 34653 <ftello64@plt+0x2d707>	; <UNPREDICTABLE>
   34600:	ldrtmi	lr, [r9], -r7, ror #15
   34604:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   34608:			; <UNDEFINED> instruction: 0xf7f94478
   3460c:			; <UNDEFINED> instruction: 0xe7cffa3f
   34610:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   34614:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   34618:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   3461c:			; <UNDEFINED> instruction: 0xf7f94478
   34620:			; <UNDEFINED> instruction: 0xe7befa35
   34624:	ldrb	r4, [r4, r5, lsr #12]
   34628:	ldrbcc	pc, [pc, #79]!	; 3467f <ftello64@plt+0x2d733>	; <UNPREDICTABLE>
   3462c:	str	r4, [r3, sl, lsr #12]!
   34630:	stcl	7, cr15, [lr, #-836]	; 0xfffffcbc
   34634:	andeq	sl, r2, lr, ror #8
   34638:	andeq	r0, r0, r4, ror #12
   3463c:	andeq	sl, r2, ip, asr r4
   34640:	andeq	r0, r0, r4, asr #13
   34644:	strdeq	r7, [r1], -sl
   34648:	andeq	r7, r1, r6, lsl #6
   3464c:	andeq	fp, r2, r6, lsl r9
   34650:	andeq	r7, r1, ip, lsl #6
   34654:	andeq	r7, r1, r8, asr #4
   34658:			; <UNDEFINED> instruction: 0xfffff5b9
   3465c:	andeq	sl, r2, r2, asr r3
   34660:	andeq	r7, r1, r8, lsr #3
   34664:	strdeq	r4, [r1], -r2
   34668:	andeq	r7, r1, sl, lsr r2
   3466c:	andeq	r7, r1, r0, ror #3
   34670:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   34674:	stfvsp	f3, [r3], {32}
   34678:			; <UNDEFINED> instruction: 0x4618b11b
   3467c:	mvnsle	r2, r0, lsl #16
   34680:	blvs	ff086448 <ftello64@plt+0xff07f4fc>
   34684:	mulle	r1, r1, r2
   34688:			; <UNDEFINED> instruction: 0x47704618
   3468c:	stmdbvs	r2, {sl, fp, sp, lr}
   34690:	mvnsle	r2, r0, lsl #20
   34694:			; <UNDEFINED> instruction: 0x47703014
   34698:			; <UNDEFINED> instruction: 0xfffff4db
   3469c:	blmi	1a1ac4 <ftello64@plt+0x19ab78>
   346a0:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   346a4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   346a8:			; <UNDEFINED> instruction: 0xf7ffb10b
   346ac:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   346b0:	svclt	0x0000bd08
   346b4:	andeq	sl, r2, r6, lsl #5
   346b8:	andeq	r0, r0, r4, asr #13
   346bc:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   346c0:			; <UNDEFINED> instruction: 0x460dd818
   346c4:	strmi	fp, [r6], -r9, lsl #6
   346c8:	andcs	r2, r1, r8, asr r1
   346cc:	bl	cf261c <ftello64@plt+0xceb6d0>
   346d0:	strtmi	r4, [r8], -r4, lsl #12
   346d4:			; <UNDEFINED> instruction: 0xf7d16026
   346d8:	bmi	3ef190 <ftello64@plt+0x3e8244>
   346dc:	rsbvs	r2, r5, #0, 2
   346e0:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   346e4:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   346e8:	subsvs	r3, r3, r1, lsl #6
   346ec:			; <UNDEFINED> instruction: 0x63206523
   346f0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   346f4:	vqdmulh.s<illegal width 8>	d20, d0, d8
   346f8:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   346fc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   34700:	movtcc	r4, #17529	; 0x4479
   34704:			; <UNDEFINED> instruction: 0xf7d24478
   34708:	stmdami	r6, {r2, sl, fp, sp, lr, pc}
   3470c:			; <UNDEFINED> instruction: 0xf7f94478
   34710:	svclt	0x0000f99b
   34714:	andeq	fp, r2, r4, asr r7
   34718:	andeq	r7, r1, r2, asr sl
   3471c:	andeq	r6, r1, ip, asr sp
   34720:	andeq	r7, r1, r8, asr r1
   34724:			; <UNDEFINED> instruction: 0x000171b4
   34728:	mvnsmi	lr, sp, lsr #18
   3472c:	ldrmi	fp, [r7], -r4, lsl #1
   34730:	strmi	r9, [r8], -r3
   34734:	mcrls	1, 0, r2, cr3, cr7, {3}
   34738:	svc	0x00ccf7d1
   3473c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   34740:	svclt	0x00142800
   34744:	andcs	r2, r0, r2
   34748:			; <UNDEFINED> instruction: 0xffb8f7ff
   3474c:	eorcs	r4, ip, r5, lsl #12
   34750:	b	1bf269c <ftello64@plt+0x1beb750>
   34754:	tstcs	r1, sl, lsl fp
   34758:	rscscc	pc, pc, #79	; 0x4f
   3475c:			; <UNDEFINED> instruction: 0x9600447b
   34760:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   34764:			; <UNDEFINED> instruction: 0x61214604
   34768:	stmib	r4, {r6, r9, sl, lr}^
   3476c:			; <UNDEFINED> instruction: 0xf7d26700
   34770:	blmi	56e8b0 <ftello64@plt+0x567964>
   34774:	tstcs	r0, r4, lsl sl
   34778:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   3477c:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   34780:	rscvs	r0, r1, pc, lsl #8
   34784:	smlabtne	r1, r4, r9, lr
   34788:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3478c:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   34790:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   34794:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   34798:			; <UNDEFINED> instruction: 0xf8cd480e
   3479c:	ldrbtmi	r8, [r8], #-0
   347a0:			; <UNDEFINED> instruction: 0xf974f7f9
   347a4:	andcs	r2, r1, #0, 6
   347a8:	strtmi	r2, [r8], -r3, lsl #2
   347ac:	mrc2	7, 3, pc, cr14, cr15, {7}
   347b0:	andlt	r4, r4, r8, lsr #12
   347b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   347b8:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   347bc:	svclt	0x0000e7ec
   347c0:	muleq	r1, r0, r1
   347c4:			; <UNDEFINED> instruction: 0x0002a1b0
   347c8:	andeq	r0, r0, r4, asr #13
   347cc:			; <UNDEFINED> instruction: 0xfffff3d1
   347d0:	andeq	r4, r1, lr, lsl pc
   347d4:	andeq	r7, r1, r6, asr r1
   347d8:	andeq	r7, r1, lr, lsr #2
   347dc:	ldrbmi	lr, [r0, sp, lsr #18]!
   347e0:	bmi	1dc6040 <ftello64@plt+0x1dbf0f4>
   347e4:	blmi	1dc6250 <ftello64@plt+0x1dbf304>
   347e8:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   347ec:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   347f0:	ldmpl	r3, {r2, r9, sl, lr}^
   347f4:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   347f8:			; <UNDEFINED> instruction: 0xf04f930d
   347fc:	stmdbcs	r0, {r8, r9}
   34800:			; <UNDEFINED> instruction: 0x460fd052
   34804:	eorsle	r2, r0, r0, lsl #16
   34808:	blcs	b9281c <ftello64@plt+0xb8b8d0>
   3480c:	tstcs	r0, sl, lsr #32
   34810:	strtmi	r2, [r0], -r1, lsl #4
   34814:	blx	ffb72808 <ftello64@plt+0xffb6b8bc>
   34818:			; <UNDEFINED> instruction: 0xf0401c41
   3481c:	mcrcs	0, 0, r8, cr0, cr9, {4}
   34820:	blmi	1aa8d40 <ftello64@plt+0x1aa1df4>
   34824:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   34828:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   3482c:	andle	r1, r7, sl, ror ip
   34830:	andeq	pc, r8, r5, lsl #2
   34834:			; <UNDEFINED> instruction: 0xf7d14621
   34838:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
   3483c:	addhi	pc, lr, r0
   34840:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   34844:	blmi	18a9010 <ftello64@plt+0x18a20c4>
   34848:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3484c:	ldrdcc	pc, [r0], -sl
   34850:			; <UNDEFINED> instruction: 0xf0402b00
   34854:	strbmi	r8, [r9], -r5, lsr #1
   34858:	strtmi	r2, [r0], -r0, lsl #4
   3485c:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   34860:	eor	r4, fp, r7, lsl #12
   34864:	blcs	52978 <ftello64@plt+0x4ba2c>
   34868:	mcrcs	1, 0, sp, cr0, cr1, {6}
   3486c:	mrrcmi	0, 6, sp, r8, cr12
   34870:	vst3.16	{d20-d22}, [pc :256], ip
   34874:	ldrtmi	r5, [r0], -r0, lsl #2
   34878:			; <UNDEFINED> instruction: 0xff20f7ff
   3487c:	strtmi	r4, [r0], -r6, lsl #12
   34880:	mcr	7, 7, pc, cr12, cr1, {6}	; <UNPREDICTABLE>
   34884:	andscc	r4, r8, r1, lsl #13
   34888:	ldmib	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3488c:			; <UNDEFINED> instruction: 0xf1092301
   34890:	strtmi	r0, [r1], -r1, lsl #4
   34894:	andvs	r4, r7, r5, lsl #12
   34898:	andscc	r6, r4, fp, lsr #2
   3489c:	bl	1df27e8 <ftello64@plt+0x1deb89c>
   348a0:			; <UNDEFINED> instruction: 0xf8584b4a
   348a4:	eor	sl, r6, r3
   348a8:			; <UNDEFINED> instruction: 0xd1b82800
   348ac:	eor	r2, sp, r0, lsl #12
   348b0:			; <UNDEFINED> instruction: 0x46499a16
   348b4:			; <UNDEFINED> instruction: 0xf7ff4620
   348b8:	strmi	pc, [r7], -r3, asr #27
   348bc:	rscsle	r1, r5, fp, ror ip
   348c0:			; <UNDEFINED> instruction: 0xf8584b42
   348c4:	vst4.8	{d26-d29}, [pc], r3
   348c8:	ldrtmi	r5, [r0], -r0, lsl #2
   348cc:	mrc2	7, 7, pc, cr6, cr15, {7}
   348d0:	strtmi	r4, [r0], -r6, lsl #12
   348d4:	mcr	7, 6, pc, cr2, cr1, {6}	; <UNPREDICTABLE>
   348d8:			; <UNDEFINED> instruction: 0xf7d13018
   348dc:	movwcs	lr, #2474	; 0x9aa
   348e0:	strmi	r4, [r5], -r1, lsr #12
   348e4:			; <UNDEFINED> instruction: 0x612b6007
   348e8:			; <UNDEFINED> instruction: 0xf7d13014
   348ec:	strtmi	lr, [r0], -r8, lsl #26
   348f0:	ldmda	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   348f4:			; <UNDEFINED> instruction: 0xf8da64b0
   348f8:	movwcs	r1, #0
   348fc:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   34900:	strcs	lr, [pc, #-2502]	; 33f42 <ftello64@plt+0x2cff6>
   34904:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   34908:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   3490c:	blmi	b471dc <ftello64@plt+0xb40290>
   34910:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34914:	blls	38e984 <ftello64@plt+0x387a38>
   34918:	qdaddle	r4, sl, sp
   3491c:	andlt	r4, lr, r0, lsr r6
   34920:			; <UNDEFINED> instruction: 0x87f0e8bd
   34924:	andsvc	lr, r4, #3506176	; 0x358000
   34928:	ldrtmi	sl, [r0], -r5, lsl #18
   3492c:			; <UNDEFINED> instruction: 0xf7ff9203
   34930:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   34934:	bls	106220 <ftello64@plt+0xff2d4>
   34938:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   3493c:	stmdami	r7!, {ip, pc}
   34940:			; <UNDEFINED> instruction: 0xf7f94478
   34944:	strb	pc, [r1, r3, lsr #17]!	; <UNPREDICTABLE>
   34948:	ldrtmi	r4, [r7], -r5, lsr #24
   3494c:			; <UNDEFINED> instruction: 0xe790447c
   34950:	andcs	r4, r0, #76546048	; 0x4900000
   34954:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   34958:	ldrb	r4, [r7, r6, lsl #12]
   3495c:			; <UNDEFINED> instruction: 0xf04f4b1b
   34960:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   34964:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   34968:	ldrdcc	pc, [r0], -sl
   3496c:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   34970:	movwcs	r2, #512	; 0x200
   34974:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   34978:	stc	7, cr15, [sl], {209}	; 0xd1
   3497c:	svclt	0x00083101
   34980:	svccc	0x00fff1b0
   34984:			; <UNDEFINED> instruction: 0xf7d1d19f
   34988:	strtmi	lr, [lr], -sl, lsr #30
   3498c:			; <UNDEFINED> instruction: 0xf7d16800
   34990:			; <UNDEFINED> instruction: 0x4639ed78
   34994:	ldmdami	r3, {r1, r9, sl, lr}
   34998:			; <UNDEFINED> instruction: 0xf7f84478
   3499c:	sbfx	pc, pc, #31, #22
   349a0:			; <UNDEFINED> instruction: 0x46214811
   349a4:			; <UNDEFINED> instruction: 0xf7f94478
   349a8:			; <UNDEFINED> instruction: 0xe754f871
   349ac:	strtmi	r4, [r1], -pc, lsl #16
   349b0:			; <UNDEFINED> instruction: 0xf7f94478
   349b4:	ldrb	pc, [sl, fp, ror #16]	; <UNPREDICTABLE>
   349b8:	bl	fe2f2904 <ftello64@plt+0xfe2eb9b8>
   349bc:	andeq	sl, r2, lr, lsr r1
   349c0:	andeq	r0, r0, r4, ror #12
   349c4:	andeq	sl, r2, r4, lsr r1
   349c8:	andeq	fp, r2, r0, lsl r6
   349cc:	andeq	r0, r0, r4, asr #13
   349d0:			; <UNDEFINED> instruction: 0x00016ab4
   349d4:			; <UNDEFINED> instruction: 0xfffff24f
   349d8:	andeq	sl, r2, r8, lsl r0
   349dc:	andeq	r7, r1, ip, lsr #32
   349e0:	andeq	r6, r1, r4, ror #19
   349e4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   349e8:	andeq	r6, r1, r8, lsr #31
   349ec:	andeq	r6, r1, r0, ror #30
   349f0:	blmi	f872e8 <ftello64@plt+0xf8039c>
   349f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   349f8:	strdlt	r4, [pc], r0
   349fc:			; <UNDEFINED> instruction: 0x260058d3
   34a00:			; <UNDEFINED> instruction: 0x46054a3a
   34a04:	movwls	r6, #55323	; 0xd81b
   34a08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34a0c:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   34a10:	subsle	r2, r7, r0, lsl #16
   34a14:			; <UNDEFINED> instruction: 0xf8df4b36
   34a18:			; <UNDEFINED> instruction: 0xf8dfa0dc
   34a1c:			; <UNDEFINED> instruction: 0xf8df90dc
   34a20:	ldrbtmi	r8, [sl], #220	; 0xdc
   34a24:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   34a28:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   34a2c:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   34a30:	svceq	0x0000f1bb
   34a34:	stclvs	0, cr13, [r2], #72	; 0x48
   34a38:			; <UNDEFINED> instruction: 0x6c20a904
   34a3c:	mrsls	r2, LR_irq
   34a40:	ldrbmi	r2, [r8, r2, lsl #2]
   34a44:	cmplt	r8, r3, lsl #12
   34a48:	mcrcs	6, 0, r4, cr0, cr0, {1}
   34a4c:	ldrmi	fp, [lr], -r8, lsl #30
   34a50:	ldm	lr!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34a54:	strbmi	r4, [r0], -r1, lsl #12
   34a58:			; <UNDEFINED> instruction: 0xff80f7f8
   34a5c:			; <UNDEFINED> instruction: 0xf7d16ca0
   34a60:	blvs	86f5e8 <ftello64@plt+0x86869c>
   34a64:	bvs	18e0f2c <ftello64@plt+0x18d9fe0>
   34a68:			; <UNDEFINED> instruction: 0xf7d12100
   34a6c:	blvs	87069c <ftello64@plt+0x869750>
   34a70:	b	ff5f29bc <ftello64@plt+0xff5eba70>
   34a74:			; <UNDEFINED> instruction: 0xf7d14620
   34a78:			; <UNDEFINED> instruction: 0xb325ead4
   34a7c:	stclvs	6, cr4, [sp], #176	; 0xb0
   34a80:	blcs	ceb14 <ftello64@plt+0xc7bc8>
   34a84:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   34a88:	sbcle	r2, pc, r0, lsl #22
   34a8c:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   34a90:			; <UNDEFINED> instruction: 0xf8d44620
   34a94:	andls	fp, r3, #80	; 0x50
   34a98:	blx	16f2a9c <ftello64@plt+0x16ebb50>
   34a9c:	ldrbmi	r9, [r9], -r3, lsl #20
   34aa0:	strbmi	r4, [r8], -r3, lsl #12
   34aa4:			; <UNDEFINED> instruction: 0xfff2f7f8
   34aa8:	strtmi	lr, [r0], -r0, asr #15
   34aac:			; <UNDEFINED> instruction: 0xffe8f7fe
   34ab0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   34ab4:			; <UNDEFINED> instruction: 0xf7d2d0e7
   34ab8:	strmi	lr, [r1], -ip, lsl #17
   34abc:			; <UNDEFINED> instruction: 0xf7f84650
   34ac0:	strb	pc, [r0, sp, asr #30]!	; <UNPREDICTABLE>
   34ac4:	bmi	3c62e4 <ftello64@plt+0x3bf398>
   34ac8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   34acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34ad0:	subsmi	r9, sl, sp, lsl #22
   34ad4:	ldrtmi	sp, [r0], -r3, lsl #2
   34ad8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   34adc:			; <UNDEFINED> instruction: 0xf7d18ff0
   34ae0:	svclt	0x0000eaf8
   34ae4:	andeq	r9, r2, r4, lsr pc
   34ae8:	andeq	r0, r0, r4, ror #12
   34aec:	andeq	r9, r2, sl, lsl pc
   34af0:	andeq	r0, r0, r4, asr #13
   34af4:	andeq	r6, r1, r2, ror pc
   34af8:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   34afc:	andeq	r6, r1, ip, lsr #31
   34b00:	andeq	r9, r2, lr, asr lr
   34b04:	blmi	807384 <ftello64@plt+0x800438>
   34b08:	ldrblt	r4, [r0, #1146]!	; 0x47a
   34b0c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   34b10:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   34b14:			; <UNDEFINED> instruction: 0xf04f9303
   34b18:	cmnlt	r8, r0, lsl #6
   34b1c:	blcs	ceb30 <ftello64@plt+0xc7be4>
   34b20:	svcge	0x0002d01d
   34b24:	blvs	ff9863fc <ftello64@plt+0xff97f4b0>
   34b28:			; <UNDEFINED> instruction: 0xb1a56ce2
   34b2c:	movwcs	r6, #3104	; 0xc20
   34b30:	strls	r2, [r0, -r6, lsl #2]
   34b34:	stclvs	7, cr4, [r4], #672	; 0x2a0
   34b38:	mvnsle	r2, r0, lsl #24
   34b3c:			; <UNDEFINED> instruction: 0xf7ff4630
   34b40:	bmi	4b48a4 <ftello64@plt+0x4ad958>
   34b44:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   34b48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34b4c:	subsmi	r9, sl, r3, lsl #22
   34b50:	andlt	sp, r5, r4, lsl r1
   34b54:			; <UNDEFINED> instruction: 0x4614bdf0
   34b58:	mvnle	r2, r0, lsl #24
   34b5c:	stcvs	7, cr14, [r3], {238}	; 0xee
   34b60:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   34b64:	sbcsle	r2, ip, r0, lsl #20
   34b68:			; <UNDEFINED> instruction: 0xf7d24618
   34b6c:			; <UNDEFINED> instruction: 0xe7d8e870
   34b70:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   34b74:	stmdacs	r0, {r0, r1, r9, sl, lr}
   34b78:	ubfx	sp, r3, #1, #19
   34b7c:	b	fea72ac8 <ftello64@plt+0xfea6bb7c>
   34b80:	andeq	r9, r2, r0, lsr #28
   34b84:	andeq	r0, r0, r4, ror #12
   34b88:	andeq	r9, r2, r2, ror #27
   34b8c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   34b90:			; <UNDEFINED> instruction: 0xf7ff2003
   34b94:	svclt	0x0000bd93
   34b98:			; <UNDEFINED> instruction: 0x4606b5f8
   34b9c:	strmi	r2, [ip], -r1
   34ba0:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   34ba4:	adcmi	r6, r3, #274432	; 0x43000
   34ba8:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   34bac:	svccc	0x00011e73
   34bb0:	streq	pc, [r1], -r6, asr #3
   34bb4:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   34bb8:	svcpl	0x0001f813
   34bbc:	adcsmi	r6, fp, #1024	; 0x400
   34bc0:	mvnsle	r5, sp, lsl #9
   34bc4:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   34bc8:	vqdmulh.s<illegal width 8>	d20, d0, d5
   34bcc:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   34bd0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   34bd4:	cmpcc	r0, #2030043136	; 0x79000000
   34bd8:			; <UNDEFINED> instruction: 0xf7d24478
   34bdc:	svclt	0x0000e99a
   34be0:	andeq	r7, r1, lr, ror r5
   34be4:	andeq	r6, r1, r8, lsl #17
   34be8:	andeq	r6, r1, r0, lsr #28
   34bec:	strlt	fp, [r8, #-376]	; 0xfffffe88
   34bf0:	blcs	b92c04 <ftello64@plt+0xb8bcb8>
   34bf4:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   34bf8:	andcs	fp, r1, #-1073741810	; 0xc000000e
   34bfc:			; <UNDEFINED> instruction: 0xf7fb2100
   34c00:	strdcc	pc, [r1], -r7
   34c04:	andcs	fp, r1, r8, lsl pc
   34c08:	andcs	fp, r1, r8, lsl #26
   34c0c:	andcs	fp, r1, r8, lsl #26
   34c10:	svclt	0x00004770
   34c14:	addlt	fp, r3, r0, lsl #10
   34c18:	andcs	r4, r0, #4, 22	; 0x1000
   34c1c:	andls	r2, r0, #1073741824	; 0x40000000
   34c20:			; <UNDEFINED> instruction: 0xf7ff447b
   34c24:	ldrdlt	pc, [r3], -fp
   34c28:	blx	172da6 <ftello64@plt+0x16be5a>
   34c2c:			; <UNDEFINED> instruction: 0x0000b8b0
   34c30:	addlt	fp, r3, r0, lsl #10
   34c34:	andcs	r4, r2, #4, 22	; 0x1000
   34c38:	mrscs	r9, (UNDEF: 17)
   34c3c:			; <UNDEFINED> instruction: 0xf7ff447b
   34c40:	andlt	pc, r3, sp, asr #27
   34c44:	blx	172dc2 <ftello64@plt+0x16be76>
   34c48:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   34c4c:	addlt	fp, r3, r0, lsl #10
   34c50:	tstcs	r0, r4, lsl #22
   34c54:	tstls	r0, r2, lsl #4
   34c58:			; <UNDEFINED> instruction: 0xf7ff447b
   34c5c:			; <UNDEFINED> instruction: 0xb003fdbf
   34c60:	blx	172dde <ftello64@plt+0x16be92>
   34c64:	andeq	r4, r1, r4, ror #16
   34c68:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   34c6c:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   34c70:	mvnsmi	lr, sp, lsr #18
   34c74:	addlt	r4, r2, r6, lsl #12
   34c78:	cmncs	r7, r8, lsl #12
   34c7c:			; <UNDEFINED> instruction: 0xf7d14617
   34c80:			; <UNDEFINED> instruction: 0xf44fed2a
   34c84:	stmdacs	r0, {r8, ip, lr}
   34c88:	andcs	fp, r2, r4, lsl pc
   34c8c:			; <UNDEFINED> instruction: 0xf7ff2000
   34c90:			; <UNDEFINED> instruction: 0x4605fd15
   34c94:			; <UNDEFINED> instruction: 0xf7d12036
   34c98:	blmi	62ece8 <ftello64@plt+0x627d9c>
   34c9c:			; <UNDEFINED> instruction: 0xf04f2101
   34ca0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   34ca4:			; <UNDEFINED> instruction: 0xf1009600
   34ca8:			; <UNDEFINED> instruction: 0x46040814
   34cac:	strbmi	r6, [r0], -r1, lsr #2
   34cb0:	strvs	lr, [r0, -r4, asr #19]
   34cb4:	stc	7, cr15, [sl, #836]!	; 0x344
   34cb8:	bmi	487900 <ftello64@plt+0x4809b4>
   34cbc:	ldrbtmi	r2, [fp], #-0
   34cc0:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   34cc4:	strne	lr, [pc], #-2501	; 34ccc <ftello64@plt+0x2dd80>
   34cc8:	andeq	lr, r2, r4, asr #19
   34ccc:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   34cd0:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   34cd4:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   34cd8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   34cdc:			; <UNDEFINED> instruction: 0xf8cd480b
   34ce0:	ldrbtmi	r8, [r8], #-0
   34ce4:	mrc2	7, 6, pc, cr2, cr8, {7}
   34ce8:	andlt	r4, r2, r8, lsr #12
   34cec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34cf0:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   34cf4:	svclt	0x0000e7f2
   34cf8:	andeq	r6, r1, sl, ror #26
   34cfc:	andeq	r9, r2, sl, ror #24
   34d00:	andeq	r0, r0, r4, asr #13
   34d04:			; <UNDEFINED> instruction: 0xfffff0db
   34d08:	ldrdeq	r4, [r1], -sl
   34d0c:	andeq	r6, r1, r2, lsr sp
   34d10:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   34d14:	svclt	0x00a8f7ff
   34d18:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   34d1c:	addlt	r4, lr, r3, lsr #26
   34d20:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   34d24:			; <UNDEFINED> instruction: 0x4d23592c
   34d28:	strls	r6, [sp], #-2084	; 0xfffff7dc
   34d2c:	streq	pc, [r0], #-79	; 0xffffffb1
   34d30:	andle	r4, fp, sp, ror r4
   34d34:	blx	feef2d3a <ftello64@plt+0xfeeebdee>
   34d38:	blmi	7875bc <ftello64@plt+0x780670>
   34d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34d40:	blls	38edb0 <ftello64@plt+0x387e64>
   34d44:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   34d48:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   34d4c:			; <UNDEFINED> instruction: 0x46044b1b
   34d50:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   34d54:	cmnlt	fp, fp, lsl r8
   34d58:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   34d5c:	stmdbge	r5, {r2, r4, r9, ip, lr}
   34d60:	andls	r4, r3, #32, 12	; 0x2000000
   34d64:			; <UNDEFINED> instruction: 0xf8f4f7ff
   34d68:	strtmi	r9, [r9], -r3, lsl #20
   34d6c:	strmi	r9, [r3], -r0, lsl #12
   34d70:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   34d74:	mcr2	7, 4, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   34d78:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   34d7c:	stfvsp	f3, [r0], #144	; 0x90
   34d80:	strmi	fp, [r4], -r8, lsr #2
   34d84:	mvnsle	r2, r0, lsl #24
   34d88:	rscscc	pc, pc, pc, asr #32
   34d8c:	blvs	ff8eece4 <ftello64@plt+0xff8e7d98>
   34d90:	svclt	0x0004429a
   34d94:	subsvs	r6, lr, r3, lsr #24
   34d98:			; <UNDEFINED> instruction: 0xf04fd0ce
   34d9c:			; <UNDEFINED> instruction: 0xe7cb30ff
   34da0:	ldrbcc	pc, [pc, #79]!	; 34df7 <ftello64@plt+0x2deab>	; <UNPREDICTABLE>
   34da4:	ldrb	r4, [sl, sl, lsr #12]
   34da8:	ldmib	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34dac:	andeq	r9, r2, r6, lsl #24
   34db0:	andeq	r0, r0, r4, ror #12
   34db4:	strdeq	r9, [r2], -r8
   34db8:	andeq	r9, r2, ip, ror #23
   34dbc:	andeq	r0, r0, r4, asr #13
   34dc0:			; <UNDEFINED> instruction: 0x00016cbe
   34dc4:			; <UNDEFINED> instruction: 0xffffedd3
   34dc8:	mvnsmi	lr, #737280	; 0xb4000
   34dcc:	bmi	1446814 <ftello64@plt+0x143f8c8>
   34dd0:	blmi	1446654 <ftello64@plt+0x143f708>
   34dd4:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   34dd8:			; <UNDEFINED> instruction: 0xf8df6805
   34ddc:			; <UNDEFINED> instruction: 0x4604913c
   34de0:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   34de4:			; <UNDEFINED> instruction: 0x460e44f9
   34de8:	movwls	r6, #47131	; 0xb81b
   34dec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34df0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34df4:	rsbsle	r9, r3, r2, lsl #6
   34df8:	blcs	101038c <ftello64@plt+0x1009440>
   34dfc:	subscs	sp, r8, r8, ror ip
   34e00:	svc	0x0016f7d0
   34e04:			; <UNDEFINED> instruction: 0x46212258
   34e08:			; <UNDEFINED> instruction: 0xf7d14605
   34e0c:	stcvs	8, cr14, [r0], #768	; 0x300
   34e10:			; <UNDEFINED> instruction: 0xf7d1b108
   34e14:	stmdavs	r2!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   34e18:	strtvs	r2, [r8], #768	; 0x300
   34e1c:	stmib	r4, {r0, r1, r9, fp, sp}^
   34e20:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   34e24:	suble	r6, r2, r3, ror #6
   34e28:	svclt	0x00092a01
   34e2c:	bvs	184cec0 <ftello64@plt+0x1845f74>
   34e30:	andpl	pc, r0, #1325400064	; 0x4f000000
   34e34:	svclt	0x00084610
   34e38:			; <UNDEFINED> instruction: 0xf7d06262
   34e3c:	stmdbvs	fp!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   34e40:	andcs	r6, r0, #2768896	; 0x2a4000
   34e44:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   34e48:			; <UNDEFINED> instruction: 0x61a14b34
   34e4c:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   34e50:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   34e54:	adcvs	r6, r2, #536870926	; 0x2000000e
   34e58:			; <UNDEFINED> instruction: 0x63206222
   34e5c:			; <UNDEFINED> instruction: 0x6d6d69e8
   34e60:	tsteq	r1, r0, asr #22
   34e64:	mvnvs	r2, r0
   34e68:	tstcs	r0, r1, lsl #10
   34e6c:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   34e70:	stmib	r4, {r2, r8}^
   34e74:			; <UNDEFINED> instruction: 0xf8590102
   34e78:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   34e7c:	ldrtmi	fp, [r5], -fp, ror #19
   34e80:	bge	e13c0 <ftello64@plt+0xda474>
   34e84:	andls	r2, r0, #0, 6
   34e88:	stfvse	f2, [r2], #4
   34e8c:	ldrmi	r6, [r0, r0, lsr #24]!
   34e90:	stmdacs	r0, {r0, r2, r9, sl, lr}
   34e94:	bmi	8e9364 <ftello64@plt+0x8e2418>
   34e98:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   34e9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34ea0:	subsmi	r9, sl, fp, lsl #22
   34ea4:			; <UNDEFINED> instruction: 0x4628d132
   34ea8:	pop	{r0, r2, r3, ip, sp, pc}
   34eac:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   34eb0:	movwcs	r5, #8192	; 0x2000
   34eb4:	eorvs	r6, r3, r0, ror #4
   34eb8:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   34ebc:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   34ec0:			; <UNDEFINED> instruction: 0xf846f7ff
   34ec4:	ldrtmi	r4, [r1], -sl, lsr #12
   34ec8:	ldmdami	r6, {r0, r1, r9, sl, lr}
   34ecc:			; <UNDEFINED> instruction: 0xf7f84478
   34ed0:	ldmdavs	fp!, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   34ed4:			; <UNDEFINED> instruction: 0x4620b113
   34ed8:			; <UNDEFINED> instruction: 0xf868f7ff
   34edc:	strb	r6, [lr, r6, ror #23]
   34ee0:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   34ee4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   34ee8:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   34eec:	vstrle	d2, [r6, #252]	; 0xfc
   34ef0:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   34ef4:			; <UNDEFINED> instruction: 0xf7f84478
   34ef8:			; <UNDEFINED> instruction: 0xe7ccfd31
   34efc:	mcr	7, 3, pc, cr8, cr1, {6}	; <UNPREDICTABLE>
   34f00:	stmdami	sl, {r0, r9, sl, lr}
   34f04:			; <UNDEFINED> instruction: 0xf7f84478
   34f08:	strb	pc, [r4, r9, lsr #26]	; <UNPREDICTABLE>
   34f0c:	stmia	r0!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34f10:	andeq	r9, r2, r2, asr fp
   34f14:	andeq	r0, r0, r4, ror #12
   34f18:	andeq	r9, r2, r4, asr #22
   34f1c:	andeq	r0, r0, r4, asr #13
   34f20:	andeq	r9, r2, lr, lsl #21
   34f24:			; <UNDEFINED> instruction: 0x00016bbc
   34f28:	andeq	r6, r1, r4, ror #22
   34f2c:	muleq	r1, ip, fp
   34f30:			; <UNDEFINED> instruction: 0xf7ff2300
   34f34:	svclt	0x0000bf49
   34f38:	mvnsmi	lr, #737280	; 0xb4000
   34f3c:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   34f40:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   34f44:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   34f48:	strmi	r4, [r7], -r9, ror #22
   34f4c:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   34f50:	stmdavs	r4!, {r8, sl, sp}
   34f54:			; <UNDEFINED> instruction: 0xf04f940d
   34f58:	cfstrdmi	mvd0, [r6], #-0
   34f5c:			; <UNDEFINED> instruction: 0xf8539504
   34f60:			; <UNDEFINED> instruction: 0xf8d88004
   34f64:	blcs	40f6c <ftello64@plt+0x3a020>
   34f68:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   34f6c:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   34f70:	tstle	r1, r1, lsl #22
   34f74:	blcs	50368 <ftello64@plt+0x4941c>
   34f78:	addshi	pc, r9, r0, asr #32
   34f7c:	bmi	17be384 <ftello64@plt+0x17b7438>
   34f80:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   34f84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34f88:	subsmi	r9, sl, sp, lsl #22
   34f8c:	addshi	pc, sl, r0, asr #32
   34f90:	andlt	r4, pc, r8, lsr #12
   34f94:	mvnshi	lr, #12386304	; 0xbd0000
   34f98:			; <UNDEFINED> instruction: 0x463c6bfd
   34f9c:			; <UNDEFINED> instruction: 0x6cfcb9dd
   34fa0:			; <UNDEFINED> instruction: 0xf0002c00
   34fa4:	blvs	e551f0 <ftello64@plt+0xe4e2a4>
   34fa8:	ldmda	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34fac:			; <UNDEFINED> instruction: 0xf7d16cb8
   34fb0:			; <UNDEFINED> instruction: 0x4638e838
   34fb4:			; <UNDEFINED> instruction: 0x46212258
   34fb8:	svc	0x00e8f7d0
   34fbc:			; <UNDEFINED> instruction: 0xf7d14620
   34fc0:			; <UNDEFINED> instruction: 0xe7dce830
   34fc4:	svceq	0x0000f1b9
   34fc8:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   34fcc:	andle	r4, fp, fp, asr #10
   34fd0:			; <UNDEFINED> instruction: 0xb12c6ce4
   34fd4:	adcmi	r6, lr, #234496	; 0x39400
   34fd8:	stclvs	0, cr13, [r4], #976	; 0x3d0
   34fdc:	mvnsle	r2, r0, lsl #24
   34fe0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   34fe4:	ldc2	7, cr15, [r0, #-992]!	; 0xfffffc20
   34fe8:	suble	r2, r9, r2, lsl #20
   34fec:	cmplt	sp, r0, lsr #24
   34ff0:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   34ff4:	mrsls	r2, LR_irq
   34ff8:	strmi	r2, [r8, r2, lsl #2]!
   34ffc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   35000:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   35004:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   35008:	adcmi	fp, r7, #3325952	; 0x32c000
   3500c:	andsle	r6, fp, r5, ror #25
   35010:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   35014:			; <UNDEFINED> instruction: 0xf7f84478
   35018:	stclvs	13, cr15, [r2, #-92]	; 0xffffffa4
   3501c:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   35020:			; <UNDEFINED> instruction: 0xf7fe9203
   35024:	bls	134e80 <ftello64@plt+0x12df34>
   35028:	strmi	r4, [r3], -r1, lsr #12
   3502c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   35030:	stc2	7, cr15, [ip, #-992]!	; 0xfffffc20
   35034:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   35038:			; <UNDEFINED> instruction: 0xf7f84478
   3503c:	pld	[r0, r5, lsl #26]
   35040:	movwcs	lr, #4080	; 0xff0
   35044:	strb	r6, [r0, r3, lsr #8]!
   35048:	suble	r2, r8, r0, lsl #26
   3504c:			; <UNDEFINED> instruction: 0xf7d06b38
   35050:	ldcvs	15, cr14, [r8], #928	; 0x3a0
   35054:	svc	0x00e4f7d0
   35058:			; <UNDEFINED> instruction: 0x46292258
   3505c:			; <UNDEFINED> instruction: 0xf7d04638
   35060:	qadd8mi	lr, r8, r6
   35064:	svc	0x00dcf7d0
   35068:	ldrdcc	pc, [r0], -r8
   3506c:	addle	r2, r5, r0, lsl #22
   35070:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   35074:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   35078:			; <UNDEFINED> instruction: 0xf7f84478
   3507c:	ldrb	pc, [lr, -r7, lsl #26]!	; <UNPREDICTABLE>
   35080:			; <UNDEFINED> instruction: 0xf7fe4620
   35084:			; <UNDEFINED> instruction: 0x4605fcfd
   35088:	blvs	ff9a35b0 <ftello64@plt+0xff99c664>
   3508c:			; <UNDEFINED> instruction: 0xf7d1e7ae
   35090:	strmi	lr, [r1], -r0, lsr #27
   35094:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   35098:	stc2l	7, cr15, [r0], #-992	; 0xfffffc20
   3509c:			; <UNDEFINED> instruction: 0xf7d1e76f
   350a0:			; <UNDEFINED> instruction: 0x4601ed98
   350a4:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   350a8:	mrrc2	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
   350ac:	blmi	6eee50 <ftello64@plt+0x6e7f04>
   350b0:	addvs	pc, sl, #64, 4
   350b4:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   350b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   350bc:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   350c0:	svc	0x0026f7d1
   350c4:	stmda	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   350c8:			; <UNDEFINED> instruction: 0xf44f4b16
   350cc:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   350d0:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   350d4:	cmncc	r8, #2030043136	; 0x79000000
   350d8:			; <UNDEFINED> instruction: 0xf7d14478
   350dc:	ldmdami	r4, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   350e0:			; <UNDEFINED> instruction: 0xf7f84478
   350e4:	svclt	0x0000fcb1
   350e8:	andeq	r9, r2, r2, ror #19
   350ec:	andeq	r0, r0, r4, ror #12
   350f0:	ldrdeq	r9, [r2], -sl
   350f4:	andeq	r0, r0, r4, asr #13
   350f8:	andeq	r9, r2, r6, lsr #19
   350fc:	ldrdeq	r6, [r1], -lr
   35100:	andeq	r6, r1, r8, ror fp
   35104:	andeq	r6, r1, lr, lsl #21
   35108:	andeq	r6, r1, r8, lsr #22
   3510c:	andeq	r6, r1, ip, asr #21
   35110:	andeq	r6, r1, lr, ror r6
   35114:	andeq	r6, r1, lr, lsr sl
   35118:	muleq	r1, r8, r0
   3511c:	andeq	r6, r1, r2, lsr #7
   35120:	andeq	r6, r1, r6, lsl sl
   35124:	andeq	r7, r1, lr, ror r0
   35128:	andeq	r6, r1, r8, lsl #7
   3512c:	andeq	r6, r1, r8, lsl #20
   35130:	andeq	r6, r1, r4, lsr sl
   35134:	ldrblt	r6, [r0, #2051]	; 0x803
   35138:	blcs	83d48 <ftello64@plt+0x7cdfc>
   3513c:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   35140:	strmi	r3, [r4], -sl, lsl #4
   35144:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   35148:			; <UNDEFINED> instruction: 0x6702e9d0
   3514c:	tsteq	r7, r6, asr sl
   35150:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   35154:	blvs	8699b0 <ftello64@plt+0x862a64>
   35158:	adcvs	r1, r1, #22784	; 0x5900
   3515c:	addmi	r5, sl, #192, 24	; 0xc000
   35160:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   35164:	movwcc	r3, #4612	; 0x1204
   35168:			; <UNDEFINED> instruction: 0xf1426123
   3516c:	cmnvs	r2, r0, lsl #4
   35170:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   35174:	adcsmi	r0, r0, #4, 2
   35178:	blle	ffac5864 <ftello64@plt+0xffabe918>
   3517c:	rscscc	pc, pc, pc, asr #32
   35180:	andcs	fp, r1, #208, 26	; 0x3400
   35184:	ldrmi	r4, [r1], -r0, lsr #12
   35188:			; <UNDEFINED> instruction: 0xff4af7fe
   3518c:	rscsle	r1, r5, r3, asr #24
   35190:	andne	lr, sl, #212, 18	; 0x350000
   35194:	blmi	3af128 <ftello64@plt+0x3a81dc>
   35198:	adcsvc	pc, r9, #64, 4
   3519c:	stmdami	sp, {r2, r3, r8, fp, lr}
   351a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   351a4:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   351a8:	mrc	7, 5, APSR_nzcv, cr2, cr1, {6}
   351ac:	vqdmulh.s<illegal width 8>	d20, d0, d10
   351b0:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   351b4:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   351b8:	cmncc	ip, #2030043136	; 0x79000000
   351bc:			; <UNDEFINED> instruction: 0xf7d14478
   351c0:	stmdami	r8, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   351c4:			; <UNDEFINED> instruction: 0xf7f84478
   351c8:	svclt	0x0000fc3f
   351cc:			; <UNDEFINED> instruction: 0x00016fb0
   351d0:			; <UNDEFINED> instruction: 0x000162ba
   351d4:	andeq	r6, r1, r6, asr r4
   351d8:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   351dc:	andeq	r6, r1, r4, lsr #5
   351e0:	andeq	r6, r1, r0, asr #8
   351e4:	andeq	r6, r1, ip, lsr #20
   351e8:	push	{r0, r1, fp, sp, lr}
   351ec:	blcc	c59b4 <ftello64@plt+0xbea68>
   351f0:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   351f4:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   351f8:	strmi	r2, [r6], -r2, lsl #6
   351fc:	tstmi	r3, #13631488	; 0xd00000
   35200:	svccs	0x0000d012
   35204:	strcs	sp, [r0], #-80	; 0xffffffb0
   35208:	tstlt	sp, r5
   3520c:	bleq	b3228 <ftello64@plt+0xac2dc>
   35210:	adcsmi	r3, ip, #16777216	; 0x1000000
   35214:			; <UNDEFINED> instruction: 0x4630d012
   35218:			; <UNDEFINED> instruction: 0xff8cf7ff
   3521c:	mvnsle	r1, r2, asr #24
   35220:			; <UNDEFINED> instruction: 0xf04fb964
   35224:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   35228:	adcmi	r2, r7, #0, 8
   3522c:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   35230:	ldmdbne	r2, {r2, r8, r9, sp}
   35234:	mvnvc	lr, #68608	; 0x10c00
   35238:	movwcs	lr, #18886	; 0x49c6
   3523c:	pop	{r5, r9, sl, lr}
   35240:	blvs	c95a08 <ftello64@plt+0xc8eabc>
   35244:	strtmi	r4, [r8], -r2, asr #12
   35248:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   3524c:	mrc	7, 4, APSR_nzcv, cr14, cr0, {6}
   35250:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   35254:	adcmi	r6, r7, #536870923	; 0x2000000b
   35258:	andcs	sp, r1, #3817472	; 0x3a4000
   3525c:			; <UNDEFINED> instruction: 0x46114630
   35260:	mrc2	7, 6, pc, cr14, cr14, {7}
   35264:	andsle	r1, r5, r3, asr #24
   35268:			; <UNDEFINED> instruction: 0xf805b10d
   3526c:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   35270:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   35274:	andcc	lr, sl, #3506176	; 0x358000
   35278:	rscle	r4, lr, #805306377	; 0x30000009
   3527c:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   35280:	ldrmi	r1, [r0, #2770]	; 0xad2
   35284:	ldrmi	fp, [r0], r8, lsr #30
   35288:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   3528c:	strbmi	sp, [r3], #-473	; 0xfffffe27
   35290:			; <UNDEFINED> instruction: 0xe7e062b3
   35294:	movwcs	lr, #18902	; 0x49d6
   35298:	bl	10fb6e8 <ftello64@plt+0x10f479c>
   3529c:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   352a0:	stccs	3, cr2, [r0], {4}
   352a4:	ldr	sp, [ip, sl, asr #3]!
   352a8:			; <UNDEFINED> instruction: 0xe7c7463c
   352ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   352b0:	blx	ff2f329a <ftello64@plt+0xff2ec34e>
   352b4:	andeq	r6, r1, r2, ror r9
   352b8:	bcs	62aa0 <ftello64@plt+0x5bb54>
   352bc:	stmdavs	r3, {r0, r6, ip, lr, pc}
   352c0:	blcs	86ad8 <ftello64@plt+0x7fb8c>
   352c4:	strmi	sp, [pc], -r8, asr #16
   352c8:	ldrdpl	lr, [r9, -r0]
   352cc:	addsmi	r6, r5, #798720	; 0xc3000
   352d0:	ldrmi	fp, [r5], -r8, lsr #30
   352d4:	addsmi	r1, r5, #368640	; 0x5a000
   352d8:			; <UNDEFINED> instruction: 0x2600d912
   352dc:	bvs	fe92d2fc <ftello64@plt+0xfe9263b0>
   352e0:			; <UNDEFINED> instruction: 0xd1232b01
   352e4:	adcvs	r6, r6, #925696	; 0xe2000
   352e8:	andsle	r4, r5, #-1610612726	; 0xa000000a
   352ec:	tstcs	r0, sl, lsr #12
   352f0:			; <UNDEFINED> instruction: 0xf7fe4620
   352f4:	mulcc	r1, r5, lr
   352f8:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   352fc:	bne	14b9b2c <ftello64@plt+0x14b2be0>
   35300:	svclt	0x002842aa
   35304:	ldrmi	r4, [r5], -sl, lsr #12
   35308:	blvs	9218b8 <ftello64@plt+0x91a96c>
   3530c:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   35310:	mrc	7, 1, APSR_nzcv, cr12, cr0, {6}
   35314:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   35318:			; <UNDEFINED> instruction: 0xf04f42aa
   3531c:	svclt	0x00280100
   35320:	ldrmi	r4, [r5], -sl, lsr #12
   35324:			; <UNDEFINED> instruction: 0xf04fe7f1
   35328:	udf	#13151	; 0x335f
   3532c:			; <UNDEFINED> instruction: 0xf6404b10
   35330:	ldmdbmi	r0, {r1, r5, r9}
   35334:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   35338:	orrcc	r4, ip, #2030043136	; 0x79000000
   3533c:			; <UNDEFINED> instruction: 0xf7d14478
   35340:	blmi	3f0ae8 <ftello64@plt+0x3e9b9c>
   35344:	andseq	pc, r1, #64, 12	; 0x4000000
   35348:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   3534c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35350:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   35354:	ldcl	7, cr15, [ip, #836]	; 0x344
   35358:			; <UNDEFINED> instruction: 0xf6404b0b
   3535c:	stmdbmi	fp, {r1, r4, r9}
   35360:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   35364:	orrcc	r4, ip, #2030043136	; 0x79000000
   35368:			; <UNDEFINED> instruction: 0xf7d14478
   3536c:	svclt	0x0000edd2
   35370:	andeq	r6, r1, sl, lsl lr
   35374:	andeq	r6, r1, r4, lsr #2
   35378:	andeq	r6, r1, r0, asr r9
   3537c:	andeq	r6, r1, r4, lsl #28
   35380:	andeq	r6, r1, lr, lsl #2
   35384:	strdeq	r6, [r1], -sl
   35388:	andeq	r6, r1, lr, ror #27
   3538c:	strdeq	r6, [r1], -r8
   35390:	strdeq	r6, [r1], -r0
   35394:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   35398:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   3539c:	strmi	r6, [r4], -r3, asr #21
   353a0:	strmi	r6, [sp], -r2, asr #20
   353a4:	mulle	r7, r3, r2
   353a8:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   353ac:	andcs	r6, r0, r2, lsr #22
   353b0:	rscvs	r1, r1, #22784	; 0x5900
   353b4:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   353b8:	blx	18f33ba <ftello64@plt+0x18ec46e>
   353bc:	mvnsle	r2, r0, lsl #16
   353c0:	bvs	18cff54 <ftello64@plt+0x18c9008>
   353c4:	blmi	22f38c <ftello64@plt+0x228440>
   353c8:	subeq	pc, r5, #64, 12	; 0x4000000
   353cc:	stmdami	r7, {r1, r2, r8, fp, lr}
   353d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   353d4:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   353d8:	ldc	7, cr15, [sl, #836]	; 0x344
   353dc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   353e0:	blx	cf33ca <ftello64@plt+0xcec47e>
   353e4:	andeq	r6, r1, r0, lsl #27
   353e8:	andeq	r6, r1, sl, lsl #1
   353ec:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   353f0:			; <UNDEFINED> instruction: 0x000168be
   353f4:	ldrblt	r6, [r0, #2051]!	; 0x803
   353f8:	addlt	r2, r3, r1, lsl #22
   353fc:	strmi	fp, [r5], -r2, lsl #31
   35400:			; <UNDEFINED> instruction: 0x460f4616
   35404:	ldmdble	sp, {r0, r8, ip, pc}
   35408:	bvs	ffae1b48 <ftello64@plt+0xffadabfc>
   3540c:	adcmi	r6, r2, #108, 20	; 0x6c000
   35410:	strtmi	sp, [r8], -r6, lsl #6
   35414:	blx	d73416 <ftello64@plt+0xd6c4ca>
   35418:	rscsle	r2, r5, r0, lsl #16
   3541c:	ldcllt	0, cr11, [r0, #12]!
   35420:	blvs	a3beb8 <ftello64@plt+0xa34f6c>
   35424:			; <UNDEFINED> instruction: 0x463942b4
   35428:	svclt	0x00284410
   3542c:			; <UNDEFINED> instruction: 0x46224634
   35430:	stc	7, cr15, [ip, #832]!	; 0x340
   35434:	blne	dcffe8 <ftello64@plt+0xdc909c>
   35438:	rscvs	r4, fp, #587202560	; 0x23000000
   3543c:	andcs	sp, r0, r6, lsl #2
   35440:	ldcllt	0, cr11, [r0, #12]!
   35444:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   35448:	blx	ffff3430 <ftello64@plt+0xfffec4e4>
   3544c:	strb	r4, [r0, r7, lsr #8]!
   35450:	muleq	r1, lr, r8
   35454:	svcmi	0x00f8e92d
   35458:			; <UNDEFINED> instruction: 0xf8dd2903
   3545c:	strmi	r8, [r5], -r8, lsr #32
   35460:			; <UNDEFINED> instruction: 0x765cf8df
   35464:			; <UNDEFINED> instruction: 0x461e4692
   35468:			; <UNDEFINED> instruction: 0xf8d8447f
   3546c:			; <UNDEFINED> instruction: 0xf0004000
   35470:	stmdbcs	r4, {r0, r2, r7, pc}
   35474:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   35478:	andshi	pc, r9, #0
   3547c:			; <UNDEFINED> instruction: 0xf0002905
   35480:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   35484:			; <UNDEFINED> instruction: 0xf04fbf18
   35488:			; <UNDEFINED> instruction: 0xf0000900
   3548c:			; <UNDEFINED> instruction: 0x464880d6
   35490:	svchi	0x00f8e8bd
   35494:	blcs	4f7a8 <ftello64@plt+0x4885c>
   35498:	sbcshi	pc, sp, #0
   3549c:			; <UNDEFINED> instruction: 0xf5b36943
   354a0:	bl	1150a8 <ftello64@plt+0x10e15c>
   354a4:	vabd.s8	d0, d0, d4
   354a8:			; <UNDEFINED> instruction: 0xf5b78300
   354ac:	svclt	0x00287f00
   354b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   354b4:	adcshi	pc, r0, r0, asr #1
   354b8:	svcvs	0x0080f5b7
   354bc:	addshi	pc, r0, r0, asr #1
   354c0:	orrvs	pc, r0, #1325400064	; 0x4f000000
   354c4:	subseq	r2, fp, sl, lsl #4
   354c8:	addsmi	r4, pc, #17825792	; 0x1100000
   354cc:	andeq	pc, r1, #-2147483648	; 0x80000000
   354d0:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   354d4:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   354d8:	sbchi	pc, r6, #0, 6
   354dc:	mvneq	pc, r1, asr #32
   354e0:			; <UNDEFINED> instruction: 0xf7ff4650
   354e4:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   354e8:	adcsmi	fp, ip, #124928	; 0x1e800
   354ec:	svclt	0x00284691
   354f0:			; <UNDEFINED> instruction: 0x4622463c
   354f4:			; <UNDEFINED> instruction: 0x46504631
   354f8:			; <UNDEFINED> instruction: 0xff7cf7ff
   354fc:	cmnle	sl, r0, lsl #16
   35500:	blx	fee7c204 <ftello64@plt+0xfee752b8>
   35504:			; <UNDEFINED> instruction: 0xf5b7f389
   35508:	svclt	0x00287f00
   3550c:	svceq	0x0000f1b9
   35510:	b	14065b0 <ftello64@plt+0x13ff664>
   35514:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   35518:	svclt	0x00082f00
   3551c:	blcs	3e124 <ftello64@plt+0x371d8>
   35520:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   35524:			; <UNDEFINED> instruction: 0xf0402b00
   35528:			; <UNDEFINED> instruction: 0xf5b78282
   3552c:			; <UNDEFINED> instruction: 0xf0807f00
   35530:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   35534:			; <UNDEFINED> instruction: 0xf0002800
   35538:	ldrtmi	r8, [r1], -r2, ror #3
   3553c:			; <UNDEFINED> instruction: 0xf7d0463a
   35540:			; <UNDEFINED> instruction: 0xf04fed26
   35544:	cmnvs	pc, r0, lsl #18
   35548:			; <UNDEFINED> instruction: 0xf5b2e7a1
   3554c:			; <UNDEFINED> instruction: 0xf0407f00
   35550:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   35554:			; <UNDEFINED> instruction: 0xf7ff4650
   35558:	strmi	pc, [r1], sp, asr #30
   3555c:			; <UNDEFINED> instruction: 0xf5a7b948
   35560:			; <UNDEFINED> instruction: 0xf8c57700
   35564:	adcsmi	r8, ip, #20
   35568:	ldrtmi	fp, [ip], -r8, lsr #30
   3556c:	sbcle	r2, r7, r0, lsl #24
   35570:			; <UNDEFINED> instruction: 0xf7d1e7bf
   35574:	blx	82f88c <ftello64@plt+0x828940>
   35578:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   3557c:			; <UNDEFINED> instruction: 0xf0002c00
   35580:			; <UNDEFINED> instruction: 0xf8d08289
   35584:			; <UNDEFINED> instruction: 0xf1b9901c
   35588:	cmple	r1, r0, lsl #30
   3558c:	ldrmi	r6, [r7], -r2, asr #16
   35590:			; <UNDEFINED> instruction: 0x464fb352
   35594:	adcmi	fp, r2, #134217729	; 0x8000001
   35598:			; <UNDEFINED> instruction: 0x46504631
   3559c:	strtmi	fp, [r2], -r8, lsr #30
   355a0:			; <UNDEFINED> instruction: 0xf7ff4693
   355a4:	strmi	pc, [r3, #3617]	; 0xe21
   355a8:	mcrrne	13, 5, sp, r3, cr11
   355ac:	strtmi	r6, [r9], -lr, ror #16
   355b0:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   355b4:			; <UNDEFINED> instruction: 0x4603bf18
   355b8:	streq	pc, [r8, #-2271]	; 0xfffff721
   355bc:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   355c0:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   355c4:			; <UNDEFINED> instruction: 0x46224433
   355c8:			; <UNDEFINED> instruction: 0xf9c8f7f8
   355cc:			; <UNDEFINED> instruction: 0xf8c84648
   355d0:	pop	{ip, sp, lr}
   355d4:			; <UNDEFINED> instruction: 0xf7d18ff8
   355d8:	blx	82f828 <ftello64@plt+0x8288dc>
   355dc:	str	pc, [pc, r0, lsl #19]
   355e0:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   355e4:	ldrb	r7, [fp, -r0, lsl #8]!
   355e8:	blcs	cf99c <ftello64@plt+0xc8a50>
   355ec:	adchi	pc, ip, r0
   355f0:			; <UNDEFINED> instruction: 0xf0002b00
   355f4:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   355f8:	eorsle	r2, fp, r0, lsl #16
   355fc:			; <UNDEFINED> instruction: 0xf04f28bf
   35600:			; <UNDEFINED> instruction: 0x61ab0300
   35604:	movwcs	sp, #11352	; 0x2c58
   35608:	rsbvs	r4, r8, r2, lsl #12
   3560c:	strb	r6, [r1, fp, ror #1]
   35610:			; <UNDEFINED> instruction: 0xf04f2700
   35614:			; <UNDEFINED> instruction: 0xe7d939ff
   35618:	stmdacs	r0, {r8, fp, sp, lr}
   3561c:			; <UNDEFINED> instruction: 0x81aff000
   35620:			; <UNDEFINED> instruction: 0x46314418
   35624:			; <UNDEFINED> instruction: 0xf04f4622
   35628:			; <UNDEFINED> instruction: 0xf7d00900
   3562c:	stmdbvs	fp!, {r4, r5, r7, sl, fp, sp, lr, pc}^
   35630:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   35634:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   35638:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3563c:			; <UNDEFINED> instruction: 0xf0002b02
   35640:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   35644:	blcs	470b0 <ftello64@plt+0x40164>
   35648:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   3564c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35650:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   35654:			; <UNDEFINED> instruction: 0xf0402b00
   35658:			; <UNDEFINED> instruction: 0x4628815e
   3565c:	stcl	7, cr15, [r0], #832	; 0x340
   35660:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   35664:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   35668:	bl	fe8c668c <ftello64@plt+0xfe8bf740>
   3566c:	rsbvs	r0, sl, r0, lsl #4
   35670:			; <UNDEFINED> instruction: 0xe7abd190
   35674:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   35678:	cmple	r2, r0, lsl #22
   3567c:	movwne	lr, #43482	; 0xa9da
   35680:	eorsle	r4, lr, #-1879048183	; 0x90000009
   35684:			; <UNDEFINED> instruction: 0x3010f8da
   35688:			; <UNDEFINED> instruction: 0xf8da1c48
   3568c:	movwcc	r2, #4144	; 0x1030
   35690:	andscc	pc, r0, sl, asr #17
   35694:			; <UNDEFINED> instruction: 0x3014f8da
   35698:	eoreq	pc, r8, sl, asr #17
   3569c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   356a0:	andscc	pc, r4, sl, asr #17
   356a4:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   356a8:	movwcs	sp, #11270	; 0x2c06
   356ac:	rscvs	r6, fp, r8, rrx
   356b0:	suble	r2, r9, r0, lsl #16
   356b4:	strb	r4, [sp, -r2, lsl #12]!
   356b8:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   356bc:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   356c0:	biceq	pc, r0, #160, 2	; 0x28
   356c4:	rsbvs	r0, fp, fp, lsl r2
   356c8:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   356cc:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   356d0:			; <UNDEFINED> instruction: 0xf8dad22b
   356d4:	mcrrne	0, 1, r2, r1, cr0
   356d8:	eorne	pc, r8, sl, asr #17
   356dc:	andcc	r3, r1, #192, 6
   356e0:	andscs	pc, r0, sl, asr #17
   356e4:			; <UNDEFINED> instruction: 0x2014f8da
   356e8:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   356ec:	andeq	pc, r0, #-2147483632	; 0x80000010
   356f0:	andscs	pc, r4, sl, asr #17
   356f4:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   356f8:	rscvs	r5, r9, r2, lsl ip
   356fc:	rsbvs	r4, sl, sl, lsl r4
   35700:	ldrbmi	lr, [r0], -r8, asr #14
   35704:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   35708:	bicle	r1, ip, r3, asr #24
   3570c:			; <UNDEFINED> instruction: 0xf04f48ef
   35710:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   35714:			; <UNDEFINED> instruction: 0xf922f7f8
   35718:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   3571c:			; <UNDEFINED> instruction: 0xf000d01d
   35720:	andcs	r0, r1, #31
   35724:	rsbvs	r4, sl, r2, lsl #1
   35728:			; <UNDEFINED> instruction: 0x4650e734
   3572c:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   35730:			; <UNDEFINED> instruction: 0xf0001c41
   35734:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   35738:	rscvs	r2, fp, r2, lsl #6
   3573c:	strmi	r3, [r2], #-704	; 0xfffffd40
   35740:	bcs	4d8f0 <ftello64@plt+0x469a4>
   35744:	svcge	0x0026f47f
   35748:			; <UNDEFINED> instruction: 0xf987fab7
   3574c:	mvnvs	r2, r1, lsl #6
   35750:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   35754:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   35758:			; <UNDEFINED> instruction: 0xf8dae738
   3575c:	blcs	417e4 <ftello64@plt+0x3a898>
   35760:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   35764:	addmi	r1, r1, #10
   35768:			; <UNDEFINED> instruction: 0xf8dad262
   3576c:	mcrrne	0, 1, r3, sl, cr0
   35770:	eorcs	pc, r8, sl, asr #17
   35774:			; <UNDEFINED> instruction: 0xf8ca3301
   35778:			; <UNDEFINED> instruction: 0xf8da3010
   3577c:			; <UNDEFINED> instruction: 0xf1433014
   35780:			; <UNDEFINED> instruction: 0xf8ca0300
   35784:			; <UNDEFINED> instruction: 0xf8da3014
   35788:	mrrcpl	0, 3, r3, sl, cr0
   3578c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   35790:	b	140619c <ftello64@plt+0x13ff250>
   35794:	rsbvs	r6, sl, r2, lsl #4
   35798:			; <UNDEFINED> instruction: 0xf8dad258
   3579c:			; <UNDEFINED> instruction: 0xf1013010
   357a0:			; <UNDEFINED> instruction: 0xf8ca0e01
   357a4:	movwcc	lr, #4136	; 0x1028
   357a8:	andscc	pc, r0, sl, asr #17
   357ac:			; <UNDEFINED> instruction: 0x3014f8da
   357b0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   357b4:	andscc	pc, r4, sl, asr #17
   357b8:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   357bc:			; <UNDEFINED> instruction: 0xf8da5c5b
   357c0:	addmi	r1, r1, #40	; 0x28
   357c4:	andmi	lr, r3, #270336	; 0x42000
   357c8:	subsle	r6, r1, #106	; 0x6a
   357cc:			; <UNDEFINED> instruction: 0x3010f8da
   357d0:	mvfeqs	f7, f1
   357d4:	eor	pc, r8, sl, asr #17
   357d8:			; <UNDEFINED> instruction: 0xf8ca3301
   357dc:			; <UNDEFINED> instruction: 0xf8da3010
   357e0:			; <UNDEFINED> instruction: 0xf1433014
   357e4:			; <UNDEFINED> instruction: 0xf8ca0300
   357e8:			; <UNDEFINED> instruction: 0xf8da3014
   357ec:	mrrcpl	0, 3, r3, fp, cr0
   357f0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   357f4:	b	10c6200 <ftello64@plt+0x10bf2b4>
   357f8:	rsbvs	r2, sl, r3, lsl #4
   357fc:			; <UNDEFINED> instruction: 0xf8dad249
   35800:	mcrrne	0, 1, r3, r8, cr0
   35804:	eoreq	pc, r8, sl, asr #17
   35808:			; <UNDEFINED> instruction: 0xf8ca3301
   3580c:			; <UNDEFINED> instruction: 0xf8da3010
   35810:			; <UNDEFINED> instruction: 0xf1433014
   35814:			; <UNDEFINED> instruction: 0xf8ca0300
   35818:			; <UNDEFINED> instruction: 0xf8da3014
   3581c:	mrrcpl	0, 3, r3, r8, cr0
   35820:	movwcs	r4, #8962	; 0x2302
   35824:	rscvs	r6, fp, sl, rrx
   35828:			; <UNDEFINED> instruction: 0xf47f2a00
   3582c:			; <UNDEFINED> instruction: 0xe78baeb3
   35830:			; <UNDEFINED> instruction: 0xf7ff4650
   35834:			; <UNDEFINED> instruction: 0xf8dafc7f
   35838:	streq	r3, [r2], -r0, lsr #32
   3583c:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   35840:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   35844:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   35848:			; <UNDEFINED> instruction: 0xd3a64281
   3584c:			; <UNDEFINED> instruction: 0xf7ff4650
   35850:			; <UNDEFINED> instruction: 0xf8dafc71
   35854:	stmdavs	fp!, {r5, ip}^
   35858:	vst3.8	{d0-d2}, [r2], r2
   3585c:	tstmi	sl, #-268435449	; 0xf0000007
   35860:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   35864:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   35868:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   3586c:			; <UNDEFINED> instruction: 0xd3ad4281
   35870:			; <UNDEFINED> instruction: 0xf7ff4650
   35874:			; <UNDEFINED> instruction: 0xf8dafc5f
   35878:	stmdavs	fp!, {r5, ip}^
   3587c:	addslt	r0, r2, #536870912	; 0x20000000
   35880:	rsbvs	r4, sl, sl, lsl r3
   35884:			; <UNDEFINED> instruction: 0xf8dab929
   35888:			; <UNDEFINED> instruction: 0xf8da002c
   3588c:	addmi	r1, r1, #40	; 0x28
   35890:			; <UNDEFINED> instruction: 0x4650d3b5
   35894:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   35898:	svclt	0x00181c42
   3589c:			; <UNDEFINED> instruction: 0xd1bf686a
   358a0:			; <UNDEFINED> instruction: 0xf04f488b
   358a4:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   358a8:			; <UNDEFINED> instruction: 0xf858f7f8
   358ac:	blmi	fe1ef2ec <ftello64@plt+0xfe1e83a0>
   358b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   358b4:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   358b8:	movwcs	fp, #331	; 0x14b
   358bc:	movwcs	r6, #171	; 0xab
   358c0:	ldrmi	r6, [r9], fp, ror #3
   358c4:	strbmi	r6, [r8], -fp, lsr #2
   358c8:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   358cc:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   358d0:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   358d4:	ldrb	r3, [r2, r1, lsl #6]!
   358d8:			; <UNDEFINED> instruction: 0x4622497e
   358dc:			; <UNDEFINED> instruction: 0xf04f4618
   358e0:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   358e4:			; <UNDEFINED> instruction: 0xf8c6f7f4
   358e8:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   358ec:	strb	r6, [r6, fp, lsr #1]!
   358f0:			; <UNDEFINED> instruction: 0xf04f4879
   358f4:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   358f8:			; <UNDEFINED> instruction: 0xf830f7f8
   358fc:	vst1.32	{d30-d32}, [pc :128], r6
   35900:			; <UNDEFINED> instruction: 0xf7d07000
   35904:			; <UNDEFINED> instruction: 0x6128e996
   35908:			; <UNDEFINED> instruction: 0x4601e617
   3590c:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   35910:			; <UNDEFINED> instruction: 0xf8bcf7f8
   35914:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   35918:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3591c:			; <UNDEFINED> instruction: 0xf8b6f7f8
   35920:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   35924:	rsble	r2, lr, r0, lsl #22
   35928:			; <UNDEFINED> instruction: 0x2cbf6944
   3592c:			; <UNDEFINED> instruction: 0xf5b4d95f
   35930:	eorle	r5, fp, #3, 30
   35934:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   35938:	beq	c87180 <ftello64@plt+0xc80234>
   3593c:			; <UNDEFINED> instruction: 0xf7ff31c0
   35940:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   35944:			; <UNDEFINED> instruction: 0xf7d0d059
   35948:	stmdavs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   3594c:	ldc	7, cr15, [r8, #832]	; 0x340
   35950:	stmdami	r4!, {r0, r9, sl, lr}^
   35954:			; <UNDEFINED> instruction: 0xf7f84478
   35958:	pld	[r0, r1, lsl #16]
   3595c:	blx	8314a4 <ftello64@plt+0x82a558>
   35960:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   35964:	bl	17738ac <ftello64@plt+0x176c960>
   35968:	stmib	r5, {r8, r9, sp}^
   3596c:	strbt	r3, [sp], -r4, lsl #6
   35970:			; <UNDEFINED> instruction: 0xf04f485d
   35974:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   35978:			; <UNDEFINED> instruction: 0xfff0f7f7
   3597c:	vst1.8	{d30-d32}, [pc :128], r6
   35980:			; <UNDEFINED> instruction: 0xf7d07000
   35984:	stmdbvs	fp!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}^
   35988:	strb	r6, [r9], -r8, lsr #2
   3598c:			; <UNDEFINED> instruction: 0x461021ff
   35990:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   35994:	bicsle	r2, r6, r0, lsl #16
   35998:	ldrbmi	r0, [r0], -r1, lsr #28
   3599c:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   359a0:	bicsle	r2, r0, r0, lsl #16
   359a4:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   359a8:			; <UNDEFINED> instruction: 0xf7ff4650
   359ac:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   359b0:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   359b4:	ldrbmi	r2, [r0], -r7, lsl #2
   359b8:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   359bc:	bicle	r2, r2, r0, lsl #16
   359c0:	ldrbmi	fp, [r0], -r1, ror #5
   359c4:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   359c8:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   359cc:	movwcs	fp, #7960	; 0x1f18
   359d0:	svceq	0x0000f1b9
   359d4:	movwcs	fp, #3864	; 0xf18
   359d8:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   359dc:	ldrbmi	r4, [r0], -r2, lsr #12
   359e0:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   359e4:			; <UNDEFINED> instruction: 0xf1b94681
   359e8:	adcsle	r0, sl, r0, lsl #30
   359ec:	strtmi	lr, [r1], -fp, lsr #15
   359f0:			; <UNDEFINED> instruction: 0xf7ff4610
   359f4:	strmi	pc, [r1], pc, asr #25
   359f8:	rscslt	lr, r1, #60555264	; 0x39c0000
   359fc:			; <UNDEFINED> instruction: 0xf7ff4650
   35a00:	strmi	pc, [r1], r9, asr #25
   35a04:	bmi	eaf990 <ftello64@plt+0xea8a44>
   35a08:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   35a0c:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   35a10:	adcscc	r4, r8, #120, 8	; 0x78000000
   35a14:			; <UNDEFINED> instruction: 0xf920f7f8
   35a18:	vpadd.i8	d20, d0, d22
   35a1c:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   35a20:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   35a24:			; <UNDEFINED> instruction: 0x33a84479
   35a28:			; <UNDEFINED> instruction: 0xf7d14478
   35a2c:	blmi	d703fc <ftello64@plt+0xd694b0>
   35a30:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   35a34:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   35a38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35a3c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35a40:	b	19f398c <ftello64@plt+0x19eca40>
   35a44:	vpmin.s8	d20, d0, d17
   35a48:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   35a4c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   35a50:			; <UNDEFINED> instruction: 0xf7f832b8
   35a54:	bmi	c33e60 <ftello64@plt+0xc2cf14>
   35a58:	biccc	pc, lr, r0, asr #4
   35a5c:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   35a60:	adcscc	r4, r8, #120, 8	; 0x78000000
   35a64:			; <UNDEFINED> instruction: 0xf8f8f7f8
   35a68:	vqdmulh.s<illegal width 8>	d20, d0, d28
   35a6c:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   35a70:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   35a74:			; <UNDEFINED> instruction: 0x33a84479
   35a78:			; <UNDEFINED> instruction: 0xf7d14478
   35a7c:	blmi	af03ac <ftello64@plt+0xae9460>
   35a80:	adcscc	pc, r3, #64, 4
   35a84:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   35a88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35a8c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35a90:	b	ff39dc <ftello64@plt+0xfeca90>
   35a94:			; <UNDEFINED> instruction: 0xf44f4b27
   35a98:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   35a9c:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   35aa0:			; <UNDEFINED> instruction: 0x33a84479
   35aa4:			; <UNDEFINED> instruction: 0xf7d14478
   35aa8:	blmi	9b0380 <ftello64@plt+0x9a9434>
   35aac:	addscc	pc, r6, #64, 4
   35ab0:	stmdami	r5!, {r2, r5, r8, fp, lr}
   35ab4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35ab8:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   35abc:	b	a73a08 <ftello64@plt+0xa6cabc>
   35ac0:	andeq	r9, r2, r0, asr #9
   35ac4:	andeq	r6, r1, r6, asr #15
   35ac8:	andeq	r0, r0, r4, asr #13
   35acc:	strdeq	r6, [r1], -lr
   35ad0:			; <UNDEFINED> instruction: 0x000164ba
   35ad4:	andeq	r6, r1, sl, ror #10
   35ad8:	andeq	r6, r1, r6, ror #10
   35adc:	andeq	r6, r1, r6, lsr #10
   35ae0:	andeq	r6, r1, r2, ror #10
   35ae4:	andeq	r6, r1, r0, asr #10
   35ae8:	andeq	r6, r1, r2, asr #7
   35aec:	andeq	r6, r1, r2, asr #14
   35af0:	andeq	r5, r1, ip, asr #20
   35af4:	andeq	r6, r1, lr, lsr #14
   35af8:	andeq	r5, r1, r8, lsr sl
   35afc:	andeq	r6, r1, ip, ror #7
   35b00:	andeq	r6, r1, r8, lsl r7
   35b04:	andeq	r5, r1, r2, lsr #20
   35b08:	andeq	r6, r1, sl, asr #7
   35b0c:	andeq	r6, r1, r4, lsl #14
   35b10:	andeq	r5, r1, lr, lsl #20
   35b14:	strdeq	r6, [r1], -r2
   35b18:	strdeq	r5, [r1], -ip
   35b1c:	ldrdeq	r6, [r1], -lr
   35b20:	andeq	r5, r1, r8, ror #19
   35b24:	andeq	r6, r1, r8, ror #6
   35b28:	andeq	r6, r1, r8, asr #13
   35b2c:	ldrdeq	r5, [r1], -r2
   35b30:	andeq	r6, r1, lr, asr r3
   35b34:			; <UNDEFINED> instruction: 0x000166b2
   35b38:			; <UNDEFINED> instruction: 0x000159bc
   35b3c:	andeq	r6, r1, r8, lsr r2
   35b40:	muleq	r1, ip, r6
   35b44:	andeq	r5, r1, r6, lsr #19
   35b48:	andeq	r6, r1, r2, lsl #6
   35b4c:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   35b50:	addlt	r2, r2, r1, lsl #22
   35b54:	strmi	sp, [r4], -ip, lsl #18
   35b58:	tstls	r1, r8, lsl #12
   35b5c:	ldcl	7, cr15, [lr, #-832]!	; 0xfffffcc0
   35b60:	strmi	r9, [r2], -r1, lsl #18
   35b64:	andlt	r4, r2, r0, lsr #12
   35b68:			; <UNDEFINED> instruction: 0x4010e8bd
   35b6c:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   35b70:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   35b74:			; <UNDEFINED> instruction: 0xff68f7f7
   35b78:	andeq	r6, r1, r2, asr #6
   35b7c:			; <UNDEFINED> instruction: 0x4615b570
   35b80:	addlt	r4, ip, fp, lsl sl
   35b84:			; <UNDEFINED> instruction: 0x46044b1b
   35b88:			; <UNDEFINED> instruction: 0x460e447a
   35b8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   35b90:			; <UNDEFINED> instruction: 0xf04f930b
   35b94:	and	r0, r0, r0, lsl #6
   35b98:			; <UNDEFINED> instruction: 0x4620461c
   35b9c:			; <UNDEFINED> instruction: 0xff70f7fd
   35ba0:			; <UNDEFINED> instruction: 0x6ce3b9b0
   35ba4:	mvnsle	r2, r0, lsl #22
   35ba8:	ldrtmi	r6, [r0], -r3, ror #21
   35bac:	addsmi	r6, sp, #33792	; 0x8400
   35bb0:	ldrmi	fp, [sp], -r8, lsr #30
   35bb4:			; <UNDEFINED> instruction: 0xf7d0462a
   35bb8:	bmi	430368 <ftello64@plt+0x42941c>
   35bbc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   35bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35bc4:	subsmi	r9, sl, fp, lsl #22
   35bc8:			; <UNDEFINED> instruction: 0x4628d110
   35bcc:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   35bd0:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   35bd4:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   35bd8:			; <UNDEFINED> instruction: 0xf7fe9201
   35bdc:	bls	b42c8 <ftello64@plt+0xad37c>
   35be0:	strmi	r4, [r3], -r9, lsr #12
   35be4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   35be8:			; <UNDEFINED> instruction: 0xff2ef7f7
   35bec:	b	1c73b34 <ftello64@plt+0x1c6cbe8>
   35bf0:	andeq	r8, r2, r0, lsr #27
   35bf4:	andeq	r0, r0, r4, ror #12
   35bf8:	andeq	r8, r2, sl, ror #26
   35bfc:	strdeq	r6, [r1], -lr
   35c00:	mvnsmi	lr, #737280	; 0xb4000
   35c04:	blcs	8fc38 <ftello64@plt+0x88cec>
   35c08:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   35c0c:	blcs	c7614 <ftello64@plt+0xc06c8>
   35c10:	blvs	fe1aa0c0 <ftello64@plt+0xfe1a3174>
   35c14:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   35c18:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   35c1c:	strmi	r4, [r9], r0
   35c20:	stmda	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35c24:	strmi	r4, [r6], -pc, lsr #12
   35c28:	adcmi	lr, r5, #9
   35c2c:	ldrtmi	r4, [r1], -r2, lsl #12
   35c30:	svclt	0x00384640
   35c34:			; <UNDEFINED> instruction: 0xf7ff4625
   35c38:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   35c3c:	vst3.8	{d20-d22}, [pc :128], r7
   35c40:	ldrtmi	r4, [r1], -r0, lsl #4
   35c44:			; <UNDEFINED> instruction: 0xf7ff4648
   35c48:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   35c4c:	mvnle	r4, r4, lsl #12
   35c50:	ldrtmi	fp, [r0], -sp, lsr #18
   35c54:	stmib	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35c58:	pop	{r3, r4, r5, r9, sl, lr}
   35c5c:			; <UNDEFINED> instruction: 0x462983f8
   35c60:			; <UNDEFINED> instruction: 0xf7f84630
   35c64:			; <UNDEFINED> instruction: 0xe7f4fd7d
   35c68:			; <UNDEFINED> instruction: 0xf6404b0a
   35c6c:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   35c70:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   35c74:	biccc	r4, r8, #2030043136	; 0x79000000
   35c78:			; <UNDEFINED> instruction: 0xf7d14478
   35c7c:	blmi	2701ac <ftello64@plt+0x269260>
   35c80:	adceq	pc, lr, #64, 12	; 0x4000000
   35c84:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   35c88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35c8c:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   35c90:	ldmdb	lr!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35c94:	ldrdeq	r6, [r1], -lr
   35c98:	andeq	r5, r1, r8, ror #15
   35c9c:	strdeq	r6, [r1], -r4
   35ca0:	andeq	r6, r1, r8, asr #9
   35ca4:	ldrdeq	r5, [r1], -r2
   35ca8:	muleq	r1, lr, r2
   35cac:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   35cb0:	stmdble	fp, {r0, r8, r9, fp, sp}
   35cb4:	strmi	r6, [r4], -r3, asr #25
   35cb8:	blvs	ff8a21ac <ftello64@plt+0xff89b260>
   35cbc:	strtmi	r2, [r0], -r0, lsl #4
   35cc0:			; <UNDEFINED> instruction: 0xf93af7ff
   35cc4:	blcs	51058 <ftello64@plt+0x4a10c>
   35cc8:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   35ccc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   35cd0:	mrc2	7, 5, pc, cr10, cr7, {7}
   35cd4:	ldrdeq	r6, [r1], -lr
   35cd8:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   35cdc:	blcs	848ec <ftello64@plt+0x7d9a0>
   35ce0:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   35ce4:	blcc	c7500 <ftello64@plt+0xc05b4>
   35ce8:	ldmdale	r5, {r0, r8, r9, fp, sp}
   35cec:	strmi	r4, [r8], -ip, lsl #12
   35cf0:			; <UNDEFINED> instruction: 0xffdcf7ff
   35cf4:	ldrdcs	lr, [fp, -r4]
   35cf8:	pop	{r3, r5, r9, sl, lr}
   35cfc:			; <UNDEFINED> instruction: 0xf7ff4038
   35d00:	blmi	324aec <ftello64@plt+0x31dba0>
   35d04:	andvs	pc, r8, #1325400064	; 0x4f000000
   35d08:	stmdami	fp, {r1, r3, r8, fp, lr}
   35d0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35d10:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   35d14:	ldm	ip!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35d18:			; <UNDEFINED> instruction: 0xf6404b08
   35d1c:	stmdbmi	r8, {r0, r7, r9}
   35d20:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   35d24:	bicscc	r4, r4, #2030043136	; 0x79000000
   35d28:			; <UNDEFINED> instruction: 0xf7d14478
   35d2c:	svclt	0x0000e8f2
   35d30:	andeq	r6, r1, r4, asr #8
   35d34:	andeq	r5, r1, lr, asr #14
   35d38:	andeq	r6, r1, sl, asr #5
   35d3c:	andeq	r6, r1, lr, lsr #8
   35d40:	andeq	r5, r1, r8, lsr r7
   35d44:	strdeq	r6, [r1], -r4
   35d48:	b	14e2f10 <ftello64@plt+0x14dbfc4>
   35d4c:	stmdbvs	r5, {r0, r1, sl}
   35d50:	svclt	0x00186981
   35d54:	stmibvs	r4, {r0, r9, sl, sp}^
   35d58:	strcs	fp, [r0], -r8, lsl #30
   35d5c:	stmdbne	r9, {r1, r7, sp, lr}^
   35d60:	sbcvs	r6, r3, r2, asr #18
   35d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35d68:	streq	lr, [r4], #-2882	; 0xfffff4be
   35d6c:	andcs	r6, r0, #1610612736	; 0x60000000
   35d70:	orrvs	r6, r1, r4, asr #3
   35d74:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   35d78:	ldrbmi	r2, [r0, -r4, lsl #6]!
   35d7c:	blmi	8085fc <ftello64@plt+0x8016b0>
   35d80:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   35d84:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   35d88:	tstls	fp, #1769472	; 0x1b0000
   35d8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35d90:	movwcs	fp, #265	; 0x109
   35d94:	strmi	r6, [r3], -fp
   35d98:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   35d9c:	bmi	66a590 <ftello64@plt+0x663644>
   35da0:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   35da4:	svclt	0x001c4291
   35da8:	mrscs	r2, (UNDEF: 0)
   35dac:	bmi	5a9ddc <ftello64@plt+0x5a2e90>
   35db0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   35db4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35db8:	subsmi	r9, sl, fp, lsl fp
   35dbc:	andslt	sp, sp, r9, lsl r1
   35dc0:	blx	173f3e <ftello64@plt+0x16cff2>
   35dc4:			; <UNDEFINED> instruction: 0x466a6c1b
   35dc8:	ldmdavs	r9, {r0, r1, sp}
   35dcc:	b	c73d14 <ftello64@plt+0xc6cdc8>
   35dd0:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   35dd4:	strb	r0, [sl, ip, lsl #2]!
   35dd8:	stc	7, cr15, [r0, #-832]	; 0xfffffcc0
   35ddc:			; <UNDEFINED> instruction: 0xf7d06800
   35de0:			; <UNDEFINED> instruction: 0x4601eb50
   35de4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   35de8:	ldc2	7, cr15, [r8, #988]!	; 0x3dc
   35dec:	mrscs	r2, (UNDEF: 0)
   35df0:			; <UNDEFINED> instruction: 0xf7d0e7dd
   35df4:	svclt	0x0000e96e
   35df8:	andeq	r8, r2, r8, lsr #23
   35dfc:	andeq	r0, r0, r4, ror #12
   35e00:			; <UNDEFINED> instruction: 0xffffddab
   35e04:	andeq	r8, r2, r6, ror fp
   35e08:	andeq	r6, r1, r2, ror r2
   35e0c:	stclvs	6, cr4, [r0], {3}
   35e10:	mvnsle	r2, r0, lsl #16
   35e14:	blvs	ff68862c <ftello64@plt+0xff6816e0>
   35e18:	addsmi	r4, r1, #2046820352	; 0x7a000000
   35e1c:	ldcvs	15, cr11, [fp], {6}
   35e20:			; <UNDEFINED> instruction: 0xf04f6818
   35e24:			; <UNDEFINED> instruction: 0x477030ff
   35e28:			; <UNDEFINED> instruction: 0xffffdd35
   35e2c:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   35e30:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   35e34:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   35e38:	tsteq	r1, r4, asr #22
   35e3c:	blmi	173fb8 <ftello64@plt+0x16d06c>
   35e40:	svclt	0x00004770
   35e44:	ldrblt	r6, [r0, #2049]!	; 0x801
   35e48:			; <UNDEFINED> instruction: 0xf031461e
   35e4c:	addlt	r0, r3, r2, lsl #6
   35e50:	ldrmi	r4, [r7], -r4, lsl #12
   35e54:	stclvs	0, cr13, [r2], #120	; 0x78
   35e58:	andcs	r2, r0, r0, lsl #6
   35e5c:			; <UNDEFINED> instruction: 0x61a72100
   35e60:	adcvs	r6, r3, #-2147483591	; 0x80000039
   35e64:			; <UNDEFINED> instruction: 0x63a36223
   35e68:	smlabteq	r4, r4, r9, lr
   35e6c:	smlabteq	r2, r4, r9, lr
   35e70:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   35e74:			; <UNDEFINED> instruction: 0xf7f74478
   35e78:	stclvs	14, cr15, [r3], #36	; 0x24
   35e7c:	blvs	ff8a2370 <ftello64@plt+0xff89b424>
   35e80:	strtmi	r2, [r0], -r0, lsl #4
   35e84:			; <UNDEFINED> instruction: 0xf858f7ff
   35e88:	blcs	5121c <ftello64@plt+0x4a2d0>
   35e8c:	strdcs	sp, [r0], -r7
   35e90:	ldcllt	0, cr11, [r0, #12]!
   35e94:	stclvs	6, cr4, [r4], #148	; 0x94
   35e98:	mvnsle	r2, r0, lsl #24
   35e9c:	blvs	ffac8aec <ftello64@plt+0xffac1ba0>
   35ea0:	addsmi	r4, sl, #2063597568	; 0x7b000000
   35ea4:	stfvsd	f5, [r9], #-104	; 0xffffff98
   35ea8:			; <UNDEFINED> instruction: 0x4633463a
   35eac:	strls	r6, [r0], #-2056	; 0xfffff7f8
   35eb0:	stmib	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35eb4:	svclt	0x000e3101
   35eb8:	svccc	0x00fff1b0
   35ebc:	strtmi	r6, [ip], -ip, ror #5
   35ec0:			; <UNDEFINED> instruction: 0xf7d0d1c9
   35ec4:	stmdavs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
   35ec8:	b	ff6f3e10 <ftello64@plt+0xff6ecec4>
   35ecc:	stmdami	r7, {r0, r9, sl, lr}
   35ed0:			; <UNDEFINED> instruction: 0xf7f74478
   35ed4:			; <UNDEFINED> instruction: 0xf04ffd43
   35ed8:			; <UNDEFINED> instruction: 0xe7d930ff
   35edc:	rscscc	pc, pc, pc, asr #32
   35ee0:	svclt	0x0000e7d6
   35ee4:	andeq	r6, r1, ip, lsl #4
   35ee8:			; <UNDEFINED> instruction: 0xffffdcad
   35eec:	muleq	r1, ip, r1
   35ef0:	smlabblt	fp, r3, ip, r6
   35ef4:			; <UNDEFINED> instruction: 0x47704618
   35ef8:	bllt	feef3ef8 <ftello64@plt+0xfeeecfac>
   35efc:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   35f00:	stfvsp	f3, [r3], {32}
   35f04:			; <UNDEFINED> instruction: 0x4618b11b
   35f08:	mvnsle	r2, r0, lsl #16
   35f0c:	blvs	ff087cd4 <ftello64@plt+0xff080d88>
   35f10:	svclt	0x00064291
   35f14:	andscc	r6, r4, r0, lsl #24
   35f18:			; <UNDEFINED> instruction: 0x47704618
   35f1c:			; <UNDEFINED> instruction: 0xffffdc4f
   35f20:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   35f24:	stfvsp	f3, [r3], {32}
   35f28:	ldrmi	fp, [r8], -fp, lsr #2
   35f2c:	mvnsle	r2, r0, lsl #16
   35f30:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   35f34:	blvs	ff107cfc <ftello64@plt+0xff100db0>
   35f38:			; <UNDEFINED> instruction: 0xd1f94293
   35f3c:	andscc	r6, r4, r0, lsl #24
   35f40:	svclt	0x00004770
   35f44:			; <UNDEFINED> instruction: 0xffffdc2b
   35f48:	andeq	r6, r1, r6, lsl #3
   35f4c:			; <UNDEFINED> instruction: 0x4604b570
   35f50:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   35f54:	blmi	6224a8 <ftello64@plt+0x61b55c>
   35f58:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   35f5c:			; <UNDEFINED> instruction: 0xd11e4299
   35f60:	andcs	r4, r0, #32, 12	; 0x2000000
   35f64:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   35f68:	svclt	0x00e6f7fe
   35f6c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   35f70:	stc2	7, cr15, [ip, #988]	; 0x3dc
   35f74:	strmi	lr, [sp], -pc, ror #15
   35f78:			; <UNDEFINED> instruction: 0x21202001
   35f7c:	mrc	7, 6, APSR_nzcv, cr10, cr0, {6}
   35f80:	tstcs	r1, r6, lsr #16
   35f84:	strmi	r2, [r2], -r0, lsl #6
   35f88:	sbcsvs	r4, r1, r0, lsr #12
   35f8c:	orrsvs	r4, r5, fp, lsl #18
   35f90:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   35f94:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   35f98:			; <UNDEFINED> instruction: 0xf7fe6053
   35f9c:	blmi	265bf8 <ftello64@plt+0x25ecac>
   35fa0:	andsvs	pc, lr, #1325400064	; 0x4f000000
   35fa4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   35fa8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35fac:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   35fb0:	mcr2	7, 3, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
   35fb4:			; <UNDEFINED> instruction: 0xfffff4f7
   35fb8:	andeq	r6, r1, lr, asr #2
   35fbc:			; <UNDEFINED> instruction: 0xfffff4bf
   35fc0:	andeq	r6, r1, r8, lsr #3
   35fc4:			; <UNDEFINED> instruction: 0x000154b2
   35fc8:	andeq	r6, r1, r2, asr r1
   35fcc:	svcmi	0x00f0e92d
   35fd0:			; <UNDEFINED> instruction: 0xf8d1b083
   35fd4:	ldrmi	fp, [r1], r0
   35fd8:	ldrdge	pc, [r0], -r2
   35fdc:	movwls	r4, #5658	; 0x161a
   35fe0:			; <UNDEFINED> instruction: 0xf38bfabb
   35fe4:			; <UNDEFINED> instruction: 0x46046817
   35fe8:	tstls	r0, fp, asr r9
   35fec:	svceq	0x0001f1ba
   35ff0:	sadd8mi	fp, sl, r4
   35ff4:	andeq	pc, r1, #67	; 0x43
   35ff8:	svccs	0x0001b992
   35ffc:	adchi	pc, r0, r0, asr #4
   36000:	svcvc	0x0080f5b7
   36004:			; <UNDEFINED> instruction: 0x465846ba
   36008:			; <UNDEFINED> instruction: 0xf44fbf28
   3600c:	ldrbmi	r7, [r1], -r0, lsl #21
   36010:	b	2f3f58 <ftello64@plt+0x2ed00c>
   36014:	strmi	r9, [r3], r0, lsl #22
   36018:			; <UNDEFINED> instruction: 0xf8c96018
   3601c:	and	sl, r6, r0
   36020:	svceq	0x0001f1ba
   36024:			; <UNDEFINED> instruction: 0xf043bf98
   36028:	blcs	36c34 <ftello64@plt+0x2fce8>
   3602c:	bvs	92a7d4 <ftello64@plt+0x923888>
   36030:	ldrbmi	r2, [r8], r0, lsl #10
   36034:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   36038:	addsmi	r1, r9, #671088640	; 0x28000000
   3603c:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   36040:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   36044:	movwcc	r3, #5377	; 0x1501
   36048:	blvs	90e4dc <ftello64@plt+0x907590>
   3604c:	streq	pc, [r0], -r6, asr #2
   36050:	cmnvs	r6, r0, lsr #5
   36054:	mrrcpl	6, 4, r4, fp, cr6
   36058:	stmdacs	sl, {r3, r4, r9, sl, lr}
   3605c:	blcc	b407c <ftello64@plt+0xad130>
   36060:			; <UNDEFINED> instruction: 0xf10ad014
   36064:	adcmi	r3, fp, #-67108861	; 0xfc000003
   36068:	ssatmi	sp, #17, r6
   3606c:	blcs	50900 <ftello64@plt+0x499b4>
   36070:	strtmi	sp, [r0], -r1, ror #1
   36074:			; <UNDEFINED> instruction: 0xf85ef7ff
   36078:	suble	r1, r0, r3, asr #24
   3607c:	strbmi	r2, [r6], -sl, lsl #16
   36080:			; <UNDEFINED> instruction: 0xf105b2c3
   36084:			; <UNDEFINED> instruction: 0xf8060501
   36088:	mvnle	r3, r1, lsl #22
   3608c:	strtmi	r2, [r8], -r0, lsl #6
   36090:	andlt	r7, r3, r3, lsr r0
   36094:	svchi	0x00f0e8bd
   36098:			; <UNDEFINED> instruction: 0xd01d45ba
   3609c:	svcvs	0x0080f5ba
   360a0:	svclt	0x00344658
   360a4:	orrvc	pc, r0, pc, asr #8
   360a8:	orrvs	pc, r0, pc, asr #8
   360ac:	ldrmi	r4, [sl, #1162]!	; 0x48a
   360b0:	ldrtmi	fp, [sl], r8, lsr #30
   360b4:			; <UNDEFINED> instruction: 0xf7d04651
   360b8:	blls	707a0 <ftello64@plt+0x69854>
   360bc:	andsvs	r1, r8, r6, asr #18
   360c0:			; <UNDEFINED> instruction: 0xf8c94683
   360c4:	ldrtmi	sl, [r0], r0
   360c8:			; <UNDEFINED> instruction: 0x4620e7d0
   360cc:			; <UNDEFINED> instruction: 0xf832f7ff
   360d0:	andsle	r1, fp, r2, asr #24
   360d4:	andsle	r2, r9, sl, lsl #16
   360d8:	blcs	5096c <ftello64@plt+0x49a20>
   360dc:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   360e0:	addsmi	r0, r8, #671088640	; 0x28000000
   360e4:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   360e8:	blvs	87d20c <ftello64@plt+0x8762c0>
   360ec:			; <UNDEFINED> instruction: 0x61233301
   360f0:	adcvs	r6, r7, #1622016	; 0x18c000
   360f4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   360f8:	stfpls	f6, [r8], {99}	; 0x63
   360fc:	strbmi	lr, [r6], -sl, ror #15
   36100:	strtmi	r2, [r8], -r0, lsl #6
   36104:	andlt	r7, r3, r3, lsr r0
   36108:	svchi	0x00f0e8bd
   3610c:	andle	r4, fp, #750780416	; 0x2cc00000
   36110:	tstcs	sl, r1, lsl #20
   36114:			; <UNDEFINED> instruction: 0xf8882300
   36118:	strtmi	r1, [r8], -r0
   3611c:	movwcs	r6, #19
   36120:	andlt	r7, r3, r3, lsr r0
   36124:	svchi	0x00f0e8bd
   36128:			; <UNDEFINED> instruction: 0xf6404b0b
   3612c:	stmdbmi	fp, {r0, r5, r9, sp}
   36130:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   36134:			; <UNDEFINED> instruction: 0xf5034479
   36138:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   3613c:	mcr	7, 7, pc, cr8, cr0, {6}	; <UNPREDICTABLE>
   36140:			; <UNDEFINED> instruction: 0xf44f4b08
   36144:	stmdbmi	r8, {r5, r9, sp, lr}
   36148:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   3614c:			; <UNDEFINED> instruction: 0xf5034479
   36150:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   36154:	mrc	7, 6, APSR_nzcv, cr12, cr0, {6}
   36158:	andeq	r6, r1, lr, lsl r0
   3615c:	andeq	r5, r1, r8, lsr #6
   36160:	andeq	r6, r1, sl
   36164:	andeq	r6, r1, r6
   36168:	andeq	r5, r1, r0, lsl r3
   3616c:	andeq	r5, r1, sl, asr #31
   36170:			; <UNDEFINED> instruction: 0x4604b538
   36174:			; <UNDEFINED> instruction: 0x460dbb9a
   36178:	bvs	922884 <ftello64@plt+0x91b938>
   3617c:	bllt	fe507a04 <ftello64@plt+0xfe500ab8>
   36180:	andne	lr, sl, #212, 18	; 0x350000
   36184:	bl	fe8c6bd0 <ftello64@plt+0xfe8bfc84>
   36188:	eorle	r0, ip, #67108864	; 0x4000000
   3618c:	svclt	0x002842ab
   36190:	ldrmi	r4, [r8], -fp, lsr #12
   36194:	movwcs	lr, #18900	; 0x49d4
   36198:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   3619c:	adcvs	r1, r1, #1179648	; 0x120000
   361a0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   361a4:	movwcs	lr, #18884	; 0x49c4
   361a8:	mvnle	r2, r0, lsl #26
   361ac:	bvs	ff8e5694 <ftello64@plt+0xff8de748>
   361b0:	addsmi	r6, r3, #667648	; 0xa3000
   361b4:	movweq	lr, #15266	; 0x3ba2
   361b8:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   361bc:	adcvs	r0, r2, #4, 2
   361c0:	bvs	fe8fc4c8 <ftello64@plt+0xfe8f557c>
   361c4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   361c8:	smlabteq	r4, r4, r9, lr
   361cc:	bl	fe8c6c20 <ftello64@plt+0xfe8bfcd4>
   361d0:	mvnsle	r0, #201326592	; 0xc000000
   361d4:			; <UNDEFINED> instruction: 0xf7fe4620
   361d8:	andcc	pc, r1, sp, lsr #31
   361dc:	bvs	92a57c <ftello64@plt+0x923630>
   361e0:	mvnsle	r2, r0, lsl #22
   361e4:			; <UNDEFINED> instruction: 0xf7fee7e3
   361e8:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   361ec:	sbcsle	r3, sp, r1
   361f0:	bicle	r2, r2, r0, lsl #26
   361f4:	svclt	0x0000e7da
   361f8:	cfstr32mi	mvfx11, [lr], {16}
   361fc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   36200:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   36204:	movwcs	r6, #2144	; 0x860
   36208:			; <UNDEFINED> instruction: 0xf7d06023
   3620c:			; <UNDEFINED> instruction: 0xf104eba8
   36210:	tstcs	r2, r8, lsl #4
   36214:	stmda	r6!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36218:	rscsle	r2, r2, r0, lsl #16
   3621c:	b	ff7f4164 <ftello64@plt+0xff7ed218>
   36220:			; <UNDEFINED> instruction: 0xf7d06800
   36224:	pop	{r1, r2, r3, r5, r8, fp, sp, lr, pc}
   36228:			; <UNDEFINED> instruction: 0x46014010
   3622c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   36230:	bllt	fe574214 <ftello64@plt+0xfe56d2c8>
   36234:	andeq	r9, r2, r0, asr #24
   36238:	andeq	r6, r1, lr, lsr r0
   3623c:	blmi	608a9c <ftello64@plt+0x601b50>
   36240:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   36244:	addlt	r4, r4, r6, lsl ip
   36248:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   3624c:	movwls	r6, #14363	; 0x381b
   36250:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36254:	cmplt	fp, r3, ror #24
   36258:	lsrslt	r6, r0, #25
   3625c:	blmi	408aa8 <ftello64@plt+0x401b5c>
   36260:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36264:	blls	1102d4 <ftello64@plt+0x109388>
   36268:	tstle	r3, sl, asr r0
   3626c:	ldclt	0, cr11, [r0, #-16]
   36270:			; <UNDEFINED> instruction: 0xf7d04668
   36274:	cmplt	r8, ip, lsr lr
   36278:	svc	0x0018f7cf
   3627c:	blmi	2cf504 <ftello64@plt+0x2c85b8>
   36280:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   36284:	stmdacs	r0, {r1, r3, r4, r6, sl, sp, lr}
   36288:	stmdami	r8, {r3, r5, r6, r7, r8, ip, lr, pc}
   3628c:			; <UNDEFINED> instruction: 0xe7e54478
   36290:	ldrb	r6, [r4, r0, lsr #25]!
   36294:	svc	0x001cf7cf
   36298:	andeq	r8, r2, r6, ror #13
   3629c:	andeq	r0, r0, r4, ror #12
   362a0:	strdeq	r9, [r2], -r2
   362a4:	andeq	r8, r2, r8, asr #13
   362a8:			; <UNDEFINED> instruction: 0x00029bba
   362ac:	andeq	sl, r0, r0, lsr #2
   362b0:	bmi	748f24 <ftello64@plt+0x741fd8>
   362b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   362b8:	ldmiblt	r9!, {r0, r3, r4, r6, r7, sl, fp, sp, lr}^
   362bc:	strlt	r6, [r0, #-3355]	; 0xfffff2e5
   362c0:			; <UNDEFINED> instruction: 0xb1a3b083
   362c4:	ldmpl	r3, {r3, r4, r8, r9, fp, lr}^
   362c8:	blmi	650330 <ftello64@plt+0x6493e4>
   362cc:	subsvs	r4, r8, fp, ror r4
   362d0:	ldfvsp	f3, [fp, #-672]	; 0xfffffd60
   362d4:	ldrmi	fp, [r8, r3, lsl #2]
   362d8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   362dc:	blx	ef2306 <ftello64@plt+0xeeb3ba>
   362e0:	andcs	r4, r1, #20, 22	; 0x5000
   362e4:	ldrbvs	r4, [sl], #1147	; 0x47b
   362e8:			; <UNDEFINED> instruction: 0xf85db003
   362ec:			; <UNDEFINED> instruction: 0xf7fffb04
   362f0:	ldmdbmi	r1, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   362f4:			; <UNDEFINED> instruction: 0xf7d04479
   362f8:			; <UNDEFINED> instruction: 0xe7e6ecb6
   362fc:			; <UNDEFINED> instruction: 0xf7ff4770
   36300:	mulls	r1, sp, pc	; <UNPREDICTABLE>
   36304:	b	1af424c <ftello64@plt+0x1aed300>
   36308:			; <UNDEFINED> instruction: 0xf7d06800
   3630c:	stmdbls	r1, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
   36310:	stmdami	sl, {r1, r9, sl, lr}
   36314:			; <UNDEFINED> instruction: 0xf7f74478
   36318:	andcs	pc, r2, r1, lsr #22
   3631c:	stmdb	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36320:	andeq	r9, r2, r8, lsl #23
   36324:	andeq	r8, r2, r2, ror r6
   36328:	andeq	r0, r0, r4, ror r6
   3632c:	andeq	r9, r2, r0, ror fp
   36330:			; <UNDEFINED> instruction: 0xffffff1b
   36334:	andeq	r9, r2, r8, asr fp
   36338:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   3633c:	andeq	r5, r1, r4, ror pc
   36340:	strmi	r4, [r3], -r3, lsl #20
   36344:	ldrbtmi	r1, [sl], #-3161	; 0xfffff3a7
   36348:	svclt	0x00186d10
   3634c:			; <UNDEFINED> instruction: 0x47706513
   36350:	strdeq	r9, [r2], -r6
   36354:	vmlane.f64	d4, d2, d3
   36358:	svclt	0x0018447b
   3635c:	lfmvs	f2, 4, [r8, #4]
   36360:			; <UNDEFINED> instruction: 0x4770659a
   36364:	andeq	r9, r2, r4, ror #21
   36368:	blmi	6a33ac <ftello64@plt+0x69c460>
   3636c:	bmi	6c87d8 <ftello64@plt+0x6c188c>
   36370:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36374:	addlt	fp, r3, r0, lsr r5
   36378:	ldcvs	8, cr5, [r9, #552]	; 0x228
   3637c:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
   36380:			; <UNDEFINED> instruction: 0xf04f9201
   36384:	stmiblt	r9, {r9}
   36388:	ldrdlt	r6, [r3, #203]!	; 0xcb
   3638c:	blge	2093e0 <ftello64@plt+0x202494>
   36390:	tstcs	r1, sl, lsr #12
   36394:	movwls	r4, #1148	; 0x47c
   36398:			; <UNDEFINED> instruction: 0xf7d06860
   3639c:	stclvs	8, cr14, [r3, #600]!	; 0x258
   363a0:	stmdavs	r0!, {r1, r9, sl, lr}^
   363a4:	strbvs	r4, [r3, #1043]!	; 0x413
   363a8:	ldcl	7, cr15, [r6, #-828]	; 0xfffffcc4
   363ac:	blmi	2c8be4 <ftello64@plt+0x2c1c98>
   363b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   363b4:	blls	90424 <ftello64@plt+0x894d8>
   363b8:	qaddle	r4, sl, r7
   363bc:	pop	{r0, r1, ip, sp, pc}
   363c0:	andlt	r4, r4, r0, lsr r0
   363c4:			; <UNDEFINED> instruction: 0xf7ff4770
   363c8:			; <UNDEFINED> instruction: 0xe7dfff73
   363cc:	cdp	7, 8, cr15, cr0, cr15, {6}
   363d0:	andeq	r9, r2, ip, asr #21
   363d4:			; <UNDEFINED> instruction: 0x000285b6
   363d8:	andeq	r0, r0, r4, ror #12
   363dc:	andeq	r9, r2, r8, lsr #21
   363e0:	andeq	r8, r2, r8, ror r5
   363e4:	svcmi	0x00f0e92d
   363e8:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   363ec:	ldmdbmi	lr!, {r1, r8, r9, fp, pc}^
   363f0:	ldrbtmi	r4, [r9], #-2686	; 0xfffff582
   363f4:	addslt	r4, r3, lr, ror fp
   363f8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   363fc:	andsls	r6, r1, #1179648	; 0x120000
   36400:	andeq	pc, r0, #79	; 0x4f
   36404:	bcs	51874 <ftello64@plt+0x4a928>
   36408:	rschi	pc, r7, r0, asr #32
   3640c:	stccs	13, cr6, [r0], {156}	; 0x9c
   36410:	sbcshi	pc, ip, r0, asr #32
   36414:			; <UNDEFINED> instruction: 0x46056cdb
   36418:	rsbsle	r2, r4, r0, lsl #22
   3641c:	ldrsbls	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   36420:	ldmdami	r5!, {r0, r3, r5, r9, sl, lr}^
   36424:	ldrbtmi	r2, [r9], #768	; 0x300
   36428:			; <UNDEFINED> instruction: 0xf8c94478
   3642c:			; <UNDEFINED> instruction: 0xf7ff305c
   36430:	mlascs	r2, fp, pc, pc	; <UNPREDICTABLE>
   36434:	bl	fff74378 <ftello64@plt+0xfff6d42c>
   36438:	ldrdvs	pc, [r4], -r9
   3643c:			; <UNDEFINED> instruction: 0xf1b84605
   36440:	cmnle	r4, r0, lsl #30
   36444:			; <UNDEFINED> instruction: 0xf10d4b6d
   36448:			; <UNDEFINED> instruction: 0xf8df0940
   3644c:			; <UNDEFINED> instruction: 0x2732b1b4
   36450:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   36454:	ldrbtmi	r4, [fp], #1147	; 0x47b
   36458:	bcc	471c80 <ftello64@plt+0x46ad34>
   3645c:	strd	r4, [r8], -sl
   36460:	stcle	14, cr2, [lr, #-640]!	; 0xfffffd80
   36464:	adcmi	r1, r3, #1968	; 0x7b0
   36468:	strpl	sp, [lr, #-3360]!	; 0xfffff2e0
   3646c:			; <UNDEFINED> instruction: 0xf8da3401
   36470:	ldrtmi	r6, [r0], -r4
   36474:	b	1cf43bc <ftello64@plt+0x1ced470>
   36478:	strbmi	r2, [r9], -r1, lsl #4
   3647c:	ldcl	7, cr15, [r8], {207}	; 0xcf
   36480:			; <UNDEFINED> instruction: 0xd1262801
   36484:	umaalvs	pc, r0, sp, r8	; <UNPREDICTABLE>
   36488:	eorle	r2, r9, sl, lsl #28
   3648c:	svceq	0x0000f1b8
   36490:			; <UNDEFINED> instruction: 0xf8dbd104
   36494:	movwcc	r3, #4188	; 0x105c
   36498:	subscc	pc, ip, fp, asr #17
   3649c:	andle	r2, ip, r4, lsl #28
   364a0:	bicsle	r2, sp, r9, lsl #28
   364a4:			; <UNDEFINED> instruction: 0x26201e7b
   364a8:	lfmle	f4, 2, [lr], {163}	; 0xa3
   364ac:			; <UNDEFINED> instruction: 0x46283732
   364b0:			; <UNDEFINED> instruction: 0xf7cf4639
   364b4:			; <UNDEFINED> instruction: 0x4605efba
   364b8:	mrc	7, 0, lr, cr8, cr7, {6}
   364bc:			; <UNDEFINED> instruction: 0xf7f70a10
   364c0:	pld	[r0, fp, lsl sl]
   364c4:	stmdavs	r3, {r2, r5, r6, fp, sp, lr, pc}
   364c8:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   364cc:	strble	r0, [r9, #1947]	; 0x79b
   364d0:			; <UNDEFINED> instruction: 0xf89de7cd
   364d4:	blcs	2c25dc <ftello64@plt+0x2bb690>
   364d8:	strcs	fp, [r1], #-3870	; 0xfffff0e2
   364dc:	eorvc	r2, fp, r4, lsl #6
   364e0:	svceq	0x0000f1b8
   364e4:	bmi	126a934 <ftello64@plt+0x12639e8>
   364e8:	strpl	r2, [fp, #-768]!	; 0xfffffd00
   364ec:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
   364f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   364f4:	subsmi	r9, sl, r1, lsl fp
   364f8:			; <UNDEFINED> instruction: 0x4628d15c
   364fc:	ldc	0, cr11, [sp], #76	; 0x4c
   36500:	pop	{r1, r8, r9, fp, pc}
   36504:			; <UNDEFINED> instruction: 0xf7ff8ff0
   36508:			; <UNDEFINED> instruction: 0xe787fed3
   3650c:	ldrbtmi	r4, [lr], #-3647	; 0xfffff1c1
   36510:			; <UNDEFINED> instruction: 0xf7d06870
   36514:			; <UNDEFINED> instruction: 0xf106ea24
   36518:	tstcs	r2, r8, lsl #4
   3651c:	cdp	7, 14, cr15, cr2, cr15, {6}
   36520:	teqle	ip, r0, lsl #16
   36524:	andcs	r4, r0, #59392	; 0xe800
   36528:	andsvs	r4, sl, fp, ror r4
   3652c:			; <UNDEFINED> instruction: 0xf109e7db
   36530:	ldrtmi	r0, [r0], -r8, lsl #14
   36534:	b	4f447c <ftello64@plt+0x4ed530>
   36538:			; <UNDEFINED> instruction: 0xf7d04639
   3653c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   36540:			; <UNDEFINED> instruction: 0x46bcd13a
   36544:	mvfeqs	f7, #5.0
   36548:			; <UNDEFINED> instruction: 0x000fe8bc
   3654c:			; <UNDEFINED> instruction: 0xf8c92701
   36550:	stmia	lr!, {ip, sp, lr}
   36554:	ldm	ip!, {r0, r1, r2, r3}
   36558:	svcls	0x0004000f
   3655c:	ldrbeq	pc, [r8, -r7, lsr #32]!	; <UNPREDICTABLE>
   36560:	andeq	lr, pc, lr, lsr #17
   36564:			; <UNDEFINED> instruction: 0x000fe8bc
   36568:	andeq	lr, pc, lr, lsr #17
   3656c:	muleq	r7, ip, r8
   36570:	andeq	lr, r7, lr, lsl #17
   36574:	smladxls	r4, r0, r6, r4
   36578:	ldmib	r0!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3657c:	tstcs	r2, r1, lsl #20
   36580:	cdp	7, 11, cr15, cr0, cr15, {6}
   36584:			; <UNDEFINED> instruction: 0xf43f2800
   36588:			; <UNDEFINED> instruction: 0xf7d0af5d
   3658c:	stmdavs	r0, {r3, r5, r8, fp, sp, lr, pc}
   36590:	svc	0x0076f7cf
   36594:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   36598:			; <UNDEFINED> instruction: 0xf7f74478
   3659c:	pld	[r0, fp, lsl sl]
   365a0:	stmdavs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
   365a4:	svc	0x006cf7cf
   365a8:	ldmdami	fp, {r0, r9, sl, lr}
   365ac:			; <UNDEFINED> instruction: 0xf7f74478
   365b0:	sbfx	pc, r5, #19, #24
   365b4:	stc	7, cr15, [ip, #828]	; 0x33c
   365b8:	ldmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   365bc:			; <UNDEFINED> instruction: 0xf7cf6800
   365c0:	strmi	lr, [r1], -r0, ror #30
   365c4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   365c8:	blx	1745ac <ftello64@plt+0x16d660>
   365cc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   365d0:			; <UNDEFINED> instruction: 0xf9c4f7f7
   365d4:			; <UNDEFINED> instruction: 0xf7cf2002
   365d8:	ldmdami	r2, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   365dc:			; <UNDEFINED> instruction: 0xf7f74478
   365e0:			; <UNDEFINED> instruction: 0x2002f9bd
   365e4:	svc	0x00eaf7cf
   365e8:	andeq	r8, r2, r6, lsr r5
   365ec:	andeq	r0, r0, r4, ror #12
   365f0:	andeq	r9, r2, r2, asr #20
   365f4:	andeq	r9, r2, r6, lsl sl
   365f8:	andeq	sl, r0, ip, asr #12
   365fc:	andeq	r5, r1, ip, asr #29
   36600:	andeq	r9, r2, r6, ror #19
   36604:	andeq	r9, r2, r0, ror #19
   36608:	andeq	r8, r2, sl, lsr r4
   3660c:	andeq	r9, r2, lr, lsr #18
   36610:	andeq	r9, r2, r4, lsl r9
   36614:	ldrdeq	r5, [r1], -r4
   36618:	andeq	r5, r1, r0, asr #25
   3661c:	andeq	r5, r1, r2, asr #26
   36620:	andeq	r5, r1, r2, lsl #26
   36624:	andeq	r5, r1, r4, asr #25
   36628:	bmi	7a3668 <ftello64@plt+0x79c71c>
   3662c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   36630:	addlt	fp, r2, r0, lsr r5
   36634:	stcls	8, cr5, [r5, #-844]	; 0xfffffcb4
   36638:	movwls	r6, #6171	; 0x181b
   3663c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36640:	blmi	6a5288 <ftello64@plt+0x69e33c>
   36644:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
   36648:			; <UNDEFINED> instruction: 0x6cdbb98a
   3664c:	ldcmi	3, cr11, [r7], {19}
   36650:	strtmi	sl, [sl], -r6, lsl #22
   36654:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
   36658:	stmdavs	r0!, {r8, r9, ip, pc}^
   3665c:	svc	0x0034f7cf
   36660:	strmi	r6, [r2], -r3, ror #27
   36664:	ldrmi	r6, [r3], #-2144	; 0xfffff7a0
   36668:			; <UNDEFINED> instruction: 0xf7cf65e3
   3666c:	bmi	47164c <ftello64@plt+0x46a700>
   36670:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   36674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36678:	subsmi	r9, sl, r1, lsl #22
   3667c:	andlt	sp, r2, sp, lsl #2
   36680:	ldrhtmi	lr, [r0], -sp
   36684:	ldrbmi	fp, [r0, -r3]!
   36688:	strtmi	sl, [r9], -r6, lsl #20
   3668c:			; <UNDEFINED> instruction: 0xf7cf9200
   36690:	strb	lr, [ip, r4, asr #23]!
   36694:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   36698:			; <UNDEFINED> instruction: 0xf7cfe7d9
   3669c:	svclt	0x0000ed1a
   366a0:	strdeq	r8, [r2], -sl
   366a4:	andeq	r0, r0, r4, ror #12
   366a8:	strdeq	r9, [r2], -r8
   366ac:	andeq	r9, r2, r6, ror #15
   366b0:			; <UNDEFINED> instruction: 0x000282b6
   366b4:	mvnsmi	lr, #737280	; 0xb4000
   366b8:	stclmi	6, cr4, [r3, #-544]	; 0xfffffde0
   366bc:	ldrbtmi	r4, [sp], #-1567	; 0xfffff9e1
   366c0:	cdpne	13, 0, cr6, cr11, cr9, {5}
   366c4:	movwcs	fp, #7960	; 0x1f18
   366c8:	svclt	0x00182800
   366cc:	blcs	3f2d4 <ftello64@plt+0x38388>
   366d0:	strmi	sp, [r1], r7, ror #2
   366d4:	rsbsle	r2, r3, r0, lsl #20
   366d8:	streq	lr, [r2], -r8, lsl #22
   366dc:	ldrbtcc	pc, [pc], #264	; 366e4 <ftello64@plt+0x2f798>	; <UNPREDICTABLE>
   366e0:	and	r3, r1, r1, lsl #28
   366e4:	andsle	r4, fp, r6, lsr #5
   366e8:	svcpl	0x0001f914
   366ec:	ble	ffe81af4 <ftello64@plt+0xffe7aba8>
   366f0:			; <UNDEFINED> instruction: 0x46404611
   366f4:			; <UNDEFINED> instruction: 0xf7f42200
   366f8:			; <UNDEFINED> instruction: 0x4604fd5f
   366fc:			; <UNDEFINED> instruction: 0xf7cfb12f
   36700:	addmi	lr, r7, #696	; 0x2b8
   36704:	movwcs	fp, #3900	; 0xf3c
   36708:	ldmdbmi	r0!, {r0, r1, r5, r6, r7, r8, sl, ip, lr}
   3670c:	strtmi	r4, [r2], -r8, asr #12
   36710:			; <UNDEFINED> instruction: 0xf7ff4479
   36714:	strtmi	pc, [r0], -r9, lsl #31
   36718:	mvnsmi	lr, #12386304	; 0xbd0000
   3671c:	ldcllt	7, cr15, [lr], #-828	; 0xfffffcc4
   36720:	svclt	0x00182f00
   36724:	svclt	0x009842ba
   36728:	teqlt	r1, r7, lsl r6
   3672c:			; <UNDEFINED> instruction: 0x4641463a
   36730:	pop	{r3, r6, r9, sl, lr}
   36734:			; <UNDEFINED> instruction: 0xf7fc43f8
   36738:	blmi	9a5c6c <ftello64@plt+0x99ed20>
   3673c:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
   36740:			; <UNDEFINED> instruction: 0xf1b9bb8b
   36744:	mvnsle	r0, r0, lsl #30
   36748:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   3674c:			; <UNDEFINED> instruction: 0xf7cfb34f
   36750:			; <UNDEFINED> instruction: 0xf108ef1e
   36754:	cfldrsmi	mvf3, [pc, #-1020]	; 36360 <ftello64@plt+0x2f414>
   36758:			; <UNDEFINED> instruction: 0xf8df4427
   3675c:	ldrbtmi	r8, [sp], #-124	; 0xffffff84
   36760:			; <UNDEFINED> instruction: 0x460644f8
   36764:			; <UNDEFINED> instruction: 0xf7d0e00f
   36768:	stmdavc	r3!, {r2, r3, r6, r9, fp, sp, lr, pc}
   3676c:	eorle	r2, r2, sl, lsl #22
   36770:	ldrdgt	pc, [r4], -r5
   36774:	tstcs	r1, r2, asr #12
   36778:	stmiblt	r3, {r4, r5, sp}^
   3677c:			; <UNDEFINED> instruction: 0xf7d04661
   36780:	adcmi	lr, r7, #64, 20	; 0x40000
   36784:			; <UNDEFINED> instruction: 0xf814d00d
   36788:	subscs	r3, ip, r1, lsl #30
   3678c:	stmdavs	r9!, {r1, r4, r5, fp, sp, lr}^
   36790:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   36794:	strbtle	r0, [r6], #1938	; 0x792
   36798:			; <UNDEFINED> instruction: 0xf7d04618
   3679c:	adcmi	lr, r7, #204800	; 0x32000
   367a0:	pop	{r0, r4, r5, r6, r7, r8, ip, lr, pc}
   367a4:			; <UNDEFINED> instruction: 0xf1b983f8
   367a8:	sbcle	r0, pc, r0, lsl #30
   367ac:			; <UNDEFINED> instruction: 0x4660e7be
   367b0:	stmia	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   367b4:	stmdavs	r9!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   367b8:			; <UNDEFINED> instruction: 0xf7d0206e
   367bc:	strb	lr, [r0, r2, lsr #20]!
   367c0:	stmdbcs	r0, {r0, r1, r2, r4, r9, sl, lr}
   367c4:			; <UNDEFINED> instruction: 0xe7b8d1b2
   367c8:	andeq	r9, r2, lr, ror r7
   367cc:	andeq	sl, r0, r4, ror #6
   367d0:	andeq	r9, r2, r0, lsl #14
   367d4:	ldrdeq	r9, [r2], -lr
   367d8:	andeq	r3, r1, ip, lsr #32
   367dc:	strmi	r2, [sl], -r0, lsl #6
   367e0:	ldrmi	r4, [r8], -r1, lsl #12
   367e4:	svclt	0x0066f7ff
   367e8:	addlt	fp, r3, r0, lsr r5
   367ec:	ldrbtmi	r4, [ip], #-3108	; 0xfffff3dc
   367f0:	stcvs	13, cr6, [r3, #136]!	; 0x88
   367f4:			; <UNDEFINED> instruction: 0xd1244313
   367f8:	tstlt	r3, #560	; 0x230
   367fc:	movwlt	r6, #11874	; 0x2e62
   36800:	orrslt	r6, sl, #57856	; 0xe200
   36804:	tstcs	r0, pc, lsl sl
   36808:	ldrbvs	r4, [r1, #1146]	; 0x47a
   3680c:	ldrmi	fp, [r8, r0, lsr #7]
   36810:	movwlt	r4, #34309	; 0x8605
   36814:	svc	0x0022f7cf
   36818:			; <UNDEFINED> instruction: 0xf7cf3001
   3681c:	strtmi	lr, [r9], -sl, lsl #20
   36820:			; <UNDEFINED> instruction: 0xf7cf4604
   36824:	strtmi	lr, [r0], -ip, ror #26
   36828:			; <UNDEFINED> instruction: 0xf946f7f3
   3682c:			; <UNDEFINED> instruction: 0xf7cf4620
   36830:	stmdacs	r2, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   36834:	strtmi	sp, [r8], -sl, lsl #16
   36838:	bl	ef477c <ftello64@plt+0xeed830>
   3683c:	andlt	r4, r3, r0, lsr #12
   36840:	tstcs	r0, r0, lsr sp
   36844:	pop	{r0, r1, ip, sp, pc}
   36848:	strb	r4, [fp, #48]	; 0x30
   3684c:	strtmi	r4, [r8], -lr, lsl #22
   36850:	mrcvs	4, 2, r4, cr11, cr11, {3}
   36854:			; <UNDEFINED> instruction: 0xe7ee4798
   36858:			; <UNDEFINED> instruction: 0xf7cf2002
   3685c:	movwcs	lr, #18922	; 0x49ea
   36860:	subvc	r4, r5, r4, lsl #12
   36864:	strtmi	r7, [r0], -r3
   36868:	ldclt	0, cr11, [r0, #-12]!
   3686c:			; <UNDEFINED> instruction: 0xf7ff9001
   36870:	mcrvs	13, 1, pc, cr3, cr15, {0}	; <UNPREDICTABLE>
   36874:	strb	r9, [r5, r1, lsl #16]
   36878:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   3687c:	svclt	0x0000e7c7
   36880:	andeq	r9, r2, lr, asr #12
   36884:	andeq	r9, r2, r4, lsr r6
   36888:	andeq	r9, r2, ip, ror #11
   3688c:	andeq	r2, r1, sl, lsr lr
   36890:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
   36894:	ldcmi	0, cr11, [r9], {132}	; 0x84
   36898:	blmi	6a10b8 <ftello64@plt+0x69a16c>
   3689c:	ldrbtmi	sl, [ip], #-2050	; 0xfffff7fe
   368a0:	blne	1749f0 <ftello64@plt+0x16daa4>
   368a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   368a8:			; <UNDEFINED> instruction: 0xf04f9303
   368ac:	andls	r0, r1, #0, 6
   368b0:	ldmda	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   368b4:	blle	5408bc <ftello64@plt+0x539970>
   368b8:			; <UNDEFINED> instruction: 0xf7ff9802
   368bc:			; <UNDEFINED> instruction: 0x4604ff95
   368c0:			; <UNDEFINED> instruction: 0xf7cf9802
   368c4:	bmi	431784 <ftello64@plt+0x42a838>
   368c8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   368cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   368d0:	subsmi	r9, sl, r3, lsl #22
   368d4:	strtmi	sp, [r0], -pc, lsl #2
   368d8:	pop	{r2, ip, sp, pc}
   368dc:	andlt	r4, r4, r0, lsl r0
   368e0:			; <UNDEFINED> instruction: 0xf7cf4770
   368e4:	stmdavs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   368e8:	stcl	7, cr15, [sl, #828]	; 0x33c
   368ec:	stmdami	r6, {r0, r9, sl, lr}
   368f0:			; <UNDEFINED> instruction: 0xf7f74478
   368f4:			; <UNDEFINED> instruction: 0xf7cff86f
   368f8:	svclt	0x0000ebec
   368fc:	andeq	r8, r2, sl, lsl #1
   36900:	andeq	r0, r0, r4, ror #12
   36904:	andeq	r8, r2, lr, asr r0
   36908:	andeq	r5, r1, r4, asr #20
   3690c:	strb	r2, [r9, #-257]!	; 0xfffffeff
   36910:	blmi	5e3df8 <ftello64@plt+0x5dceac>
   36914:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
   36918:	vldmiavs	fp, {d27-d31}
   3691c:	ldcmi	3, cr11, [r4, #-108]	; 0xffffff94
   36920:	cfstrsvs	mvf4, [ip, #-500]!	; 0xfffffe0c
   36924:			; <UNDEFINED> instruction: 0x6debb9e4
   36928:	stmdavs	r9!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   3692c:			; <UNDEFINED> instruction: 0xf7d0200d
   36930:			; <UNDEFINED> instruction: 0x6debe968
   36934:	vstrle	d2, [r7, #-0]
   36938:	eorcs	r6, r0, r9, ror #16
   3693c:	stmdb	r0!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36940:	strcc	r6, [r1], #-3563	; 0xfffff215
   36944:	blle	ffe073bc <ftello64@plt+0xffe00470>
   36948:	andcs	r4, sp, sl, lsl #24
   3694c:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}^
   36950:	ldmdb	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36954:			; <UNDEFINED> instruction: 0xf7cf6860
   36958:	movwcs	lr, #2688	; 0xa80
   3695c:	cfldr32lt	mvfx6, [r8, #-908]!	; 0xfffffc74
   36960:	strbvs	r2, [fp, #768]!	; 0x300
   36964:			; <UNDEFINED> instruction: 0xf7ffbd38
   36968:	ldrb	pc, [r8, r3, lsr #25]	; <UNPREDICTABLE>
   3696c:	andeq	r9, r2, r8, lsr #10
   36970:	andeq	r9, r2, ip, lsl r5
   36974:	strdeq	r9, [r2], -r0
   36978:			; <UNDEFINED> instruction: 0xf7ffb538
   3697c:			; <UNDEFINED> instruction: 0x4604ff35
   36980:			; <UNDEFINED> instruction: 0xffc6f7ff
   36984:			; <UNDEFINED> instruction: 0xf0074620
   36988:	strmi	pc, [r5], -pc, ror #20
   3698c:			; <UNDEFINED> instruction: 0xf7cf4620
   36990:	strtmi	lr, [r8], -r8, asr #22
   36994:	svclt	0x0000bd38
   36998:	cfstrsmi	mvf11, [r6], {112}	; 0x70
   3699c:	strvs	lr, [r3, #-2525]	; 0xfffff623
   369a0:	strbvs	r4, [r0, #-1148]!	; 0xfffffb84
   369a4:	andsne	lr, sl, #196, 18	; 0x310000
   369a8:	stmib	r4, {r0, r1, r5, r8, r9, sl, sp, lr}^
   369ac:	cfldr64lt	mvdx6, [r0], #-96	; 0xffffffa0
   369b0:	svclt	0x00004770
   369b4:	muleq	r2, ip, r4
   369b8:	addlt	fp, r2, r0, lsl r5
   369bc:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   369c0:	ldmdblt	fp!, {r0, r1, r5, r7, r8, sl, fp, sp, lr}
   369c4:			; <UNDEFINED> instruction: 0xb12b6ea3
   369c8:			; <UNDEFINED> instruction: 0xb12a6ce2
   369cc:	pop	{r1, ip, sp, pc}
   369d0:			; <UNDEFINED> instruction: 0x47184010
   369d4:	ldclt	0, cr11, [r0, #-8]
   369d8:			; <UNDEFINED> instruction: 0xf7ff9001
   369dc:	cdpvs	12, 10, cr15, cr3, cr9, {3}
   369e0:	andlt	r9, r2, r1, lsl #16
   369e4:			; <UNDEFINED> instruction: 0x4010e8bd
   369e8:	svclt	0x00004718
   369ec:	andeq	r9, r2, lr, ror r4
   369f0:	cfstr32mi	mvfx11, [sl], {16}
   369f4:	cfstrsvs	mvf4, [r3, #496]!	; 0x1f0
   369f8:			; <UNDEFINED> instruction: 0x6ee3b93b
   369fc:	stfvsp	f3, [r2], #172	; 0xac
   36a00:	pop	{r1, r5, r8, ip, sp, pc}
   36a04:	andcs	r4, r1, r0, lsl r0
   36a08:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
   36a0c:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   36a10:	andcs	r6, r1, r3, ror #29
   36a14:			; <UNDEFINED> instruction: 0x4010e8bd
   36a18:	svclt	0x00004718
   36a1c:	andeq	r9, r2, r8, asr #8
   36a20:	bllt	ffaf4a24 <ftello64@plt+0xffaedad8>
   36a24:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   36a28:	tstlt	r3, fp, lsl pc
   36a2c:			; <UNDEFINED> instruction: 0x47704718
   36a30:	andeq	r9, r2, r6, lsl r4
   36a34:	mrcne	5, 2, fp, cr7, cr8, {7}
   36a38:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
   36a3c:	teqmi	ip, r4, lsr r8
   36a40:	svclt	0x000c2900
   36a44:			; <UNDEFINED> instruction: 0xf0042400
   36a48:	stmdblt	ip, {r0, sl}
   36a4c:	ldcllt	0, cr2, [r8]
   36a50:	strbeq	r6, [r9, #-2057]	; 0xfffff7f7
   36a54:			; <UNDEFINED> instruction: 0x461dd5fa
   36a58:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}^
   36a5c:	ldrmi	fp, [r1], -r3, lsr #2
   36a60:	ldrmi	r4, [r8, sl, lsr #12]
   36a64:	rscsle	r2, r1, r0, lsl #16
   36a68:			; <UNDEFINED> instruction: 0x4629b11d
   36a6c:			; <UNDEFINED> instruction: 0xf7f62007
   36a70:	andcs	pc, r1, r1, asr #30
   36a74:	svclt	0x0000bdf8
   36a78:	andeq	r9, r2, r6, ror r4
   36a7c:			; <UNDEFINED> instruction: 0x4605b530
   36a80:	addlt	r4, r7, lr, lsl ip
   36a84:	ldrbtmi	r4, [ip], #-2078	; 0xfffff7e2
   36a88:	ldrmi	r5, [r4], -r0, lsr #16
   36a8c:	andls	r6, r5, r0, lsl #16
   36a90:	andeq	pc, r0, pc, asr #32
   36a94:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
   36a98:			; <UNDEFINED> instruction: 0x4614b95a
   36a9c:	blmi	649308 <ftello64@plt+0x6423bc>
   36aa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36aa4:	blls	190b14 <ftello64@plt+0x189bc8>
   36aa8:	qsuble	r4, sl, r4
   36aac:	andlt	r4, r7, r0, lsr #12
   36ab0:	stmiblt	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
   36ab4:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   36ab8:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
   36abc:	strls	sl, [r0], #-2052	; 0xfffff7fc
   36ac0:			; <UNDEFINED> instruction: 0xf7d04479
   36ac4:	stmdacs	r0, {r1, r2, r3, r6, fp, sp, lr, pc}
   36ac8:	movwcs	sp, #2833	; 0xb11
   36acc:	strtmi	r9, [r8], -r4, lsl #18
   36ad0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   36ad4:	stmib	sp, {r1, r8, r9, ip, sp}^
   36ad8:			; <UNDEFINED> instruction: 0xf7cf3300
   36adc:	strmi	lr, [r4], -r6, lsl #25
   36ae0:			; <UNDEFINED> instruction: 0xf7cf9804
   36ae4:	bfi	lr, lr, #21, #5
   36ae8:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   36aec:			; <UNDEFINED> instruction: 0xf7cfe7e4
   36af0:	addlt	lr, r4, #6, 28	; 0x60
   36af4:			; <UNDEFINED> instruction: 0xf7cfe7d2
   36af8:	svclt	0x0000eaec
   36afc:	andeq	r7, r2, r2, lsr #29
   36b00:	andeq	r0, r0, r4, ror #12
   36b04:	andeq	r7, r2, r8, lsl #29
   36b08:	strdeq	r2, [r1], -lr
   36b0c:	muleq	r1, ip, r8
   36b10:	andeq	r5, r1, sl, ror #16
   36b14:			; <UNDEFINED> instruction: 0x460eb570
   36b18:			; <UNDEFINED> instruction: 0x4604491c
   36b1c:	ldrmi	r2, [r0], -r0, lsl #6
   36b20:	eorvs	r4, r3, r9, ror r4
   36b24:			; <UNDEFINED> instruction: 0xf7cf4615
   36b28:	orrlt	lr, r8, r4, lsr r9
   36b2c:			; <UNDEFINED> instruction: 0x46284918
   36b30:			; <UNDEFINED> instruction: 0xf7cf4479
   36b34:	bllt	c70ff4 <ftello64@plt+0xc6a0a8>
   36b38:			; <UNDEFINED> instruction: 0x46304916
   36b3c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   36b40:			; <UNDEFINED> instruction: 0xf904f7f3
   36b44:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
   36b48:	ldcl	7, cr15, [r8, #828]	; 0x33c
   36b4c:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
   36b50:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   36b54:	andcs	r4, r0, #48, 12	; 0x3000000
   36b58:			; <UNDEFINED> instruction: 0xf8f8f7f3
   36b5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   36b60:	strdcs	sp, [r0, -r2]
   36b64:	blx	16f4b4a <ftello64@plt+0x16edbfe>
   36b68:	strtmi	r4, [r8], -r3, lsl #12
   36b6c:			; <UNDEFINED> instruction: 0xf7cf6023
   36b70:	stmdavs	r0!, {r3, r4, r6, r9, fp, sp, lr, pc}
   36b74:	rscle	r2, r7, r0, lsl #16
   36b78:	mvnscc	pc, pc, asr #32
   36b7c:	blx	ff5f4b62 <ftello64@plt+0xff5edc16>
   36b80:	mvnle	r2, r0, lsl #16
   36b84:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   36b88:			; <UNDEFINED> instruction: 0xe7e34479
   36b8c:	andeq	fp, r0, ip, asr #24
   36b90:			; <UNDEFINED> instruction: 0x000096b8
   36b94:	andeq	r5, r1, sl, asr #16
   36b98:	andeq	r5, r1, sl, lsl r8
   36b9c:	andeq	r5, r1, r0, lsr #16
   36ba0:	svcmi	0x00f0e92d
   36ba4:	ldmdbpl	pc!, {r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36ba8:	blhi	f2064 <ftello64@plt+0xeb118>
   36bac:	blvs	fe1344e8 <ftello64@plt+0xfe12d59c>
   36bb0:	bcc	10344c8 <ftello64@plt+0x102d57c>
   36bb4:	vmov.i32	d20, #251658240	; 0x0f000000
   36bb8:	movwcs	r0, #26971	; 0x695b
   36bbc:	blcc	7336d4 <ftello64@plt+0x72c788>
   36bc0:	beq	13736c8 <ftello64@plt+0x136c77c>
   36bc4:	cdp	0, 0, cr11, cr8, cr3, {4}
   36bc8:	pkhbtmi	r0, r8, r0, lsl #20
   36bcc:	vmin.s8	d20, d0, d6
   36bd0:	strcs	r3, [r0, #-1233]	; 0xfffffb2f
   36bd4:	ands	r9, r5, r0, lsl #6
   36bd8:	strtmi	r4, [r5], #-1568	; 0xfffff9e0
   36bdc:			; <UNDEFINED> instruction: 0xf8c2f7f9
   36be0:	ldrmi	r2, [sl], -r0, lsl #6
   36be4:	ldrtmi	r4, [r8], -r1, asr #12
   36be8:			; <UNDEFINED> instruction: 0xf7d00064
   36bec:	vmul.i8	q15, q2, q13
   36bf0:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   36bf4:	addsmi	r0, r4, #-268435456	; 0xf0000000
   36bf8:	ldrmi	fp, [r4], -r8, lsr #31
   36bfc:	mvnlt	r4, r3, lsl #12
   36c00:	cfstr32le	mvfx4, [r9], #-340	; 0xfffffeac
   36c04:	movweq	lr, #23465	; 0x5ba9
   36c08:	rscle	r2, r5, r0, lsl #28
   36c0c:	andcc	pc, r3, #175104	; 0x2ac00
   36c10:	bl	fec9d018 <ftello64@plt+0xfec960cc>
   36c14:	b	140aa64 <ftello64@plt+0x1403b18>
   36c18:	ldclle	3, cr4, [sp, #584]	; 0x248
   36c1c:	andcs	r4, r5, #278528	; 0x44000
   36c20:	stmib	sp, {sp}^
   36c24:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   36c28:	b	ef4b6c <ftello64@plt+0xeedc20>
   36c2c:	vnmls.f64	d9, d8, d1
   36c30:			; <UNDEFINED> instruction: 0x461a1a10
   36c34:	mcr2	7, 3, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
   36c38:	cmnlt	lr, lr, asr #15
   36c3c:	andcs	r4, r5, #163840	; 0x28000
   36c40:	ldrbtmi	r9, [r9], #-0
   36c44:	b	b74b88 <ftello64@plt+0xb6dc3c>
   36c48:	bne	4724b0 <ftello64@plt+0x46b564>
   36c4c:	mrc2	7, 2, pc, cr4, cr6, {7}
   36c50:	andcs	r9, r1, #14336	; 0x3800
   36c54:	blls	4ecc4 <ftello64@plt+0x47d78>
   36c58:	andlt	r4, r3, r8, lsl r6
   36c5c:	blhi	f1f58 <ftello64@plt+0xeb00c>
   36c60:	svchi	0x00f0e8bd
   36c64:	andeq	r5, r1, r2, lsr #15
   36c68:			; <UNDEFINED> instruction: 0x000157b2
   36c6c:			; <UNDEFINED> instruction: 0x4605b538
   36c70:	strmi	r4, [ip], -sp, lsl #16
   36c74:			; <UNDEFINED> instruction: 0xf7cf4478
   36c78:	orrlt	lr, r0, r6, asr #23
   36c7c:	tstcs	r0, sl, lsl #4
   36c80:	stmia	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36c84:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   36c88:	blmi	28ecf0 <ftello64@plt+0x287da4>
   36c8c:	stmdami	r9, {r0, r3, r5, r9, sl, lr}
   36c90:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   36c94:	pop	{r2, r3, r4, r6, sp, lr}
   36c98:			; <UNDEFINED> instruction: 0xf7cf4038
   36c9c:	blmi	1e51b8 <ftello64@plt+0x1de26c>
   36ca0:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
   36ca4:			; <UNDEFINED> instruction: 0xe7f0601a
   36ca8:	andeq	r5, r1, r0, lsr #15
   36cac:	andeq	r9, r2, sl, lsr #4
   36cb0:	andeq	r9, r2, r0, lsr #4
   36cb4:			; <UNDEFINED> instruction: 0xfffffd9f
   36cb8:	andeq	r9, r2, lr, lsl #4
   36cbc:	stmdacs	r0, {r0, r1, r8, r9, fp, lr}
   36cc0:	svclt	0x0008447b
   36cc4:	andsvs	r2, r8, r0, lsl #1
   36cc8:	svclt	0x00004770
   36ccc:	strdeq	r9, [r2], -r0
   36cd0:	ldrbmi	lr, [r0, sp, lsr #18]!
   36cd4:	bmi	1bc8720 <ftello64@plt+0x1bc17d4>
   36cd8:	ldrmi	fp, [sl], r4, lsl #1
   36cdc:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   36ce0:			; <UNDEFINED> instruction: 0xf10d9e0c
   36ce4:	strmi	r0, [r5], -r4, lsl #16
   36ce8:			; <UNDEFINED> instruction: 0x466f58d3
   36cec:	movwls	r6, #14363	; 0x381b
   36cf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36cf4:	movwls	r2, #768	; 0x300
   36cf8:	ldrtmi	r4, [r8], -r1, asr #12
   36cfc:	ldc2l	0, cr15, [r2], #-12
   36d00:	movtlt	r4, #34308	; 0x8604
   36d04:	strtmi	r2, [r1], -r0, lsl #4
   36d08:			; <UNDEFINED> instruction: 0xf0034630
   36d0c:			; <UNDEFINED> instruction: 0x4602fd3b
   36d10:	rscsle	r2, r1, r0, lsl #16
   36d14:	orrslt	r9, r9, r1, lsl #18
   36d18:	strtmi	r2, [r8], -r0, lsl #6
   36d1c:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   36d20:	stccs	6, cr4, [r0], {4}
   36d24:	bmi	176b0cc <ftello64@plt+0x1764180>
   36d28:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   36d2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36d30:	subsmi	r9, sl, r3, lsl #22
   36d34:	adchi	pc, sl, r0, asr #32
   36d38:	andlt	r4, r4, r0, lsr #12
   36d3c:			; <UNDEFINED> instruction: 0x87f0e8bd
   36d40:	movwcs	r4, #5665	; 0x1621
   36d44:			; <UNDEFINED> instruction: 0xf7ff4628
   36d48:	addlt	pc, r3, #2448	; 0x990
   36d4c:	blcs	febc8564 <ftello64@plt+0xfebc1618>
   36d50:	stccs	0, cr13, [r0], {210}	; 0xd2
   36d54:	ubfx	sp, r0, #1, #7
   36d58:			; <UNDEFINED> instruction: 0x46304950
   36d5c:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   36d60:	ldc2	0, cr15, [r0, #-12]
   36d64:	tstlt	r8, r6, lsl #12
   36d68:	blcs	5d978 <ftello64@plt+0x56a2c>
   36d6c:	strcs	fp, [r0], -r8, lsl #30
   36d70:	strmi	r2, [r8], -r0, lsl #2
   36d74:	cdp	7, 9, cr15, cr6, cr15, {6}
   36d78:	stmdacs	r0, {r2, r9, sl, lr}
   36d7c:			; <UNDEFINED> instruction: 0xf7d0d042
   36d80:			; <UNDEFINED> instruction: 0x4607e892
   36d84:	rsbsle	r2, sp, r0, lsl #16
   36d88:	andcs	r4, r0, r5, asr #18
   36d8c:			; <UNDEFINED> instruction: 0xf7cf4479
   36d90:			; <UNDEFINED> instruction: 0xf1b9ee8a
   36d94:	suble	r0, r8, r0, lsl #30
   36d98:	strbmi	r4, [sl], -r2, asr #18
   36d9c:	strtmi	r2, [r8], -r0, lsl #6
   36da0:			; <UNDEFINED> instruction: 0xf7ff4479
   36da4:	strmi	pc, [r4], -fp, ror #28
   36da8:	andcs	r4, r0, r9, lsr r6
   36dac:	cdp	7, 7, cr15, cr10, cr15, {6}
   36db0:			; <UNDEFINED> instruction: 0xf7cf4638
   36db4:			; <UNDEFINED> instruction: 0x2c00e936
   36db8:			; <UNDEFINED> instruction: 0x2100d1b5
   36dbc:			; <UNDEFINED> instruction: 0xf7cf2005
   36dc0:			; <UNDEFINED> instruction: 0x4607ee72
   36dc4:			; <UNDEFINED> instruction: 0xf7d0b120
   36dc8:	strmi	lr, [r7], -lr, ror #16
   36dcc:	subsle	r2, r9, r0, lsl #16
   36dd0:	andcs	r4, r5, r5, lsr r9
   36dd4:			; <UNDEFINED> instruction: 0xf7cf4479
   36dd8:			; <UNDEFINED> instruction: 0xf1baee66
   36ddc:	eorsle	r0, r1, r0, lsl #30
   36de0:			; <UNDEFINED> instruction: 0x46524932
   36de4:	movwcs	r4, #1576	; 0x628
   36de8:			; <UNDEFINED> instruction: 0xf7ff4479
   36dec:	strmi	pc, [r4], -r7, asr #28
   36df0:	addsle	r2, r8, r0, lsl #30
   36df4:	andcs	r4, r5, r9, lsr r6
   36df8:	cdp	7, 5, cr15, cr4, cr15, {6}
   36dfc:			; <UNDEFINED> instruction: 0xf7cf4638
   36e00:			; <UNDEFINED> instruction: 0xe790e910
   36e04:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   36e08:	cdp	7, 4, cr15, cr12, cr15, {6}
   36e0c:	svceq	0x0000f1b9
   36e10:	stmdbmi	r8!, {r3, r5, ip, lr, pc}
   36e14:	strbmi	r4, [sl], -r3, lsr #12
   36e18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   36e1c:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   36e20:	stccs	6, cr4, [r0], {4}
   36e24:	svcge	0x007ff47f
   36e28:	cdpcs	7, 0, cr14, cr0, cr7, {6}
   36e2c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   36e30:	stmdbmi	r1!, {r4, ip, lr, pc}
   36e34:	strbmi	r4, [fp], -r2, lsl #12
   36e38:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   36e3c:	mrc2	7, 0, pc, cr14, cr15, {7}
   36e40:	ldr	r4, [r1, r4, lsl #12]!
   36e44:	svclt	0x00182e00
   36e48:	svclt	0x00082800
   36e4c:	sbcle	r4, pc, r4, asr r6	; <UNPREDICTABLE>
   36e50:	strb	r4, [r5, r2, lsl #13]
   36e54:	ldrtmi	r4, [r9], -r8, asr #12
   36e58:	cdp	7, 2, cr15, cr4, cr15, {6}
   36e5c:			; <UNDEFINED> instruction: 0xf7cf4638
   36e60:	str	lr, [sl, r0, ror #17]!
   36e64:	svclt	0x00182800
   36e68:	adcle	r2, r6, r0, lsl #28
   36e6c:			; <UNDEFINED> instruction: 0x46024913
   36e70:	strtmi	r4, [r8], -fp, asr #12
   36e74:			; <UNDEFINED> instruction: 0xf7ff4479
   36e78:	strmi	pc, [r4], -r1, lsl #28
   36e7c:			; <UNDEFINED> instruction: 0xf47f2c00
   36e80:			; <UNDEFINED> instruction: 0xe79aaf52
   36e84:	ldc	7, cr15, [sl], #-828	; 0xfffffcc4
   36e88:	strb	fp, [ip, -r4, lsl #5]
   36e8c:	stmdb	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36e90:	andeq	r7, r2, sl, asr #24
   36e94:	andeq	r0, r0, r4, ror #12
   36e98:	strdeq	r7, [r2], -lr
   36e9c:	andeq	r7, r0, r6, ror #31
   36ea0:	andeq	r2, r1, r8, lsr #18
   36ea4:	andeq	r9, r0, ip, lsl #8
   36ea8:	andeq	r2, r1, r0, ror #17
   36eac:	ldrdeq	r9, [r0], -r0
   36eb0:	andeq	r2, r1, lr, lsr #17
   36eb4:	muleq	r0, r2, r3
   36eb8:	andeq	r9, r0, r2, ror r3
   36ebc:	andeq	r9, r0, r8, lsr r3
   36ec0:	svcmi	0x00f0e92d
   36ec4:	ldclmi	6, cr4, [r5], #24
   36ec8:	ldmmi	r5!, {r0, r1, r4, r7, ip, sp, pc}^
   36ecc:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   36ed0:	blge	8b164c <ftello64@plt+0x8aa700>
   36ed4:	stmdapl	r0!, {r0, r2, r4, r9, sl, lr}
   36ed8:	stmdavs	r0, {sl, sp}
   36edc:			; <UNDEFINED> instruction: 0xf04f9011
   36ee0:	movwls	r0, #16384	; 0x4000
   36ee4:	stmdage	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
   36ee8:	strls	r6, [r9], #-52	; 0xffffffcc
   36eec:	blls	79bb08 <ftello64@plt+0x794bbc>
   36ef0:			; <UNDEFINED> instruction: 0xf7cf9306
   36ef4:	strmi	lr, [r4], -r0, lsr #23
   36ef8:			; <UNDEFINED> instruction: 0xf0402800
   36efc:			; <UNDEFINED> instruction: 0xf7f98097
   36f00:	stmibmi	r8!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   36f04:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   36f08:	mcr2	7, 6, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   36f0c:	stmdacs	r0, {r7, r9, sl, lr}
   36f10:	sbcshi	pc, fp, r0
   36f14:	strmi	r4, [r1], -r3, lsr #12
   36f18:	stmdals	r8, {r1, r5, r9, sl, lr}
   36f1c:	svc	0x00e0f7cf
   36f20:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   36f24:	blcs	66b8c <ftello64@plt+0x5fc40>
   36f28:			; <UNDEFINED> instruction: 0xf0004681
   36f2c:			; <UNDEFINED> instruction: 0xb11d8093
   36f30:	blcs	54fe4 <ftello64@plt+0x4e098>
   36f34:	adchi	pc, fp, r0, asr #32
   36f38:			; <UNDEFINED> instruction: 0xf04f2001
   36f3c:			; <UNDEFINED> instruction: 0xf7f90900
   36f40:			; <UNDEFINED> instruction: 0xf8cdfe23
   36f44:			; <UNDEFINED> instruction: 0x4605901c
   36f48:	blcs	5dbcc <ftello64@plt+0x56c80>
   36f4c:	adcshi	pc, r0, r0, asr #32
   36f50:	svceq	0x0000f1ba
   36f54:	bmi	ff56af70 <ftello64@plt+0xff564024>
   36f58:	movwcs	r4, #1624	; 0x658
   36f5c:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   36f60:			; <UNDEFINED> instruction: 0xf7f947d0
   36f64:	smlattcs	r0, r3, fp, pc	; <UNPREDICTABLE>
   36f68:	mrc2	7, 7, pc, cr0, cr2, {7}
   36f6c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   36f70:	rschi	pc, r9, r0
   36f74:			; <UNDEFINED> instruction: 0xf7ce2000
   36f78:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   36f7c:	rscshi	pc, pc, r0, asr #32
   36f80:	blmi	ff309ab0 <ftello64@plt+0xff302b64>
   36f84:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   36f88:	ldrbtmi	r2, [fp], #-2571	; 0xfffff5f5
   36f8c:			; <UNDEFINED> instruction: 0xf1b9930d
   36f90:			; <UNDEFINED> instruction: 0xf0000f00
   36f94:	movwcs	r8, #20631	; 0x5097
   36f98:			; <UNDEFINED> instruction: 0xf8cd2204
   36f9c:	ldmdage	r2, {r3, r4, r5, ip, pc}
   36fa0:	bl	496b8 <ftello64@plt+0x4276c>
   36fa4:	bl	379b4 <ftello64@plt+0x30a68>
   36fa8:	ldrbtmi	r0, [r9], #-899	; 0xfffffc7d
   36fac:			; <UNDEFINED> instruction: 0xf8422400
   36fb0:			; <UNDEFINED> instruction: 0xf8431c1c
   36fb4:			; <UNDEFINED> instruction: 0xf7f94c1c
   36fb8:			; <UNDEFINED> instruction: 0xf8dffbb9
   36fbc:	ldrbtmi	fp, [fp], #764	; 0x2fc
   36fc0:			; <UNDEFINED> instruction: 0x4601465a
   36fc4:			; <UNDEFINED> instruction: 0xf7ffa80a
   36fc8:	strmi	pc, [r1], r5, lsr #27
   36fcc:			; <UNDEFINED> instruction: 0xf0002800
   36fd0:	bls	2d7244 <ftello64@plt+0x2d02f8>
   36fd4:			; <UNDEFINED> instruction: 0xf0002a00
   36fd8:			; <UNDEFINED> instruction: 0x46108112
   36fdc:			; <UNDEFINED> instruction: 0xf958f7f7
   36fe0:	andls	r2, sl, #0, 4
   36fe4:			; <UNDEFINED> instruction: 0xf7cf4650
   36fe8:	stmdals	r7, {r2, r3, r4, fp, sp, lr, pc}
   36fec:	ldmda	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36ff0:			; <UNDEFINED> instruction: 0xf7cf4640
   36ff4:			; <UNDEFINED> instruction: 0xf1b9e816
   36ff8:	teqle	r7, r0, lsl #30
   36ffc:	tstlt	fp, r0, lsr #22
   37000:	blcs	5dc2c <ftello64@plt+0x56ce0>
   37004:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   37008:	movwcs	r4, #2476	; 0x9ac
   3700c:	ldrmi	r9, [sl], -r8, lsl #16
   37010:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   37014:	stmib	sp, {r1, r8, r9, ip, sp}^
   37018:			; <UNDEFINED> instruction: 0xf7cf3300
   3701c:	strmi	lr, [r4], -r6, ror #19
   37020:	subsle	r2, lr, r0, lsl #16
   37024:			; <UNDEFINED> instruction: 0xf7cf9808
   37028:	and	lr, r6, ip, asr sp
   3702c:	ldcl	7, cr15, [r0, #828]	; 0x33c
   37030:	stmiami	r3!, {r0, r9, sl, lr}
   37034:			; <UNDEFINED> instruction: 0xf7f64478
   37038:	bmi	fe8f6284 <ftello64@plt+0xfe8ef338>
   3703c:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   37040:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37044:	subsmi	r9, sl, r1, lsl fp
   37048:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   3704c:	andslt	r4, r3, r0, lsr #12
   37050:	svchi	0x00f0e8bd
   37054:			; <UNDEFINED> instruction: 0xf7ce4640
   37058:			; <UNDEFINED> instruction: 0xf1b9efe4
   3705c:	sbcle	r0, sp, r0, lsl #30
   37060:			; <UNDEFINED> instruction: 0xf189fa1f
   37064:	andne	pc, r3, #64, 4
   37068:	mulle	r7, r1, r2
   3706c:			; <UNDEFINED> instruction: 0xf7cf4648
   37070:			; <UNDEFINED> instruction: 0x4601edb0
   37074:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   37078:	ldc2l	7, cr15, [r0], #-984	; 0xfffffc28
   3707c:			; <UNDEFINED> instruction: 0xf7cf9808
   37080:			; <UNDEFINED> instruction: 0x0638ed30
   37084:	rscsmi	pc, lr, r0
   37088:	strbeq	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   3708c:	ldrsbcs	lr, [ip, #-117]!	; 0xffffff8b
   37090:			; <UNDEFINED> instruction: 0xf7cf4628
   37094:	strmi	lr, [r1], r0, lsr #22
   37098:	stmdavc	r3, {r5, r8, ip, sp, pc}^
   3709c:			; <UNDEFINED> instruction: 0xf0002b2d
   370a0:	ssatmi	r8, #2, sp, lsl #1
   370a4:			; <UNDEFINED> instruction: 0xf8cd9b1f
   370a8:	blcs	5b120 <ftello64@plt+0x541d4>
   370ac:	svcge	0x0050f43f
   370b0:	andcs	r4, r5, #2195456	; 0x218000
   370b4:	ldrbtmi	r2, [r9], #-0
   370b8:	svc	0x00f2f7ce
   370bc:			; <UNDEFINED> instruction: 0xf7f64629
   370c0:	smlald	pc, r5, fp, ip	; <UNPREDICTABLE>
   370c4:	andcs	r2, r3, #4, 6	; 0x10000000
   370c8:			; <UNDEFINED> instruction: 0xf7cfe769
   370cc:			; <UNDEFINED> instruction: 0x4604eb18
   370d0:	adcle	r2, r7, r0, lsl #16
   370d4:	addlt	r0, r0, #66060288	; 0x3f00000
   370d8:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   370dc:	streq	lr, [r0], #-2631	; 0xfffff5b9
   370e0:	blls	1f0f68 <ftello64@plt+0x1ea01c>
   370e4:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
   370e8:	ldmib	sp, {r8, r9, ip, pc}^
   370ec:			; <UNDEFINED> instruction: 0xf7ff2304
   370f0:	addlt	pc, r3, #15296	; 0x3bc0
   370f4:	blcs	fff08910 <ftello64@plt+0xfff019c4>
   370f8:	addshi	pc, r0, r0
   370fc:	stccs	8, cr9, [r0, #-32]	; 0xffffffe0
   37100:	addshi	pc, r1, r0, asr #32
   37104:			; <UNDEFINED> instruction: 0xe7986030
   37108:	strmi	r4, [r2], -r3, lsl #12
   3710c:	stmdals	r8, {r0, r6, r9, sl, lr}
   37110:	cdp	7, 14, cr15, cr6, cr15, {6}
   37114:	stmdacs	r0, {r0, r7, r9, sl, lr}
   37118:	blls	22b268 <ftello64@plt+0x22431c>
   3711c:	strtmi	sl, [r2], -fp, lsl #18
   37120:	adcmi	r4, r3, #24, 12	; 0x1800000
   37124:	strtmi	fp, [r8], -r8, lsl #30
   37128:	ldc2	0, cr15, [ip], #24
   3712c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   37130:	addhi	pc, r8, r0
   37134:	stcl	7, cr15, [ip, #-828]	; 0xfffffcc4
   37138:	strmi	r4, [r2], -r9, lsr #12
   3713c:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   37140:	stc2	7, cr15, [ip], {246}	; 0xf6
   37144:			; <UNDEFINED> instruction: 0xf7cfe745
   37148:			; <UNDEFINED> instruction: 0x4604eada
   3714c:	ldrteq	fp, [pc], -r8, lsr #2
   37150:			; <UNDEFINED> instruction: 0xf007b280
   37154:	b	1209154 <ftello64@plt+0x1202208>
   37158:	strtmi	r0, [r0], -r0, lsl #8
   3715c:	ldc	7, cr15, [r8, #-828]!	; 0xfffffcc4
   37160:	ldmdami	ip, {r0, r9, sl, lr}^
   37164:			; <UNDEFINED> instruction: 0xf7f64478
   37168:			; <UNDEFINED> instruction: 0x4640fbf9
   3716c:	svc	0x0058f7ce
   37170:			; <UNDEFINED> instruction: 0xf7cf9808
   37174:	stmdals	r7, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
   37178:	svc	0x0052f7ce
   3717c:			; <UNDEFINED> instruction: 0xf7cfe75d
   37180:			; <UNDEFINED> instruction: 0x4604eabe
   37184:	ldrteq	fp, [pc], -r8, lsr #2
   37188:			; <UNDEFINED> instruction: 0xf007b280
   3718c:	b	120918c <ftello64@plt+0x1202240>
   37190:			; <UNDEFINED> instruction: 0xf7cf0400
   37194:	stmdavs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
   37198:	ldmdb	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3719c:	stmdami	lr, {r0, r9, sl, lr}^
   371a0:			; <UNDEFINED> instruction: 0xf7f64478
   371a4:			; <UNDEFINED> instruction: 0x4640fbdb
   371a8:	svc	0x003af7ce
   371ac:			; <UNDEFINED> instruction: 0xf7cf9808
   371b0:			; <UNDEFINED> instruction: 0x4650ec98
   371b4:	svc	0x0034f7ce
   371b8:			; <UNDEFINED> instruction: 0xf7ce9807
   371bc:			; <UNDEFINED> instruction: 0xe73cef32
   371c0:	bcs	5d9f0 <ftello64@plt+0x56aa4>
   371c4:	svcge	0x0009f47f
   371c8:			; <UNDEFINED> instruction: 0xf7ce4650
   371cc:	stmdals	r7, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   371d0:	svc	0x0026f7ce
   371d4:			; <UNDEFINED> instruction: 0xf7ce4640
   371d8:	str	lr, [pc, -r4, lsr #30]
   371dc:	blcs	b953f0 <ftello64@plt+0xb8e4a4>
   371e0:	svcge	0x005ff47f
   371e4:			; <UNDEFINED> instruction: 0xf7cf4628
   371e8:	andls	lr, r7, lr, asr lr
   371ec:	suble	r2, r6, r0, lsl #16
   371f0:			; <UNDEFINED> instruction: 0xf7cf217c
   371f4:			; <UNDEFINED> instruction: 0x4681ea70
   371f8:	blmi	b5224 <ftello64@plt+0xae2d8>
   371fc:	ldrbmi	lr, [r0], -r4, lsr #13
   37200:	svc	0x000ef7ce
   37204:			; <UNDEFINED> instruction: 0xf7ce9807
   37208:	strbmi	lr, [r0], -ip, lsl #30
   3720c:	svc	0x0008f7ce
   37210:	ldmdami	r2!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   37214:			; <UNDEFINED> instruction: 0xf7f64478
   37218:			; <UNDEFINED> instruction: 0xe6f5fc39
   3721c:	andvs	pc, r6, #192, 6
   37220:	bcs	15d248 <ftello64@plt+0x1562fc>
   37224:	strtmi	sp, [ip], -r1
   37228:	pushmi	{r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   3722c:	strtmi	r4, [r2], -r3, lsr #12
   37230:	strmi	lr, [r2], #-2509	; 0xfffff633
   37234:	strls	r4, [r1], #-1145	; 0xfffffb87
   37238:			; <UNDEFINED> instruction: 0xf7cf9400
   3723c:	ldrsblt	lr, [r8, #-134]!	; 0xffffff7a
   37240:	strbt	r4, [pc], ip, lsr #12
   37244:	stmdbge	r9, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
   37248:	ldrbmi	r9, [r8], -r8, lsl #22
   3724c:	strbmi	r9, [r1], -r0, lsl #2
   37250:	stc2	7, cr15, [r6], #1020	; 0x3fc
   37254:	strmi	r9, [r1], sl, lsl #20
   37258:			; <UNDEFINED> instruction: 0xf43f2a00
   3725c:	ldrt	sl, [ip], r3, asr #29
   37260:	stmdblt	fp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
   37264:	strb	r9, [sp, -r8, lsl #16]
   37268:	andcs	r4, r5, #491520	; 0x78000
   3726c:			; <UNDEFINED> instruction: 0xf7ce4479
   37270:			; <UNDEFINED> instruction: 0xf7f6ef18
   37274:	stmdals	r8, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
   37278:			; <UNDEFINED> instruction: 0xf7cee744
   3727c:			; <UNDEFINED> instruction: 0xf7cfef2a
   37280:			; <UNDEFINED> instruction: 0x4604ea3e
   37284:	ldrteq	fp, [fp], -r8, lsr #2
   37288:			; <UNDEFINED> instruction: 0xf003b280
   3728c:	b	110828c <ftello64@plt+0x1101340>
   37290:	strbmi	r0, [r0], -r0, lsl #8
   37294:	cdp	7, 12, cr15, cr4, cr14, {6}
   37298:	svclt	0x0000e6c4
   3729c:	andeq	r7, r2, sl, asr sl
   372a0:	andeq	r0, r0, r4, ror #12
   372a4:	andeq	r5, r1, r6, asr #10
   372a8:	andeq	r5, r1, r2, lsr #10
   372ac:	andeq	r5, r1, r8, asr r5
   372b0:	andeq	r5, r1, lr, asr r5
   372b4:	andeq	r5, r1, r6, asr r5
   372b8:	andeq	fp, r0, lr, lsr #15
   372bc:	andeq	fp, r0, r4, asr #18
   372c0:	strdeq	r5, [r1], -r0
   372c4:	andeq	r7, r2, sl, ror #17
   372c8:			; <UNDEFINED> instruction: 0x000154b6
   372cc:	andeq	r5, r1, r2, lsr #7
   372d0:	andeq	r5, r1, lr, asr #7
   372d4:	andeq	r5, r1, r4, lsr r3
   372d8:	andeq	r5, r1, r8, lsl r3
   372dc:	andeq	r5, r1, r8, lsr r3
   372e0:	andeq	r5, r1, ip, lsr r3
   372e4:	andeq	r5, r1, r8, lsl r3
   372e8:	svcmi	0x00f0e92d
   372ec:	ldcmi	6, cr4, [r0], {5}
   372f0:	ldmmi	r0, {r0, r2, r3, r7, ip, sp, pc}
   372f4:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
   372f8:	blge	671a74 <ftello64@plt+0x66ab28>
   372fc:			; <UNDEFINED> instruction: 0x461f4616
   37300:	strcs	r5, [r0], #-2080	; 0xfffff7e0
   37304:	andls	r6, fp, r0, lsl #16
   37308:	andeq	pc, r0, pc, asr #32
   3730c:	stmdage	r4, {r2, r3, r5, sp, lr}
   37310:			; <UNDEFINED> instruction: 0xf7cf9405
   37314:			; <UNDEFINED> instruction: 0x4604e990
   37318:	cmnle	fp, r0, lsl #16
   3731c:	blx	ff47530a <ftello64@plt+0xff46e3be>
   37320:	strtmi	r4, [r2], -r3, lsr #12
   37324:	strmi	r4, [r1], r1, lsl #12
   37328:			; <UNDEFINED> instruction: 0xf7cf9804
   3732c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   37330:	svccs	0x0000bf18
   37334:	subsle	r4, sl, r3, lsl #12
   37338:	ldmdavc	r3!, {r1, r2, r3, r8, ip, sp, pc}
   3733c:	andcs	fp, r4, fp, lsl r9
   37340:	stc2	7, cr15, [r2], #-996	; 0xfffffc1c
   37344:	blls	5c8b64 <ftello64@plt+0x5c1c18>
   37348:	cmnle	r3, r0, lsl #22
   3734c:	svceq	0x0000f1ba
   37350:	bmi	1eab36c <ftello64@plt+0x1ea4420>
   37354:	movwcs	r4, #1624	; 0x658
   37358:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   3735c:			; <UNDEFINED> instruction: 0xf7f947d0
   37360:	smlattcs	r0, r5, r9, pc	; <UNPREDICTABLE>
   37364:	stc2l	7, cr15, [r8], {242}	; 0xf2
   37368:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3736c:	addhi	pc, fp, r0
   37370:			; <UNDEFINED> instruction: 0xf7ce2000
   37374:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   37378:	bmi	1c6b918 <ftello64@plt+0x1c649cc>
   3737c:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   37380:	andvc	lr, r9, sp, asr #19
   37384:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37388:			; <UNDEFINED> instruction: 0xf7f92307
   3738c:			; <UNDEFINED> instruction: 0xf8dff9cf
   37390:	ldrbtmi	sl, [sl], #436	; 0x1b4
   37394:			; <UNDEFINED> instruction: 0x46014652
   37398:			; <UNDEFINED> instruction: 0xf7ffa806
   3739c:			; <UNDEFINED> instruction: 0x4603fbbb
   373a0:			; <UNDEFINED> instruction: 0xf0002800
   373a4:	bls	1d75c8 <ftello64@plt+0x1d067c>
   373a8:			; <UNDEFINED> instruction: 0xf0002a00
   373ac:			; <UNDEFINED> instruction: 0x46108096
   373b0:			; <UNDEFINED> instruction: 0xf7f69303
   373b4:	blls	137170 <ftello64@plt+0x130224>
   373b8:	andls	r2, r6, #0, 4
   373bc:	movwls	r4, #13880	; 0x3638
   373c0:	cdp	7, 2, cr15, cr14, cr14, {6}
   373c4:			; <UNDEFINED> instruction: 0xb1a39b03
   373c8:			; <UNDEFINED> instruction: 0xf7cf4618
   373cc:	strbmi	lr, [r9], -r2, lsl #24
   373d0:	ldmdami	sp, {r1, r9, sl, lr}^
   373d4:			; <UNDEFINED> instruction: 0xf7f64478
   373d8:	b	1435ee4 <ftello64@plt+0x142ef98>
   373dc:	stmdals	r4, {r3, sl, sp, lr}
   373e0:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   373e4:	bl	1f75328 <ftello64@plt+0x1f6e3dc>
   373e8:	ldrbeq	pc, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   373ec:	stmdacs	r0, {r0, r2, sp, lr, pc}
   373f0:	blls	62b904 <ftello64@plt+0x6249b8>
   373f4:	blls	165ac8 <ftello64@plt+0x15eb7c>
   373f8:	bmi	154f4ac <ftello64@plt+0x1548560>
   373fc:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   37400:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37404:	subsmi	r9, sl, fp, lsl #22
   37408:	addshi	pc, r0, r0, asr #32
   3740c:	andlt	r4, sp, r0, lsr #12
   37410:	svchi	0x00f0e8bd
   37414:	bl	ff775358 <ftello64@plt+0xff76e40c>
   37418:	stmdami	sp, {r0, r9, sl, lr}^
   3741c:			; <UNDEFINED> instruction: 0xf7f64478
   37420:			; <UNDEFINED> instruction: 0xe7eafa9d
   37424:	blcs	5e040 <ftello64@plt+0x570f4>
   37428:	stmdami	sl, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   3742c:			; <UNDEFINED> instruction: 0xf7f64478
   37430:	strb	pc, [r0, sp, lsr #22]!	; <UNPREDICTABLE>
   37434:	andcs	r4, r5, #72, 18	; 0x120000
   37438:	ldrbtmi	r2, [r9], #-0
   3743c:	cdp	7, 3, cr15, cr0, cr14, {6}
   37440:			; <UNDEFINED> instruction: 0xf7f64631
   37444:			; <UNDEFINED> instruction: 0xe781fa59
   37448:	ldmdb	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3744c:	teqlt	r0, r4, lsl #12
   37450:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   37454:			; <UNDEFINED> instruction: 0xf008b284
   37458:	b	1249858 <ftello64@plt+0x124290c>
   3745c:			; <UNDEFINED> instruction: 0xf7cf0404
   37460:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   37464:	stmda	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37468:	ldmdami	ip!, {r0, r9, sl, lr}
   3746c:			; <UNDEFINED> instruction: 0xf7f64478
   37470:	stmdals	r4, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   37474:	bl	d753b8 <ftello64@plt+0xd6e46c>
   37478:	addlt	lr, r1, #50069504	; 0x2fc0000
   3747c:	andne	pc, r3, #64, 4
   37480:			; <UNDEFINED> instruction: 0xd1a14291
   37484:			; <UNDEFINED> instruction: 0xf7cfe7a9
   37488:			; <UNDEFINED> instruction: 0x4604e93a
   3748c:	b	1423954 <ftello64@plt+0x141ca08>
   37490:	addlt	r6, r4, #8, 16	; 0x80000
   37494:	ldmmi	lr!, {r3, ip, sp, lr, pc}^
   37498:	streq	lr, [r4], #-2632	; 0xfffff5b8
   3749c:			; <UNDEFINED> instruction: 0xf7cf4620
   374a0:			; <UNDEFINED> instruction: 0x4601eb98
   374a4:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   374a8:	blx	1675488 <ftello64@plt+0x166e53c>
   374ac:			; <UNDEFINED> instruction: 0xf7cf9804
   374b0:			; <UNDEFINED> instruction: 0xe7a2eb18
   374b4:	andls	r4, r3, r2, lsl #12
   374b8:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
   374bc:	ldc	7, cr15, [r0, #-828]	; 0xfffffcc4
   374c0:	strmi	r9, [r3], r3, lsl #22
   374c4:	stmdals	r6, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   374c8:			; <UNDEFINED> instruction: 0xf7f6b1f0
   374cc:	ldrtmi	pc, [r8], -r1, ror #29	; <UNPREDICTABLE>
   374d0:	andslt	pc, r8, sp, asr #17
   374d4:	stc	7, cr15, [r4, #824]!	; 0x338
   374d8:	ldrtmi	lr, [r8], -fp, lsl #15
   374dc:			; <UNDEFINED> instruction: 0xf7ce9303
   374e0:	blls	132b68 <ftello64@plt+0x12bc1c>
   374e4:	stmdbge	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   374e8:			; <UNDEFINED> instruction: 0x4630461a
   374ec:	blx	ff6f350c <ftello64@plt+0xff6ec5c0>
   374f0:	cmnlt	r8, r3
   374f4:	bl	1b75438 <ftello64@plt+0x1b6e4ec>
   374f8:			; <UNDEFINED> instruction: 0x46024631
   374fc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   37500:	blx	b754e0 <ftello64@plt+0xb6e594>
   37504:	strb	r9, [lr, -r3, lsl #22]
   37508:			; <UNDEFINED> instruction: 0xf7ce4638
   3750c:	ldrb	lr, [r0, -sl, lsl #27]!
   37510:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
   37514:			; <UNDEFINED> instruction: 0x46509a16
   37518:	strbmi	r9, [r9], -r0, lsl #2
   3751c:	blx	1075522 <ftello64@plt+0x106e5d6>
   37520:	strmi	r9, [r3], -r6, lsl #20
   37524:			; <UNDEFINED> instruction: 0xf43f2a00
   37528:	strb	sl, [r0, -r9, asr #30]
   3752c:	ldcl	7, cr15, [r0, #824]	; 0x338
   37530:	andeq	r7, r2, r2, lsr r6
   37534:	andeq	r0, r0, r4, ror #12
   37538:	andeq	r5, r1, sl, ror r2
   3753c:	andeq	r5, r1, r2, lsl #3
   37540:	andeq	r5, r1, r8, asr r1
   37544:	andeq	r8, r0, r6, asr lr
   37548:	andeq	r5, r1, r0, asr #4
   3754c:	andeq	r7, r2, sl, lsr #10
   37550:	andeq	r5, r1, r8
   37554:	andeq	r5, r1, r0, lsl r2
   37558:	andeq	r5, r1, r6, ror r1
   3755c:	andeq	r5, r1, ip, asr #32
   37560:	strdeq	r4, [r1], -r2
   37564:	andeq	r5, r1, lr, ror #1
   37568:	mvnsmi	lr, sp, lsr #18
   3756c:	bmi	a08dd0 <ftello64@plt+0xa01e84>
   37570:	blmi	a237a0 <ftello64@plt+0xa1c854>
   37574:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
   37578:	strmi	r4, [r4], -sp, lsl #12
   3757c:	ldmpl	r3, {r6, r8, sp}^
   37580:			; <UNDEFINED> instruction: 0xf8df4630
   37584:	ldmdavs	fp, {r4, r7, pc}
   37588:			; <UNDEFINED> instruction: 0xf04f9309
   3758c:			; <UNDEFINED> instruction: 0xf7fc0300
   37590:	vstrcs.16	s30, [r2, #-194]	; 0xffffff3e	; <UNPREDICTABLE>
   37594:	ldrshtle	r4, [r3], -r8
   37598:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
   3759c:			; <UNDEFINED> instruction: 0x46204a1f
   375a0:	strcs	r4, [r0], #-1587	; 0xfffff9cd
   375a4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   375a8:	strmi	lr, [r2], #-2509	; 0xfffff633
   375ac:	strmi	lr, [r0], #-2509	; 0xfffff633
   375b0:	svc	0x001af7ce
   375b4:	orrslt	r4, r0, r5, lsl #12
   375b8:	ldrtmi	r4, [r0], -r1, lsr #12
   375bc:	blx	2f55b4 <ftello64@plt+0x2ee668>
   375c0:	stc	7, cr15, [lr, #-824]!	; 0xfffffcc8
   375c4:	bmi	5cf6bc <ftello64@plt+0x5c8770>
   375c8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   375cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   375d0:	subsmi	r9, sl, r9, lsl #22
   375d4:			; <UNDEFINED> instruction: 0x4628d117
   375d8:	pop	{r1, r3, ip, sp, pc}
   375dc:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
   375e0:	ldrtmi	r2, [r0], -r1, lsl #4
   375e4:			; <UNDEFINED> instruction: 0xf7fc4479
   375e8:	strtmi	pc, [r9], -r9, ror #18
   375ec:			; <UNDEFINED> instruction: 0xf7fc4630
   375f0:	ldrshtvs	pc, [r8], -r1	; <UNPREDICTABLE>
   375f4:	mvnle	r2, r0, lsl #16
   375f8:	stm	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   375fc:	strb	fp, [r2, r5, lsl #5]!
   37600:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   37604:			; <UNDEFINED> instruction: 0xf7cee7ca
   37608:	svclt	0x0000ed64
   3760c:			; <UNDEFINED> instruction: 0x000273b2
   37610:	andeq	r0, r0, r4, ror #12
   37614:	muleq	r2, r4, r3
   37618:	andeq	r5, r1, lr, asr #1
   3761c:			; <UNDEFINED> instruction: 0x000006b4
   37620:	andeq	r7, r2, lr, asr r3
   37624:	ldrdeq	r2, [r1], -r0
   37628:	andeq	r5, r1, r2, rrx
   3762c:			; <UNDEFINED> instruction: 0x4614b530
   37630:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37634:			; <UNDEFINED> instruction: 0x4603461a
   37638:	strtmi	r4, [r1], -sp, lsl #12
   3763c:	blmi	708eb4 <ftello64@plt+0x701f68>
   37640:	strdlt	r4, [r3], ip
   37644:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   37648:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   3764c:			; <UNDEFINED> instruction: 0xf04f9301
   37650:			; <UNDEFINED> instruction: 0xf7cf0300
   37654:	blmi	5f1b64 <ftello64@plt+0x5eac18>
   37658:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   3765c:			; <UNDEFINED> instruction: 0x4620db13
   37660:	strtmi	r9, [r9], -r0, lsl #20
   37664:	ldc	7, cr15, [ip], #824	; 0x338
   37668:	stmdals	r0, {r2, r9, sl, lr}
   3766c:	ldcl	7, cr15, [r8], {206}	; 0xce
   37670:	blmi	3c9eb8 <ftello64@plt+0x3c2f6c>
   37674:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37678:	blls	916e8 <ftello64@plt+0x8a79c>
   3767c:	tstle	r0, sl, asr r0
   37680:	andlt	r4, r3, r0, lsr #12
   37684:	bmi	366b4c <ftello64@plt+0x35fc00>
   37688:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3768c:	ldmda	r6!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37690:	stmdacs	r0, {r2, r9, sl, lr}
   37694:	strteq	sp, [sp], -ip, ror #1
   37698:			; <UNDEFINED> instruction: 0xf005b284
   3769c:	movwmi	r4, #16638	; 0x40fe
   376a0:			; <UNDEFINED> instruction: 0xf7cee7e6
   376a4:	svclt	0x0000ed16
   376a8:	andeq	r7, r2, r8, ror #5
   376ac:	andeq	r0, r0, r4, ror #12
   376b0:	ldrdeq	r7, [r2], -r0
   376b4:			; <UNDEFINED> instruction: 0x000272b4
   376b8:			; <UNDEFINED> instruction: 0x000006b8
   376bc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   376c0:	ldrbtmi	fp, [ip], #1036	; 0x40c
   376c4:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
   376c8:			; <UNDEFINED> instruction: 0xf85cb083
   376cc:	blge	13f6dc <ftello64@plt+0x138790>
   376d0:	andls	r6, r1, #1179648	; 0x120000
   376d4:	andeq	pc, r0, #79	; 0x4f
   376d8:	blcs	17582c <ftello64@plt+0x16e8e0>
   376dc:			; <UNDEFINED> instruction: 0xf7ff9300
   376e0:	bmi	2b757c <ftello64@plt+0x2b0630>
   376e4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   376e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   376ec:	subsmi	r9, sl, r1, lsl #22
   376f0:	andlt	sp, r3, r4, lsl #2
   376f4:	bl	175870 <ftello64@plt+0x16e924>
   376f8:	ldrbmi	fp, [r0, -r2]!
   376fc:	stcl	7, cr15, [r8], #824	; 0x338
   37700:	andeq	r7, r2, r6, ror #4
   37704:	andeq	r0, r0, r4, ror #12
   37708:	andeq	r7, r2, r2, asr #4
   3770c:	svcmi	0x00f0e92d
   37710:	bmi	e4915c <ftello64@plt+0xe42210>
   37714:	cfldr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
   37718:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   3771c:	blvs	175888 <ftello64@plt+0x16e93c>
   37720:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   37724:			; <UNDEFINED> instruction: 0xf04f93f1
   37728:	blge	f8330 <ftello64@plt+0xf13e4>
   3772c:	cdpcs	3, 0, cr9, cr0, cr1, {0}
   37730:	strcs	sp, [r0, #-67]	; 0xffffffbd
   37734:	lfmcc	f7, 1, [r2], #256	; 0x100
   37738:	cdpeq	0, 5, cr15, cr12, cr15, {2}
   3773c:	beq	1cf3880 <ftello64@plt+0x1cec934>
   37740:	stmdaeq	lr!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   37744:	bleq	873888 <ftello64@plt+0x86c93c>
   37748:	ldmdavc	r2!, {r0, r2, r5, r6, r8, sl, lr}
   3774c:	strcs	fp, [r0], #-3980	; 0xfffff074
   37750:	bcs	4075c <ftello64@plt+0x39810>
   37754:	qadd16mi	fp, r7, r4
   37758:	stmiblt	r7, {r8, r9, sl, sp}^
   3775c:	bcs	3af85c <ftello64@plt+0x3a8910>
   37760:			; <UNDEFINED> instruction: 0xf803bf13
   37764:	strcc	r2, [r2, #-2817]	; 0xfffff4ff
   37768:			; <UNDEFINED> instruction: 0x4625461a
   3776c:			; <UNDEFINED> instruction: 0xf802bf02
   37770:			; <UNDEFINED> instruction: 0xf883eb02
   37774:	ldrmi	sl, [r3], -r1
   37778:			; <UNDEFINED> instruction: 0xf8164565
   3777c:	svclt	0x008c2f01
   37780:	strcs	r2, [r1], #-1024	; 0xfffffc00
   37784:	svclt	0x00142a00
   37788:	strcs	r4, [r0, -r7, lsr #12]
   3778c:	bcs	2e3d10 <ftello64@plt+0x2dcdc4>
   37790:	streq	pc, [r1], #-261	; 0xfffffefb
   37794:	ldrmi	sp, [sl], -r3, ror #3
   37798:			; <UNDEFINED> instruction: 0xf8023502
   3779c:			; <UNDEFINED> instruction: 0xf883eb02
   377a0:	ldrmi	r8, [r3], -r1
   377a4:			; <UNDEFINED> instruction: 0xf859e7e8
   377a8:	vmlacs.f64	d6, d0, d4
   377ac:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   377b0:	strcc	fp, [r1, #-284]	; 0xfffffee4
   377b4:	bllt	b57c8 <ftello64@plt+0xae87c>
   377b8:	bls	b16d8 <ftello64@plt+0xaa78c>
   377bc:	andsvc	r2, ip, r0, lsl #8
   377c0:	stc	7, cr15, [lr], {206}	; 0xce
   377c4:	blmi	34a000 <ftello64@plt+0x3430b4>
   377c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   377cc:	blls	ffc9183c <ftello64@plt+0xffc8a8f0>
   377d0:	qaddle	r4, sl, sp
   377d4:	cfldr64vc	mvdx15, [r3, #-52]!	; 0xffffffcc
   377d8:	svchi	0x00f0e8bd
   377dc:	blvs	175948 <ftello64@plt+0x16e9fc>
   377e0:	svclt	0x00082e00
   377e4:	cfstrscs	mvf2, [r0], {-0}
   377e8:	stccs	0, cr13, [r0, #-924]	; 0xfffffc64
   377ec:	strb	sp, [r0, ip, lsr #1]!
   377f0:	stcl	7, cr15, [lr], #-824	; 0xfffffcc8
   377f4:	andeq	r7, r2, lr, lsl #4
   377f8:	andeq	r0, r0, r4, ror #12
   377fc:	andeq	r7, r2, r0, ror #2
   37800:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   37804:	addlt	fp, r2, r0, lsl #10
   37808:	bge	10a448 <ftello64@plt+0x1034fc>
   3780c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   37810:	blne	175960 <ftello64@plt+0x16ea14>
   37814:	movwls	r6, #6171	; 0x181b
   37818:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3781c:			; <UNDEFINED> instruction: 0xf7ff9200
   37820:	bmi	2b75fc <ftello64@plt+0x2b06b0>
   37824:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   37828:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3782c:	subsmi	r9, sl, r1, lsl #22
   37830:	andlt	sp, r2, r4, lsl #2
   37834:	bl	1759b0 <ftello64@plt+0x16ea64>
   37838:	ldrbmi	fp, [r0, -r3]!
   3783c:	mcrr	7, 12, pc, r8, cr14	; <UNPREDICTABLE>
   37840:	andeq	r7, r2, ip, lsl r1
   37844:	andeq	r0, r0, r4, ror #12
   37848:	andeq	r7, r2, r2, lsl #2
   3784c:	andcs	r4, r1, #2048	; 0x800
   37850:	andsvs	r4, sl, fp, ror r4
   37854:	svclt	0x00004770
   37858:	andeq	r8, r2, r8, ror #12
   3785c:			; <UNDEFINED> instruction: 0x460db570
   37860:	sbclt	r4, r8, r4, lsl r9
   37864:			; <UNDEFINED> instruction: 0x46044b14
   37868:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   3786c:	movtls	r6, #30747	; 0x781b
   37870:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37874:	mcrge	1, 0, fp, cr1, cr10, {1}
   37878:	ldrtmi	r2, [r2], -r0, lsl #2
   3787c:	stcl	7, cr15, [sl], #824	; 0x338
   37880:	blcs	91954 <ftello64@plt+0x8aa08>
   37884:	stmdage	r5!, {r0, r3, ip, lr, pc}
   37888:			; <UNDEFINED> instruction: 0xf7cf9524
   3788c:	andcs	lr, r0, #24, 18	; 0x60000
   37890:	strtmi	sl, [r0], -r4, lsr #18
   37894:			; <UNDEFINED> instruction: 0xf7ce9245
   37898:	bmi	272c18 <ftello64@plt+0x26bccc>
   3789c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   378a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   378a4:	subsmi	r9, sl, r7, asr #22
   378a8:	sublt	sp, r8, r1, lsl #2
   378ac:			; <UNDEFINED> instruction: 0xf7cebd70
   378b0:	svclt	0x0000ec10
   378b4:	andeq	r7, r2, r0, asr #1
   378b8:	andeq	r0, r0, r4, ror #12
   378bc:	andeq	r7, r2, sl, lsl #1
   378c0:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   378c4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   378c8:	addlt	r4, r3, sp, asr #28
   378cc:			; <UNDEFINED> instruction: 0x4605685b
   378d0:	blcs	48ad0 <ftello64@plt+0x41b84>
   378d4:	addhi	pc, r7, r0, asr #32
   378d8:	tstcs	r1, sl, asr #22
   378dc:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   378e0:	qaddlt	r6, r9, r2
   378e4:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   378e8:	andcs	r2, r2, r1, lsl #4
   378ec:			; <UNDEFINED> instruction: 0xf7cf4479
   378f0:	andcs	lr, r0, lr, lsl r8
   378f4:			; <UNDEFINED> instruction: 0xff3af7f5
   378f8:	teqlt	r0, r4, lsl #12
   378fc:	cdp	7, 10, cr15, cr14, cr14, {6}
   37900:	strmi	r4, [r2], -r1, lsr #12
   37904:			; <UNDEFINED> instruction: 0xf7cf2002
   37908:	stmdbmi	r0, {r1, r4, fp, sp, lr, pc}^
   3790c:	andcs	r2, r2, r9, lsl #4
   37910:			; <UNDEFINED> instruction: 0xf7cf4479
   37914:	stclcs	8, cr14, [r0, #-48]	; 0xffffffd0
   37918:	blmi	fada50 <ftello64@plt+0xfa6b04>
   3791c:			; <UNDEFINED> instruction: 0xf85358f3
   37920:	stmdbcs	r0, {r0, r2, r5, ip}
   37924:	blmi	f2beb4 <ftello64@plt+0xf24f68>
   37928:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   3792c:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   37930:	adcsmi	r4, r4, #48234496	; 0x2e00000
   37934:	vqshl.s8	q10, <illegal reg q13.5>, q3
   37938:	strmi	r6, [pc], -r7, ror #18
   3793c:	ldrbtmi	r9, [sl], #769	; 0x301
   37940:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   37944:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   37948:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3794c:	stccs	13, cr13, [r1], {34}	; 0x22
   37950:			; <UNDEFINED> instruction: 0xf043bf08
   37954:	strtmi	r0, [r1], -r1, lsl #6
   37958:	blcs	49220 <ftello64@plt+0x422d4>
   3795c:			; <UNDEFINED> instruction: 0xf006d041
   37960:	andcs	pc, r1, #8384	; 0x20c0
   37964:			; <UNDEFINED> instruction: 0x46034651
   37968:	ldmdblt	r3!, {r1, sp}
   3796c:	svc	0x00def7ce
   37970:			; <UNDEFINED> instruction: 0x46214630
   37974:	cdp2	0, 12, cr15, cr2, cr6, {0}
   37978:	blx	fe2891ba <ftello64@plt+0xfe28226e>
   3797c:			; <UNDEFINED> instruction: 0xf1b82304
   37980:	b	13f998c <ftello64@plt+0x13f2a40>
   37984:	bl	ff154d1c <ftello64@plt+0xff14ddd0>
   37988:	andsle	r0, r9, r3, lsr #9
   3798c:			; <UNDEFINED> instruction: 0xf00742b4
   37990:	ldclle	3, cr0, [ip], {1}
   37994:	ldrtmi	r4, [r0], -r1, lsr #12
   37998:	stc2l	0, cr15, [r6, #-24]!	; 0xffffffe8
   3799c:	andcs	r9, r1, #1024	; 0x400
   379a0:	pkhbtmi	r1, r3, r9, lsl #16
   379a4:			; <UNDEFINED> instruction: 0xf7ce2002
   379a8:			; <UNDEFINED> instruction: 0xf1bbefc2
   379ac:	svclt	0x00180f00
   379b0:	ldrb	r2, [sp, r1, lsl #14]
   379b4:	andcs	r4, r1, #409600	; 0x64000
   379b8:	andcs	r4, r2, r9, ror r4
   379bc:	svc	0x00b6f7ce
   379c0:	andscs	r4, r4, #376832	; 0x5c000
   379c4:	ldrbtmi	r2, [r9], #-2
   379c8:	svc	0x00b0f7ce
   379cc:	strtmi	r2, [r8], -r0, lsl #4
   379d0:			; <UNDEFINED> instruction: 0xf7ff4611
   379d4:	strtmi	pc, [r8], -r3, asr #30
   379d8:	pop	{r0, r1, ip, sp, pc}
   379dc:			; <UNDEFINED> instruction: 0xf7ce4ff0
   379e0:			; <UNDEFINED> instruction: 0x461fb951
   379e4:			; <UNDEFINED> instruction: 0xf7cee7c9
   379e8:			; <UNDEFINED> instruction: 0xe775e950
   379ec:	tstls	r1, r8, lsl #12
   379f0:	cdp	7, 3, cr15, cr4, cr14, {6}
   379f4:	strmi	r9, [r2], -r1, lsl #18
   379f8:	svclt	0x0000e7df
   379fc:	strdeq	r8, [r2], -r2
   37a00:	andeq	r7, r2, r8, asr r0
   37a04:	ldrdeq	r8, [r2], -ip
   37a08:	strdeq	r3, [r1], -r8
   37a0c:	andeq	r4, r1, r8, ror #26
   37a10:	andeq	r0, r0, r0, lsl #13
   37a14:	andeq	r4, r1, r0, asr sp
   37a18:	andeq	r4, r1, r6, asr #26
   37a1c:	andeq	r1, r1, ip, asr #16
   37a20:	andeq	r4, r1, sl, asr #25
   37a24:	addlt	fp, r2, r0, ror r5
   37a28:	blmi	7267d0 <ftello64@plt+0x71f884>
   37a2c:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   37a30:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   37a34:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   37a38:	ldrmi	r2, [r9], -r2
   37a3c:	adcsvs	r9, r5, r1, lsl #6
   37a40:			; <UNDEFINED> instruction: 0xff0cf7ff
   37a44:	stmdbls	r1, {r0, r9, sp}
   37a48:			; <UNDEFINED> instruction: 0xf7ff4610
   37a4c:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   37a50:	andcs	r2, pc, r1, lsl #4
   37a54:			; <UNDEFINED> instruction: 0xff02f7ff
   37a58:	andcs	r9, r1, #16384	; 0x4000
   37a5c:			; <UNDEFINED> instruction: 0xf7ff2003
   37a60:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   37a64:	andcs	r2, fp, r1, lsl #4
   37a68:	mrc2	7, 7, pc, cr8, cr15, {7}
   37a6c:	strtmi	r4, [r2], -ip, lsl #18
   37a70:	ldrbtmi	r2, [r9], #-10
   37a74:	mrc2	7, 7, pc, cr2, cr15, {7}
   37a78:	tstcs	r1, r2, lsr #12
   37a7c:	andlt	r2, r2, sp
   37a80:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   37a84:	blmi	231634 <ftello64@plt+0x22a6e8>
   37a88:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   37a8c:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   37a90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   37a94:	b	f759d8 <ftello64@plt+0xf6ea8c>
   37a98:			; <UNDEFINED> instruction: 0xfffffe8b
   37a9c:	andeq	r8, r2, r2, lsl #9
   37aa0:			; <UNDEFINED> instruction: 0xfffffdd7
   37aa4:	andeq	r4, r1, r6, ror ip
   37aa8:	andeq	r4, r1, r8, lsl ip
   37aac:	andeq	r4, r1, lr, lsr #24
   37ab0:	adclt	fp, r5, r0, lsr r5
   37ab4:	bmi	58ab0c <ftello64@plt+0x583bc0>
   37ab8:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   37abc:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   37ac0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   37ac4:			; <UNDEFINED> instruction: 0xf04f9323
   37ac8:	ldmiblt	r5!, {r8, r9}
   37acc:	tstls	r1, r3, lsl #18
   37ad0:			; <UNDEFINED> instruction: 0xf7ce4608
   37ad4:			; <UNDEFINED> instruction: 0xf104ee64
   37ad8:	stmdbls	r1, {r4, r9}
   37adc:			; <UNDEFINED> instruction: 0xf7ce4628
   37ae0:	bmi	372220 <ftello64@plt+0x36b2d4>
   37ae4:	rscvs	r2, r3, r1, lsl #6
   37ae8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   37aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37af0:	subsmi	r9, sl, r3, lsr #22
   37af4:	eorlt	sp, r5, r5, lsl #2
   37af8:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   37afc:			; <UNDEFINED> instruction: 0xf7f54478
   37b00:			; <UNDEFINED> instruction: 0xf7ceffa3
   37b04:	svclt	0x0000eae6
   37b08:	strdeq	r8, [r2], -lr
   37b0c:	andeq	r6, r2, ip, ror #28
   37b10:	andeq	r0, r0, r4, ror #12
   37b14:	andeq	r6, r2, lr, lsr lr
   37b18:	andeq	r4, r1, ip, asr #23
   37b1c:	cfstr32mi	mvfx11, [r8], {16}
   37b20:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   37b24:			; <UNDEFINED> instruction: 0xf104b143
   37b28:	andcs	r0, r0, #16, 2
   37b2c:			; <UNDEFINED> instruction: 0xf7ce2002
   37b30:	movwcs	lr, #2470	; 0x9a6
   37b34:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   37b38:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   37b3c:			; <UNDEFINED> instruction: 0xff84f7f5
   37b40:	muleq	r2, r8, r3
   37b44:	andeq	r4, r1, lr, lsr #23
   37b48:			; <UNDEFINED> instruction: 0x4604b570
   37b4c:	tstlt	r0, #128, 16	; 0x800000
   37b50:	movwpl	lr, #14804	; 0x39d4
   37b54:	andle	r4, pc, #-1342177270	; 0xb000000a
   37b58:	ldfnee	f2, [sl], {24}
   37b5c:	andeq	pc, r3, r1, lsl #22
   37b60:	stfvcs	f6, [r2, #-136]	; 0xffffff78
   37b64:	andvs	r2, r3, r0, lsl #6
   37b68:	andeq	pc, r3, #34	; 0x22
   37b6c:	strvc	r6, [r2, #-67]	; 0xffffffbd
   37b70:	movwcc	lr, #10688	; 0x29c0
   37b74:	ldflte	f6, [r0, #-12]!
   37b78:	ldrcs	r3, [r8], -sl, lsl #10
   37b7c:			; <UNDEFINED> instruction: 0xf105fb06
   37b80:	svc	0x0026f7ce
   37b84:	stmdbvs	r3!, {r3, r7, r8, ip, sp, pc}
   37b88:	streq	lr, [r2, #-2500]	; 0xfffff63c
   37b8c:			; <UNDEFINED> instruction: 0x61221c5a
   37b90:	andeq	pc, r3, r6, lsl #22
   37b94:	rscscs	lr, r0, r5, ror #15
   37b98:	ldm	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37b9c:	andcs	fp, sl, #72, 2
   37ba0:	adcvs	r2, r0, r1, lsl #6
   37ba4:	movwcs	lr, #14788	; 0x39c4
   37ba8:	blmi	171b1c <ftello64@plt+0x16abd0>
   37bac:	eorvs	r4, r3, fp, ror r4
   37bb0:	blmi	127178 <ftello64@plt+0x12022c>
   37bb4:	eorvs	r4, r3, fp, ror r4
   37bb8:	svclt	0x0000bd70
   37bbc:	muleq	r1, r0, fp
   37bc0:	andeq	r4, r1, r4, ror #22
   37bc4:	movwcs	lr, #27088	; 0x69d0
   37bc8:			; <UNDEFINED> instruction: 0x4604b510
   37bcc:	tstlt	r3, r2, lsl #2
   37bd0:	mvnvs	r3, r1, lsl #6
   37bd4:	stmdbvs	r1, {r4, r8, sl, fp, ip, sp, pc}^
   37bd8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   37bdc:	svc	0x000cf7ce
   37be0:	movwcc	r6, #6627	; 0x19e3
   37be4:	ldflts	f6, [r0, #-908]	; 0xfffffc74
   37be8:	muleq	r1, r6, fp
   37bec:	blmi	fca4e8 <ftello64@plt+0xfc359c>
   37bf0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   37bf4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   37bf8:	movwls	r6, #6171	; 0x181b
   37bfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37c00:	subsle	r2, r1, r0, lsl #16
   37c04:	strmi	r2, [r4], -r0, lsl #2
   37c08:	stmdb	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37c0c:	strtmi	r4, [r0], -r5, lsl #12
   37c10:	mcrr	7, 12, pc, lr, cr14	; <UNPREDICTABLE>
   37c14:	svclt	0x00182d00
   37c18:	strmi	r2, [r4], -r0, lsl #16
   37c1c:	stmdavc	r3, {r1, r2, r3, r5, ip, lr, pc}
   37c20:	cmple	pc, r8, lsr #22
   37c24:	strbtmi	r2, [r9], -sl, lsl #4
   37c28:			; <UNDEFINED> instruction: 0xf7ce3001
   37c2c:	blls	73064 <ftello64@plt+0x6c118>
   37c30:	bcs	ed5ca0 <ftello64@plt+0xeced54>
   37c34:	cmple	sp, r1, lsl #12
   37c38:	andcs	r1, r0, #88, 24	; 0x5800
   37c3c:	stc2	7, cr15, [r0, #1000]!	; 0x3e8
   37c40:			; <UNDEFINED> instruction: 0xb3b84607
   37c44:	stc	7, cr15, [sl, #-824]	; 0xfffffcc8
   37c48:	strtmi	r4, [r8], -r6, lsl #12
   37c4c:	stc	7, cr15, [r6, #-824]	; 0xfffffcc8
   37c50:	andcc	r4, r3, r0, lsr r4
   37c54:	ldmda	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37c58:	cmplt	r8, r6, lsl #12
   37c5c:	ldrtmi	r2, [r9], -r3, lsr #6
   37c60:	blcc	b5c68 <ftello64@plt+0xaed1c>
   37c64:	b	f5ba4 <ftello64@plt+0xeec58>
   37c68:	strtmi	r2, [r9], -pc, lsr #6
   37c6c:	blcc	b5c74 <ftello64@plt+0xaed28>
   37c70:	bl	1175bb0 <ftello64@plt+0x116ec64>
   37c74:			; <UNDEFINED> instruction: 0xf7ce4638
   37c78:	ldrd	lr, [r4], -r4
   37c7c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   37c80:	ldmdb	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37c84:	strtmi	r4, [r0], -r6, lsl #12
   37c88:	ldcl	7, cr15, [r0, #-824]!	; 0xfffffcc8
   37c8c:			; <UNDEFINED> instruction: 0xf7ce4628
   37c90:	bmi	6323b8 <ftello64@plt+0x62b46c>
   37c94:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   37c98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37c9c:	subsmi	r9, sl, r1, lsl #22
   37ca0:	ldrtmi	sp, [r0], -lr, lsl #2
   37ca4:	ldcllt	0, cr11, [r0, #12]!
   37ca8:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   37cac:	ldm	sl!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37cb0:	strb	r4, [lr, r6, lsl #12]!
   37cb4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   37cb8:	ldm	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37cbc:	strb	r4, [r2, r6, lsl #12]!
   37cc0:	b	1f5c00 <ftello64@plt+0x1eecb4>
   37cc4:	vpmax.s8	d20, d0, d13
   37cc8:	stmdami	sp, {r0, r2, r3, r5, r6, r8, sp}
   37ccc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   37cd0:			; <UNDEFINED> instruction: 0xffc2f7f5
   37cd4:	vpmax.s8	d20, d0, d11
   37cd8:	stmdami	fp, {r0, r4, r5, r6, r8, sp}
   37cdc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   37ce0:			; <UNDEFINED> instruction: 0xffbaf7f5
   37ce4:	andeq	r6, r2, r8, lsr sp
   37ce8:	andeq	r0, r0, r4, ror #12
   37cec:	andeq	r4, r1, lr, lsl #23
   37cf0:	muleq	r2, r2, ip
   37cf4:	andeq	r4, r1, r6, lsr #22
   37cf8:	andeq	r4, r1, r6, asr #22
   37cfc:	andeq	r5, r1, r8, asr #5
   37d00:	andeq	r4, r1, r6, lsl fp
   37d04:			; <UNDEFINED> instruction: 0x000152b8
   37d08:	andeq	r4, r1, r6, lsl #22
   37d0c:	stmdami	r2, {r0, r1, r9, sl, lr}
   37d10:	ldrbtmi	r6, [r8], #-2393	; 0xfffff6a7
   37d14:	cdplt	7, 6, cr15, cr14, cr14, {6}
   37d18:	andeq	r4, r1, r2, lsl fp
   37d1c:			; <UNDEFINED> instruction: 0x4605b5f8
   37d20:	mvnslt	r4, r4, lsl r6
   37d24:			; <UNDEFINED> instruction: 0xb1bb7813
   37d28:	svcmi	0x00124e11
   37d2c:	ldrbtmi	r4, [pc], #-1150	; 37d34 <ftello64@plt+0x30de8>
   37d30:			; <UNDEFINED> instruction: 0xf7cee004
   37d34:			; <UNDEFINED> instruction: 0xf814eb2a
   37d38:	cmnlt	fp, r1, lsl #30
   37d3c:	blcs	f51dec <ftello64@plt+0xf4aea0>
   37d40:			; <UNDEFINED> instruction: 0x46114618
   37d44:	blcs	9ebd70 <ftello64@plt+0x9e4e24>
   37d48:			; <UNDEFINED> instruction: 0x4630d1f3
   37d4c:	cdp	7, 5, cr15, cr4, cr14, {6}
   37d50:	svccc	0x0001f814
   37d54:	mvnsle	r2, r0, lsl #22
   37d58:			; <UNDEFINED> instruction: 0x4638bdf8
   37d5c:	cdp	7, 4, cr15, cr12, cr14, {6}
   37d60:	stmdavs	r1, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   37d64:	pop	{r4, r9, sl, lr}
   37d68:			; <UNDEFINED> instruction: 0xf7ce40f8
   37d6c:	svclt	0x0000be43
   37d70:	andeq	r4, r1, ip, lsl #22
   37d74:	andeq	r4, r1, r2, lsl #22
   37d78:			; <UNDEFINED> instruction: 0x4606b570
   37d7c:	strmi	r6, [sp], -r4, lsl #16
   37d80:	and	fp, r8, r4, lsl r9
   37d84:	teqlt	r4, r4, lsr #16
   37d88:	strtmi	r6, [r9], -r0, ror #16
   37d8c:	stmda	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37d90:	mvnsle	r2, r0, lsl #16
   37d94:	tstcs	r8, r0, ror sp
   37d98:			; <UNDEFINED> instruction: 0xf7ce2001
   37d9c:	stmdacs	r0, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
   37da0:	ldmdavs	r3!, {r3, r4, r5, r6, r7, ip, lr, pc}
   37da4:	eorsvs	r6, r0, r5, asr #32
   37da8:	ldcllt	0, cr6, [r0, #-12]!
   37dac:	ldrlt	fp, [r8, #-440]!	; 0xfffffe48
   37db0:	bl	11f5cf0 <ftello64@plt+0x11eeda4>
   37db4:	strmi	r4, [r5], -r4, lsl #12
   37db8:			; <UNDEFINED> instruction: 0xf7ceb160
   37dbc:	andcc	lr, r2, r0, asr ip
   37dc0:	svc	0x007cf7cd
   37dc4:			; <UNDEFINED> instruction: 0xb1284605
   37dc8:	strtmi	r2, [r1], -pc, lsr #6
   37dcc:	blcc	b5dd4 <ftello64@plt+0xaee88>
   37dd0:	b	fe575d10 <ftello64@plt+0xfe56edc4>
   37dd4:			; <UNDEFINED> instruction: 0xf7ce4620
   37dd8:	strtmi	lr, [r8], -r4, lsr #18
   37ddc:	stmdami	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   37de0:			; <UNDEFINED> instruction: 0xf7cf4478
   37de4:	svclt	0x0000b85d
   37de8:	strdeq	r4, [r1], -r0
   37dec:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37df0:	ldrbtmi	r4, [ip], #2837	; 0xb15
   37df4:	addlt	fp, r2, r0, lsl r5
   37df8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   37dfc:	strbtmi	r4, [r8], -r4, lsl #12
   37e00:	movwls	r6, #6171	; 0x181b
   37e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37e08:	stcl	7, cr15, [r6, #-824]!	; 0xfffffcc8
   37e0c:			; <UNDEFINED> instruction: 0xf1049a00
   37e10:	stmibvs	r1!, {r2, r4}
   37e14:			; <UNDEFINED> instruction: 0xf7ffb172
   37e18:	stmdals	r0, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   37e1c:	stmdb	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37e20:	blmi	28a650 <ftello64@plt+0x283704>
   37e24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37e28:	blls	91e98 <ftello64@plt+0x8af4c>
   37e2c:	qaddle	r4, sl, r6
   37e30:	ldclt	0, cr11, [r0, #-8]
   37e34:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   37e38:			; <UNDEFINED> instruction: 0xff70f7ff
   37e3c:			; <UNDEFINED> instruction: 0xf7cee7f0
   37e40:	svclt	0x0000e948
   37e44:	andeq	r6, r2, r6, lsr fp
   37e48:	andeq	r0, r0, r4, ror #12
   37e4c:	andeq	r6, r2, r4, lsl #22
   37e50:	andeq	r4, r1, sl, lsl #20
   37e54:	bmi	ae4e94 <ftello64@plt+0xaddf48>
   37e58:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   37e5c:	strdlt	fp, [r2], r0
   37e60:			; <UNDEFINED> instruction: 0x460458d3
   37e64:	ldmdavs	fp, {r0, r1, r2, r8, r9, sl, fp, ip, pc}
   37e68:			; <UNDEFINED> instruction: 0xf04f9301
   37e6c:	ldmib	r0, {r8, r9}^
   37e70:	blcs	3ca8c <ftello64@plt+0x35b40>
   37e74:	stmdami	r4!, {r0, r4, r5, ip, lr, pc}
   37e78:			; <UNDEFINED> instruction: 0xf7ce4478
   37e7c:	stmibvs	r3!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   37e80:	vstrle	d2, [sl, #-4]
   37e84:	strcs	r4, [r1, #-3617]	; 0xfffff1df
   37e88:	stmdbvs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   37e8c:			; <UNDEFINED> instruction: 0xf7ce4630
   37e90:	stmibvs	r3!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   37e94:	adcmi	r3, fp, #4194304	; 0x400000
   37e98:	ldmdami	sp, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   37e9c:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   37ea0:	stc	7, cr15, [sl, #824]!	; 0x338
   37ea4:	bge	264368 <ftello64@plt+0x25d41c>
   37ea8:			; <UNDEFINED> instruction: 0x46204639
   37eac:			; <UNDEFINED> instruction: 0xf7ff9200
   37eb0:	ldmib	r4, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   37eb4:	bicslt	r1, fp, r5, lsl #6
   37eb8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   37ebc:	ldc	7, cr15, [ip, #824]	; 0x338
   37ec0:	blmi	44a71c <ftello64@plt+0x4437d0>
   37ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37ec8:	blls	91f38 <ftello64@plt+0x8afec>
   37ecc:	tstle	r4, sl, asr r0
   37ed0:	pop	{r1, ip, sp, pc}
   37ed4:	strdlt	r4, [r3], -r0
   37ed8:	stmibvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   37edc:	blmi	409704 <ftello64@plt+0x4027b8>
   37ee0:	bcc	8a324 <ftello64@plt+0x833d8>
   37ee4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   37ee8:			; <UNDEFINED> instruction: 0xf7ce0052
   37eec:	bfi	lr, r2, (invalid: 30:25)
   37ef0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   37ef4:	stc	7, cr15, [r0, #824]	; 0x338
   37ef8:			; <UNDEFINED> instruction: 0xf7cee7e2
   37efc:	svclt	0x0000e8ea
   37f00:	andeq	r6, r2, lr, asr #21
   37f04:	andeq	r0, r0, r4, ror #12
   37f08:	ldrdeq	r4, [r1], -ip
   37f0c:	andeq	r4, r1, r8, lsl #20
   37f10:	ldrdeq	r4, [r1], -r2
   37f14:	strdeq	r4, [r1], -r2
   37f18:	andeq	r6, r2, r4, ror #20
   37f1c:	ldrdeq	r1, [r1], -r0
   37f20:			; <UNDEFINED> instruction: 0x000149ba
   37f24:	andeq	r3, r1, r6, ror r8
   37f28:	bmi	6e4f68 <ftello64@plt+0x6de01c>
   37f2c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   37f30:	addlt	fp, r2, r0, lsr r5
   37f34:			; <UNDEFINED> instruction: 0x460458d3
   37f38:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, pc}
   37f3c:			; <UNDEFINED> instruction: 0xf04f9301
   37f40:	stmibvs	r3, {r8, r9}
   37f44:	bge	1e66f8 <ftello64@plt+0x1df7ac>
   37f48:	strtmi	r4, [r0], -r9, lsr #12
   37f4c:			; <UNDEFINED> instruction: 0xf7ff9200
   37f50:	ldmib	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   37f54:	orrlt	r1, r3, r5, lsl #6
   37f58:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   37f5c:	stcl	7, cr15, [ip, #-824]	; 0xfffffcc8
   37f60:	blmi	38a7a4 <ftello64@plt+0x383858>
   37f64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37f68:	blls	91fd8 <ftello64@plt+0x8b08c>
   37f6c:	qaddle	r4, sl, lr
   37f70:	pop	{r1, ip, sp, pc}
   37f74:	andlt	r4, r3, r0, lsr r0
   37f78:	andcs	r4, sl, r0, ror r7
   37f7c:	b	175ebc <ftello64@plt+0x16ef70>
   37f80:	stmdbvs	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   37f84:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   37f88:	ldc	7, cr15, [r6, #-824]!	; 0xfffffcc8
   37f8c:			; <UNDEFINED> instruction: 0xf7cee7db
   37f90:	svclt	0x0000e8a0
   37f94:	strdeq	r6, [r2], -sl
   37f98:	andeq	r0, r0, r4, ror #12
   37f9c:	andeq	r4, r1, r6, ror r9
   37fa0:	andeq	r6, r2, r4, asr #19
   37fa4:	andeq	r4, r1, r6, asr #18
   37fa8:	mvnsmi	lr, sp, lsr #18
   37fac:	strmi	r4, [r8], -r6, lsl #12
   37fb0:			; <UNDEFINED> instruction: 0x460f4615
   37fb4:	mrc2	7, 0, pc, cr10, cr15, {7}
   37fb8:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
   37fbc:	ldrtmi	r4, [r0], -r4, lsl #12
   37fc0:			; <UNDEFINED> instruction: 0xf7ff4622
   37fc4:	strtmi	pc, [r0], -r7, asr #30
   37fc8:	stmda	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37fcc:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
   37fd0:			; <UNDEFINED> instruction: 0xf8df81f0
   37fd4:			; <UNDEFINED> instruction: 0x46308050
   37fd8:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   37fdc:	ldrbtmi	r2, [r8], #1280	; 0x500
   37fe0:			; <UNDEFINED> instruction: 0xf7ffe004
   37fe4:	qasxmi	pc, r0, r7	; <UNPREDICTABLE>
   37fe8:	ldmda	sl, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37fec:	ldrtmi	r4, [r8], -r9, lsr #12
   37ff0:	mrc2	7, 6, pc, cr12, cr15, {7}
   37ff4:	strbmi	r3, [r1], -r1, lsl #10
   37ff8:	ldrtmi	r4, [r0], -r4, lsl #12
   37ffc:	stccs	6, cr4, [r0], {34}	; 0x22
   38000:	ldmib	r6, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   38004:	blcc	80c24 <ftello64@plt+0x79cd8>
   38008:	blx	fed107dc <ftello64@plt+0xfed09890>
   3800c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   38010:	svclt	0x00082a00
   38014:	blcs	40c1c <ftello64@plt+0x39cd0>
   38018:	pop	{r0, r3, r4, r6, r7, ip, lr, pc}
   3801c:			; <UNDEFINED> instruction: 0xe67541f0
   38020:			; <UNDEFINED> instruction: 0x00008aba
   38024:	muleq	r0, r6, sl
   38028:	bmi	ff925060 <ftello64@plt+0xff91e114>
   3802c:	push	{r0, r1, r5, r6, r7, r8, r9, fp, lr}
   38030:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
   38034:	stmibvs	r5, {r1, r7, ip, sp, pc}
   38038:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, fp, ip}^
   3803c:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   38040:	svclt	0x00184604
   38044:	ldmdavs	fp, {r0, r8, r9, sl, sp}
   38048:			; <UNDEFINED> instruction: 0xf04f9301
   3804c:			; <UNDEFINED> instruction: 0xf1ba0300
   38050:	svclt	0x00140f00
   38054:			; <UNDEFINED> instruction: 0xf04f46b8
   38058:	strmi	r0, [lr], -r0, lsl #16
   3805c:	suble	r2, r7, r0, lsl #26
   38060:	svceq	0x0000f1b8
   38064:	addhi	pc, r4, r0, asr #32
   38068:	ldmmi	r5, {r0, r6, r8, fp, sp, lr}^
   3806c:			; <UNDEFINED> instruction: 0xf7ce4478
   38070:	ldmmi	r4, {r2, r6, r7, sl, fp, sp, lr, pc}^
   38074:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38078:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   3807c:	ldc	7, cr15, [ip], #824	; 0x338
   38080:	blcs	92814 <ftello64@plt+0x8b8c8>
   38084:	svcmi	0x00d0dd0a
   38088:	ldrbtmi	r2, [pc], #-1281	; 38090 <ftello64@plt+0x31144>
   3808c:	ldrtmi	r6, [r8], -r1, ror #18
   38090:	ldc	7, cr15, [r2], #824	; 0x338
   38094:	strcc	r6, [r1, #-2531]	; 0xfffff61d
   38098:	lfmle	f4, 2, [r7], #684	; 0x2ac
   3809c:	stmdbvs	r1!, {r0, r1, r3, r6, r7, fp, lr}^
   380a0:			; <UNDEFINED> instruction: 0xf7ce4478
   380a4:			; <UNDEFINED> instruction: 0xf1baecaa
   380a8:	andle	r0, r5, r0, lsl #30
   380ac:	ldrbmi	sl, [r1], -fp, lsl #20
   380b0:	andls	r4, r0, #32, 12	; 0x2000000
   380b4:	mrc2	7, 4, pc, cr10, cr15, {7}
   380b8:	movwne	lr, #22996	; 0x59d4
   380bc:			; <UNDEFINED> instruction: 0xf0402b00
   380c0:			; <UNDEFINED> instruction: 0xf10480ce
   380c4:			; <UNDEFINED> instruction: 0xf1b80514
   380c8:			; <UNDEFINED> instruction: 0xf0400f00
   380cc:	strdcs	r8, [sl], -r5
   380d0:	ldmdb	sl, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   380d4:	blmi	fee8abd4 <ftello64@plt+0xfee83c88>
   380d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   380dc:	blls	9214c <ftello64@plt+0x8b200>
   380e0:			; <UNDEFINED> instruction: 0xf040405a
   380e4:	andlt	r8, r2, r6, ror #2
   380e8:			; <UNDEFINED> instruction: 0x47f0e8bd
   380ec:	ldrbmi	fp, [r0, -r2]!
   380f0:	svceq	0x0000f1b8
   380f4:	ldmibmi	r7!, {r4, r5, ip, lr, pc}
   380f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   380fc:	cdp	7, 4, cr15, cr8, cr13, {6}
   38100:	stmdacs	r0, {r0, r7, r9, sl, lr}
   38104:			; <UNDEFINED> instruction: 0xf896d03f
   38108:	strtmi	r8, [r9], r0
   3810c:	svceq	0x004ef1b8
   38110:	ldmdavc	r3!, {r0, r2, r3, r6, r8, ip, lr, pc}^
   38114:	cmple	sl, pc, ror #22
   38118:	stmdacs	r0, {r4, r5, r7, fp, ip, sp, lr}
   3811c:	stmibmi	lr!, {r0, r1, r2, r6, r8, ip, lr, pc}
   38120:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   38124:	svc	0x00bcf7cd
   38128:	ldmdavc	r1!, {r1, r2, r9, sl, lr}
   3812c:	ldmdbcs	ip!, {r0, r2, r5, r7, r8, fp, sp, lr}^
   38130:			; <UNDEFINED> instruction: 0xf04fd034
   38134:	stmdbvs	r0!, {r0, fp}^
   38138:	strmi	fp, [r1], -r5, lsl #3
   3813c:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
   38140:	mrrc	7, 12, pc, sl, cr14	; <UNPREDICTABLE>
   38144:	svceq	0x0000f1b9
   38148:	stmibmi	r5!, {r0, r1, r4, r7, ip, lr, pc}
   3814c:	stmdbvs	r0!, {r1, r3, r6, r9, sl, lr}^
   38150:			; <UNDEFINED> instruction: 0xf7ce4479
   38154:			; <UNDEFINED> instruction: 0xe793edde
   38158:	strbmi	r6, [r1], r0, asr #18
   3815c:	blmi	fe8928ec <ftello64@plt+0xfe88b9a0>
   38160:	bcc	8a7ec <ftello64@plt+0x838a0>
   38164:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   38168:			; <UNDEFINED> instruction: 0xf7ce0052
   3816c:			; <UNDEFINED> instruction: 0xe79aedd2
   38170:			; <UNDEFINED> instruction: 0x4630499e
   38174:			; <UNDEFINED> instruction: 0xf7cd4479
   38178:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   3817c:	adchi	pc, r9, r0, asr #32
   38180:	rsbls	pc, ip, #14614528	; 0xdf0000
   38184:	ldmibmi	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   38188:	andcs	r2, r0, r5, lsl #4
   3818c:			; <UNDEFINED> instruction: 0xf7cd4479
   38190:	stmibvs	r5!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
   38194:	ldmdavc	r1!, {r1, r2, r9, sl, lr}
   38198:	bicle	r2, sl, ip, ror r9
   3819c:			; <UNDEFINED> instruction: 0xf7ce1c70
   381a0:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   381a4:	mcrrne	0, 12, sp, r6, cr5
   381a8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   381ac:	ldmibmi	r2, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   381b0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   381b4:	stcl	7, cr15, [ip, #820]!	; 0x334
   381b8:			; <UNDEFINED> instruction: 0xf0002800
   381bc:	stmibmi	pc, {r0, r2, r4, r5, r7, pc}	; <UNPREDICTABLE>
   381c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   381c4:	stcl	7, cr15, [r4, #820]!	; 0x334
   381c8:			; <UNDEFINED> instruction: 0xf0002800
   381cc:	stmibmi	ip, {r0, r6, r7, pc}
   381d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   381d4:	ldcl	7, cr15, [ip, #820]	; 0x334
   381d8:			; <UNDEFINED> instruction: 0xf0002800
   381dc:	stmibmi	r9, {r6, r7, pc}
   381e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   381e4:	ldcl	7, cr15, [r4, #820]	; 0x334
   381e8:			; <UNDEFINED> instruction: 0xf0002800
   381ec:	stmibmi	r6, {r1, r3, r5, r7, pc}
   381f0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   381f4:	stcl	7, cr15, [ip, #820]	; 0x334
   381f8:			; <UNDEFINED> instruction: 0xf0002800
   381fc:	stmibmi	r3, {r0, r1, r2, r4, r5, r7, pc}
   38200:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   38204:	stcl	7, cr15, [r4, #820]	; 0x334
   38208:			; <UNDEFINED> instruction: 0xf0002800
   3820c:	stmibmi	r0, {r1, r2, r4, r5, r7, pc}
   38210:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   38214:	ldc	7, cr15, [ip, #820]!	; 0x334
   38218:			; <UNDEFINED> instruction: 0xf0002800
   3821c:	ldmdbmi	sp!, {r0, r2, r4, r5, r7, pc}^
   38220:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   38224:	ldc	7, cr15, [r4, #820]!	; 0x334
   38228:			; <UNDEFINED> instruction: 0xf0002800
   3822c:	ldmdbmi	sl!, {r2, r4, r5, r7, pc}^
   38230:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   38234:	stc	7, cr15, [ip, #820]!	; 0x334
   38238:			; <UNDEFINED> instruction: 0xf0002800
   3823c:	ldmdbmi	r7!, {r0, r1, r4, r5, r7, pc}^
   38240:			; <UNDEFINED> instruction: 0x46b84630
   38244:			; <UNDEFINED> instruction: 0xf7cd4479
   38248:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
   3824c:	svcge	0x0073f47f
   38250:	andcs	r4, r5, #1884160	; 0x1cc000
   38254:			; <UNDEFINED> instruction: 0xf7cd4479
   38258:	strmi	lr, [r6], -r4, lsr #30
   3825c:	ldmdami	r1!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   38260:			; <UNDEFINED> instruction: 0xf7ce4478
   38264:	stmibvs	r3!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   38268:	svceq	0x0000f1b8
   3826c:			; <UNDEFINED> instruction: 0x4625d01b
   38270:	svcne	0x0014f855
   38274:	stmdami	ip!, {r0, r1, r8, r9, ip, sp, pc}^
   38278:			; <UNDEFINED> instruction: 0xf7ce4478
   3827c:			; <UNDEFINED> instruction: 0xf1b9ebbe
   38280:	suble	r0, r9, r0, lsl #30
   38284:	strbmi	r4, [sl], -r9, ror #18
   38288:	ldrbtmi	r6, [r9], #-2400	; 0xfffff6a0
   3828c:	stcl	7, cr15, [r0, #-824]	; 0xfffffcc8
   38290:	ldrtmi	r6, [r2], -r1, lsr #19
   38294:			; <UNDEFINED> instruction: 0xf7ff4628
   38298:	stmdami	r5!, {r0, r6, r8, sl, fp, ip, sp, lr, pc}^
   3829c:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   382a0:	bl	feaf61e0 <ftello64@plt+0xfeaef294>
   382a4:	stmdbvs	r1!, {r0, r1, r5, r7, r8, fp, sp, lr}^
   382a8:			; <UNDEFINED> instruction: 0xf43f2b00
   382ac:	stmdami	r1!, {r4, r8, r9, sl, fp, sp, pc}^
   382b0:			; <UNDEFINED> instruction: 0xf7ce4478
   382b4:	str	lr, [sp, -r2, lsr #23]
   382b8:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
   382bc:	bl	fe7761fc <ftello64@plt+0xfe76f2b0>
   382c0:	ldrtmi	r6, [r2], -r1, lsr #19
   382c4:			; <UNDEFINED> instruction: 0xf7ff4628
   382c8:			; <UNDEFINED> instruction: 0xf1b9fd29
   382cc:	mvnle	r0, r0, lsl #30
   382d0:	ldmdbmi	sl, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   382d4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   382d8:	ldcl	7, cr15, [sl, #-820]	; 0xfffffccc
   382dc:			; <UNDEFINED> instruction: 0xf896b358
   382e0:			; <UNDEFINED> instruction: 0xf1b88000
   382e4:	tstle	r9, lr, asr #30
   382e8:	blcs	1c164bc <ftello64@plt+0x1c0f570>
   382ec:	ldmvc	r3!, {r1, r2, r8, ip, lr, pc}
   382f0:	ldrdls	pc, [ip, #-143]	; 0xffffff71
   382f4:	blcs	496e0 <ftello64@plt+0x42794>
   382f8:	svcge	0x0008f43f
   382fc:			; <UNDEFINED> instruction: 0x46304951
   38300:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38304:			; <UNDEFINED> instruction: 0xf7cd4479
   38308:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
   3830c:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {3}
   38310:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   38314:			; <UNDEFINED> instruction: 0xe6f944f9
   38318:	ldrtmi	r6, [r2], -r1, lsr #19
   3831c:			; <UNDEFINED> instruction: 0xf7ff4628
   38320:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   38324:	ldr	r1, [pc, r5, lsl #6]!
   38328:	andcs	r4, r5, #72, 18	; 0x120000
   3832c:			; <UNDEFINED> instruction: 0xf7cd4479
   38330:			; <UNDEFINED> instruction: 0x4606eeb8
   38334:			; <UNDEFINED> instruction: 0xf8dfe6f9
   38338:			; <UNDEFINED> instruction: 0xf8969118
   3833c:	ldrbtmi	r8, [r9], #0
   38340:	stmdbmi	r4, {r2, r5, r6, r7, r9, sl, sp, lr, pc}^
   38344:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   38348:	cdp	7, 10, cr15, cr10, cr13, {6}
   3834c:	strbt	r4, [ip], r6, lsl #12
   38350:	andcs	r4, r5, #1064960	; 0x104000
   38354:			; <UNDEFINED> instruction: 0xf7cd4479
   38358:	strmi	lr, [r6], -r4, lsr #29
   3835c:	ldmdbmi	pc!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   38360:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   38364:	cdp	7, 9, cr15, cr12, cr13, {6}
   38368:	ldrb	r4, [lr], r6, lsl #12
   3836c:	andcs	r4, r5, #60, 18	; 0xf0000
   38370:			; <UNDEFINED> instruction: 0xf7cd4479
   38374:			; <UNDEFINED> instruction: 0x4606ee96
   38378:	ldmdbmi	sl!, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
   3837c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   38380:	cdp	7, 8, cr15, cr14, cr13, {6}
   38384:	ldrb	r4, [r0], r6, lsl #12
   38388:	andcs	r4, r5, #901120	; 0xdc000
   3838c:			; <UNDEFINED> instruction: 0xf7cd4479
   38390:	strmi	lr, [r6], -r8, lsl #29
   38394:	ldmdbmi	r5!, {r0, r3, r6, r7, r9, sl, sp, lr, pc}
   38398:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3839c:	cdp	7, 8, cr15, cr0, cr13, {6}
   383a0:	strb	r4, [r2], r6, lsl #12
   383a4:	andcs	r4, r5, #819200	; 0xc8000
   383a8:			; <UNDEFINED> instruction: 0xf7cd4479
   383ac:			; <UNDEFINED> instruction: 0x4606ee7a
   383b0:			; <UNDEFINED> instruction: 0xf7cde6bb
   383b4:	svclt	0x0000ee8e
   383b8:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   383bc:	andeq	r0, r0, r4, ror #12
   383c0:			; <UNDEFINED> instruction: 0x000149b8
   383c4:	andeq	r4, r1, lr, ror #19
   383c8:	andeq	r4, r1, r6, lsl #16
   383cc:			; <UNDEFINED> instruction: 0x000149bc
   383d0:	andeq	r6, r2, r0, asr r8
   383d4:	andeq	r4, r1, r6, ror #15
   383d8:	andeq	r4, r1, r2, asr #15
   383dc:	andeq	r4, r1, r6, ror #17
   383e0:	strdeq	r4, [r1], -r0
   383e4:	andeq	r1, r1, r0, asr r5
   383e8:	andeq	r4, r1, r6, lsl #18
   383ec:	andeq	r4, r1, ip, ror #14
   383f0:	andeq	r4, r1, r4, asr r7
   383f4:	andeq	r4, r1, r4, asr r7
   383f8:	andeq	lr, r0, r2, asr #6
   383fc:	andeq	lr, r0, r6, lsr #1
   38400:	andeq	sp, r0, lr, ror #31
   38404:	andeq	lr, r0, r6, asr r1
   38408:	andeq	r4, r1, sl, ror #14
   3840c:	strdeq	ip, [r0], -r6
   38410:	andeq	r4, r1, lr, lsl #15
   38414:	andeq	sl, r0, r2, lsl #24
   38418:	andeq	r4, r1, lr, lsr #15
   3841c:	andeq	r4, r1, r0, asr #15
   38420:			; <UNDEFINED> instruction: 0x000147b8
   38424:	andeq	r4, r1, r4, lsl r8
   38428:	andeq	r4, r1, r4, ror #15
   3842c:	strdeq	r4, [r1], -lr
   38430:	andeq	r4, r1, sl, lsl #16
   38434:	andeq	r4, r1, r0, lsl #16
   38438:	andeq	r4, r1, r2, ror #15
   3843c:	andeq	lr, r0, lr, lsl r2
   38440:	andeq	ip, r0, r8, asr #1
   38444:	andeq	sp, r0, r4, ror #30
   38448:	andeq	ip, r0, r8, lsr #1
   3844c:			; <UNDEFINED> instruction: 0x000145bc
   38450:	muleq	r1, sl, r5
   38454:	strdeq	r4, [r1], -r2
   38458:	andeq	r4, r1, ip, lsr #11
   3845c:			; <UNDEFINED> instruction: 0x000145b6
   38460:	strdeq	r4, [r1], -r8
   38464:	andeq	r4, r1, sl, lsl #12
   38468:	andeq	r4, r1, r0, lsr #12
   3846c:	andeq	r4, r1, lr, lsr #12
   38470:	andeq	r4, r1, r0, asr #12
   38474:	andcs	r2, r1, r4, lsr #2
   38478:	blt	6f63b8 <ftello64@plt+0x6ef46c>
   3847c:	stmvs	r2, {r4, r6, r8, r9, ip, sp, pc}
   38480:			; <UNDEFINED> instruction: 0x4605b5f8
   38484:	stmdbvs	r3, {r1, r6, r7, r8, ip, sp, pc}
   38488:	strcs	fp, [r0], #-411	; 0xfffffe65
   3848c:	blx	2020f6 <ftello64@plt+0x1fb1aa>
   38490:	strcc	pc, [r1], #-1540	; 0xfffff9fc
   38494:	ldmvs	r8, {r0, r1, r4, r7, r8, fp, ip}^
   38498:			; <UNDEFINED> instruction: 0xf7cdb118
   3849c:	stmiavs	sl!, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   384a0:	ldmdbvs	r8, {r0, r1, r4, r7, r8, fp, ip}
   384a4:			; <UNDEFINED> instruction: 0xf7cdb110
   384a8:	stmiavs	sl!, {r2, sl, fp, sp, lr, pc}
   384ac:	adcmi	r6, r3, #704512	; 0xac000
   384b0:	ldrmi	sp, [r0], -sp, ror #17
   384b4:	ldc	7, cr15, [r4, #820]!	; 0x334
   384b8:	teqlt	r4, ip, lsr #20
   384bc:	stmdavs	r4!, {r5, r9, sl, lr}
   384c0:	stc	7, cr15, [lr, #820]!	; 0x334
   384c4:	sfmcs	f6, 4, [r0], {44}	; 0x2c
   384c8:			; <UNDEFINED> instruction: 0x4628d1f8
   384cc:	ldrhtmi	lr, [r8], #141	; 0x8d
   384d0:	stclt	7, cr15, [r4, #820]!	; 0x334
   384d4:	svclt	0x00004770
   384d8:	stmdavs	r3, {r3, r8, ip, sp, pc}
   384dc:	ldrbmi	fp, [r0, -r3, lsl #2]!
   384e0:	blcs	525f4 <ftello64@plt+0x4b6a8>
   384e4:	addmi	fp, fp, #24, 30	; 0x60
   384e8:	subvs	fp, r1, r8, lsl #30
   384ec:	blmi	ec8d0 <ftello64@plt+0xe5984>
   384f0:	andvs	r4, r3, fp, ror r4
   384f4:	svclt	0x00004770
   384f8:	andeq	r4, r1, ip, asr #11
   384fc:	stmdavs	r2, {r3, r8, ip, sp, pc}
   38500:	ldrbmi	fp, [r0, -r2, lsl #2]!
   38504:			; <UNDEFINED> instruction: 0x460cb510
   38508:	bmi	1a6974 <ftello64@plt+0x19fa28>
   3850c:	andvs	r4, r2, sl, ror r4
   38510:			; <UNDEFINED> instruction: 0xf7ffbd10
   38514:	stmdacs	r0, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   38518:	strdvs	sp, [r4], -sl
   3851c:	svclt	0x0000bd10
   38520:	ldrdeq	r4, [r1], -r0
   38524:	ldrlt	fp, [r8, #-424]!	; 0xfffffe58
   38528:	stmdavs	r2, {r0, r2, r4, r9, sl, lr}
   3852c:	ldfltd	f3, [r8, #-8]!
   38530:	ldmdblt	r9, {r2, r3, r9, sl, lr}
   38534:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   38538:	ldclt	0, cr6, [r8, #-8]!
   3853c:	blx	176542 <ftello64@plt+0x16f5f6>
   38540:	rscsle	r2, r4, r0, lsl #16
   38544:	stmib	r0, {r0, r1, r8, sl, fp, ip, sp, lr}^
   38548:			; <UNDEFINED> instruction: 0xf0434500
   3854c:	strvc	r0, [r3, #-769]	; 0xfffffcff
   38550:			; <UNDEFINED> instruction: 0x4770bd38
   38554:	andeq	r4, r1, sl, asr #11
   38558:	ldrlt	fp, [r8, #-424]!	; 0xfffffe58
   3855c:	stmdavs	r2, {r0, r2, r4, r9, sl, lr}
   38560:	ldfltd	f3, [r8, #-8]!
   38564:	ldmdblt	r9, {r2, r3, r9, sl, lr}
   38568:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   3856c:	ldclt	0, cr6, [r8, #-8]!
   38570:	blx	ffaf6574 <ftello64@plt+0xffaef628>
   38574:	rscsle	r2, r4, r0, lsl #16
   38578:	andvs	r7, r4, r3, lsl #26
   3857c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   38580:	strvc	r6, [r3, #-133]	; 0xffffff7b
   38584:			; <UNDEFINED> instruction: 0x4770bd38
   38588:			; <UNDEFINED> instruction: 0x000145be
   3858c:	stmdavs	r3, {r4, r5, r7, r8, ip, sp, pc}
   38590:			; <UNDEFINED> instruction: 0x4604b570
   38594:	ldfltp	f3, [r0, #-12]!
   38598:	orrlt	r4, r1, sp, lsl #12
   3859c:			; <UNDEFINED> instruction: 0x4610b15a
   385a0:	stc	7, cr15, [r0], {206}	; 0xce
   385a4:	orrslt	r4, r8, r6, lsl #12
   385a8:			; <UNDEFINED> instruction: 0xf7ff4620
   385ac:	cmplt	r0, sp, asr #21	; <UNPREDICTABLE>
   385b0:	sbcvs	r6, r6, r5
   385b4:	bmi	267b7c <ftello64@plt+0x260c30>
   385b8:			; <UNDEFINED> instruction: 0xe7f0447a
   385bc:	blmi	20a384 <ftello64@plt+0x203438>
   385c0:	andvs	r4, r3, fp, ror r4
   385c4:			; <UNDEFINED> instruction: 0x4630bd70
   385c8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   385cc:	stclt	7, cr15, [r6, #-820]!	; 0xfffffccc
   385d0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   385d4:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
   385d8:	strdeq	r1, [r1], -ip
   385dc:	andeq	r4, r1, ip, lsl #11
   385e0:	muleq	r1, lr, r5
   385e4:	ldrblt	fp, [r8, #488]!	; 0x1e8
   385e8:	stmdavs	r3, {r0, r1, r2, r3, r4, r9, sl, lr}
   385ec:	ldfltp	f3, [r8, #12]!
   385f0:	ldmdblt	r9, {r0, r2, r3, r9, sl, lr}
   385f4:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   385f8:	ldcllt	0, cr6, [r8, #12]!
   385fc:			; <UNDEFINED> instruction: 0xf7ff4616
   38600:	strmi	pc, [r4], -r3, lsr #21
   38604:	rscsle	r2, r2, r0, lsl #16
   38608:	stmib	r0, {r0, r1, r8, sl, fp, ip, sp, lr}^
   3860c:			; <UNDEFINED> instruction: 0xf0435700
   38610:	strvc	r0, [r3, #-769]	; 0xfffffcff
   38614:	rscle	r2, sl, r0, lsl #28
   38618:			; <UNDEFINED> instruction: 0xf7cd4630
   3861c:	smlawbvs	r6, r8, lr, lr
   38620:			; <UNDEFINED> instruction: 0x4770bdf8
   38624:	muleq	r1, sl, r5
   38628:	svcmi	0x00f0e92d
   3862c:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   38630:			; <UNDEFINED> instruction: 0xf8df8b02
   38634:			; <UNDEFINED> instruction: 0xf8df2c6c
   38638:	ldrbtmi	r3, [sl], #-3180	; 0xfffff394
   3863c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   38640:	movwls	r6, #55323	; 0xd81b
   38644:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38648:	suble	r2, r2, r0, lsl #16
   3864c:	strmi	r4, [r4], -r8, lsl #13
   38650:	stc2	7, cr15, [lr, #-960]!	; 0xfffffc40
   38654:			; <UNDEFINED> instruction: 0xf8df4603
   38658:	mcr	12, 0, r0, cr8, cr0, {2}
   3865c:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
   38660:	cdp	7, 13, cr15, cr0, cr13, {6}
   38664:	strmi	r6, [r7], -r5, ror #18
   38668:			; <UNDEFINED> instruction: 0xf0412d00
   3866c:	bvs	9da0b4 <ftello64@plt+0x9d3168>
   38670:	bhi	1b2d88 <ftello64@plt+0x1abe3c>
   38674:	teqlt	r6, r5, ror #3
   38678:	ldmdavs	r6!, {r4, r5, r9, sl, lr}
   3867c:	ldcl	7, cr15, [r0], {205}	; 0xcd
   38680:	cdpcs	2, 0, cr6, cr0, cr6, {1}
   38684:			; <UNDEFINED> instruction: 0xf1bad1f8
   38688:	teqle	r2, r0, lsl #30
   3868c:	movwls	r6, #2211	; 0x8a3
   38690:			; <UNDEFINED> instruction: 0xf0012b00
   38694:	stmdbvs	r3!, {r5, r6, sl, pc}
   38698:	teqle	r9, r0, lsl #22
   3869c:	stcne	8, cr15, [ip], {223}	; 0xdf
   386a0:	andcs	r4, r5, #80, 12	; 0x5000000
   386a4:			; <UNDEFINED> instruction: 0xf7cd4479
   386a8:			; <UNDEFINED> instruction: 0x4601ecfc
   386ac:			; <UNDEFINED> instruction: 0xf7ff4620
   386b0:	bvs	9b77a4 <ftello64@plt+0x9b0858>
   386b4:	stmib	r4, {r8, r9, sp}^
   386b8:	teqlt	r5, r5, lsl #6
   386bc:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   386c0:	stc	7, cr15, [lr], #820	; 0x334
   386c4:	sfmcs	f6, 4, [r0, #-148]	; 0xffffff6c
   386c8:	mrc	1, 0, sp, cr8, cr8, {7}
   386cc:			; <UNDEFINED> instruction: 0xf7f00a10
   386d0:			; <UNDEFINED> instruction: 0xf8dffd19
   386d4:			; <UNDEFINED> instruction: 0xf8df2bdc
   386d8:	ldrbtmi	r3, [sl], #-3020	; 0xfffff434
   386dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   386e0:	subsmi	r9, sl, sp, lsl #22
   386e4:	ldrbhi	pc, [lr], -r1, asr #32	; <UNPREDICTABLE>
   386e8:	ldc	0, cr11, [sp], #60	; 0x3c
   386ec:	pop	{r1, r8, r9, fp, pc}
   386f0:			; <UNDEFINED> instruction: 0xf8df8ff0
   386f4:	stmdbvs	r1!, {r6, r7, r8, r9, fp}^
   386f8:			; <UNDEFINED> instruction: 0xf7ce4478
   386fc:	stmiavs	r3!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   38700:	blcs	5d308 <ftello64@plt+0x563bc>
   38704:	ldrthi	pc, [lr], #1	; <UNPREDICTABLE>
   38708:	stmdacs	r0, {r5, r8, fp, sp, lr}
   3870c:	ldrthi	pc, [fp], -r1	; <UNPREDICTABLE>
   38710:			; <UNDEFINED> instruction: 0xf0002f00
   38714:			; <UNDEFINED> instruction: 0xf8df808a
   38718:	andcs	r7, sl, r0, lsr #23
   3871c:	blls	fe776aa0 <ftello64@plt+0xfe76fb54>
   38720:	ldrbtmi	r2, [pc], #-1536	; 38728 <ftello64@plt+0x317dc>
   38724:			; <UNDEFINED> instruction: 0xf10744f9
   38728:			; <UNDEFINED> instruction: 0xf1090b24
   3872c:	strbcc	r0, [r4, r8, asr #19]
   38730:			; <UNDEFINED> instruction: 0xf85be004
   38734:	strbmi	r0, [r8], #-3844	; 0xfffff0fc
   38738:	svc	0x0090f7cd
   3873c:	svclt	0x00384286
   38740:	ldrbmi	r4, [pc, #-1542]	; 38142 <ftello64@plt+0x311f6>
   38744:			; <UNDEFINED> instruction: 0xf1bad1f5
   38748:			; <UNDEFINED> instruction: 0xf0400f00
   3874c:			; <UNDEFINED> instruction: 0xf8df851a
   38750:			; <UNDEFINED> instruction: 0xf04fbb70
   38754:			; <UNDEFINED> instruction: 0xf8df0900
   38758:	ldrbtmi	r2, [fp], #2924	; 0xb6c
   3875c:	bpl	b2e98 <ftello64@plt+0xabf4c>
   38760:			; <UNDEFINED> instruction: 0xf10b447a
   38764:	blls	38e8c <ftello64@plt+0x31f40>
   38768:	pkhbtmi	r4, sl, r5, lsl #12
   3876c:	ldmvs	sl, {r1, r4, r5, sp, lr, pc}^
   38770:			; <UNDEFINED> instruction: 0xf8dfb1aa
   38774:			; <UNDEFINED> instruction: 0x46410b54
   38778:			; <UNDEFINED> instruction: 0xf7ce4478
   3877c:	stmiavs	r3!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   38780:			; <UNDEFINED> instruction: 0xf10469a1
   38784:	ldrtmi	r0, [fp], #-20	; 0xffffffec
   38788:			; <UNDEFINED> instruction: 0xf7ff68da
   3878c:			; <UNDEFINED> instruction: 0xf8dffac7
   38790:			; <UNDEFINED> instruction: 0x46410b3c
   38794:			; <UNDEFINED> instruction: 0xf7ce4478
   38798:	stmiavs	r3!, {r4, r5, r8, fp, sp, lr, pc}
   3879c:	ldmdbvs	sl, {r0, r1, r3, r4, r5, sl, lr}
   387a0:			; <UNDEFINED> instruction: 0xf8dfb13a
   387a4:	strbmi	r1, [r0], -ip, lsr #22
   387a8:			; <UNDEFINED> instruction: 0xf7ce4479
   387ac:	stmiavs	r3!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
   387b0:	cfldrsvc	mvf4, [fp, #-236]	; 0xffffff14
   387b4:			; <UNDEFINED> instruction: 0xf10007da
   387b8:			; <UNDEFINED> instruction: 0xf8df8500
   387bc:			; <UNDEFINED> instruction: 0x46417b18
   387c0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   387c4:			; <UNDEFINED> instruction: 0x4638447f
   387c8:	ldmdb	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   387cc:	strbmi	r6, [fp, #-2339]	; 0xfffff6dd
   387d0:	stmiavs	r3!, {r0, r5, r8, fp, ip, lr, pc}
   387d4:			; <UNDEFINED> instruction: 0xf8df2718
   387d8:	blx	1ff3e2 <ftello64@plt+0x1f8496>
   387dc:	ldrbtmi	pc, [r9], #-1801	; 0xfffff8f7	; <UNPREDICTABLE>
   387e0:			; <UNDEFINED> instruction: 0x46404632
   387e4:	blcs	a4ef58 <ftello64@plt+0xa4800c>
   387e8:	bl	32864c <ftello64@plt+0x321700>
   387ec:	strtmi	r0, [fp], -r3, lsl #7
   387f0:	ldrbmi	r6, [r3], #-2651	; 0xfffff5a5
   387f4:	b	fe376734 <ftello64@plt+0xfe36f7e8>
   387f8:	ldrtmi	r6, [fp], #-2211	; 0xfffff75d
   387fc:			; <UNDEFINED> instruction: 0x07917d1a
   38800:			; <UNDEFINED> instruction: 0xf8dfd5b5
   38804:			; <UNDEFINED> instruction: 0x46401ad8
   38808:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
   3880c:	b	fe07674c <ftello64@plt+0xfe06f800>
   38810:	ldrtmi	r6, [fp], #-2211	; 0xfffff75d
   38814:	ldmib	sp, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   38818:			; <UNDEFINED> instruction: 0xf1ba5a01
   3881c:			; <UNDEFINED> instruction: 0xf0400f00
   38820:			; <UNDEFINED> instruction: 0x464184bb
   38824:			; <UNDEFINED> instruction: 0xf7ce4638
   38828:	strtmi	lr, [r0], -r8, ror #17
   3882c:	msreq	CPSR_, #4, 2
   38830:			; <UNDEFINED> instruction: 0xf7ff9301
   38834:	stmdavs	r3!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
   38838:	blcs	15d440 <ftello64@plt+0x1564f4>
   3883c:	sbchi	pc, sl, r0, lsl #4
   38840:			; <UNDEFINED> instruction: 0xf013e8df
   38844:	cmneq	r5, #-1862270976	; 0x91000000
   38848:	orrseq	r0, r5, r6, ror r2
   3884c:	stmdbvs	r0!, {r0, r2}
   38850:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   38854:	strhi	pc, [r3, #1]
   38858:	and	r2, r4, r0, lsl #4
   3885c:	tstcc	r8, #268435456	; 0x10000000
   38860:			; <UNDEFINED> instruction: 0xf0014282
   38864:	ldmdavs	r9, {r1, r3, r4, r7, r8, r9, pc}
   38868:	mvnsle	r2, r6, lsl r9
   3886c:	bvs	1c76bf0 <ftello64@plt+0x1c6fca4>
   38870:			; <UNDEFINED> instruction: 0xf8df447e
   38874:	andcs	r1, r5, #112, 20	; 0x70000
   38878:	ldrbtmi	r2, [r9], #-0
   3887c:	ldc	7, cr15, [r0], {205}	; 0xcd
   38880:	bcs	1976c04 <ftello64@plt+0x196fcb8>
   38884:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   38888:	strtmi	r4, [r0], -r3, lsl #12
   3888c:	blx	ff376892 <ftello64@plt+0xff36f946>
   38890:			; <UNDEFINED> instruction: 0xf7ff4620
   38894:	stmdbvs	r0!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   38898:	cmplt	r8, r3, lsr #17
   3889c:	and	r2, r6, r0, lsl #2
   388a0:			; <UNDEFINED> instruction: 0xf0002a07
   388a4:	smlatbcc	r1, r4, r7, r8
   388a8:	addmi	r3, r1, #24, 6	; 0x60000000
   388ac:	ldmdavs	sl, {r1, ip, lr, pc}
   388b0:	mvnsle	r2, r4, lsl sl
   388b4:	bne	d76c38 <ftello64@plt+0xd6fcec>
   388b8:	andcs	r2, r0, r5, lsl #4
   388bc:			; <UNDEFINED> instruction: 0xf7cd4479
   388c0:			; <UNDEFINED> instruction: 0xf8dfebf0
   388c4:			; <UNDEFINED> instruction: 0xf8df2a2c
   388c8:	ldrbtmi	r1, [sl], #-2604	; 0xfffff5d4
   388cc:			; <UNDEFINED> instruction: 0x46034479
   388d0:			; <UNDEFINED> instruction: 0xf7ff4620
   388d4:	stmiavs	r1!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   388d8:			; <UNDEFINED> instruction: 0xf04f6922
   388dc:			; <UNDEFINED> instruction: 0xf04f0e00
   388e0:			; <UNDEFINED> instruction: 0x46730c18
   388e4:	ldrmi	r4, [r1], -lr, lsl #13
   388e8:	tstlt	r9, #27262976	; 0x1a00000
   388ec:			; <UNDEFINED> instruction: 0xf0012a00
   388f0:	ldrbmi	r8, [r2, #-1220]!	; 0xfffffb3c
   388f4:	uhadd16mi	fp, r7, ip
   388f8:			; <UNDEFINED> instruction: 0xf0002600
   388fc:			; <UNDEFINED> instruction: 0x46308614
   38900:	addmi	r3, lr, #1048576	; 0x100000
   38904:			; <UNDEFINED> instruction: 0x3718d016
   38908:	ldrhle	r4, [r8, #42]!	; 0x2a
   3890c:	strmi	r3, [r6], -r2
   38910:	stmdale	r7, {r0, r4, r5, r7, r9, lr}
   38914:	cdpcs	0, 1, cr14, cr3, cr14, {0}
   38918:	ldrthi	pc, [r6], #0	; <UNPREDICTABLE>
   3891c:	addmi	r3, r8, #1
   38920:	andle	r4, r7, #6291456	; 0x600000
   38924:			; <UNDEFINED> instruction: 0xf606fb0c
   38928:	andeq	lr, r6, #14336	; 0x3800
   3892c:	andvs	pc, r6, lr, asr r8	; <UNPREDICTABLE>
   38930:	mvnsle	r2, r4, lsl lr
   38934:			; <UNDEFINED> instruction: 0xf8dfae04
   38938:	smlawtcs	r3, r0, r9, r2
   3893c:	ldmibvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   38940:			; <UNDEFINED> instruction: 0x4630447a
   38944:	ldmda	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38948:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3894c:	andcs	r2, r0, r5, lsl #4
   38950:	ldrbtmi	r4, [pc], #-1145	; 38958 <ftello64@plt+0x31a0c>
   38954:	bl	fe976890 <ftello64@plt+0xfe96f944>
   38958:			; <UNDEFINED> instruction: 0xf8df4631
   3895c:	ldrbtmi	r6, [lr], #-2472	; 0xfffff658
   38960:	strtmi	r4, [r0], -r2, lsl #12
   38964:	blx	187696a <ftello64@plt+0x186fa1e>
   38968:	stmiavs	r1!, {r1, r5, r8, fp, sp, lr}
   3896c:	stccs	3, cr11, [r0, #-136]	; 0xffffff78
   38970:	strhi	pc, [fp], #1
   38974:	svclt	0x001c42a9
   38978:	andcs	r4, r0, ip, lsl #13
   3897c:	strbhi	pc, [pc]	; 38984 <ftello64@plt+0x31a38>	; <UNPREDICTABLE>
   38980:	andcc	r4, r1, r3, lsl #12
   38984:	mulsle	r7, r0, r2
   38988:	ldfeqd	f7, [r8], {12}
   3898c:	mvnsle	r4, r5, ror #10
   38990:	ldrmi	r3, [r8], -r2, lsl #6
   38994:	stmdble	pc, {r1, r7, r9, lr}	; <UNPREDICTABLE>
   38998:	ldceq	0, cr15, [r8], {79}	; 0x4f
   3899c:	ldmdacs	r3, {r1, r2, sp, lr, pc}
   389a0:	ldrthi	pc, [sp], #-0	; <UNPREDICTABLE>
   389a4:	addsmi	r3, sl, #67108864	; 0x4000000
   389a8:	stmdble	r5, {r3, r4, r9, sl, lr}
   389ac:			; <UNDEFINED> instruction: 0xf000fb0c
   389b0:	stmdapl	r8, {r0, r2, r3, fp, ip}
   389b4:	mvnsle	r2, r4, lsl r8
   389b8:	movwpl	lr, #27092	; 0x69d4
   389bc:	mvnvs	r3, r1, lsl #22
   389c0:			; <UNDEFINED> instruction: 0xf083fab3
   389c4:	vstrcs.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   389c8:	andcs	fp, r0, r8, lsl #30
   389cc:	strtmi	fp, [r0], -r0, lsr #2
   389d0:			; <UNDEFINED> instruction: 0xf99cf7ff
   389d4:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   389d8:	subsle	r2, r3, r0, lsl #20
   389dc:	movwcs	r4, #1549	; 0x60d
   389e0:	movwcc	lr, #4100	; 0x1004
   389e4:	addsmi	r3, r3, #24, 10	; 0x6000000
   389e8:	mvnshi	pc, #128	; 0x80
   389ec:	stmdacs	r2, {r3, r5, fp, sp, lr}
   389f0:	stfvcd	f5, [fp, #-988]!	; 0xfffffc24
   389f4:			; <UNDEFINED> instruction: 0xf14007de
   389f8:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, pc}^
   389fc:			; <UNDEFINED> instruction: 0xf0402b00
   38a00:			; <UNDEFINED> instruction: 0xf8df8403
   38a04:	ldrbtmi	r7, [pc], #-2308	; 38a0c <ftello64@plt+0x31ac0>
   38a08:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   38a0c:	andcs	r2, r0, r5, lsl #4
   38a10:	ldmvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38a14:			; <UNDEFINED> instruction: 0xf7cd4479
   38a18:	ldrbtmi	lr, [lr], #-2884	; 0xfffff4bc
   38a1c:			; <UNDEFINED> instruction: 0x46324639
   38a20:	strtmi	r4, [r0], -r3, lsl #12
   38a24:	blx	76a2a <ftello64@plt+0x6fade>
   38a28:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
   38a2c:	addhi	pc, r5, #65	; 0x41
   38a30:	stmiavs	r5!, {r1, r5, r8, fp, sp, lr}
   38a34:	movwcs	fp, #818	; 0x332
   38a38:	movwcc	lr, #4099	; 0x1003
   38a3c:	addsmi	r3, r3, #24, 10	; 0x6000000
   38a40:	stmdavs	r9!, {r5, r9, ip, lr, pc}
   38a44:	mvnsle	r2, r3, lsl #18
   38a48:	ldrbeq	r7, [pc, fp, lsr #26]
   38a4c:	stmdavs	fp!, {r1, r3, r4, r8, sl, ip, lr, pc}^
   38a50:			; <UNDEFINED> instruction: 0xf0402b00
   38a54:			; <UNDEFINED> instruction: 0xf8df83dd
   38a58:	ldrbtmi	r7, [pc], #-2236	; 38a60 <ftello64@plt+0x31b14>
   38a5c:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   38a60:	andcs	r2, r0, r5, lsl #4
   38a64:	ldmvs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   38a68:			; <UNDEFINED> instruction: 0xf7cd4479
   38a6c:	ldrbtmi	lr, [lr], #-2842	; 0xfffff4e6
   38a70:			; <UNDEFINED> instruction: 0x46324639
   38a74:	strtmi	r4, [r0], -r3, lsl #12
   38a78:	blx	ff5f6a7c <ftello64@plt+0xff5efb30>
   38a7c:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
   38a80:	subhi	pc, sp, #65	; 0x41
   38a84:	movwpl	lr, #27092	; 0x69d4
   38a88:	mvnvs	r3, r1, lsl #22
   38a8c:			; <UNDEFINED> instruction: 0xf383fab3
   38a90:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   38a94:	movwcs	fp, #3848	; 0xf08
   38a98:			; <UNDEFINED> instruction: 0xf0402b00
   38a9c:	bvs	919994 <ftello64@plt+0x912a48>
   38aa0:			; <UNDEFINED> instruction: 0xf0002b00
   38aa4:	stmdbvs	r1!, {r2, r3, r5, r7, r8, r9, pc}^
   38aa8:	svceq	0x0000f1ba
   38aac:	orrshi	pc, lr, #0
   38ab0:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38ab4:			; <UNDEFINED> instruction: 0xf7cd4478
   38ab8:	bvs	9f4940 <ftello64@plt+0x9ed9f4>
   38abc:	cmplt	r3, r3, lsr r8
   38ac0:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38ac4:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   38ac8:	svc	0x0096f7cd
   38acc:	vmlacs.f32	s12, s0, s13
   38ad0:			; <UNDEFINED> instruction: 0xf8dfd045
   38ad4:			; <UNDEFINED> instruction: 0xf8df7854
   38ad8:	ldrbtmi	r9, [pc], #-2132	; 38ae0 <ftello64@plt+0x31b94>
   38adc:	ldmdahi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38ae0:			; <UNDEFINED> instruction: 0x463b44f9
   38ae4:			; <UNDEFINED> instruction: 0x465744f8
   38ae8:	teqlt	r7, sl	; <illegal shifter operand>
   38aec:	ldmdavs	fp, {r0, r1, r5, r9, fp, sp, lr}
   38af0:	stmdbvs	r1!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   38af4:			; <UNDEFINED> instruction: 0xf7cd4648
   38af8:	ldmdavs	r0!, {r7, r8, r9, sl, fp, sp, lr, pc}^
   38afc:			; <UNDEFINED> instruction: 0xf0022100
   38b00:	strmi	pc, [r5], -r5, ror #31
   38b04:			; <UNDEFINED> instruction: 0xf0002800
   38b08:	strmi	r8, [r2], -lr, asr #6
   38b0c:			; <UNDEFINED> instruction: 0x46204651
   38b10:	blx	2f6b14 <ftello64@plt+0x2efbc8>
   38b14:			; <UNDEFINED> instruction: 0xf7cd4628
   38b18:	smlalbblt	lr, r7, r4, sl
   38b1c:	ldmdavs	fp, {r0, r1, r5, r9, fp, sp, lr}
   38b20:			; <UNDEFINED> instruction: 0xf8dfb12b
   38b24:	stmdbvs	r1!, {r4, fp}^
   38b28:			; <UNDEFINED> instruction: 0xf7cd4478
   38b2c:	ldmdavs	r3!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   38b30:			; <UNDEFINED> instruction: 0xf8dfb143
   38b34:	stmdbvs	r1!, {r2, fp}^
   38b38:			; <UNDEFINED> instruction: 0xf7cd4478
   38b3c:	ldmdavs	r6!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   38b40:	bicsle	r2, r2, r0, lsl #28
   38b44:	svccs	0x00006a25
   38b48:	cfldrsge	mvf15, [r4, #252]!	; 0xfc
   38b4c:	teqlt	sp, r1, ror #18
   38b50:			; <UNDEFINED> instruction: 0xb12b682b
   38b54:	ubfxeq	pc, pc, #17, #5
   38b58:			; <UNDEFINED> instruction: 0xf7cd4478
   38b5c:	stmdbvs	r1!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
   38b60:			; <UNDEFINED> instruction: 0x07dcf8df
   38b64:			; <UNDEFINED> instruction: 0xf7cd4478
   38b68:	bvs	9b4890 <ftello64@plt+0x9ad944>
   38b6c:	stmdbvs	r0!, {r1, r5, r7, r8, sl, sp, lr, pc}
   38b70:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   38b74:	mvnshi	pc, #1
   38b78:	and	r2, r4, r0, lsl #4
   38b7c:	tstcc	r8, #268435456	; 0x10000000
   38b80:			; <UNDEFINED> instruction: 0xf0014282
   38b84:	ldmdavs	r9, {r1, r2, r3, r9, pc}
   38b88:	mvnsle	r2, sl, lsl r9
   38b8c:	blcs	52d00 <ftello64@plt+0x4bdb4>
   38b90:	rsbshi	pc, r4, #65	; 0x41
   38b94:	sbfxvs	pc, pc, #17, #13
   38b98:			; <UNDEFINED> instruction: 0xf8df447e
   38b9c:	andcs	r1, r5, #172, 14	; 0x2b00000
   38ba0:	ldrbtmi	r2, [r9], #-0
   38ba4:	b	1f76ae0 <ftello64@plt+0x1f6fb94>
   38ba8:	sbfxcs	pc, pc, #17, #1
   38bac:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   38bb0:	strtmi	r4, [r0], -r3, lsl #12
   38bb4:	blx	e76bb8 <ftello64@plt+0xe6fc6c>
   38bb8:			; <UNDEFINED> instruction: 0xf7ff4620
   38bbc:	stmdbvs	r0!, {r0, r1, fp, ip, sp, lr, pc}
   38bc0:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   38bc4:	bicshi	pc, fp, #1
   38bc8:	and	r2, r4, r0, lsl #4
   38bcc:	tstcc	r8, #268435456	; 0x10000000
   38bd0:			; <UNDEFINED> instruction: 0xf0014282
   38bd4:	ldmdavs	r9, {r1, r3, r5, r6, r7, r8, pc}
   38bd8:	mvnsle	r2, r7, lsl #18
   38bdc:			; <UNDEFINED> instruction: 0x6770f8df
   38be0:			; <UNDEFINED> instruction: 0xf8df447e
   38be4:	andcs	r1, r5, #112, 14	; 0x1c00000
   38be8:	ldrbtmi	r2, [r9], #-0
   38bec:	b	1676b28 <ftello64@plt+0x166fbdc>
   38bf0:			; <UNDEFINED> instruction: 0x2764f8df
   38bf4:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   38bf8:	strtmi	r4, [r0], -r3, lsl #12
   38bfc:	blx	576c00 <ftello64@plt+0x56fcb4>
   38c00:	stmiavs	r3!, {r5, r8, fp, sp, lr}
   38c04:			; <UNDEFINED> instruction: 0xf0012800
   38c08:	andcs	r8, r0, #172, 2	; 0x2b
   38c0c:	andcc	lr, r1, #4
   38c10:	addmi	r3, r2, #24, 6	; 0x60000000
   38c14:			; <UNDEFINED> instruction: 0x81a5f001
   38c18:	stmdbcs	ip, {r0, r3, r4, fp, sp, lr}
   38c1c:	ldmvs	lr, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   38c20:			; <UNDEFINED> instruction: 0xf0012e00
   38c24:			; <UNDEFINED> instruction: 0xf8df819e
   38c28:	andcs	r1, r5, #52, 14	; 0xd00000
   38c2c:	ldrbtmi	r2, [r9], #-0
   38c30:	b	df6b6c <ftello64@plt+0xdefc20>
   38c34:			; <UNDEFINED> instruction: 0x2728f8df
   38c38:			; <UNDEFINED> instruction: 0x1728f8df
   38c3c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   38c40:	strtmi	r4, [r0], -r3, lsl #12
   38c44:			; <UNDEFINED> instruction: 0xf9f0f7ff
   38c48:			; <UNDEFINED> instruction: 0x171cf8df
   38c4c:	andcs	r2, r0, r5, lsl #4
   38c50:			; <UNDEFINED> instruction: 0xf7cd4479
   38c54:	andls	lr, r0, r6, lsr #20
   38c58:			; <UNDEFINED> instruction: 0xf7fa4630
   38c5c:	stmdbls	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   38c60:	strtmi	r4, [r0], -r2, lsl #12
   38c64:			; <UNDEFINED> instruction: 0xf8f6f7ff
   38c68:	stmiavs	r7!, {r1, r2, r5, r8, fp, sp, lr}
   38c6c:			; <UNDEFINED> instruction: 0x46b8b37e
   38c70:	and	r2, r4, r0, lsl #4
   38c74:			; <UNDEFINED> instruction: 0xf1083201
   38c78:	adcsmi	r0, r2, #24, 16	; 0x180000
   38c7c:			; <UNDEFINED> instruction: 0xf8d8d027
   38c80:	blcs	3c4c88 <ftello64@plt+0x3bdd3c>
   38c84:			; <UNDEFINED> instruction: 0xf8d8d1f6
   38c88:			; <UNDEFINED> instruction: 0xf1b9900c
   38c8c:	andsle	r0, lr, r0, lsl #30
   38c90:			; <UNDEFINED> instruction: 0xf7cd4648
   38c94:			; <UNDEFINED> instruction: 0x4606ed9e
   38c98:			; <UNDEFINED> instruction: 0xf0412800
   38c9c:			; <UNDEFINED> instruction: 0xf8df8315
   38ca0:	strbmi	r1, [r8], -ip, asr #13
   38ca4:			; <UNDEFINED> instruction: 0xf7cd4479
   38ca8:	stmdacs	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
   38cac:	rscshi	pc, ip, #65	; 0x41
   38cb0:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   38cb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   38cb8:	ldmib	r2!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38cbc:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   38cc0:			; <UNDEFINED> instruction: 0x4601447a
   38cc4:			; <UNDEFINED> instruction: 0xf7ff4620
   38cc8:	stmiavs	r7!, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
   38ccc:			; <UNDEFINED> instruction: 0xf04f6926
   38cd0:			; <UNDEFINED> instruction: 0xf04f0e00
   38cd4:			; <UNDEFINED> instruction: 0x46730c18
   38cd8:			; <UNDEFINED> instruction: 0x463746be
   38cdc:	svccs	0x0000461e
   38ce0:	strbhi	pc, [r2], #-0	; <UNPREDICTABLE>
   38ce4:			; <UNDEFINED> instruction: 0xf0012e00
   38ce8:	ldrbmi	r8, [r6, #-728]!	; 0xfffffd28
   38cec:	uhadd16mi	fp, r0, ip
   38cf0:			; <UNDEFINED> instruction: 0xf0002100
   38cf4:	strmi	r8, [sl], -sp, lsl #8
   38cf8:	adcsmi	r3, r9, #1073741824	; 0x40000000
   38cfc:	ldrthi	pc, [r4], #-0	; <UNPREDICTABLE>
   38d00:	addmi	r3, r6, #24
   38d04:	andcc	sp, r2, #-1073741763	; 0xc000003d
   38d08:	addmi	r4, pc, #17825792	; 0x1100000
   38d0c:			; <UNDEFINED> instruction: 0xf000d806
   38d10:	andcc	fp, r1, #11008	; 0x2b00
   38d14:			; <UNDEFINED> instruction: 0x461142ba
   38d18:	strthi	pc, [r6], #-128	; 0xffffff80
   38d1c:			; <UNDEFINED> instruction: 0xf101fb0c
   38d20:	streq	lr, [r1], -lr, lsl #22
   38d24:	andne	pc, r1, lr, asr r8	; <UNPREDICTABLE>
   38d28:	mvnsle	r2, r7, lsl r9
   38d2c:	ldrb	r3, [r6, r1, lsl #6]
   38d30:	stmiavs	r3!, {r5, r8, fp, sp, lr}
   38d34:			; <UNDEFINED> instruction: 0xf0012800
   38d38:	andcs	r8, r0, #-1879048177	; 0x9000000f
   38d3c:	andcc	lr, r1, #4
   38d40:	addmi	r3, r2, #24, 6	; 0x60000000
   38d44:	msrhi	CPSR_sc, r1
   38d48:	stmdbcs	r8!, {r0, r3, r4, fp, sp, lr}
   38d4c:			; <UNDEFINED> instruction: 0xf8dfd1f7
   38d50:	ldrbtmi	r5, [sp], #-1576	; 0xfffff9d8
   38d54:			; <UNDEFINED> instruction: 0x1624f8df
   38d58:	andcs	r2, r0, r5, lsl #4
   38d5c:			; <UNDEFINED> instruction: 0xf7cd4479
   38d60:			; <UNDEFINED> instruction: 0xf8dfe9a0
   38d64:			; <UNDEFINED> instruction: 0x4629261c
   38d68:			; <UNDEFINED> instruction: 0x4603447a
   38d6c:			; <UNDEFINED> instruction: 0xf7ff4620
   38d70:			; <UNDEFINED> instruction: 0x4620f95b
   38d74:			; <UNDEFINED> instruction: 0xff26f7fe
   38d78:	stmiavs	r3!, {r5, r8, fp, sp, lr}
   38d7c:			; <UNDEFINED> instruction: 0xf0012800
   38d80:	andcs	r8, r0, #1610612751	; 0x6000000f
   38d84:	andcc	lr, r1, #4
   38d88:	addmi	r3, r2, #24, 6	; 0x60000000
   38d8c:	tsthi	r1, r1	; <UNPREDICTABLE>
   38d90:	stmdbcs	r7, {r0, r3, r4, fp, sp, lr}
   38d94:			; <UNDEFINED> instruction: 0xf8dfd1f7
   38d98:	ldrbtmi	r6, [lr], #-1516	; 0xfffffa14
   38d9c:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   38da0:	andcs	r2, r0, r5, lsl #4
   38da4:	strbvc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   38da8:			; <UNDEFINED> instruction: 0x46054479
   38dac:	ldmdb	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38db0:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   38db4:	ldrbtmi	r4, [pc], #-1585	; 38dbc <ftello64@plt+0x31e70>
   38db8:			; <UNDEFINED> instruction: 0x2618447a
   38dbc:	strtmi	r4, [r0], -r3, lsl #12
   38dc0:			; <UNDEFINED> instruction: 0xf932f7ff
   38dc4:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   38dc8:	tstlt	r2, #182452224	; 0xae00000
   38dcc:			; <UNDEFINED> instruction: 0xf0012d00
   38dd0:	addmi	r8, sp, #96, 4
   38dd4:	pkhbtmi	fp, ip, ip, lsl #30
   38dd8:			; <UNDEFINED> instruction: 0xf0002000
   38ddc:			; <UNDEFINED> instruction: 0x4603839d
   38de0:	addsmi	r3, r0, #1
   38de4:			; <UNDEFINED> instruction: 0xf10cd015
   38de8:	strbmi	r0, [r5, #-3096]!	; 0xfffff3e8
   38dec:	movwcc	sp, #8695	; 0x21f7
   38df0:	addsmi	r4, r0, #24, 12	; 0x1800000
   38df4:	and	sp, ip, r7, lsl #6
   38df8:			; <UNDEFINED> instruction: 0xf000280a
   38dfc:	movwcc	r8, #4680	; 0x1248
   38e00:			; <UNDEFINED> instruction: 0x46184293
   38e04:	blx	1ed622 <ftello64@plt+0x1e66d6>
   38e08:	stmdane	sp, {ip, sp, lr, pc}
   38e0c:	ldmdacs	r4, {r3, fp, ip, lr}
   38e10:			; <UNDEFINED> instruction: 0xf8dfd1f2
   38e14:	strcs	r9, [r0, #-1408]	; 0xfffffa80
   38e18:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   38e1c:	ldrbtmi	r4, [r9], #1704	; 0x6a8
   38e20:	movwls	r4, #1147	; 0x47b
   38e24:			; <UNDEFINED> instruction: 0xf0012a00
   38e28:	sfmcs	f0, 1, [r0, #-764]	; 0xfffffd04
   38e2c:	eorhi	pc, r9, #1
   38e30:	svclt	0x001c428d
   38e34:	andcs	r4, r0, lr, lsl #12
   38e38:	msrhi	SPSR_s, #0
   38e3c:	andcc	r4, r1, r3, lsl #12
   38e40:			; <UNDEFINED> instruction: 0xf0004290
   38e44:	ldrcc	r8, [r8], -r2, lsl #7
   38e48:	ldrhle	r4, [r7, #37]!	; 0x25
   38e4c:	ldrmi	r3, [r8], -r2, lsl #6
   38e50:	vhsub.s8	d20, d16, d2
   38e54:			; <UNDEFINED> instruction: 0x2618837a
   38e58:	movwcc	lr, #4100	; 0x1004
   38e5c:			; <UNDEFINED> instruction: 0x46184293
   38e60:	cmnhi	r3, #128	; 0x80	; <UNPREDICTABLE>
   38e64:			; <UNDEFINED> instruction: 0xf000fb06
   38e68:	stmdapl	r8, {r0, r2, r3, fp, ip}
   38e6c:	mvnsle	r2, r4, lsl r8
   38e70:			; <UNDEFINED> instruction: 0xf108428d
   38e74:	svclt	0x001c0801
   38e78:	andcs	r4, r0, lr, lsl #12
   38e7c:	cmphi	r7, #0	; <UNPREDICTABLE>
   38e80:	andcc	r4, r1, r3, lsl #12
   38e84:	mulsle	r5, r0, r2
   38e88:	adcsmi	r3, r5, #24, 12	; 0x1800000
   38e8c:	movwcc	sp, #8696	; 0x21f8
   38e90:	addmi	r4, r2, #24, 12	; 0x1800000
   38e94:	ldrcs	sp, [r8, -lr, lsl #18]
   38e98:	stmdacs	r7!, {r1, r2, sp, lr, pc}
   38e9c:	sbchi	pc, r5, #0
   38ea0:	addsmi	r3, r3, #67108864	; 0x4000000
   38ea4:	andle	r4, r5, #24, 12	; 0x1800000
   38ea8:			; <UNDEFINED> instruction: 0xf000fb07
   38eac:	stmdapl	r8, {r1, r2, r3, fp, ip}
   38eb0:	mvnsle	r2, r4, lsl r8
   38eb4:	andcs	r9, r5, #0, 18
   38eb8:			; <UNDEFINED> instruction: 0xf7cd2000
   38ebc:			; <UNDEFINED> instruction: 0xf8dfe8f2
   38ec0:			; <UNDEFINED> instruction: 0x464314dc
   38ec4:			; <UNDEFINED> instruction: 0x46024479
   38ec8:			; <UNDEFINED> instruction: 0xf7ff4620
   38ecc:	stmdbvs	r0!, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   38ed0:	ldrdgt	pc, [r8], -r4
   38ed4:			; <UNDEFINED> instruction: 0xf0012800
   38ed8:	strbmi	r8, [r5, #-615]!	; 0xfffffd99
   38edc:	streq	pc, [r0], -pc, asr #32
   38ee0:	uqadd16mi	fp, r1, ip
   38ee4:			; <UNDEFINED> instruction: 0xf0002200
   38ee8:	ldrmi	r8, [r3], -r1, asr #5
   38eec:	addmi	r3, r2, #268435456	; 0x10000000
   38ef0:	tstcc	r8, r7, lsl r2
   38ef4:	mvnsle	r4, sp, lsl #5
   38ef8:	ldrmi	r3, [sl], -r2, lsl #6
   38efc:	ldmdble	r0, {r4, r7, r9, lr}
   38f00:	and	r2, r6, r8, lsl r1
   38f04:			; <UNDEFINED> instruction: 0xf0002a0b
   38f08:	movwcc	r8, #4788	; 0x12b4
   38f0c:	ldrmi	r4, [sl], -r3, lsl #5
   38f10:	blx	ad736 <ftello64@plt+0xa67ea>
   38f14:	bl	375724 <ftello64@plt+0x36e7d8>
   38f18:			; <UNDEFINED> instruction: 0xf85c0702
   38f1c:	bcs	540f2c <ftello64@plt+0x539fe0>
   38f20:	fltcsdz	f0, sp
   38f24:	adcshi	pc, r8, #64	; 0x40
   38f28:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   38f2c:	stmdbvs	r0!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   38f30:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   38f34:	andshi	pc, pc, #1
   38f38:	and	r2, r4, r0, lsl #4
   38f3c:	tstcc	r8, #268435456	; 0x10000000
   38f40:			; <UNDEFINED> instruction: 0xf0014282
   38f44:	ldmdavs	r9, {r1, r2, r3, r4, pc}
   38f48:	mvnsle	r2, r6, lsr #18
   38f4c:	ldrbvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   38f50:			; <UNDEFINED> instruction: 0xf8df447e
   38f54:	andcs	r1, r5, #80, 8	; 0x50000000
   38f58:	ldrbtmi	r2, [r9], #-0
   38f5c:	stmia	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38f60:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   38f64:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   38f68:	strtmi	r4, [r0], -r3, lsl #12
   38f6c:			; <UNDEFINED> instruction: 0xf85cf7ff
   38f70:			; <UNDEFINED> instruction: 0xf7fe4620
   38f74:	stmdbvs	r0!, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   38f78:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   38f7c:	mvnhi	pc, r1
   38f80:	and	r2, r4, r0, lsl #4
   38f84:	tstcc	r8, #268435456	; 0x10000000
   38f88:			; <UNDEFINED> instruction: 0xf0004282
   38f8c:	ldmdavs	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
   38f90:	mvnsle	r2, r7, lsl #18
   38f94:	ldrvs	pc, [r4], #-2271	; 0xfffff721
   38f98:			; <UNDEFINED> instruction: 0xf8df447e
   38f9c:	andcs	r1, r5, #20, 8	; 0x14000000
   38fa0:	ldrbtmi	r2, [r9], #-0
   38fa4:	ldmda	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38fa8:	strcs	pc, [r8], #-2271	; 0xfffff721
   38fac:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   38fb0:	strtmi	r4, [r0], -r3, lsl #12
   38fb4:			; <UNDEFINED> instruction: 0xf838f7ff
   38fb8:	stmiavs	r6!, {r0, r5, r8, fp, sp, lr}
   38fbc:			; <UNDEFINED> instruction: 0xf0012900
   38fc0:	movwcs	r8, #110	; 0x6e
   38fc4:	movwcc	lr, #4100	; 0x1004
   38fc8:	addmi	r3, fp, #24, 12	; 0x1800000
   38fcc:	rsbhi	pc, r7, r1
   38fd0:	bcs	9530a0 <ftello64@plt+0x94c154>
   38fd4:	ldmibmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   38fd8:	andcs	r2, r0, r5, lsl #4
   38fdc:			; <UNDEFINED> instruction: 0xf7cd4479
   38fe0:	bmi	ffdf3168 <ftello64@plt+0xffdec21c>
   38fe4:	ldrbtmi	r4, [sl], #-2550	; 0xfffff60a
   38fe8:			; <UNDEFINED> instruction: 0x46034479
   38fec:			; <UNDEFINED> instruction: 0xf7ff4620
   38ff0:			; <UNDEFINED> instruction: 0xf8d6f81b
   38ff4:	strbmi	r9, [r8], -ip
   38ff8:	bl	ffaf6f34 <ftello64@plt+0xffaeffe8>
   38ffc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   39000:	rsbshi	pc, r4, r1, asr #32
   39004:	svceq	0x0000f1b9
   39008:	orrhi	pc, r2, r1
   3900c:	strbmi	r4, [r8], -sp, ror #19
   39010:			; <UNDEFINED> instruction: 0xf7cc4479
   39014:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   39018:	msrhi	SPSR_fsc, r1
   3901c:	andcs	r4, r5, #3833856	; 0x3a8000
   39020:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   39024:	ldmda	ip!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39028:			; <UNDEFINED> instruction: 0x460168f2
   3902c:			; <UNDEFINED> instruction: 0xf7fe4620
   39030:	stmdbvs	r0!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   39034:	stmdacs	r0, {r0, r1, r5, r7, fp, sp, lr}
   39038:	orrhi	pc, sl, r1
   3903c:	and	r2, r3, r0, lsl #4
   39040:	tstcc	r8, #268435456	; 0x10000000
   39044:	andle	r4, r8, r2, lsl #5
   39048:	stmdbcs	r3!, {r0, r3, r4, fp, sp, lr}
   3904c:	ldfvcd	f5, [sl, #-992]	; 0xfffffc20
   39050:	andeq	pc, r2, r2, lsl r0	; <UNPREDICTABLE>
   39054:	ldmvs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   39058:	movwcs	sp, #256	; 0x100
   3905c:	bmi	ff724874 <ftello64@plt+0xff71d928>
   39060:	strcs	r2, [r0, -r3, lsr #2]
   39064:			; <UNDEFINED> instruction: 0x4630447a
   39068:	stcl	7, cr15, [ip], #820	; 0x334
   3906c:	andcs	r4, r5, #216, 18	; 0x360000
   39070:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   39074:	cmplt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   39078:	ldmda	r2, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3907c:			; <UNDEFINED> instruction: 0x46314ad6
   39080:	cmpls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   39084:	ldrbtmi	r4, [fp], #1146	; 0x47a
   39088:			; <UNDEFINED> instruction: 0x460344f9
   3908c:			; <UNDEFINED> instruction: 0xf7fe4620
   39090:	stmdbvs	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   39094:	bcs	53320 <ftello64@plt+0x4c3d4>
   39098:	cfstrsge	mvf15, [lr], {63}	; 0x3f
   3909c:			; <UNDEFINED> instruction: 0xf0012d00
   390a0:	adcmi	r8, r9, #-2147483639	; 0x80000009
   390a4:			; <UNDEFINED> instruction: 0x460ebf1c
   390a8:			; <UNDEFINED> instruction: 0xf0002000
   390ac:	strmi	r8, [r3], -lr, lsr #4
   390b0:	addsmi	r3, r0, #1
   390b4:	cfstrsge	mvf15, [r0], {63}	; 0x3f
   390b8:	adcsmi	r3, r5, #24, 12	; 0x1800000
   390bc:	movwcc	sp, #8695	; 0x21f7
   390c0:	addmi	r4, r2, #24, 12	; 0x1800000
   390c4:	ldclge	6, cr15, [r8], #-508	; 0xfffffe04
   390c8:	and	r2, r4, r8, lsl r6
   390cc:	addsmi	r3, sl, #67108864	; 0x4000000
   390d0:			; <UNDEFINED> instruction: 0xf67f4618
   390d4:	blx	1e42a2 <ftello64@plt+0x1dd356>
   390d8:	stmdane	sp, {ip, sp, lr, pc}
   390dc:	stmdacs	r5!, {r3, fp, ip, lr}
   390e0:	andcs	sp, r5, #244, 2	; 0x3d
   390e4:	andcs	r4, r0, r9, asr r6
   390e8:			; <UNDEFINED> instruction: 0xf7cc3701
   390ec:	ldrdcs	lr, [r0, -sl]
   390f0:			; <UNDEFINED> instruction: 0x4602463b
   390f4:			; <UNDEFINED> instruction: 0xf7fe4620
   390f8:	stmdbvs	r8!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   390fc:	sbcle	r2, r8, r0, lsl #16
   39100:	ldc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
   39104:			; <UNDEFINED> instruction: 0xf04f49b6
   39108:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
   3910c:	strmi	r4, [r6], -r2, lsl #12
   39110:			; <UNDEFINED> instruction: 0xf7fe4620
   39114:			; <UNDEFINED> instruction: 0x4630fe9f
   39118:	svc	0x0082f7cc
   3911c:			; <UNDEFINED> instruction: 0xf7fe4620
   39120:	and	pc, r9, r1, asr sp	; <UNPREDICTABLE>
   39124:	ldrtmi	r4, [r2], -r0, lsr #12
   39128:			; <UNDEFINED> instruction: 0xf1084649
   3912c:			; <UNDEFINED> instruction: 0xf7fe0801
   39130:			; <UNDEFINED> instruction: 0x4630fe91
   39134:	svc	0x0074f7cc
   39138:	strbmi	r6, [r1], -r8, lsr #18
   3913c:	mrc2	7, 1, pc, cr6, cr14, {7}
   39140:	stmdacs	r0, {r1, r2, r9, sl, lr}
   39144:	ldmib	r4, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   39148:	blcc	81d68 <ftello64@plt+0x7ae1c>
   3914c:	blx	fed118e0 <ftello64@plt+0xfed0a994>
   39150:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   39154:	svclt	0x00082a00
   39158:	blcs	41d60 <ftello64@plt+0x3ae14>
   3915c:			; <UNDEFINED> instruction: 0x4620d099
   39160:	ldc2l	7, cr15, [r4, #1016]	; 0x3f8
   39164:	ldmibmi	pc, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   39168:	andcs	r2, r0, r5, lsl #4
   3916c:			; <UNDEFINED> instruction: 0xf7cc4479
   39170:			; <UNDEFINED> instruction: 0x2100ef98
   39174:	strtmi	r4, [r0], -r2, lsl #12
   39178:			; <UNDEFINED> instruction: 0xff56f7fe
   3917c:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   39180:	ldmmi	r9, {r1, r3, r5, sl, sp, lr, pc}
   39184:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   39188:	ldc	7, cr15, [r6], #-820	; 0xfffffccc
   3918c:	tstlt	fp, r3, lsr #18
   39190:	movwls	r6, #2211	; 0x8a3
   39194:	blt	ff737198 <ftello64@plt+0xff73024c>
   39198:			; <UNDEFINED> instruction: 0x46414894
   3919c:			; <UNDEFINED> instruction: 0xf7cd4478
   391a0:			; <UNDEFINED> instruction: 0xf7ffec2c
   391a4:	strbmi	fp, [r1], -r2, asr #22
   391a8:			; <UNDEFINED> instruction: 0xf7cc2205
   391ac:	ldmdavs	r2!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   391b0:	strtmi	r4, [r0], -r1, lsl #12
   391b4:	mrc2	7, 5, pc, cr8, cr14, {7}
   391b8:	stmmi	sp, {r0, r1, r2, r3, r5, r7, sl, sp, lr, pc}
   391bc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   391c0:	ldc	7, cr15, [sl], {205}	; 0xcd
   391c4:	ldrmi	r6, [pc], #-2211	; 391cc <ftello64@plt+0x32280>
   391c8:			; <UNDEFINED> instruction: 0xf7cd6878
   391cc:	stmibvs	r1!, {r1, r8, sl, fp, sp, lr, pc}
   391d0:			; <UNDEFINED> instruction: 0xf1044602
   391d4:			; <UNDEFINED> instruction: 0xf7fe0014
   391d8:	stmmi	r6, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   391dc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   391e0:	stc	7, cr15, [sl], {205}	; 0xcd
   391e4:	blt	ffab71e8 <ftello64@plt+0xffab029c>
   391e8:	strt	r4, [r4], #-1549	; 0xfffff9f3
   391ec:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
   391f0:	stc	7, cr15, [r2], {205}	; 0xcd
   391f4:	vmlacs.f32	s12, s0, s13
   391f8:	cfstrdge	mvd15, [fp], #-508	; 0xfffffe04
   391fc:			; <UNDEFINED> instruction: 0xf1bae4b5
   39200:			; <UNDEFINED> instruction: 0xf43f0f00
   39204:	strt	sl, [sl], #3250	; 0xcb2
   39208:	ldrbtmi	r4, [pc], #-3964	; 39210 <ftello64@plt+0x322c4>
   3920c:	bllt	fff77210 <ftello64@plt+0xfff702c4>
   39210:	ldrbtmi	r4, [pc], #-3963	; 39218 <ftello64@plt+0x322cc>
   39214:	strtmi	lr, [r0], -r2, lsr #8
   39218:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
   3921c:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r5, sl, sp, lr, pc}
   39220:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   39224:	stc2l	7, cr15, [r2], #1016	; 0x3f8
   39228:			; <UNDEFINED> instruction: 0x46024639
   3922c:	strtmi	r4, [r0], -r0, lsl #13
   39230:	mrc2	7, 0, pc, cr0, cr14, {7}
   39234:			; <UNDEFINED> instruction: 0xf7cc4640
   39238:			; <UNDEFINED> instruction: 0x4620eef4
   3923c:	stc2l	7, cr15, [r2], {254}	; 0xfe
   39240:	strtmi	lr, [r0], -r9
   39244:	ldrtmi	r4, [r1], -r2, asr #12
   39248:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3924c:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   39250:			; <UNDEFINED> instruction: 0xf7cc4640
   39254:	stmdbvs	r8!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   39258:			; <UNDEFINED> instruction: 0xf7fe4649
   3925c:	strmi	pc, [r0], r7, lsr #27
   39260:	mvnle	r2, r0, lsl #16
   39264:	movwcs	lr, #27092	; 0x69d4
   39268:	mvnvs	r3, r1, lsl #22
   3926c:			; <UNDEFINED> instruction: 0xf383fab3
   39270:	bcs	3b7e4 <ftello64@plt+0x34898>
   39274:	movwcs	fp, #3848	; 0xf08
   39278:			; <UNDEFINED> instruction: 0xf43f2b00
   3927c:			; <UNDEFINED> instruction: 0x4620ab75
   39280:	stc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   39284:	bllt	1c77288 <ftello64@plt+0x1c7033c>
   39288:			; <UNDEFINED> instruction: 0xf7ff3301
   3928c:	stmiavs	fp!, {r1, r2, r3, r5, r8, r9, fp, ip, sp, pc}
   39290:	svclt	0x00182b00
   39294:			; <UNDEFINED> instruction: 0xf0404573
   39298:			; <UNDEFINED> instruction: 0x469e80b5
   3929c:	svclt	0x0000e595
   392a0:	andeq	r6, r2, lr, ror #5
   392a4:	andeq	r0, r0, r4, ror #12
   392a8:	andeq	r4, r1, r2, ror r5
   392ac:	ldrdeq	r4, [r1], -r8
   392b0:	andeq	r6, r2, lr, asr #4
   392b4:	strdeq	r4, [r1], -ip
   392b8:	andeq	r4, r1, r2, ror r8
   392bc:	andeq	r4, r1, r0, ror r8
   392c0:	andeq	r4, r1, sl, lsr r8
   392c4:	andeq	r4, r1, r8, asr r4
   392c8:	andeq	r4, r1, r0, asr #9
   392cc:	andeq	r4, r1, ip, lsr #9
   392d0:	muleq	r1, ip, r4
   392d4:	andeq	r3, r1, r0, lsr #2
   392d8:	andeq	r4, r1, r6, asr #8
   392dc:	andeq	r4, r1, r6, lsr #8
   392e0:	andeq	r4, r1, r0, ror r0
   392e4:	andeq	r4, r1, r2, lsr #9
   392e8:	andeq	r8, r0, lr, ror #3
   392ec:	andeq	r4, r1, ip, asr #7
   392f0:	andeq	r8, r0, sl, lsr #3
   392f4:	andeq	r4, r1, r8, lsl r0
   392f8:	andeq	fp, r0, r4, lsl #30
   392fc:	andeq	r8, r0, r2, lsr #2
   39300:			; <UNDEFINED> instruction: 0x000145bc
   39304:	andeq	r8, r0, r6, lsl r1
   39308:	ldrdeq	r3, [r1], -sl
   3930c:	strdeq	r4, [r1], -r0
   39310:	andeq	r8, r0, sl, asr r0
   39314:	andeq	r3, r1, r6, lsl #29
   39318:	andeq	r4, r1, r4, asr #7
   3931c:	andeq	r8, r0, r6
   39320:	andeq	r4, r1, r0, lsr #7
   39324:	muleq	r1, r6, r3
   39328:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   3932c:	andeq	r4, r1, r8, lsl #7
   39330:	andeq	r4, r1, ip, lsl #7
   39334:	andeq	r4, r1, r4, ror #6
   39338:	andeq	r2, r1, ip, lsr #27
   3933c:	andeq	r4, r1, ip, lsr r3
   39340:	andeq	r4, r1, r8, lsr r3
   39344:	andeq	r3, r1, r8, asr #26
   39348:	andeq	r4, r1, lr, asr r1
   3934c:	andeq	r7, r0, r6, asr #29
   39350:	andeq	r3, r1, r0, lsl #26
   39354:	muleq	r1, lr, r0
   39358:	andeq	r7, r0, lr, ror lr
   3935c:			; <UNDEFINED> instruction: 0x000142be
   39360:	andeq	r7, r0, r8, lsr lr
   39364:	andeq	r3, r1, r2, lsr #25
   39368:	andeq	r4, r1, r4, asr r0
   3936c:	andeq	lr, r0, ip, lsr #6
   39370:	andeq	r3, r1, r2, ror #31
   39374:	andeq	r0, r1, r0, asr #1
   39378:	andeq	r3, r1, lr, lsl #23
   3937c:	andeq	r3, r1, ip, lsl #31
   39380:	andeq	r7, r0, ip, lsl #26
   39384:	andeq	r3, r1, r6, asr #22
   39388:	andeq	r3, r1, r0, ror #29
   3938c:	muleq	r1, lr, pc	; <UNPREDICTABLE>
   39390:			; <UNDEFINED> instruction: 0x00007cbc
   39394:	andeq	r7, r0, r6, asr ip
   39398:	andeq	r4, r1, r0, asr #1
   3939c:	andeq	fp, r0, r4, lsr ip
   393a0:	muleq	r1, r0, r9
   393a4:	andeq	r3, r1, r2, lsl sp
   393a8:	andeq	r7, r0, lr, lsl #22
   393ac:	andeq	r3, r1, r8, asr #18
   393b0:	andeq	r3, r1, r6, ror #25
   393b4:	andeq	r7, r0, r6, asr #21
   393b8:	ldrdeq	r3, [r1], -r8
   393bc:	andeq	r7, r0, lr, lsl #21
   393c0:	strdeq	r3, [r1], -r8
   393c4:	andeq	sp, r0, r0, asr #31
   393c8:	andeq	r3, r1, r6, ror ip
   393cc:	andeq	fp, r0, r0, ror #15
   393d0:	andeq	r3, r1, lr, asr ip
   393d4:	andeq	r3, r1, lr, lsl lr
   393d8:	strdeq	r7, [r0], -r0
   393dc:	andeq	r7, r0, ip, ror #19
   393e0:	andeq	r7, r0, sl, ror #18
   393e4:	andeq	r3, r1, ip, ror #21
   393e8:	andeq	r3, r1, lr, lsl #21
   393ec:	andeq	r3, r1, r0, lsl #21
   393f0:	muleq	r1, r2, sl
   393f4:	andeq	r3, r1, r2, ror #20
   393f8:	andeq	r3, r1, r6, ror ip
   393fc:	ldrdeq	r3, [r1], -sl
   39400:	ldrdeq	r3, [r1], -r2
   39404:	ldrtmi	r2, [r9], -r5, lsl #4
   39408:			; <UNDEFINED> instruction: 0xf7cc2000
   3940c:	andls	lr, r0, sl, asr #28
   39410:			; <UNDEFINED> instruction: 0xf7cd68a8
   39414:	stmdbls	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   39418:	strtmi	r4, [r0], -r2, lsl #12
   3941c:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
   39420:	stmiavs	r1!, {r0, r1, r3, r5, r7, fp, sp, lr}
   39424:	ldrmi	r6, [lr], r2, lsr #18
   39428:	ldmdavs	r0!, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}^
   3942c:			; <UNDEFINED> instruction: 0xf0402800
   39430:			; <UNDEFINED> instruction: 0xf8df8081
   39434:	ldrbtmi	r7, [pc], #-3292	; 3943c <ftello64@plt+0x324f0>
   39438:	ldclne	8, cr15, [r8], {223}	; 0xdf
   3943c:	andcs	r2, r0, r5, lsl #4
   39440:	ldrbtmi	r6, [r9], #-2358	; 0xfffff6ca
   39444:	cdp	7, 2, cr15, cr12, cr12, {6}
   39448:	ldrtmi	r4, [r9], -r3, asr #12
   3944c:	strtmi	r4, [r0], -r2, lsl #12
   39450:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
   39454:			; <UNDEFINED> instruction: 0xf8d46920
   39458:	stmdacs	r0, {r3, lr, pc}
   3945c:	cfstrdge	mvd15, [r1, #-252]!	; 0xffffff04
   39460:	svclt	0x001c4565
   39464:	andcs	r4, r0, #101711872	; 0x6100000
   39468:	cfldrsge	mvf15, [pc, #-508]!	; 39274 <ftello64@plt+0x32328>
   3946c:	ldrmi	r2, [r3], -r1, lsl #4
   39470:			; <UNDEFINED> instruction: 0xf8dfe544
   39474:	andcs	r1, r5, #164, 24	; 0xa400
   39478:	ldrbtmi	r2, [r9], #-0
   3947c:	cdp	7, 1, cr15, cr0, cr12, {6}
   39480:	ldmvs	r8!, {r1, ip, pc}
   39484:	stmib	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39488:	strmi	r9, [r2], -r2, lsl #18
   3948c:			; <UNDEFINED> instruction: 0xf7fe4620
   39490:	cdpcs	12, 0, cr15, cr0, cr1, {7}
   39494:	cfstrdge	mvd15, [r8, #-252]	; 0xffffff04
   39498:			; <UNDEFINED> instruction: 0xf04f4630
   3949c:			; <UNDEFINED> instruction: 0xf7fe0b00
   394a0:			; <UNDEFINED> instruction: 0xf8dffba5
   394a4:	ldrbtmi	r1, [r9], #-3192	; 0xfffff388
   394a8:	strmi	r4, [r7], -r2, lsl #12
   394ac:			; <UNDEFINED> instruction: 0xf7fe4620
   394b0:			; <UNDEFINED> instruction: 0x4638fcd1
   394b4:	ldc	7, cr15, [r4, #816]!	; 0x330
   394b8:			; <UNDEFINED> instruction: 0xf7fe4620
   394bc:	and	pc, r9, r3, lsl #23
   394c0:	ldrtmi	r4, [sl], -r0, lsr #12
   394c4:			; <UNDEFINED> instruction: 0xf10b4649
   394c8:			; <UNDEFINED> instruction: 0xf7fe0b01
   394cc:	ldrtmi	pc, [r8], -r3, asr #25	; <UNPREDICTABLE>
   394d0:	stc	7, cr15, [r6, #816]!	; 0x330
   394d4:			; <UNDEFINED> instruction: 0x46304659
   394d8:	stc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   394dc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   394e0:	ldmib	r4, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   394e4:	blcc	82104 <ftello64@plt+0x7b1b8>
   394e8:	blx	fed11c7c <ftello64@plt+0xfed0ad30>
   394ec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   394f0:	svclt	0x00082a00
   394f4:	blcs	420fc <ftello64@plt+0x3b1b0>
   394f8:	cfldrsge	mvf15, [r6, #-252]	; 0xffffff04
   394fc:			; <UNDEFINED> instruction: 0xf7fe4620
   39500:	ldr	pc, [r1, #-3077]	; 0xfffff3fb
   39504:	strmi	r2, [r3], -r1
   39508:	stmdals	r0, {r1, r5, r7, sl, sp, lr, pc}
   3950c:	ldrb	r2, [r8, #769]	; 0x301
   39510:	strmi	r2, [sl], -r1, lsl #2
   39514:	bllt	ffeb7518 <ftello64@plt+0xffeb05cc>
   39518:	strmi	r2, [r3], -r1
   3951c:	movwcs	lr, #5225	; 0x1469
   39520:			; <UNDEFINED> instruction: 0xf7ff4618
   39524:			; <UNDEFINED> instruction: 0x2601ba37
   39528:			; <UNDEFINED> instruction: 0xf7ff4630
   3952c:	strdcs	fp, [r1], -r1
   39530:	strt	r4, [lr], #1539	; 0x603
   39534:	blcs	1925f48 <ftello64@plt+0x191effc>
   39538:			; <UNDEFINED> instruction: 0xf7cdd003
   3953c:	strmi	lr, [r7], -sl, asr #22
   39540:			; <UNDEFINED> instruction: 0xf8dfe77a
   39544:	ldrbtmi	r7, [pc], #-3036	; 3954c <ftello64@plt+0x32600>
   39548:	ldmib	r4, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3954c:	blcc	8e16c <ftello64@plt+0x87220>
   39550:	blx	fed11ce4 <ftello64@plt+0xfed0ad98>
   39554:	stmdbeq	r0, {r0, r1, r7, ip, sp, lr, pc}^
   39558:	svclt	0x00082d00
   3955c:	stmdacs	r0, {sp}
   39560:	bge	f76664 <ftello64@plt+0xf6f718>
   39564:	blt	d37568 <ftello64@plt+0xd3061c>
   39568:			; <UNDEFINED> instruction: 0xf8dfae04
   3956c:			; <UNDEFINED> instruction: 0x21232bb8
   39570:	bllt	fed778f4 <ftello64@plt+0xfed709a8>
   39574:			; <UNDEFINED> instruction: 0x4630447a
   39578:	b	19774b4 <ftello64@plt+0x1970568>
   3957c:	blne	feb77900 <ftello64@plt+0xfeb709b4>
   39580:	andcs	r2, r0, r5, lsl #4
   39584:			; <UNDEFINED> instruction: 0xf8df4479
   39588:			; <UNDEFINED> instruction: 0xf7cc7ba8
   3958c:			; <UNDEFINED> instruction: 0xf8dfed8a
   39590:	ldrtmi	r2, [r1], -r4, lsr #23
   39594:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
   39598:			; <UNDEFINED> instruction: 0x4603447f
   3959c:			; <UNDEFINED> instruction: 0xf7fe4620
   395a0:	stmiavs	r1!, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
   395a4:	strmi	r6, [lr], r2, lsr #18
   395a8:	bcs	4b000 <ftello64@plt+0x440b4>
   395ac:	bge	1766b0 <ftello64@plt+0x16f764>
   395b0:			; <UNDEFINED> instruction: 0xf0002d00
   395b4:	addmi	r8, sp, #98566144	; 0x5e00000
   395b8:			; <UNDEFINED> instruction: 0x460ebf1c
   395bc:			; <UNDEFINED> instruction: 0xf0002000
   395c0:	strmi	r8, [r3], -lr, ror #1
   395c4:	addsmi	r3, r0, #1
   395c8:	ldmibge	r6!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   395cc:	adcsmi	r3, r5, #24, 12	; 0x1800000
   395d0:	movwcc	sp, #8695	; 0x21f7
   395d4:	addsmi	r4, r0, #24, 12	; 0x1800000
   395d8:	stmibge	lr!, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}^
   395dc:	and	r2, r4, r8, lsl r6
   395e0:	addsmi	r3, r3, #67108864	; 0x4000000
   395e4:			; <UNDEFINED> instruction: 0xf4bf4618
   395e8:	blx	1e3d8e <ftello64@plt+0x1dce42>
   395ec:	stmdane	sp, {ip, sp, lr, pc}
   395f0:	ldmdacs	r7, {r3, fp, ip, lr}
   395f4:	stfvcd	f5, [fp, #-976]!	; 0xfffffc30
   395f8:	svclt	0x00580798
   395fc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   39600:			; <UNDEFINED> instruction: 0xf8d5d501
   39604:	addmi	r9, sp, #8
   39608:			; <UNDEFINED> instruction: 0x4608bf1c
   3960c:			; <UNDEFINED> instruction: 0xf0002300
   39610:	ldrmi	r8, [lr], -ip, asr #1
   39614:	addsmi	r3, r3, #67108864	; 0x4000000
   39618:	sbcshi	pc, r9, r0
   3961c:	addmi	r3, r5, #24
   39620:	ldfned	f5, [r0], #988	; 0x3dc
   39624:	addsmi	r4, r3, #3145728	; 0x300000
   39628:	sbcshi	pc, sp, r0, lsl #1
   3962c:	and	r2, r7, r8, lsl r6
   39630:			; <UNDEFINED> instruction: 0xf0002b19
   39634:	andcc	r8, r1, r8, lsr #1
   39638:			; <UNDEFINED> instruction: 0x46034290
   3963c:	sbchi	pc, pc, r0, lsl #1
   39640:	vqrdmulh.s<illegal width 8>	d15, d3, d6
   39644:	stmdaeq	r3, {r0, r8, r9, fp, sp, lr, pc}
   39648:	blcs	60f97c <ftello64@plt+0x608a30>
   3964c:			; <UNDEFINED> instruction: 0xf8dfd1f0
   39650:	ldrbtmi	r8, [r8], #2792	; 0xae8
   39654:			; <UNDEFINED> instruction: 0xf00045ae
   39658:			; <UNDEFINED> instruction: 0x4672809f
   3965c:	ldrmi	r2, [r9], -r0, lsl #6
   39660:	strbmi	r3, [r3, #-769]!	; 0xfffffcff
   39664:	andscc	sp, r8, #22
   39668:			; <UNDEFINED> instruction: 0xd1f84295
   3966c:	ldrmi	r1, [r3], -sl, lsl #25
   39670:	stmdble	pc, {r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
   39674:	and	r2, r5, r8, lsl r1
   39678:	suble	r2, r0, r8, lsl fp
   3967c:	ldrmi	r3, [r4, #513]	; 0x201
   39680:	stmdble	r7, {r0, r1, r4, r9, sl, lr}
   39684:	vqrdmulh.s<illegal width 8>	d15, d3, d1
   39688:	streq	lr, [r3], -lr, lsl #22
   3968c:	andcc	pc, r3, lr, asr r8	; <UNPREDICTABLE>
   39690:	mvnsle	r2, r7, lsl fp
   39694:	ldrbmi	r2, [r9], -r5, lsl #4
   39698:			; <UNDEFINED> instruction: 0xf7cc2000
   3969c:	strbmi	lr, [fp], -r2, lsl #26
   396a0:	strmi	r4, [r2], -r1, asr #12
   396a4:			; <UNDEFINED> instruction: 0xf7fe4620
   396a8:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   396ac:	strmi	r6, [lr], r2, lsr #18
   396b0:	bcs	4b108 <ftello64@plt+0x441bc>
   396b4:	stmibge	r0, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   396b8:	svclt	0x001c42a9
   396bc:	andcs	r4, r0, lr, lsl #12
   396c0:			; <UNDEFINED> instruction: 0x4603d070
   396c4:	addsmi	r3, r0, #1
   396c8:	svcge	0x006ff43f
   396cc:	adcsmi	r3, r5, #24, 12	; 0x1800000
   396d0:	movwcc	sp, #8695	; 0x21f7
   396d4:	addmi	r4, r2, #24, 12	; 0x1800000
   396d8:	svcge	0x0067f67f
   396dc:	ldmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   396e0:	ldmdacs	r3, {r1, r2, sp, lr, pc}
   396e4:	movwcc	sp, #4130	; 0x1022
   396e8:			; <UNDEFINED> instruction: 0x4618429a
   396ec:	svcge	0x005df67f
   396f0:			; <UNDEFINED> instruction: 0xf000fb08
   396f4:	stmdapl	r8, {r1, r2, r3, fp, ip}
   396f8:	mvnsle	r2, r7, lsl r8
   396fc:			; <UNDEFINED> instruction: 0xf8dfe755
   39700:	andcs	r1, r5, #60, 20	; 0x3c000
   39704:	ldrbtmi	r2, [r9], #-0
   39708:	stcl	7, cr15, [sl], {204}	; 0xcc
   3970c:	strbmi	r4, [r1], -fp, asr #12
   39710:	strtmi	r4, [r0], -r2, lsl #12
   39714:	stc2	7, cr15, [r8], {254}	; 0xfe
   39718:	bcs	53ae8 <ftello64@plt+0x4cb9c>
   3971c:			; <UNDEFINED> instruction: 0xf8dfd0c5
   39720:	strtmi	r1, [r0], -r0, lsr #20
   39724:			; <UNDEFINED> instruction: 0xf7fe4479
   39728:			; <UNDEFINED> instruction: 0xe7befb95
   3972c:	blcs	53c00 <ftello64@plt+0x4ccb4>
   39730:	svcge	0x003bf43f
   39734:			; <UNDEFINED> instruction: 0xf04f4620
   39738:			; <UNDEFINED> instruction: 0xf7fe0900
   3973c:	and	pc, r9, r3, asr #20
   39740:	strbmi	r4, [r2], -r0, lsr #12
   39744:			; <UNDEFINED> instruction: 0xf1094639
   39748:			; <UNDEFINED> instruction: 0xf7fe0901
   3974c:	strbmi	pc, [r0], -r3, lsl #23	; <UNPREDICTABLE>
   39750:	stcl	7, cr15, [r6], #-816	; 0xfffffcd0
   39754:			; <UNDEFINED> instruction: 0x46496930
   39758:	blx	a7775a <ftello64@plt+0xa7080e>
   3975c:	stmdacs	r0, {r7, r9, sl, lr}
   39760:	ldmib	r4, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   39764:	blcc	82384 <ftello64@plt+0x7b438>
   39768:	blx	fed11efc <ftello64@plt+0xfed0afb0>
   3976c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   39770:	svclt	0x00082a00
   39774:	blcs	4237c <ftello64@plt+0x3b430>
   39778:	strthi	pc, [r1], #64	; 0x40
   3977c:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   39780:	ldrmi	r4, [r4], lr, lsl #13
   39784:			; <UNDEFINED> instruction: 0xf8d8e711
   39788:	stmiblt	r8, {r2}
   3978c:	ldmibhi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39790:	ldrbtmi	r4, [r8], #1454	; 0x5ae
   39794:	svcge	0x0061f47f
   39798:	ldrmi	r2, [sl], -r1, lsl #6
   3979c:	andcs	lr, r1, r8, ror #14
   397a0:	ldr	r4, [r8, -r3, lsl #12]
   397a4:	strmi	r2, [r3], -r1
   397a8:	movwcs	lr, #6037	; 0x1795
   397ac:			; <UNDEFINED> instruction: 0xe73a4618
   397b0:	blcs	19261c4 <ftello64@plt+0x191f278>
   397b4:			; <UNDEFINED> instruction: 0xf7cdd00f
   397b8:			; <UNDEFINED> instruction: 0xf8d4ea0c
   397bc:			; <UNDEFINED> instruction: 0xf8d4c010
   397c0:	strmi	lr, [r0], r8
   397c4:	svceq	0x0000f1bc
   397c8:	svcge	0x0064f43f
   397cc:			; <UNDEFINED> instruction: 0xf8dfe742
   397d0:	ldrbtmi	r8, [r8], #2424	; 0x978
   397d4:			; <UNDEFINED> instruction: 0xf8dfe741
   397d8:	ldrbtmi	r8, [r8], #2420	; 0x974
   397dc:			; <UNDEFINED> instruction: 0xf8dfe73a
   397e0:	ldrbtmi	r8, [r8], #2416	; 0x970
   397e4:			; <UNDEFINED> instruction: 0xf8dfe736
   397e8:	ldrbtmi	r8, [r8], #2412	; 0x96c
   397ec:			; <UNDEFINED> instruction: 0xf8dfe732
   397f0:	andcs	r1, r5, #104, 18	; 0x1a0000
   397f4:	ldrbtmi	r2, [r9], #-0
   397f8:	mrrc	7, 12, pc, r2, cr12	; <UNPREDICTABLE>
   397fc:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39800:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39804:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   39808:	strtmi	r4, [r0], -r3, lsl #12
   3980c:	stc2	7, cr15, [ip], {254}	; 0xfe
   39810:	stmiavs	r3!, {r5, r8, fp, sp, lr}
   39814:	ldmdblt	r0!, {r9, sp}
   39818:	mralt	pc, r6, acc0
   3981c:	tstcc	r8, #268435456	; 0x10000000
   39820:			; <UNDEFINED> instruction: 0xf0004282
   39824:	ldmdavs	r9, {r0, r4, r6, sl, pc}
   39828:	mvnsle	r2, r4, lsl r9
   3982c:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39830:	andcs	r2, r0, r5, lsl #4
   39834:	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39838:			; <UNDEFINED> instruction: 0xf7cc4479
   3983c:	ldrbtmi	lr, [lr], #-3122	; 0xfffff3ce
   39840:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39844:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   39848:	strtmi	r4, [r0], -r3, lsl #12
   3984c:	blx	ffb7784e <ftello64@plt+0xffb70902>
   39850:	stmdacs	r0, {r5, r8, fp, sp, lr}
   39854:	strbhi	pc, [lr, #-0]!	; <UNPREDICTABLE>
   39858:	smlatbcs	r0, r2, r8, r6
   3985c:	strmi	r4, [pc], -ip, lsl #13
   39860:	and	r4, fp, r6, lsl r6
   39864:	svclt	0x00082b0a
   39868:	andle	r3, r3, r1, lsl #14
   3986c:	svclt	0x00082b0d
   39870:	stfeqd	f7, [r1], {12}
   39874:	ldrcc	r3, [r8], -r1, lsl #2
   39878:	andle	r4, r2, r1, lsl #5
   3987c:	blcs	553950 <ftello64@plt+0x54ca04>
   39880:	strdcs	sp, [r0, -r0]
   39884:	blcs	4318a4 <ftello64@plt+0x42a958>
   39888:	orrshi	pc, r7, #0
   3988c:	andscc	r3, r8, #1073741824	; 0x40000000
   39890:	andle	r4, r2, r1, lsl #5
   39894:	blcs	5538e8 <ftello64@plt+0x54c99c>
   39898:			; <UNDEFINED> instruction: 0xf8dfd1f5
   3989c:	andcs	r1, r5, #212, 16	; 0xd40000
   398a0:	b	13418a8 <ftello64@plt+0x133a95c>
   398a4:	ldrbtmi	r0, [r9], #-1799	; 0xfffff8f9
   398a8:	bl	ffef77e0 <ftello64@plt+0xffef0894>
   398ac:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   398b0:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   398b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   398b8:	strtmi	r4, [r0], -r3, lsl #12
   398bc:	blx	fed778be <ftello64@plt+0xfed70972>
   398c0:			; <UNDEFINED> instruction: 0xf0402f00
   398c4:	stmiavs	r1!, {r0, r1, r2, r4, r7, r8, r9, pc}
   398c8:	bcs	53d58 <ftello64@plt+0x4ce0c>
   398cc:	ldrbhi	pc, [r8, #-0]!	; <UNPREDICTABLE>
   398d0:	strcs	r4, [r0, -fp, lsl #12]
   398d4:	strcc	lr, [r1, -r4]
   398d8:	addsmi	r3, r7, #24, 6	; 0x60000000
   398dc:	ldrbhi	pc, [r0, #-0]!	; <UNPREDICTABLE>
   398e0:			; <UNDEFINED> instruction: 0x461e6818
   398e4:	mvnsle	r2, r4, lsl r8
   398e8:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   398ec:	ldmlt	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   398f0:	movwls	r4, #13435	; 0x347b
   398f4:			; <UNDEFINED> instruction: 0xf8df44fb
   398f8:	ldrbtmi	r3, [fp], #-2188	; 0xfffff774
   398fc:	ldcvc	3, cr9, [r3, #-8]!
   39900:	svclt	0x004c079b
   39904:			; <UNDEFINED> instruction: 0xf04f68b3
   39908:	bcs	4690c <ftello64@plt+0x3f9c0>
   3990c:	strthi	pc, [lr], #0
   39910:	svclt	0x001c428e
   39914:	strcs	r4, [r0, -ip, lsl #13]
   39918:	adcshi	pc, r7, #0
   3991c:	smladxcc	r1, r8, r6, r4
   39920:			; <UNDEFINED> instruction: 0xf0004297
   39924:			; <UNDEFINED> instruction: 0xf10c82bc
   39928:	strbmi	r0, [r6, #-3096]!	; 0xfffff3e8
   3992c:	strdcc	sp, [r2], -r6
   39930:	adcsmi	r4, sl, #7340032	; 0x700000
   39934:	sbcshi	pc, r7, #64, 4
   39938:	ldceq	0, cr15, [r8], {79}	; 0x4f
   3993c:	svccs	0x0016e007
   39940:	eorshi	pc, fp, #0
   39944:	addmi	r3, r2, #1
   39948:	vmax.s8	d20, d0, d7
   3994c:	blx	35a46a <ftello64@plt+0x35351e>
   39950:	bl	b7574 <ftello64@plt+0xb0628>
   39954:	stmibpl	pc, {r0, r1, r2, r9, sl, fp}^	; <UNPREDICTABLE>
   39958:	mvnsle	r2, r4, lsl pc
   3995c:			; <UNDEFINED> instruction: 0xf8df9f02
   39960:	andcs	r1, r5, #40, 16	; 0x280000
   39964:	movwls	r2, #0
   39968:			; <UNDEFINED> instruction: 0xf7cc4479
   3996c:	blls	747dc <ftello64@plt+0x6d890>
   39970:			; <UNDEFINED> instruction: 0x46024639
   39974:			; <UNDEFINED> instruction: 0xf7fe4620
   39978:	stmdbvs	r3!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   3997c:	blcs	53c04 <ftello64@plt+0x4ccb8>
   39980:	addmi	sp, r6, #98	; 0x62
   39984:			; <UNDEFINED> instruction: 0x4607bf1c
   39988:			; <UNDEFINED> instruction: 0xf0002100
   3998c:			; <UNDEFINED> instruction: 0x460a8271
   39990:	addsmi	r3, r9, #1073741824	; 0x40000000
   39994:			; <UNDEFINED> instruction: 0x3718d019
   39998:	ldrhle	r4, [r8, #46]!	; 0x2e
   3999c:	addsmi	r3, r3, #536870912	; 0x20000000
   399a0:	ldmdble	r2, {r0, r4, r9, sl, lr}
   399a4:	and	r2, r6, r8, lsl r7
   399a8:			; <UNDEFINED> instruction: 0xf0002915
   399ac:	andcc	r8, r1, #-536870910	; 0xe0000002
   399b0:			; <UNDEFINED> instruction: 0x46114293
   399b4:	blx	22fdd6 <ftello64@plt+0x228e8a>
   399b8:	bl	75dc4 <ftello64@plt+0x6ee78>
   399bc:	stmdapl	r1, {r0, sl, fp}^
   399c0:	mvnsle	r2, r4, lsl r9
   399c4:			; <UNDEFINED> instruction: 0xf0004286
   399c8:	strmi	r8, [r7], -pc, lsr #4
   399cc:	strmi	r2, [sl], -r0, lsl #2
   399d0:	addsmi	r3, r9, #1073741824	; 0x40000000
   399d4:			; <UNDEFINED> instruction: 0x3718d216
   399d8:	ldrhle	r4, [r8, #46]!	; 0x2e
   399dc:	addsmi	r3, sl, #536870912	; 0x20000000
   399e0:	andle	r4, pc, #17825792	; 0x1100000
   399e4:	ldceq	0, cr15, [r8], {79}	; 0x4f
   399e8:	stmdbcs	sl, {r1, r2, sp, lr, pc}
   399ec:	mvnshi	pc, r0
   399f0:	addsmi	r3, sl, #268435456	; 0x10000000
   399f4:	andle	r4, r5, #17825792	; 0x1100000
   399f8:			; <UNDEFINED> instruction: 0xf101fb0c
   399fc:	stmdapl	r1, {r0, r1, r2, r6, fp, ip}^
   39a00:	mvnsle	r2, r4, lsl r9
   39a04:	addmi	fp, r6, #201326592	; 0xc000000
   39a08:			; <UNDEFINED> instruction: 0x4607bf1c
   39a0c:			; <UNDEFINED> instruction: 0xf0002100
   39a10:			; <UNDEFINED> instruction: 0x460a8236
   39a14:	addsmi	r3, r9, #1073741824	; 0x40000000
   39a18:			; <UNDEFINED> instruction: 0x3718d216
   39a1c:	ldrhle	r4, [r8, #46]!	; 0x2e
   39a20:	ldrmi	r3, [r1], -r2, lsl #4
   39a24:	stmdble	pc, {r0, r1, r3, r7, r9, lr}	; <UNPREDICTABLE>
   39a28:	ldceq	0, cr15, [r8], {79}	; 0x4f
   39a2c:	stmdbcs	fp, {r1, r2, sp, lr, pc}
   39a30:	andhi	pc, r1, #0
   39a34:	addsmi	r3, sl, #268435456	; 0x10000000
   39a38:	andle	r4, r5, #17825792	; 0x1100000
   39a3c:			; <UNDEFINED> instruction: 0xf101fb0c
   39a40:	stmdapl	r1, {r0, r1, r2, r6, fp, ip}^
   39a44:	mvnsle	r2, r4, lsl r9
   39a48:			; <UNDEFINED> instruction: 0xf7fe4620
   39a4c:	stmdbvs	r0!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   39a50:	ldrdgt	pc, [r8], -r4
   39a54:	strbmi	fp, [r6, #-776]!	; 0xfffffcf8
   39a58:	uqadd16mi	fp, r1, ip
   39a5c:			; <UNDEFINED> instruction: 0xf0002200
   39a60:			; <UNDEFINED> instruction: 0x46138211
   39a64:	addmi	r3, r2, #268435456	; 0x10000000
   39a68:	tstcc	r8, r7, lsl r0
   39a6c:	mvnsle	r4, lr, lsl #5
   39a70:	ldrmi	r3, [sl], -r2, lsl #6
   39a74:	ldmdble	r0, {r4, r7, r9, lr}
   39a78:	and	r2, r6, r8, lsl r1
   39a7c:			; <UNDEFINED> instruction: 0xf0002a1c
   39a80:	movwcc	r8, #4276	; 0x10b4
   39a84:			; <UNDEFINED> instruction: 0x461a4298
   39a88:	blx	afeae <ftello64@plt+0xa8f62>
   39a8c:	bl	37629c <ftello64@plt+0x36f350>
   39a90:			; <UNDEFINED> instruction: 0xf85c0702
   39a94:	bcs	541aa4 <ftello64@plt+0x53ab58>
   39a98:			; <UNDEFINED> instruction: 0xf8dfd1f0
   39a9c:	andcs	r1, r5, #240, 12	; 0xf000000
   39aa0:	ldrbtmi	r2, [r9], #-0
   39aa4:	b	fff779dc <ftello64@plt+0xfff70a90>
   39aa8:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   39aac:			; <UNDEFINED> instruction: 0x46024479
   39ab0:			; <UNDEFINED> instruction: 0xf7fe4620
   39ab4:	stmdbvs	r3!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   39ab8:	blcs	53d40 <ftello64@plt+0x4cdf4>
   39abc:	adcsmi	sp, r0, #98	; 0x62
   39ac0:			; <UNDEFINED> instruction: 0x4607bf1c
   39ac4:			; <UNDEFINED> instruction: 0xf0002100
   39ac8:	strmi	r8, [sl], -ip, asr #3
   39acc:	addsmi	r3, r9, #1073741824	; 0x40000000
   39ad0:			; <UNDEFINED> instruction: 0x3718d019
   39ad4:	ldrhle	r4, [r8, #46]!	; 0x2e
   39ad8:	addsmi	r3, r3, #536870912	; 0x20000000
   39adc:	ldmdble	r2, {r0, r4, r9, sl, lr}
   39ae0:	ldceq	0, cr15, [r8], {79}	; 0x4f
   39ae4:	stmdbcs	r0!, {r1, r2, sp, lr, pc}
   39ae8:	teqhi	sp, r0	; <UNPREDICTABLE>
   39aec:	addsmi	r3, r3, #268435456	; 0x10000000
   39af0:	stmdble	r5, {r0, r4, r9, sl, lr}
   39af4:			; <UNDEFINED> instruction: 0xf101fb0c
   39af8:	stmdapl	r1, {r0, r1, r2, r6, fp, ip}^
   39afc:	mvnsle	r2, r4, lsl r9
   39b00:			; <UNDEFINED> instruction: 0xf0004286
   39b04:			; <UNDEFINED> instruction: 0x46078153
   39b08:	strmi	r2, [sl], -r0, lsl #2
   39b0c:	addsmi	r3, r9, #1073741824	; 0x40000000
   39b10:			; <UNDEFINED> instruction: 0x3718d216
   39b14:	ldrhle	r4, [r8, #46]!	; 0x2e
   39b18:	addsmi	r3, sl, #536870912	; 0x20000000
   39b1c:	andle	r4, pc, #17825792	; 0x1100000
   39b20:	ldceq	0, cr15, [r8], {79}	; 0x4f
   39b24:	stmdbcs	r1!, {r1, r2, sp, lr, pc}
   39b28:	rscshi	pc, pc, r0
   39b2c:	addsmi	r3, sl, #268435456	; 0x10000000
   39b30:	andle	r4, r5, #17825792	; 0x1100000
   39b34:			; <UNDEFINED> instruction: 0xf101fb0c
   39b38:	stmdapl	r1, {r0, r1, r2, r6, fp, ip}^
   39b3c:	mvnsle	r2, r0, lsr #18
   39b40:	addmi	fp, r6, #201326592	; 0xc000000
   39b44:			; <UNDEFINED> instruction: 0x4607bf1c
   39b48:			; <UNDEFINED> instruction: 0xf0002100
   39b4c:	strmi	r8, [sl], -r7, lsl #3
   39b50:	addsmi	r3, r9, #1073741824	; 0x40000000
   39b54:			; <UNDEFINED> instruction: 0x3718d216
   39b58:	ldrhle	r4, [r8, #46]!	; 0x2e
   39b5c:	ldrmi	r3, [r1], -r2, lsl #4
   39b60:	stmdble	pc, {r0, r1, r3, r7, r9, lr}	; <UNPREDICTABLE>
   39b64:	ldceq	0, cr15, [r8], {79}	; 0x4f
   39b68:	stmdbcs	r2!, {r1, r2, sp, lr, pc}
   39b6c:	adchi	pc, pc, r0
   39b70:	addsmi	r3, sl, #268435456	; 0x10000000
   39b74:	andle	r4, r5, #17825792	; 0x1100000
   39b78:			; <UNDEFINED> instruction: 0xf101fb0c
   39b7c:	stmdapl	r1, {r0, r1, r2, r6, fp, ip}^
   39b80:	mvnsle	r2, r4, lsl r9
   39b84:	movwcs	lr, #27092	; 0x69d4
   39b88:	mvnvs	r3, r1, lsl #22
   39b8c:			; <UNDEFINED> instruction: 0xf383fab3
   39b90:	bcs	3c104 <ftello64@plt+0x351b8>
   39b94:	movwcs	fp, #3848	; 0xf08
   39b98:			; <UNDEFINED> instruction: 0xf0402b00
   39b9c:	stmdbvs	r2!, {r5, r7, r8, pc}
   39ba0:	bcs	53e2c <ftello64@plt+0x4cee0>
   39ba4:	mrcge	4, 4, APSR_nzcv, cr9, cr14, {1}
   39ba8:	svclt	0x001c428e
   39bac:	andcs	r4, r0, pc, lsl #12
   39bb0:	cmphi	r1, r0	; <UNPREDICTABLE>
   39bb4:	andcc	r4, r1, r3, lsl #12
   39bb8:			; <UNDEFINED> instruction: 0xf43e4290
   39bbc:	ldrcc	sl, [r8, -lr, lsl #29]
   39bc0:	ldrhle	r4, [r7, #46]!	; 0x2e
   39bc4:	ldrmi	r3, [r8], -r2, lsl #6
   39bc8:			; <UNDEFINED> instruction: 0xf4be4290
   39bcc:	ldrcs	sl, [r8, -r6, lsl #29]
   39bd0:	movwcc	lr, #4100	; 0x1004
   39bd4:			; <UNDEFINED> instruction: 0x4618429a
   39bd8:	mrcge	6, 3, APSR_nzcv, cr15, cr14, {3}
   39bdc:			; <UNDEFINED> instruction: 0xf000fb07
   39be0:	stmdapl	r8, {r1, r2, r3, fp, ip}
   39be4:	mvnsle	r2, r4, lsl r8
   39be8:			; <UNDEFINED> instruction: 0xf8dfe689
   39bec:	andcs	r1, r5, #168, 10	; 0x2a000000
   39bf0:	ldrbtmi	r2, [r9], #-0
   39bf4:	b	1577b2c <ftello64@plt+0x1570be0>
   39bf8:	ldrne	pc, [ip, #2271]	; 0x8df
   39bfc:			; <UNDEFINED> instruction: 0x46024479
   39c00:			; <UNDEFINED> instruction: 0xf7fe4620
   39c04:	stmdbvs	r0!, {r0, r4, r9, fp, ip, sp, lr, pc}
   39c08:	ldrdgt	pc, [r8], -r4
   39c0c:	strbmi	fp, [r7, #-776]!	; 0xfffffcf8
   39c10:	uqadd16mi	fp, r1, ip
   39c14:			; <UNDEFINED> instruction: 0xf0002200
   39c18:			; <UNDEFINED> instruction: 0x4613813f
   39c1c:	addmi	r3, r2, #268435456	; 0x10000000
   39c20:	tstcc	r8, r7, lsl r0
   39c24:	mvnsle	r4, pc, lsl #5
   39c28:	ldrmi	r3, [sl], -r2, lsl #6
   39c2c:	ldmdble	r0, {r4, r7, r9, lr}
   39c30:	and	r2, r6, r8, lsl r1
   39c34:			; <UNDEFINED> instruction: 0xf0002a1e
   39c38:	movwcc	r8, #4303	; 0x10cf
   39c3c:			; <UNDEFINED> instruction: 0x461a4298
   39c40:	blx	b0066 <ftello64@plt+0xa911a>
   39c44:	bl	376454 <ftello64@plt+0x36f508>
   39c48:			; <UNDEFINED> instruction: 0xf85c0e02
   39c4c:	bcs	801c5c <ftello64@plt+0x7fad10>
   39c50:			; <UNDEFINED> instruction: 0xf8dfd1f0
   39c54:	andcs	r1, r5, #72, 10	; 0x12000000
   39c58:	ldrbtmi	r2, [r9], #-0
   39c5c:	b	877b94 <ftello64@plt+0x870c48>
   39c60:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
   39c64:			; <UNDEFINED> instruction: 0x46024479
   39c68:			; <UNDEFINED> instruction: 0xf7fe4620
   39c6c:			; <UNDEFINED> instruction: 0xf04ff8f3
   39c70:	stmdbvs	r3!, {r3, r4, fp}
   39c74:	blcs	53efc <ftello64@plt+0x4cfb0>
   39c78:	adcsmi	sp, r8, #132	; 0x84
   39c7c:	pkhbtmi	fp, r4, ip, lsl #30
   39c80:	eorle	r2, r1, r0, lsl #2
   39c84:	tstcc	r1, sl, lsl #12
   39c88:			; <UNDEFINED> instruction: 0xf43f4299
   39c8c:			; <UNDEFINED> instruction: 0xf10caf18
   39c90:	strbmi	r0, [r7, #-3096]!	; 0xfffff3e8
   39c94:	andcc	sp, r2, #-2147483587	; 0x8000003d
   39c98:	addmi	r4, fp, #17825792	; 0x1100000
   39c9c:	str	sp, [lr, -r5, lsl #16]
   39ca0:	addsmi	r3, r3, #268435456	; 0x10000000
   39ca4:			; <UNDEFINED> instruction: 0xf67f4611
   39ca8:	blx	2658da <ftello64@plt+0x25e98e>
   39cac:	stmdane	r7, {r0, r8, ip, sp, lr, pc}^
   39cb0:	ldmdbcs	pc, {r0, r6, fp, ip, lr}	; <UNPREDICTABLE>
   39cb4:	svcge	0x0003f43f
   39cb8:	mvnsle	r2, sp, lsl r9
   39cbc:	andcs	r6, r1, #933888	; 0xe4000
   39cc0:			; <UNDEFINED> instruction: 0xf7fe4620
   39cc4:			; <UNDEFINED> instruction: 0xe7d4f971
   39cc8:	strmi	r2, [sl], -r1, lsl #2
   39ccc:	ldmdavs	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   39cd0:	blcs	18266e4 <ftello64@plt+0x181f798>
   39cd4:	tsthi	r2, r0	; <UNPREDICTABLE>
   39cd8:	blcs	6fea8 <ftello64@plt+0x68f5c>
   39cdc:	rschi	pc, r1, r0
   39ce0:	strbhi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   39ce4:	ldrbtmi	r2, [r8], #2910	; 0xb5e
   39ce8:			; <UNDEFINED> instruction: 0xf8dfd172
   39cec:	andcs	r1, r5, #188, 8	; 0xbc000000
   39cf0:	ldrbtmi	r2, [r9], #-0
   39cf4:	ldmib	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39cf8:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   39cfc:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   39d00:	strtmi	r4, [r0], -r3, lsl #12
   39d04:			; <UNDEFINED> instruction: 0xf990f7fe
   39d08:	blcs	53efc <ftello64@plt+0x4cfb0>
   39d0c:	svcge	0x003af43f
   39d10:	blcs	fed26784 <ftello64@plt+0xfed1f838>
   39d14:	blcs	17e997c <ftello64@plt+0x17e2a30>
   39d18:	svcge	0x0034f43f
   39d1c:	ldrne	pc, [r0], #2271	; 0x8df
   39d20:	ldrbtmi	r9, [r9], #-2049	; 0xfffff7ff
   39d24:			; <UNDEFINED> instruction: 0xf828f7fe
   39d28:	ldmdavs	fp!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   39d2c:			; <UNDEFINED> instruction: 0xf0002b00
   39d30:			; <UNDEFINED> instruction: 0xf8df80af
   39d34:	ldrbtmi	r9, [r9], #1152	; 0x480
   39d38:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39d3c:	andcs	r2, r0, r5, lsl #4
   39d40:	ldrbthi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39d44:			; <UNDEFINED> instruction: 0xf7cc4479
   39d48:	ldrbtmi	lr, [r8], #2476	; 0x9ac
   39d4c:	strbmi	r4, [r2], -r9, asr #12
   39d50:	strtmi	r4, [r0], -r3, lsl #12
   39d54:			; <UNDEFINED> instruction: 0xf968f7fe
   39d58:	blcs	53f4c <ftello64@plt+0x4d000>
   39d5c:	adchi	pc, r5, r0, asr #32
   39d60:	stmdbvs	r3!, {r5, r7, fp, sp, lr}
   39d64:	ldcvc	6, cr14, [sl, #-944]!	; 0xfffffc50
   39d68:			; <UNDEFINED> instruction: 0xf57f07d2
   39d6c:	ldmdavs	fp!, {r0, r3, r6, r7, r9, sl, fp, sp, pc}^
   39d70:			; <UNDEFINED> instruction: 0xf0402b00
   39d74:			; <UNDEFINED> instruction: 0xf8df80ad
   39d78:	ldrbtmi	r8, [r8], #1096	; 0x448
   39d7c:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39d80:	andcs	r2, r0, r5, lsl #4
   39d84:			; <UNDEFINED> instruction: 0xf7cc4479
   39d88:	strbmi	lr, [r1], -ip, lsl #19
   39d8c:	strtmi	r4, [r0], -r2, lsl #12
   39d90:			; <UNDEFINED> instruction: 0xf94af7fe
   39d94:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr}
   39d98:	adcshi	pc, r8, r0, asr #32
   39d9c:	stmiavs	r0!, {r0, r1, r5, r8, fp, sp, lr}
   39da0:			; <UNDEFINED> instruction: 0xf43f2b00
   39da4:	addmi	sl, r6, #3824	; 0xef0
   39da8:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   39dac:	svclt	0x00842b01
   39db0:	ldrmi	r2, [r1], -r1, lsl #4
   39db4:	mrcge	6, 5, APSR_nzcv, cr4, cr15, {1}
   39db8:			; <UNDEFINED> instruction: 0xf8dee6c3
   39dbc:	strb	r7, [lr, #12]
   39dc0:			; <UNDEFINED> instruction: 0xf0002b60
   39dc4:			; <UNDEFINED> instruction: 0xf8df8093
   39dc8:	blcs	fed1add0 <ftello64@plt+0xfed13e84>
   39dcc:	strdle	r4, [ip], r8
   39dd0:	cdp	7, 15, cr15, cr14, cr12, {6}
   39dd4:	str	r4, [r8, r0, lsl #13]
   39dd8:			; <UNDEFINED> instruction: 0x1010f8de
   39ddc:	strtmi	r2, [r0], -r0, lsl #4
   39de0:			; <UNDEFINED> instruction: 0xf8e2f7fe
   39de4:	ldmibmi	r9!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
   39de8:	andcs	r2, r0, r5, lsl #4
   39dec:			; <UNDEFINED> instruction: 0xf7cc4479
   39df0:	andls	lr, r0, r8, asr r9
   39df4:			; <UNDEFINED> instruction: 0xf7cc68b8
   39df8:	stmdbls	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   39dfc:	strtmi	r4, [r0], -r2, lsl #12
   39e00:			; <UNDEFINED> instruction: 0xf828f7fe
   39e04:	stmdbvs	r3!, {r5, r7, fp, sp, lr}
   39e08:	ldmibmi	r1!, {r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   39e0c:			; <UNDEFINED> instruction: 0xf8dc4620
   39e10:	ldrbtmi	r2, [r9], #-12
   39e14:			; <UNDEFINED> instruction: 0xf81ef7fe
   39e18:	stmiavs	r0!, {r0, r1, r5, r8, fp, sp, lr}
   39e1c:			; <UNDEFINED> instruction: 0xf43f2b00
   39e20:	addmi	sl, r6, #304	; 0x130
   39e24:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
   39e28:	svclt	0x00842b01
   39e2c:	ldrmi	r2, [r1], -r1, lsl #4
   39e30:	ldclge	6, cr15, [r8, #252]	; 0xfc
   39e34:	stmibmi	r7!, {r0, r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}^
   39e38:	andcs	r2, r0, r5, lsl #4
   39e3c:			; <UNDEFINED> instruction: 0xf7cc4479
   39e40:	andls	lr, r0, r0, lsr r9
   39e44:			; <UNDEFINED> instruction: 0xf7cc68b8
   39e48:	stmdbls	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
   39e4c:	strtmi	r4, [r0], -r2, lsl #12
   39e50:			; <UNDEFINED> instruction: 0xf800f7fe
   39e54:	strdcs	lr, [r1], -r8
   39e58:	ldrt	r4, [r5], r3, lsl #12
   39e5c:	strmi	r2, [sl], -r1, lsl #2
   39e60:	blcs	b3860 <ftello64@plt+0xac914>
   39e64:	andcs	fp, r1, #132, 30	; 0x210
   39e68:			; <UNDEFINED> instruction: 0xf63f4611
   39e6c:			; <UNDEFINED> instruction: 0xe668ae39
   39e70:	svclt	0x00842b01
   39e74:	ldrmi	r2, [r1], -r1, lsl #4
   39e78:	ldcge	6, cr15, [r4, #252]	; 0xfc
   39e7c:	smlabtcs	r1, r3, r5, lr
   39e80:	strb	r4, [pc, #1546]	; 3a492 <ftello64@plt+0x33546>
   39e84:	ldrmi	r2, [r3], -r1, lsl #4
   39e88:			; <UNDEFINED> instruction: 0x2701e5f4
   39e8c:	ldrb	r4, [r0, #-1592]	; 0xfffff9c8
   39e90:	movtls	pc, #18655	; 0x48df	; <UNPREDICTABLE>
   39e94:			; <UNDEFINED> instruction: 0xe74f44f9
   39e98:	ldrmi	r2, [r3], -r1, lsl #4
   39e9c:	ldrbmi	lr, [pc], -r6, asr #13
   39ea0:			; <UNDEFINED> instruction: 0xf8dfe55d
   39ea4:	ldrbtmi	r8, [r8], #824	; 0x338
   39ea8:	stmibmi	sp, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   39eac:	ldrbtmi	r9, [r9], #-2049	; 0xfffff7ff
   39eb0:			; <UNDEFINED> instruction: 0xff62f7fd
   39eb4:			; <UNDEFINED> instruction: 0xf7cc6878
   39eb8:	strbmi	lr, [r1], -ip, lsl #29
   39ebc:	strtmi	r4, [r0], -r2, lsl #12
   39ec0:			; <UNDEFINED> instruction: 0xffc8f7fd
   39ec4:	andcs	r6, r0, #933888	; 0xe4000
   39ec8:			; <UNDEFINED> instruction: 0xf7fe4620
   39ecc:	strb	pc, [r7, -sp, ror #16]	; <UNPREDICTABLE>
   39ed0:	tsthi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   39ed4:	smmlsr	r1, r8, r4, r4
   39ed8:	ldrbtmi	r4, [pc], #-4035	; 39ee0 <ftello64@plt+0x32f94>
   39edc:			; <UNDEFINED> instruction: 0x4620e53f
   39ee0:			; <UNDEFINED> instruction: 0xff14f7fd
   39ee4:	svcmi	0x00c1e65b
   39ee8:	ldr	r4, [r8, #-1151]!	; 0xfffffb81
   39eec:	andcs	r4, r5, #192, 18	; 0x300000
   39ef0:	ldrbtmi	r2, [r9], #-0
   39ef4:	ldm	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39ef8:	ldrbt	r4, [r6], r0, lsl #13
   39efc:	andcs	r4, r5, #3096576	; 0x2f4000
   39f00:	ldrbtmi	r2, [r9], #-0
   39f04:	stmia	ip, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39f08:	strbt	r4, [lr], r0, lsl #13
   39f0c:	cdp	7, 6, cr15, cr0, cr12, {6}
   39f10:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
   39f14:	strtmi	r4, [r0], -r2, lsl #12
   39f18:			; <UNDEFINED> instruction: 0xff9cf7fd
   39f1c:			; <UNDEFINED> instruction: 0xf7cce73e
   39f20:			; <UNDEFINED> instruction: 0x4631ee58
   39f24:	strtmi	r4, [r0], -r2, lsl #12
   39f28:			; <UNDEFINED> instruction: 0xff94f7fd
   39f2c:	stmdals	r1, {r0, r1, r4, r5, r7, r8, fp, lr}
   39f30:			; <UNDEFINED> instruction: 0xf7fd4479
   39f34:			; <UNDEFINED> instruction: 0xf7feff21
   39f38:			; <UNDEFINED> instruction: 0xf7ccbda5
   39f3c:	ldrtmi	lr, [r1], -sl, asr #28
   39f40:	strtmi	r4, [r0], -r2, lsl #12
   39f44:			; <UNDEFINED> instruction: 0xff86f7fd
   39f48:	stmdals	r1, {r0, r2, r3, r5, r7, r8, fp, lr}
   39f4c:			; <UNDEFINED> instruction: 0xf7fd4479
   39f50:			; <UNDEFINED> instruction: 0xf7feff13
   39f54:	stmibmi	fp!, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, pc}
   39f58:	andcs	r4, r5, #80, 12	; 0x5000000
   39f5c:			; <UNDEFINED> instruction: 0xf7fe4479
   39f60:	stmibmi	r9!, {r1, r5, r7, r8, r9, fp, ip, sp, pc}
   39f64:	andcs	r2, r0, r5, lsl #4
   39f68:			; <UNDEFINED> instruction: 0xf7cc4479
   39f6c:	bmi	fea341dc <ftello64@plt+0xfea2d290>
   39f70:	ldrbtmi	r4, [sl], #-2471	; 0xfffff659
   39f74:			; <UNDEFINED> instruction: 0x46034479
   39f78:			; <UNDEFINED> instruction: 0xf7fe4620
   39f7c:			; <UNDEFINED> instruction: 0xf7fef855
   39f80:	mcrmi	14, 5, fp, cr4, cr3, {3}
   39f84:			; <UNDEFINED> instruction: 0xf7fe447e
   39f88:	cdpmi	15, 10, cr11, cr3, cr4, {7}
   39f8c:			; <UNDEFINED> instruction: 0xf7ff447e
   39f90:	stcmi	8, cr11, [r2, #16]!
   39f94:			; <UNDEFINED> instruction: 0xf7fe447d
   39f98:	mcrmi	14, 5, fp, cr1, cr13, {6}
   39f9c:			; <UNDEFINED> instruction: 0xf7fe447e
   39fa0:	cdpmi	12, 10, cr11, cr0, cr8, {3}
   39fa4:			; <UNDEFINED> instruction: 0xf7fe447e
   39fa8:	mrcmi	13, 4, fp, cr15, cr8, {7}
   39fac:			; <UNDEFINED> instruction: 0xf7fe447e
   39fb0:	mrcmi	14, 4, fp, cr14, cr8, {0}
   39fb4:			; <UNDEFINED> instruction: 0xf7fe447e
   39fb8:	blx	fee29b84 <ftello64@plt+0xfee22c38>
   39fbc:	ldmdavs	r2, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
   39fc0:	bcs	3c534 <ftello64@plt+0x355e8>
   39fc4:	movwcs	fp, #7960	; 0x1f18
   39fc8:			; <UNDEFINED> instruction: 0xf47f2b00
   39fcc:			; <UNDEFINED> instruction: 0xf1bcac66
   39fd0:			; <UNDEFINED> instruction: 0xf0400f00
   39fd4:	cosmidp	f0, #0.0
   39fd8:	ldmibmi	r6, {r1, r2, r3, r4, r5, r6, sl, lr}
   39fdc:	andcs	r2, r0, r5, lsl #4
   39fe0:			; <UNDEFINED> instruction: 0xf7cc4479
   39fe4:	bmi	fe574164 <ftello64@plt+0xfe56d218>
   39fe8:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   39fec:	strtmi	r4, [r0], -r3, lsl #12
   39ff0:			; <UNDEFINED> instruction: 0xf81af7fe
   39ff4:	stmiavs	r1!, {r5, r8, fp, sp, lr}
   39ff8:			; <UNDEFINED> instruction: 0xf0002800
   39ffc:			; <UNDEFINED> instruction: 0xf8df81e1
   3a000:			; <UNDEFINED> instruction: 0x2600923c
   3a004:	eorshi	pc, r8, #14614528	; 0xdf0000
   3a008:	ldrbtmi	r4, [r9], #3982	; 0xf8e
   3a00c:	ldrbtmi	r4, [pc], #-1272	; 3a014 <ftello64@plt+0x330c8>
   3a010:	blcs	3b2030 <ftello64@plt+0x3ab0e4>
   3a014:	strcc	sp, [r1], -r1, lsr #32
   3a018:	adcsmi	r4, r0, #2097152	; 0x200000
   3a01c:	mrrcge	6, 7, pc, r5, cr15	; <UNPREDICTABLE>
   3a020:	blx	102c8a <ftello64@plt+0xfbd3e>
   3a024:	bl	b6c44 <ftello64@plt+0xafcf8>
   3a028:	stmiapl	fp, {r0, r1, r8, r9, fp}^
   3a02c:			; <UNDEFINED> instruction: 0xf0002b14
   3a030:	blcs	2da518 <ftello64@plt+0x2d35cc>
   3a034:	andcs	sp, r5, #1073741883	; 0x4000003b
   3a038:	andcs	r4, r0, r9, lsr r6
   3a03c:	ldmda	r0!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a040:			; <UNDEFINED> instruction: 0xf8db9000
   3a044:			; <UNDEFINED> instruction: 0xf7cc0008
   3a048:	stmdbls	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   3a04c:	strtmi	r4, [r0], -r2, lsl #12
   3a050:			; <UNDEFINED> instruction: 0xff00f7fd
   3a054:	stmdbvs	r0!, {r0, r5, r7, fp, sp, lr}
   3a058:	andcs	lr, r5, #57933824	; 0x3740000
   3a05c:	andcs	r4, r0, r9, asr #12
   3a060:	ldmda	lr, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a064:	ldrdcs	pc, [ip], -fp
   3a068:	svclt	0x00082a00
   3a06c:	strmi	r4, [r1], -r2, asr #12
   3a070:			; <UNDEFINED> instruction: 0xf7fd4620
   3a074:	stmiavs	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3a078:	strb	r6, [ip, r0, lsr #18]
   3a07c:	ldrbtmi	r4, [lr], #-3698	; 0xfffff18e
   3a080:	stclt	7, cr15, [fp, #1016]	; 0x3f8
   3a084:	andcs	r4, r5, #1851392	; 0x1c4000
   3a088:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   3a08c:	stmda	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a090:	strtmi	r4, [r0], -r1, lsl #12
   3a094:			; <UNDEFINED> instruction: 0xff48f7fd
   3a098:			; <UNDEFINED> instruction: 0xf7fe6961
   3a09c:	stmdbmi	ip!, {r0, r5, r6, r8, sl, fp, ip, sp, pc}^
   3a0a0:	andcs	r2, r0, r5, lsl #4
   3a0a4:			; <UNDEFINED> instruction: 0xf7cb4479
   3a0a8:	bmi	1af60a0 <ftello64@plt+0x1aef154>
   3a0ac:	ldrbtmi	r4, [sl], #-2410	; 0xfffff696
   3a0b0:			; <UNDEFINED> instruction: 0x46034479
   3a0b4:			; <UNDEFINED> instruction: 0xf7fd4620
   3a0b8:			; <UNDEFINED> instruction: 0xf7feffb7
   3a0bc:			; <UNDEFINED> instruction: 0x4620bfba
   3a0c0:	mcr2	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   3a0c4:	bllt	16f80c8 <ftello64@plt+0x16f117c>
   3a0c8:	andcs	r4, r5, #100, 18	; 0x190000
   3a0cc:	ldrbtmi	r2, [r9], #-0
   3a0d0:	svc	0x00e6f7cb
   3a0d4:	stmdbmi	r3!, {r1, r5, r6, r9, fp, lr}^
   3a0d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3a0dc:	strtmi	r4, [r0], -r3, lsl #12
   3a0e0:			; <UNDEFINED> instruction: 0xffa2f7fd
   3a0e4:	stmdbvs	r2!, {r0, r5, r7, fp, sp, lr}
   3a0e8:	bllt	ffe380e8 <ftello64@plt+0xffe3119c>
   3a0ec:	andcs	r4, r5, #1540096	; 0x178000
   3a0f0:	ldrbtmi	r2, [r9], #-0
   3a0f4:	svc	0x00d4f7cb
   3a0f8:	ldrtmi	r9, [r8], -r2
   3a0fc:			; <UNDEFINED> instruction: 0xffdef7f8
   3a100:	strmi	r9, [r2], -r2, lsl #18
   3a104:			; <UNDEFINED> instruction: 0xf7fd4620
   3a108:			; <UNDEFINED> instruction: 0xf7fefea5
   3a10c:	svclt	0x0000bf92
   3a110:	andeq	r9, r0, lr, ror #19
   3a114:	muleq	r1, lr, sl
   3a118:	andeq	r3, r1, lr, asr #20
   3a11c:	andeq	r7, r0, lr, asr #11
   3a120:	muleq	r1, sl, r4
   3a124:	ldrdeq	fp, [r0], -r0
   3a128:	andeq	r3, r1, r0, lsl r9
   3a12c:	andeq	r3, r1, ip, asr #14
   3a130:	ldrdeq	r7, [r0], -ip
   3a134:	ldrdeq	r7, [r0], -lr
   3a138:	andeq	r3, r1, lr, asr #6
   3a13c:	muleq	r1, lr, r7
   3a140:	andeq	r7, r0, r0, asr r3
   3a144:	muleq	r0, r2, r6
   3a148:	andeq	r3, r1, lr, asr #3
   3a14c:	andeq	r3, r1, r6, lsl #4
   3a150:			; <UNDEFINED> instruction: 0x000131be
   3a154:			; <UNDEFINED> instruction: 0x000131b6
   3a158:	muleq	r1, r2, r4
   3a15c:	andeq	r7, r0, r0, ror r2
   3a160:	ldrdeq	r3, [r1], -sl
   3a164:	andeq	r3, r1, r0, lsr r7
   3a168:	andeq	r7, r0, r6, lsr r2
   3a16c:	muleq	r1, sl, r0
   3a170:	muleq	r1, r2, r4
   3a174:	andeq	r7, r0, r0, asr #3
   3a178:	andeq	r3, r1, lr, lsr #32
   3a17c:	andeq	pc, r0, r4, lsl r9	; <UNPREDICTABLE>
   3a180:	andeq	pc, r0, r0, lsl r9	; <UNPREDICTABLE>
   3a184:	andeq	pc, r0, sl, lsl #18
   3a188:	andeq	r3, r1, r4, lsl #8
   3a18c:	muleq	r1, lr, r4
   3a190:	andeq	r2, r1, r8, lsr lr
   3a194:	andeq	r3, r1, lr, asr #6
   3a198:	andeq	r2, r1, r4, ror #25
   3a19c:	andeq	r3, r1, sl, asr #5
   3a1a0:	andeq	r6, r0, r0, lsl lr
   3a1a4:	andeq	ip, r0, r2, lsl #11
   3a1a8:	ldrdeq	r3, [r1], -lr
   3a1ac:	andeq	r6, r0, r6, ror sp
   3a1b0:	andeq	r3, r1, lr, asr #1
   3a1b4:	andeq	r2, r1, lr, lsr #23
   3a1b8:	andeq	r3, r1, r0, asr r0
   3a1bc:	andeq	r6, r0, sl, lsr #26
   3a1c0:	andeq	r2, r1, r6, ror #22
   3a1c4:	strdeq	r2, [r1], -r8
   3a1c8:	muleq	r1, r0, fp
   3a1cc:	andeq	r2, r1, r8, ror #30
   3a1d0:	andeq	r6, r0, r2, ror #24
   3a1d4:	andeq	r3, r1, ip, lsl #1
   3a1d8:	andeq	r2, r1, ip, asr #20
   3a1dc:	andeq	ip, r0, lr, asr #12
   3a1e0:	andeq	r2, r1, r6, lsl #30
   3a1e4:	andeq	r2, r1, r0, lsl sl
   3a1e8:	andeq	pc, r0, sl, lsr #6
   3a1ec:	andeq	pc, r0, ip, lsl r3	; <UNPREDICTABLE>
   3a1f0:	andeq	r9, r0, lr, ror #30
   3a1f4:	andeq	r9, r0, r2, lsl pc
   3a1f8:	andeq	r6, r0, r2, ror #22
   3a1fc:	andeq	r2, r1, ip, lsl #30
   3a200:	andeq	r2, r1, ip, asr #29
   3a204:	andeq	r3, r1, r0, lsr #32
   3a208:	andeq	r2, r1, r4, lsl #31
   3a20c:	andeq	r6, r0, r2, lsl #22
   3a210:	andeq	r2, r1, r0, ror r9
   3a214:	andeq	r2, r1, r0, ror #18
   3a218:	andeq	r2, r1, r8, asr r9
   3a21c:	andeq	r2, r1, r0, asr r9
   3a220:	andeq	r2, r1, r8, asr #18
   3a224:	andeq	r2, r1, r0, asr #18
   3a228:	andeq	r2, r1, r8, lsr r9
   3a22c:	andeq	r2, r1, r0, lsr r9
   3a230:	andeq	r2, r1, r8, lsl #18
   3a234:	andeq	r2, r1, r8, asr sp
   3a238:	andeq	r6, r0, sl, lsl #21
   3a23c:	andeq	r2, r1, r6, asr #26
   3a240:	strdeq	pc, [r0], -r8
   3a244:	andeq	r2, r1, r6, asr #26
   3a248:	andeq	r2, r1, r6, ror #16
   3a24c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   3a250:	andeq	r2, r1, r0, lsl lr
   3a254:	andeq	r6, r0, r6, asr #19
   3a258:	andeq	r2, r1, r4, lsr r8
   3a25c:	muleq	r1, sl, lr
   3a260:	muleq	r0, ip, r9
   3a264:	andeq	r2, r1, sl, lsl #16
   3a268:			; <UNDEFINED> instruction: 0x00012bb2
   3a26c:			; <UNDEFINED> instruction: 0xf7ff9f03
   3a270:			; <UNDEFINED> instruction: 0x462bbb76
   3a274:			; <UNDEFINED> instruction: 0xf7ff4628
   3a278:			; <UNDEFINED> instruction: 0x4610b9b1
   3a27c:			; <UNDEFINED> instruction: 0xf7fe4616
   3a280:			; <UNDEFINED> instruction: 0x462bbb51
   3a284:			; <UNDEFINED> instruction: 0xf7fe4628
   3a288:	strtmi	fp, [fp], -r6, ror #27
   3a28c:			; <UNDEFINED> instruction: 0xf7fe4628
   3a290:	strtmi	fp, [fp], -r3, lsl #23
   3a294:			; <UNDEFINED> instruction: 0xf7fe4628
   3a298:			; <UNDEFINED> instruction: 0x4632bdb6
   3a29c:			; <UNDEFINED> instruction: 0xf7fe4631
   3a2a0:	stmdbvs	r2!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, pc}
   3a2a4:	bllt	4b82a8 <ftello64@plt+0x4b135c>
   3a2a8:	ldrtmi	r4, [r0], -fp, asr #18
   3a2ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3a2b0:	cdp	7, 15, cr15, cr6, cr11, {6}
   3a2b4:	ldrdcs	pc, [ip], -r8
   3a2b8:	strtmi	r4, [r0], -r1, lsl #12
   3a2bc:	stc2l	7, cr15, [sl, #1012]	; 0x3f4
   3a2c0:	stmdbvs	r6!, {r0, r1, r2, r5, r7, fp, sp, lr}
   3a2c4:	stclt	7, cr15, [r3, #-1016]	; 0xfffffc08
   3a2c8:	andcs	r4, r5, #68, 18	; 0x110000
   3a2cc:	ldrbtmi	r2, [r9], #-0
   3a2d0:	cdp	7, 14, cr15, cr6, cr11, {6}
   3a2d4:	ldrtmi	r9, [r0], -r0
   3a2d8:	mrc2	7, 7, pc, cr0, cr8, {7}
   3a2dc:	strmi	r9, [r2], -r0, lsl #18
   3a2e0:			; <UNDEFINED> instruction: 0xf7fd4620
   3a2e4:	stmiavs	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3a2e8:			; <UNDEFINED> instruction: 0xf7fe6926
   3a2ec:			; <UNDEFINED> instruction: 0x462bbcf0
   3a2f0:			; <UNDEFINED> instruction: 0xf7fe4628
   3a2f4:	ldmdbmi	sl!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
   3a2f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3a2fc:	cdp	7, 13, cr15, cr0, cr11, {6}
   3a300:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
   3a304:	strtmi	r4, [r0], -r1, lsl #12
   3a308:	stc2	7, cr15, [r4, #1012]!	; 0x3f4
   3a30c:	mrclt	7, 4, APSR_nzcv, cr1, cr14, {7}
   3a310:	andcs	r4, r5, #868352	; 0xd4000
   3a314:			; <UNDEFINED> instruction: 0xf7cb4479
   3a318:	strmi	lr, [r1], -r4, asr #29
   3a31c:			; <UNDEFINED> instruction: 0xf7fd4620
   3a320:			; <UNDEFINED> instruction: 0xf7fefd99
   3a324:	cdpmi	14, 3, cr11, cr1, cr6, {4}
   3a328:			; <UNDEFINED> instruction: 0xe656447e
   3a32c:	ldrbtmi	r4, [sp], #-3376	; 0xfffff2d0
   3a330:	ldclt	7, cr15, [r0, #-1016]	; 0xfffffc08
   3a334:	andcs	r4, r5, #770048	; 0xbc000
   3a338:			; <UNDEFINED> instruction: 0xf7cb4479
   3a33c:	stmdbmi	lr!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   3a340:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   3a344:	strtmi	r4, [r0], -r3, lsl #12
   3a348:	mcr2	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   3a34c:	blt	fef38350 <ftello64@plt+0xfef31404>
   3a350:			; <UNDEFINED> instruction: 0xf7fe4603
   3a354:	cdpmi	14, 2, cr11, cr9, cr3, {4}
   3a358:			; <UNDEFINED> instruction: 0xf7fe447e
   3a35c:	mcrmi	14, 1, fp, cr8, cr14, {0}
   3a360:			; <UNDEFINED> instruction: 0xf7fe447e
   3a364:	vmulmi.f32	s22, s15, s12
   3a368:			; <UNDEFINED> instruction: 0xf7fe447e
   3a36c:	mcrmi	12, 1, fp, cr6, cr6, {0}
   3a370:			; <UNDEFINED> instruction: 0xf7fe447e
   3a374:	mcrmi	13, 1, fp, cr5, cr3, {0}
   3a378:			; <UNDEFINED> instruction: 0xf7fe447e
   3a37c:	cdpmi	13, 2, cr11, cr4, cr10, {7}
   3a380:			; <UNDEFINED> instruction: 0xf7fe447e
   3a384:	stmdbmi	r3!, {r1, r2, r3, r5, sl, fp, ip, sp, pc}
   3a388:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3a38c:	blmi	8f3d8c <ftello64@plt+0x8ece40>
   3a390:	addsmi	pc, pc, #64, 4
   3a394:	stmdami	r2!, {r0, r5, r8, fp, lr}
   3a398:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3a39c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   3a3a0:	ldc	7, cr15, [r6, #816]!	; 0x330
   3a3a4:	cdp	7, 9, cr15, cr4, cr11, {6}
   3a3a8:	movwpl	lr, #27092	; 0x69d4
   3a3ac:	mvnvs	r3, r1, lsl #22
   3a3b0:			; <UNDEFINED> instruction: 0xf43e2d00
   3a3b4:	blcs	65160 <ftello64@plt+0x5e214>
   3a3b8:	blge	19f75b8 <ftello64@plt+0x19f066c>
   3a3bc:	bllt	2383bc <ftello64@plt+0x231470>
   3a3c0:	vpadd.i8	d20, d0, d8
   3a3c4:	ldmdbmi	r8, {r2, r4, r9, lr}
   3a3c8:	ldrbtmi	r4, [fp], #-2072	; 0xfffff7e8
   3a3cc:			; <UNDEFINED> instruction: 0xf5034479
   3a3d0:	ldrbtmi	r7, [r8], #-821	; 0xfffffccb
   3a3d4:	ldc	7, cr15, [ip, #816]	; 0x330
   3a3d8:	andeq	r2, r1, sl, ror #19
   3a3dc:	ldrdeq	r2, [r1], -r6
   3a3e0:	muleq	r1, lr, r9
   3a3e4:	andeq	lr, r0, lr, ror sl
   3a3e8:	andeq	r2, r1, r0, lsr #19
   3a3ec:	andeq	r2, r1, r0, lsr #17
   3a3f0:			; <UNDEFINED> instruction: 0x000125b6
   3a3f4:	andeq	r2, r1, r0, lsl #20
   3a3f8:	andeq	r2, r1, r2, lsr #11
   3a3fc:	andeq	r2, r1, ip, lsl #11
   3a400:	andeq	r2, r1, r4, lsl #11
   3a404:	andeq	r2, r1, ip, ror r5
   3a408:	andeq	r2, r1, r4, ror r5
   3a40c:	andeq	r2, r1, ip, ror #10
   3a410:	andeq	r2, r1, r4, ror #10
   3a414:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   3a418:	strdeq	r2, [r1], -ip
   3a41c:	andeq	r2, r1, sl, asr #8
   3a420:	andeq	r2, r1, r6, asr #16
   3a424:	andeq	r2, r1, sl, asr #23
   3a428:	andeq	r2, r1, r8, lsl r4
   3a42c:	andeq	r2, r1, sl, lsl #23
   3a430:	svcmi	0x00f0e92d
   3a434:	strmi	fp, [r9], r7, lsl #1
   3a438:	andls	r4, r3, r7, lsl r6
   3a43c:	blcs	5f058 <ftello64@plt+0x5810c>
   3a440:	stmdals	r5, {r2, r3, r4, r5, r6, ip, lr, pc}
   3a444:	stmdb	sl, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a448:			; <UNDEFINED> instruction: 0xf8d39b03
   3a44c:	andls	r8, r4, r4
   3a450:	svceq	0x0000f1b8
   3a454:	ldmvs	lr, {r0, r1, r2, r5, r6, ip, lr, pc}
   3a458:			; <UNDEFINED> instruction: 0xf04f2400
   3a45c:	movwls	r3, #9215	; 0x23ff
   3a460:	and	r3, lr, r4, lsl #28
   3a464:			; <UNDEFINED> instruction: 0xf7cc4650
   3a468:	strmi	lr, [r3], sl, ror #25
   3a46c:			; <UNDEFINED> instruction: 0xf1bb4650
   3a470:	tstle	r3, r0, lsl #30
   3a474:	ldm	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a478:	ldrhtle	r4, [sp], -r8
   3a47c:	strmi	r3, [r0, #1025]!	; 0x401
   3a480:			; <UNDEFINED> instruction: 0xf856d00d
   3a484:	adceq	r5, r3, r4, lsl #30
   3a488:			; <UNDEFINED> instruction: 0x4649463a
   3a48c:	beq	2768a8 <ftello64@plt+0x26f95c>
   3a490:	stccs	3, cr9, [r0, #-4]
   3a494:	strls	sp, [r2], #-486	; 0xfffffe1a
   3a498:	strmi	r3, [r0, #1025]!	; 0x401
   3a49c:	blls	eec68 <ftello64@plt+0xe7d1c>
   3a4a0:	suble	r3, r0, r1, lsl #6
   3a4a4:			; <UNDEFINED> instruction: 0xf1079b04
   3a4a8:	ldrmi	r0, [r8], #-13
   3a4ac:	stc	7, cr15, [r6], {203}	; 0xcb
   3a4b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3a4b4:	bls	46e64c <ftello64@plt+0x467700>
   3a4b8:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   3a4bc:	strcs	r4, [r0], #-1609	; 0xfffff9b7
   3a4c0:	ldrtmi	r6, [sl], -r2, asr #32
   3a4c4:			; <UNDEFINED> instruction: 0xf7cb4618
   3a4c8:	stmdbls	r5, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   3a4cc:	ldclne	6, cr4, [r8], #-12
   3a4d0:	ldrmi	r4, [r8], #-1071	; 0xfffffbd1
   3a4d4:	eorvs	r7, r8, ip, lsr r2
   3a4d8:	svc	0x0010f7cb
   3a4dc:	svcls	0x00029e03
   3a4e0:			; <UNDEFINED> instruction: 0xf85368b3
   3a4e4:			; <UNDEFINED> instruction: 0xf7cb0027
   3a4e8:	ldmvs	r3!, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   3a4ec:			; <UNDEFINED> instruction: 0xf8434620
   3a4f0:	andlt	r5, r7, r7, lsr #32
   3a4f4:	svchi	0x00f0e8bd
   3a4f8:	strls	r6, [r2], #-2093	; 0xfffff7d3
   3a4fc:			; <UNDEFINED> instruction: 0xf7cc4628
   3a500:	blls	1747c0 <ftello64@plt+0x16d874>
   3a504:			; <UNDEFINED> instruction: 0xd1b94298
   3a508:	stmdbls	r5, {r1, r3, r4, r9, sl, lr}
   3a50c:			; <UNDEFINED> instruction: 0xf7cb4628
   3a510:	blls	135a10 <ftello64@plt+0x12eac4>
   3a514:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}
   3a518:	ldmpl	r3, {r0, r8, r9, fp, ip, pc}^
   3a51c:	subsvs	r9, sl, r0, lsl sl
   3a520:	pop	{r0, r1, r2, ip, sp, pc}
   3a524:	blls	11e4ec <ftello64@plt+0x1175a0>
   3a528:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
   3a52c:	bls	12e55c <ftello64@plt+0x127610>
   3a530:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   3a534:	andhi	pc, r8, sp, asr #17
   3a538:	sbfx	r6, r3, #0, #20
   3a53c:	stmiane	fp, {r0, r1, r4, r6, sl, fp, ip}^
   3a540:	ldrb	r9, [lr, -r5, lsl #6]!
   3a544:	streq	pc, [sl], #-264	; 0xfffffef8
   3a548:	strtmi	r2, [r0], -r4, lsl #2
   3a54c:	ldmib	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a550:			; <UNDEFINED> instruction: 0xb1a84605
   3a554:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}^
   3a558:			; <UNDEFINED> instruction: 0xb14e6898
   3a55c:	streq	lr, [r6], r0, lsl #22
   3a560:	strmi	r1, [r3], -sl, lsr #30
   3a564:	blne	1786b8 <ftello64@plt+0x17176c>
   3a568:			; <UNDEFINED> instruction: 0xf84242b3
   3a56c:	mvnsle	r1, r4, lsl #30
   3a570:	eorsvs	r9, r4, r3, lsl #28
   3a574:	ldcl	7, cr15, [r4, #-812]	; 0xfffffcd4
   3a578:	ldrdhi	pc, [r4], -r6
   3a57c:			; <UNDEFINED> instruction: 0xe7d660b5
   3a580:	ldm	ip!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a584:	ldr	fp, [r4, r0, lsl #5]!
   3a588:	svcmi	0x00f0e92d
   3a58c:			; <UNDEFINED> instruction: 0xf8d0b083
   3a590:	mrsls	fp, (UNDEF: 1)
   3a594:	svceq	0x0000f1bb
   3a598:	stmdavs	pc, {r5, ip, lr, pc}	; <UNPREDICTABLE>
   3a59c:	ldrmi	r4, [r2], r1, lsl #13
   3a5a0:	and	r2, r1, r0, lsl #8
   3a5a4:	ldmdble	r9, {r0, r1, r5, r7, r8, sl, lr}
   3a5a8:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
   3a5ac:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3a5b0:	strcc	r4, [r1], #-1617	; 0xfffff9af
   3a5b4:	andeq	pc, r8, r5, lsl #2
   3a5b8:	rscsle	r2, r3, r0, lsl #26
   3a5bc:	bl	ffa784f0 <ftello64@plt+0xffa715a4>
   3a5c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3a5c4:	strtmi	sp, [r8], -lr, ror #3
   3a5c8:	stc	7, cr15, [sl, #-812]!	; 0xfffffcd4
   3a5cc:			; <UNDEFINED> instruction: 0xf8d99b01
   3a5d0:	ldmdavs	pc, {ip, sp, pc}	; <UNPREDICTABLE>
   3a5d4:			; <UNDEFINED> instruction: 0xf84745a3
   3a5d8:	stmiale	r5!, {r3, sp, lr}^
   3a5dc:	andlt	r2, r3, r0
   3a5e0:	svchi	0x00f0e8bd
   3a5e4:	blcs	2945f8 <ftello64@plt+0x28d6ac>
   3a5e8:	mrrcne	8, 0, sp, sl, cr13
   3a5ec:			; <UNDEFINED> instruction: 0xb1296002
   3a5f0:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   3a5f4:	sbceq	lr, r3, #2048	; 0x800
   3a5f8:	andvs	r6, sl, r2, asr r8
   3a5fc:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   3a600:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   3a604:	andcs	r4, r0, r0, ror r7
   3a608:	svclt	0x00004770
   3a60c:	andeq	r4, r2, r6, lsr #1
   3a610:	muleq	r2, sl, r0
   3a614:	tstcs	ip, r0, lsl r5
   3a618:			; <UNDEFINED> instruction: 0xf7cc2001
   3a61c:	strmi	lr, [r4], -ip, asr #18
   3a620:	blmi	2e6ba8 <ftello64@plt+0x2dfc5c>
   3a624:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
   3a628:	stmdacs	r0, {r3, r4, fp, sp, lr}
   3a62c:	andcs	fp, r8, r8, lsl #30
   3a630:			; <UNDEFINED> instruction: 0xf7cc6020
   3a634:	strmi	lr, [r3], -r0, asr #18
   3a638:	smlatblt	r8, r0, r0, r6
   3a63c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3a640:	ldrmi	r4, [ip], -r0, lsr #12
   3a644:	stcl	7, cr15, [ip], #812	; 0x32c
   3a648:	svclt	0x0000e7f8
   3a64c:	andeq	r5, r2, r2, lsr #18
   3a650:	ldrlt	fp, [r8, #-792]!	; 0xfffffce8
   3a654:	stmdavs	r3, {r0, r2, r9, sl, lr}
   3a658:	andeq	pc, r9, #-1073741784	; 0xc0000028
   3a65c:	ldmdble	r5, {r0, r4, r5, r9, fp, sp}
   3a660:	movwcs	lr, #6613	; 0x19d5
   3a664:	strcs	fp, [r0], #-338	; 0xfffffeae
   3a668:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3a66c:	tstlt	r8, r1, lsl #8
   3a670:	ldcl	7, cr15, [r6], {203}	; 0xcb
   3a674:	movwcs	lr, #6613	; 0x19d5
   3a678:	ldmle	r5!, {r1, r5, r7, r9, lr}^
   3a67c:			; <UNDEFINED> instruction: 0xf7cb4618
   3a680:			; <UNDEFINED> instruction: 0x4628ecd0
   3a684:	ldrhtmi	lr, [r8], -sp
   3a688:	stcllt	7, cr15, [r8], {203}	; 0xcb
   3a68c:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   3a690:	addmi	r6, fp, #1114112	; 0x110000
   3a694:	andsvs	fp, r3, r8, lsl #31
   3a698:	ldrbmi	lr, [r0, -r2, ror #15]!
   3a69c:			; <UNDEFINED> instruction: 0x000258ba
   3a6a0:	ldrlt	fp, [r0, #-769]!	; 0xfffffcff
   3a6a4:	stmdavc	fp, {r2, r3, r9, sl, lr}
   3a6a8:	orrlt	fp, r3, r3, lsl #1
   3a6ac:	teqcs	sp, r5, lsl #12
   3a6b0:			; <UNDEFINED> instruction: 0xf7cc4620
   3a6b4:	addmi	lr, r4, #16, 16	; 0x100000
   3a6b8:	cmplt	r8, r9
   3a6bc:	movwcs	r1, #2818	; 0xb02
   3a6c0:	strtmi	r4, [r8], -r1, lsr #12
   3a6c4:			; <UNDEFINED> instruction: 0xf7ff9300
   3a6c8:			; <UNDEFINED> instruction: 0xb003feb3
   3a6cc:	eorscs	fp, r7, r0, lsr sp
   3a6d0:	ldclt	0, cr11, [r0, #-12]!
   3a6d4:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   3a6d8:	strtmi	r1, [r2], -r8, lsr #26
   3a6dc:	pop	{r0, r1, ip, sp, pc}
   3a6e0:	smmlar	r1, r0, r0, r4
   3a6e4:			; <UNDEFINED> instruction: 0x47702037
   3a6e8:	ldrblt	fp, [r0, #-505]!	; 0xfffffe07
   3a6ec:	stmdavc	fp, {r2, r3, r9, sl, lr}
   3a6f0:			; <UNDEFINED> instruction: 0xb1bbb082
   3a6f4:	ldrmi	r4, [r5], -r6, lsl #12
   3a6f8:	strmi	fp, [r8], -r2, ror #2
   3a6fc:	svc	0x00aef7cb
   3a700:	strtmi	r4, [fp], -r1, lsr #12
   3a704:	strls	r2, [r0], #-1024	; 0xfffffc00
   3a708:	ldrtmi	r4, [r0], -r2, lsl #12
   3a70c:	mrc2	7, 4, pc, cr0, cr15, {7}
   3a710:	ldcllt	0, cr11, [r0, #-8]!
   3a714:			; <UNDEFINED> instruction: 0xf100460a
   3a718:	andcc	r0, r4, r8, lsl #2
   3a71c:	pop	{r1, ip, sp, pc}
   3a720:			; <UNDEFINED> instruction: 0xe7314070
   3a724:	andlt	r2, r2, r7, lsr r0
   3a728:	eorscs	fp, r7, r0, ror sp
   3a72c:	svclt	0x00004770
   3a730:	mvnsmi	lr, sp, lsr #18
   3a734:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
   3a738:	stmdacs	r0, {r2, r5, r6, r8, fp}
   3a73c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   3a740:	stmdavc	fp, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
   3a744:	orrslt	r4, r3, pc, lsl #12
   3a748:	ldrdhi	pc, [r4], -r0
   3a74c:	svceq	0x0000f1b8
   3a750:	stmvs	r6, {r1, r2, r4, ip, lr, pc}
   3a754:			; <UNDEFINED> instruction: 0xf8563e04
   3a758:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   3a75c:			; <UNDEFINED> instruction: 0xf1054639
   3a760:	tstlt	r5, r8
   3a764:	bl	578698 <ftello64@plt+0x57174c>
   3a768:	strbmi	fp, [r4, #-288]	; 0xfffffee0
   3a76c:	strdcs	sp, [r0], -r3
   3a770:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3a774:	blcs	54928 <ftello64@plt+0x4d9dc>
   3a778:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3a77c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3a780:	ldrb	r4, [r5, r0, asr #12]!
   3a784:	ldrbmi	lr, [r0, sp, lsr #18]!
   3a788:	addlt	r4, r2, r0, lsl #13
   3a78c:	ldrmi	r4, [r1], lr, lsl #12
   3a790:	movwcs	fp, #266	; 0x10a
   3a794:	blx	fedd27e8 <ftello64@plt+0xfedcb89c>
   3a798:	stmdbeq	r4!, {r1, r2, r7, sl, ip, sp, lr, pc}^
   3a79c:	svceq	0x0000f1b8
   3a7a0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   3a7a4:	teqle	pc, r0, lsl #24
   3a7a8:	blcs	5887c <ftello64@plt+0x51930>
   3a7ac:			; <UNDEFINED> instruction: 0xf8d8d03c
   3a7b0:			; <UNDEFINED> instruction: 0xf1baa004
   3a7b4:	andle	r0, lr, r0, lsl #30
   3a7b8:	ldrdvc	pc, [r8], -r8
   3a7bc:			; <UNDEFINED> instruction: 0xf8573f04
   3a7c0:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   3a7c4:			; <UNDEFINED> instruction: 0xf1054631
   3a7c8:	tstlt	r5, r8
   3a7cc:	b	ff878700 <ftello64@plt+0xff8717b4>
   3a7d0:	ldrbmi	fp, [r4, #-880]	; 0xfffffc90
   3a7d4:			; <UNDEFINED> instruction: 0x4630d1f3
   3a7d8:	cdp	7, 1, cr15, cr4, cr11, {6}
   3a7dc:	stmdacs	r0, {r2, r9, sl, lr}
   3a7e0:	stmdavc	r3, {r2, r6, ip, lr, pc}
   3a7e4:	ldrtmi	fp, [r0], -r3, lsl #7
   3a7e8:	svc	0x0038f7cb
   3a7ec:	ldrtmi	r4, [r1], -r3, lsr #12
   3a7f0:	andcs	r4, r1, r2, lsl #12
   3a7f4:	strbmi	r9, [r0], -r0
   3a7f8:	mrc2	7, 0, pc, cr10, cr15, {7}
   3a7fc:	ldrdge	pc, [r4], -r8
   3a800:	svceq	0x0000f1ba
   3a804:			; <UNDEFINED> instruction: 0xf8d8d010
   3a808:	strcs	r7, [r0, #-8]
   3a80c:			; <UNDEFINED> instruction: 0xf8573f04
   3a810:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
   3a814:			; <UNDEFINED> instruction: 0xf1044631
   3a818:	tstlt	ip, r8
   3a81c:	b	fee78750 <ftello64@plt+0xfee71804>
   3a820:	eorle	r2, pc, r0, lsl #16
   3a824:	mvnsle	r4, sl, lsr #11
   3a828:	andlt	r2, r2, r0
   3a82c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3a830:	svceq	0x0000f1b9
   3a834:	stmdavs	fp!, {r2, ip, lr, pc}^
   3a838:	movwcs	fp, #4371	; 0x1113
   3a83c:	andcc	pc, r0, r9, asr #17
   3a840:	andlt	r6, r2, r8, lsr #16
   3a844:			; <UNDEFINED> instruction: 0x87f0e8bd
   3a848:			; <UNDEFINED> instruction: 0x46304914
   3a84c:			; <UNDEFINED> instruction: 0xf7cb4479
   3a850:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
   3a854:			; <UNDEFINED> instruction: 0xf7cbd1c7
   3a858:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   3a85c:	andcs	sp, r0, r3, asr #1
   3a860:	cdp	7, 15, cr15, cr6, cr11, {6}
   3a864:	stmdacs	r0, {r2, r9, sl, lr}
   3a868:			; <UNDEFINED> instruction: 0xe7ddd1bd
   3a86c:	ldrtmi	r4, [r0], -ip, lsl #18
   3a870:			; <UNDEFINED> instruction: 0xf7cb4479
   3a874:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   3a878:			; <UNDEFINED> instruction: 0xf7cbd1d6
   3a87c:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   3a880:	ldrb	sp, [r1, sp, ror #3]
   3a884:	svceq	0x0000f1b9
   3a888:	stmdavs	r3!, {r2, ip, lr, pc}^
   3a88c:	movwcs	fp, #4371	; 0x1113
   3a890:	andcc	pc, r0, r9, asr #17
   3a894:	andlt	r6, r2, r0, lsr #16
   3a898:			; <UNDEFINED> instruction: 0x87f0e8bd
   3a89c:	strdeq	r4, [r0], -r8
   3a8a0:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   3a8a4:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}
   3a8a8:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp}
   3a8ac:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   3a8b0:	stmdavs	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   3a8b4:	ldmdble	r7, {r1, r2, r5, r7, r9, lr}
   3a8b8:	bl	194ad4 <ftello64@plt+0x18db88>
   3a8bc:	and	r0, r1, r4, lsl #11
   3a8c0:	stmdble	ip, {r1, r2, r5, r7, r9, lr}
   3a8c4:	bleq	178a20 <ftello64@plt+0x171ad4>
   3a8c8:	stmdacs	r0, {r0, sl, ip, sp}
   3a8cc:	strdvs	sp, [ip], -r8
   3a8d0:	stmdavs	r1, {r0, r1, r3, r8, ip, sp, pc}^
   3a8d4:	tstlt	sl, r9, lsl r0
   3a8d8:	andsvs	r6, r3, r3, lsl #16
   3a8dc:	ldcllt	0, cr3, [r0], #-32	; 0xffffffe0
   3a8e0:	andcs	r4, r0, r0, ror r7
   3a8e4:			; <UNDEFINED> instruction: 0x4770bc70
   3a8e8:	ldrb	r4, [r8, r8, lsr #12]!
   3a8ec:	svcmi	0x00f0e92d
   3a8f0:			; <UNDEFINED> instruction: 0xf8df4617
   3a8f4:	addslt	r2, r3, r4, ror r5
   3a8f8:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   3a8fc:	ldrbtmi	sl, [sl], #-3586	; 0xfffff1fe
   3a900:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   3a904:	tstls	r1, #1769472	; 0x1b0000
   3a908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a90c:	strmi	fp, [lr], -r1, lsl #2
   3a910:	tstcs	r0, r0, lsr r2
   3a914:			; <UNDEFINED> instruction: 0xf7cb4630
   3a918:	stmdavc	ip!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3a91c:	rsb	fp, r2, r4, lsr #18
   3a920:	svcmi	0x0001f815
   3a924:	subsle	r2, lr, r0, lsl #24
   3a928:	svclt	0x00182c09
   3a92c:	rscsle	r2, r7, r0, lsr #24
   3a930:			; <UNDEFINED> instruction: 0xf7cb4628
   3a934:	strtmi	lr, [r8], #-3732	; 0xfffff16c
   3a938:	stccc	8, cr15, [r1], {16}
   3a93c:	svclt	0x00182b09
   3a940:	svclt	0x00162b20
   3a944:	movwcs	r2, #4864	; 0x1300
   3a948:	subsle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
   3a94c:	blcs	1058a00 <ftello64@plt+0x1051ab4>
   3a950:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3a954:	subeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   3a958:	rsbeq	r0, r6, r6, rrx
   3a95c:	rsbeq	r0, r6, r6, rrx
   3a960:	rsbeq	r0, r6, r6, rrx
   3a964:	rsbeq	r0, r6, r6, rrx
   3a968:	rsbeq	r0, r6, r6, rrx
   3a96c:	rsbeq	r0, r6, r6, rrx
   3a970:	rsbeq	r0, r6, r6, rrx
   3a974:	rsbeq	r0, r6, r6, rrx
   3a978:	rsbeq	r0, r6, r6, rrx
   3a97c:	rsbeq	r0, r6, r6, rrx
   3a980:	rsbeq	r0, r6, r6, rrx
   3a984:	rsbeq	r0, r6, r6, rrx
   3a988:	rsbeq	r0, r6, r6, rrx
   3a98c:	rsbeq	r0, r6, r6, rrx
   3a990:	rsbeq	r0, r6, r6, rrx
   3a994:	rsbeq	r0, r6, r6, rrx
   3a998:	rsbeq	r0, r6, r6, rrx
   3a99c:	ldrdeq	r0, [r6], #-3	; <UNPREDICTABLE>
   3a9a0:	rsceq	r0, sp, r6, rrx
   3a9a4:	rsbeq	r0, r6, r6, rrx
   3a9a8:	rscseq	r0, sl, r6, rrx
   3a9ac:	strdeq	r0, [r6], #-14	; <UNPREDICTABLE>
   3a9b0:	tsteq	r2, r6, rrx
   3a9b4:	rsbeq	r0, r6, r1, asr #32
   3a9b8:	rsbeq	r0, r6, r6, rrx
   3a9bc:	rsbeq	r0, r6, r6, rrx
   3a9c0:	rsbeq	r0, r6, r6, rrx
   3a9c4:	rsbeq	r0, r6, r6, rrx
   3a9c8:	tsteq	r6, r6, rrx
   3a9cc:			; <UNDEFINED> instruction: 0x01270066
   3a9d0:	rsbeq	r0, r6, ip, lsr #2
   3a9d4:	teqeq	r0, r6, rrx
   3a9d8:			; <UNDEFINED> instruction: 0xf013786b
   3a9dc:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   3a9e0:			; <UNDEFINED> instruction: 0xf0402b09
   3a9e4:	strcs	r8, [r5, #-256]!	; 0xffffff00
   3a9e8:			; <UNDEFINED> instruction: 0xf7cb4620
   3a9ec:			; <UNDEFINED> instruction: 0xf8dfeb1a
   3a9f0:			; <UNDEFINED> instruction: 0xf8df2480
   3a9f4:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   3a9f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a9fc:	subsmi	r9, sl, r1, lsl fp
   3aa00:	eorhi	pc, pc, #64	; 0x40
   3aa04:	andslt	r4, r3, r8, lsr #12
   3aa08:	svchi	0x00f0e8bd
   3aa0c:			; <UNDEFINED> instruction: 0xf7cc4628
   3aa10:	strmi	lr, [r5], -sl, asr #20
   3aa14:			; <UNDEFINED> instruction: 0xf0002800
   3aa18:			; <UNDEFINED> instruction: 0xf7ef821f
   3aa1c:			; <UNDEFINED> instruction: 0x462cf87b
   3aa20:	blcs	c74878 <ftello64@plt+0xc6d92c>
   3aa24:	cmphi	r7, r0	; <UNPREDICTABLE>
   3aa28:			; <UNDEFINED> instruction: 0xf8df2700
   3aa2c:	strtmi	r1, [r8], -r8, asr #8
   3aa30:			; <UNDEFINED> instruction: 0xf7cc4479
   3aa34:	stmdacs	r7, {r3, r5, r6, r9, fp, sp, lr, pc}
   3aa38:	sbchi	pc, r1, r0, lsl #6
   3aa3c:			; <UNDEFINED> instruction: 0xf0402800
   3aa40:	bvs	ffc5b228 <ftello64@plt+0xffc542dc>
   3aa44:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   3aa48:			; <UNDEFINED> instruction: 0xf0402800
   3aa4c:	stmdacs	r9!, {r0, r1, r2, r6, r7, pc}
   3aa50:	movwcs	fp, #3860	; 0xf14
   3aa54:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   3aa58:	stmdavc	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
   3aa5c:			; <UNDEFINED> instruction: 0xf0002b30
   3aa60:	svccs	0x000080e9
   3aa64:			; <UNDEFINED> instruction: 0xf8dfd1bf
   3aa68:	movwcs	r1, #1040	; 0x410
   3aa6c:	rscsvs	r4, r3, #40, 12	; 0x2800000
   3aa70:			; <UNDEFINED> instruction: 0xf7cc4479
   3aa74:	ldmdacs	fp!, {r3, r6, r9, fp, sp, lr, pc}
   3aa78:	cmnhi	sp, r0	; <UNPREDICTABLE>
   3aa7c:			; <UNDEFINED> instruction: 0x462849ff
   3aa80:			; <UNDEFINED> instruction: 0xf7cc4479
   3aa84:			; <UNDEFINED> instruction: 0x5c2bea40
   3aa88:			; <UNDEFINED> instruction: 0xf013182a
   3aa8c:			; <UNDEFINED> instruction: 0xf0400fdf
   3aa90:	strmi	r8, [r3], -pc, ror #2
   3aa94:	cmn	fp, r8, lsl r9
   3aa98:			; <UNDEFINED> instruction: 0xf0003b01
   3aa9c:			; <UNDEFINED> instruction: 0xf8128169
   3aaa0:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
   3aaa4:			; <UNDEFINED> instruction: 0xf1a3d0f8
   3aaa8:	bcs	7b374 <ftello64@plt+0x74428>
   3aaac:	msrhi	(UNDEF: 96), r0
   3aab0:			; <UNDEFINED> instruction: 0xf0135ceb
   3aab4:			; <UNDEFINED> instruction: 0xf04003df
   3aab8:			; <UNDEFINED> instruction: 0xf106815b
   3aabc:			; <UNDEFINED> instruction: 0x461f0814
   3aac0:			; <UNDEFINED> instruction: 0xf0002f00
   3aac4:	ldrbeq	r8, [r9, sl, asr #2]!
   3aac8:	stmdavc	fp!, {r0, r3, sl, ip, lr, pc}
   3aacc:			; <UNDEFINED> instruction: 0xf0402b20
   3aad0:	stfnep	f0, [fp], #-316	; 0xfffffec4
   3aad4:	svclt	0x00182f0a
   3aad8:			; <UNDEFINED> instruction: 0xf000461d
   3aadc:			; <UNDEFINED> instruction: 0x46288138
   3aae0:			; <UNDEFINED> instruction: 0xf98ef7ef
   3aae4:			; <UNDEFINED> instruction: 0xf0001c42
   3aae8:	svccs	0x00138143
   3aaec:	streq	pc, [r2, #-261]	; 0xfffffefb
   3aaf0:	andeq	pc, r7, r8, lsl #16
   3aaf4:	teqhi	sl, r0	; <UNPREDICTABLE>
   3aaf8:	strb	r3, [r1, r1, lsl #14]!
   3aafc:	stmdbcs	pc!, {r0, r3, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
   3ab00:	sbcshi	pc, sp, r0
   3ab04:	strtmi	r3, [pc], -r1, lsl #10
   3ab08:			; <UNDEFINED> instruction: 0xf0002900
   3ab0c:			; <UNDEFINED> instruction: 0xf8df80ec
   3ab10:	ldrbtmi	r8, [r8], #880	; 0x370
   3ab14:			; <UNDEFINED> instruction: 0xf817e006
   3ab18:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3ab1c:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3ab20:	rschi	pc, r1, r0
   3ab24:			; <UNDEFINED> instruction: 0xf7cb4640
   3ab28:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3ab2c:	smmlsr	sl, r3, r1, sp
   3ab30:	sfmne	f2, 2, [r8], #-80	; 0xffffffb0
   3ab34:			; <UNDEFINED> instruction: 0xf7f718b1
   3ab38:	stmdacs	r0, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   3ab3c:	tstcs	r0, #168, 30	; 0x2a0
   3ab40:	svcge	0x0051f6ff
   3ab44:	eorsvs	r2, r3, r0, lsl #10
   3ab48:	strcc	lr, [r1, #-1870]	; 0xfffff8b2
   3ab4c:	cmnvs	r5, r2, lsl #6
   3ab50:	strcc	lr, [r1, #-2040]	; 0xfffff808
   3ab54:	cmnvs	r5, r6, lsl #6
   3ab58:	strcc	lr, [r1, #-2036]	; 0xfffff80c
   3ab5c:	cmnvs	r5, r5, lsl #6
   3ab60:			; <UNDEFINED> instruction: 0xf105e7f0
   3ab64:	teqcs	sl, r1, lsl #16
   3ab68:			; <UNDEFINED> instruction: 0xf7cb4640
   3ab6c:			; <UNDEFINED> instruction: 0x4607edb4
   3ab70:			; <UNDEFINED> instruction: 0xf43f2800
   3ab74:	strmi	sl, [r0, #3896]	; 0xf38
   3ab78:	svcge	0x0035f4bf
   3ab7c:	movwlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
   3ab80:	b	1c0c690 <ftello64@plt+0x1c05744>
   3ab84:	ldrbtmi	r0, [fp], #2309	; 0x905
   3ab88:	ldrbmi	lr, [r7, #-1]
   3ab8c:	bl	2aed24 <ftello64@plt+0x2a7dd8>
   3ab90:	ldrbmi	r0, [r8], -sl, lsl #6
   3ab94:	blne	b8c04 <ftello64@plt+0xb1cb8>
   3ab98:			; <UNDEFINED> instruction: 0xf7cb9301
   3ab9c:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   3aba0:			; <UNDEFINED> instruction: 0xe720d1f3
   3aba4:	strcc	fp, [r1, #-2311]	; 0xfffff6f9
   3aba8:	cmnvs	r5, r3, lsl #6
   3abac:	strcc	lr, [r1, #-1994]	; 0xfffff836
   3abb0:	cmnvs	r5, r1, lsl #6
   3abb4:	strcc	lr, [r1, #-1990]	; 0xfffff83a
   3abb8:	cmnvs	r5, r4, lsl #6
   3abbc:	stcpl	7, cr14, [fp], #-776	; 0xfffffcf8
   3abc0:	andsle	r2, r4, r1, lsr #22
   3abc4:	blcs	867a18 <ftello64@plt+0x860acc>
   3abc8:	blcs	2aa830 <ftello64@plt+0x2a38e4>
   3abcc:	svccs	0x0000d02e
   3abd0:	svcge	0x0009f47f
   3abd4:	blcs	557a8 <ftello64@plt+0x4e85c>
   3abd8:	svcge	0x0045f43f
   3abdc:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   3abe0:	rscscc	pc, pc, pc, asr #32
   3abe4:	strcc	lr, [r1, #-1843]	; 0xfffff8cd
   3abe8:	cmnvs	r5, pc, lsl #6
   3abec:	mcrrne	7, 10, lr, r2, cr10
   3abf0:	rscsvs	r2, r3, #67108864	; 0x4000000
   3abf4:	teqlt	r3, fp, lsr #25
   3abf8:	svclt	0x00182b09
   3abfc:	svclt	0x00082b20
   3ac00:	mvnle	r4, r0, lsl r6
   3ac04:	stmdacs	r8, {r0, fp, ip, sp}
   3ac08:	bvc	b2f13c <ftello64@plt+0xb281f0>
   3ac0c:	blcs	8a70e0 <ftello64@plt+0x8a0194>
   3ac10:	svcge	0x0027f47f
   3ac14:	blcs	595c8 <ftello64@plt+0x5267c>
   3ac18:	svcge	0x0023f47f
   3ac1c:	andscs	r4, r0, #40, 12	; 0x2800000
   3ac20:			; <UNDEFINED> instruction: 0xf7cb2100
   3ac24:	movwcs	lr, #32016	; 0x7d10
   3ac28:			; <UNDEFINED> instruction: 0xe78b61b0
   3ac2c:	blcs	55800 <ftello64@plt+0x4e8b4>
   3ac30:	strb	sp, [r7, r9, ror #1]!
   3ac34:			; <UNDEFINED> instruction: 0xf1063501
   3ac38:			; <UNDEFINED> instruction: 0xf1050713
   3ac3c:	and	r0, r5, r8, lsr #16
   3ac40:			; <UNDEFINED> instruction: 0xf8073502
   3ac44:	strbmi	r0, [r5, #-3841]	; 0xfffff0ff
   3ac48:	addshi	pc, r0, r0
   3ac4c:			; <UNDEFINED> instruction: 0xf7ef4628
   3ac50:	mcrrne	8, 13, pc, r2, cr7	; <UNPREDICTABLE>
   3ac54:			; <UNDEFINED> instruction: 0xe6c6d1f4
   3ac58:			; <UNDEFINED> instruction: 0xf1a39b01
   3ac5c:			; <UNDEFINED> instruction: 0xf039091f
   3ac60:			; <UNDEFINED> instruction: 0xf47f0308
   3ac64:			; <UNDEFINED> instruction: 0xf106aec0
   3ac68:			; <UNDEFINED> instruction: 0x46400913
   3ac6c:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   3ac70:			; <UNDEFINED> instruction: 0xf8c6f7ef
   3ac74:			; <UNDEFINED> instruction: 0xf8094547
   3ac78:	ldmle	r6!, {r0, r8, r9, sl, fp}^
   3ac7c:	movweq	lr, #23466	; 0x5baa
   3ac80:	blcs	989890 <ftello64@plt+0x982944>
   3ac84:	subseq	lr, r3, #323584	; 0x4f000
   3ac88:			; <UNDEFINED> instruction: 0xf102d809
   3ac8c:			; <UNDEFINED> instruction: 0xf1060315
   3ac90:	ldrtmi	r0, [r3], #-296	; 0xfffffed8
   3ac94:			; <UNDEFINED> instruction: 0xf8032200
   3ac98:	addsmi	r2, r9, #1024	; 0x400
   3ac9c:	movwcs	sp, #45563	; 0xb1fb
   3aca0:			; <UNDEFINED> instruction: 0xf087e750
   3aca4:	stmdacs	r9, {r0, r8, r9}
   3aca8:	andcs	fp, r0, #20, 30	; 0x50
   3acac:	andeq	pc, r1, #3
   3acb0:	stmdavc	fp!, {r1, r3, r5, r6, r8, r9, ip, sp, pc}
   3acb4:			; <UNDEFINED> instruction: 0xf47f2b30
   3acb8:	strcc	sl, [r1, #-3796]	; 0xfffff12c
   3acbc:	stmiavc	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   3acc0:	svceq	0x00dff013
   3acc4:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   3acc8:			; <UNDEFINED> instruction: 0xf43f2b09
   3accc:	strcc	sl, [r2, #-3724]	; 0xfffff174
   3acd0:	cmnvs	r5, ip, lsl #6
   3acd4:	stmdavc	fp!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   3acd8:	svclt	0x00042b78
   3acdc:	strcs	r3, [r1, -r2, lsl #10]
   3ace0:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   3ace4:			; <UNDEFINED> instruction: 0xf04fe6a1
   3ace8:	ldrshtvs	r3, [r5], #63	; 0x3f
   3acec:	ldmdavc	fp!, {r0, r1, r4, r5, r8, sp, lr}
   3acf0:	ldmdavc	fp!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   3acf4:	svceq	0x00dff013
   3acf8:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   3acfc:			; <UNDEFINED> instruction: 0xf43f2b09
   3ad00:	smlsdxcc	r1, r2, lr, sl
   3ad04:	cmnvs	r7, sp, lsl #6
   3ad08:	movwcs	lr, #59164	; 0xe71c
   3ad0c:	ldmdacs	r0, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   3ad10:	stfvcd	f5, [sl], #-372	; 0xfffffe8c
   3ad14:	bcs	8a71e4 <ftello64@plt+0x8a0298>
   3ad18:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
   3ad1c:	bcs	59ecc <ftello64@plt+0x52f80>
   3ad20:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {3}
   3ad24:	andcs	sl, r9, #14, 30	; 0x38
   3ad28:	ldrtmi	r4, [r8], -r9, lsr #12
   3ad2c:	cdp2	7, 10, cr15, cr2, cr14, {7}
   3ad30:	tstcs	r0, r0, lsl r2
   3ad34:			; <UNDEFINED> instruction: 0xf7cb4638
   3ad38:	andscs	lr, r0, #34304	; 0x8600
   3ad3c:	cmnvs	r0, r0, lsl #2
   3ad40:	andeq	pc, r8, r5, lsl #2
   3ad44:	ldcl	7, cr15, [lr], #-812	; 0xfffffcd4
   3ad48:	lslsvs	r2, r8, #6
   3ad4c:	stmdavc	sl!, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   3ad50:	svclt	0x00082a20
   3ad54:	andle	r3, r0, r2, lsl #10
   3ad58:			; <UNDEFINED> instruction: 0x4628461d
   3ad5c:			; <UNDEFINED> instruction: 0xf850f7ef
   3ad60:	andle	r1, r5, r3, asr #24
   3ad64:			; <UNDEFINED> instruction: 0xf8083502
   3ad68:	strb	r0, [r5], r7
   3ad6c:	strbt	r2, [r9], sl, lsl #6
   3ad70:	cmnvs	r5, r2, lsl #6
   3ad74:			; <UNDEFINED> instruction: 0xf895e6e6
   3ad78:			; <UNDEFINED> instruction: 0xf013303b
   3ad7c:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   3ad80:			; <UNDEFINED> instruction: 0xf47f2b09
   3ad84:			; <UNDEFINED> instruction: 0xf64fae7b
   3ad88:			; <UNDEFINED> instruction: 0xf6cf7bed
   3ad8c:	bl	feb19d90 <ftello64@plt+0xfeb12e44>
   3ad90:			; <UNDEFINED> instruction: 0xf1060b06
   3ad94:			; <UNDEFINED> instruction: 0xf1050a13
   3ad98:			; <UNDEFINED> instruction: 0xf105093c
   3ad9c:	and	r0, r8, r9, lsr r8
   3ada0:	blcs	ed9054 <ftello64@plt+0xed2108>
   3ada4:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   3ada8:			; <UNDEFINED> instruction: 0xf80a3503
   3adac:	strbmi	r0, [sp, #-3841]	; 0xfffff0ff
   3adb0:			; <UNDEFINED> instruction: 0x4628d0dc
   3adb4:	streq	lr, [sl, -fp, lsl #22]
   3adb8:			; <UNDEFINED> instruction: 0xf822f7ef
   3adbc:			; <UNDEFINED> instruction: 0xf43f1c43
   3adc0:	strmi	sl, [r8, #3677]!	; 0xe5d
   3adc4:	ldrtmi	sp, [r7], #-492	; 0xfffffe14
   3adc8:	ldrvc	r2, [r8, #-778]!	; 0xfffffcf6
   3adcc:	ldmdacs	r1, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   3add0:			; <UNDEFINED> instruction: 0xb12bd106
   3add4:	blcs	c58e88 <ftello64@plt+0xc51f3c>
   3add8:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   3addc:	str	r3, [r1, r1, lsl #10]!
   3ade0:	tstle	sp, r0, lsr #16
   3ade4:	mlacc	r0, r5, r8, pc	; <UNPREDICTABLE>
   3ade8:	blcs	8a72dc <ftello64@plt+0x8a0390>
   3adec:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
   3adf0:	mlacc	r1, r5, r8, pc	; <UNPREDICTABLE>
   3adf4:			; <UNDEFINED> instruction: 0xf47f2b00
   3adf8:			; <UNDEFINED> instruction: 0xf106ae34
   3adfc:			; <UNDEFINED> instruction: 0xf1050713
   3ae00:	movwcs	r0, #2080	; 0x820
   3ae04:			; <UNDEFINED> instruction: 0x46286273
   3ae08:			; <UNDEFINED> instruction: 0xfffaf7ee
   3ae0c:			; <UNDEFINED> instruction: 0xf43f1c41
   3ae10:	strcc	sl, [r2, #-3562]	; 0xfffff216
   3ae14:	svceq	0x0001f807
   3ae18:	mvnsle	r4, r8, lsr #11
   3ae1c:	ldr	r2, [r1], r9, lsl #6
   3ae20:	tstle	r8, r1, lsr #16
   3ae24:	stmdavc	fp!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   3ae28:			; <UNDEFINED> instruction: 0xf47f2b30
   3ae2c:	strcc	sl, [r1, #-3610]	; 0xfffff1e6
   3ae30:	stcpl	7, cr14, [fp], #-908	; 0xfffffc74
   3ae34:	stmdacs	r8!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   3ae38:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   3ae3c:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
   3ae40:			; <UNDEFINED> instruction: 0xf43f2b00
   3ae44:	blcs	8a6a2c <ftello64@plt+0x89fae0>
   3ae48:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   3ae4c:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
   3ae50:			; <UNDEFINED> instruction: 0xf43f2b00
   3ae54:			; <UNDEFINED> instruction: 0xe604aef0
   3ae58:	mrrc	7, 12, pc, r0, cr11	; <UNPREDICTABLE>
   3ae5c:	addlt	r4, r5, #44, 12	; 0x2c00000
   3ae60:			; <UNDEFINED> instruction: 0xf7cbe5c2
   3ae64:	svclt	0x0000e936
   3ae68:	andeq	r4, r2, sl, lsr #32
   3ae6c:	andeq	r0, r0, r4, ror #12
   3ae70:	andeq	r3, r2, r2, lsr pc
   3ae74:			; <UNDEFINED> instruction: 0x000128bc
   3ae78:	muleq	r1, r4, r8
   3ae7c:	muleq	r1, ip, r8
   3ae80:	andeq	r2, r1, r2, asr #15
   3ae84:	andeq	r2, r1, lr, asr #14
   3ae88:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3ae8c:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   3ae90:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   3ae94:	bmi	5e70a4 <ftello64@plt+0x5e0158>
   3ae98:	strbtmi	r2, [r8], -r0, lsl #2
   3ae9c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   3aea0:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
   3aea4:			; <UNDEFINED> instruction: 0xf04f9401
   3aea8:			; <UNDEFINED> instruction: 0xf7cb0400
   3aeac:	strcs	lr, [r0], #-3506	; 0xfffff24e
   3aeb0:	bmi	4673f8 <ftello64@plt+0x4604ac>
   3aeb4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   3aeb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3aebc:	subsmi	r9, sl, r1, lsl #22
   3aec0:	strtmi	sp, [r0], -pc, lsl #2
   3aec4:	ldclt	0, cr11, [r0, #-8]
   3aec8:	strmi	r4, [r1], -r2, lsl #12
   3aecc:			; <UNDEFINED> instruction: 0xf7cb9800
   3aed0:			; <UNDEFINED> instruction: 0x4604e936
   3aed4:	stmdals	r0, {sl, fp, ip, sp}
   3aed8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   3aedc:	ldmda	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aee0:			; <UNDEFINED> instruction: 0xf7cbe7e7
   3aee4:	svclt	0x0000e8f6
   3aee8:	muleq	r2, r8, sl
   3aeec:	andeq	r0, r0, r4, ror #12
   3aef0:	muleq	r1, r4, r4
   3aef4:	andeq	r3, r2, r2, ror sl
   3aef8:	svcmi	0x00f0e92d
   3aefc:	strmi	fp, [fp], -r5, lsl #1
   3af00:	tstls	r1, fp, ror #20
   3af04:	stmdbmi	fp!, {sl, sp}^
   3af08:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   3af0c:	andls	r6, r3, #1179648	; 0x120000
   3af10:	andeq	pc, r0, #79	; 0x4f
   3af14:	stmdacs	r0, {r2, r3, r4, sp, lr}
   3af18:	adcshi	pc, r3, r0
   3af1c:	strmi	r7, [r6], -r3, lsl #16
   3af20:			; <UNDEFINED> instruction: 0xf0002b00
   3af24:			; <UNDEFINED> instruction: 0xf7cb80ae
   3af28:	mulcc	r3, sl, fp
   3af2c:	cdp	7, 12, cr15, cr6, cr10, {6}
   3af30:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3af34:	adcshi	pc, r6, r0
   3af38:	ldmibpl	r7!, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   3af3c:	beq	277378 <ftello64@plt+0x27042c>
   3af40:	ldmibvs	fp, {r0, r1, r3, r6, r7, r9, ip, sp, lr, pc}^
   3af44:	strcs	r4, [r1, #-1696]	; 0xfffff960
   3af48:	stccs	0, cr14, [r2], {16}
   3af4c:			; <UNDEFINED> instruction: 0xf1b8d141
   3af50:	rsble	r0, r6, r2, lsl #30
   3af54:	vadd.i8	d2, d0, d23
   3af58:	bl	25b174 <ftello64@plt+0x254228>
   3af5c:	bl	3bd84 <ftello64@plt+0x34e38>
   3af60:	ldrbpl	r0, [r8, #-195]!	; 0xffffff3d
   3af64:	strcc	r7, [r1, #-2059]	; 0xfffff7f5
   3af68:	tstle	r9, lr, lsr #22
   3af6c:	ldrbmi	r2, [r1], -sl, lsl #4
   3af70:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   3af74:	bl	19f8ea8 <ftello64@plt+0x19f1f5c>
   3af78:	blcc	c5904c <ftello64@plt+0xc52100>
   3af7c:	ldmdale	r1!, {r0, r3, r8, r9, fp, sp}^
   3af80:	stmdavc	fp, {r1, r8, fp, ip, pc}
   3af84:	svclt	0x00182b2e
   3af88:	cmnle	fp, r0, lsl #22
   3af8c:	svclt	0x00082b2e
   3af90:	stccs	12, cr1, [r1], {78}	; 0x4e
   3af94:	stmdacs	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   3af98:	blcs	bf1130 <ftello64@plt+0xbea1e4>
   3af9c:	rscle	r4, r5, r0, lsl #13
   3afa0:	streq	pc, [r1], #-420	; 0xfffffe5c
   3afa4:	blx	fed42a4c <ftello64@plt+0xfed3bb00>
   3afa8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   3afac:	svclt	0x008828fc
   3afb0:	streq	pc, [r1], #-68	; 0xffffffbc
   3afb4:	cmple	r5, r0, lsl #24
   3afb8:	rsceq	r1, sl, fp, ror #28
   3afbc:			; <UNDEFINED> instruction: 0x4639703b
   3afc0:			; <UNDEFINED> instruction: 0xf7cb4620
   3afc4:	blls	b6c8c <ftello64@plt+0xafd40>
   3afc8:	stmdacs	r0, {r3, r4, sp, lr}
   3afcc:	strtmi	sp, [r0], -r7, rrx
   3afd0:			; <UNDEFINED> instruction: 0xf1b0e04c
   3afd4:	andle	r5, fp, #128, 30	; 0x200
   3afd8:	svcne	0x0000f5b0
   3afdc:			; <UNDEFINED> instruction: 0xf5b0d236
   3afe0:	subsle	r4, r0, #128, 30	; 0x200
   3afe4:	svclt	0x0088287f
   3afe8:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   3afec:	ands	sp, r4, r2, lsl #16
   3aff0:	cdpeq	0, 1, cr15, cr12, cr15, {2}
   3aff4:			; <UNDEFINED> instruction: 0x0c05eb07
   3aff8:	blx	84c9cc <ftello64@plt+0x845a80>
   3affc:			; <UNDEFINED> instruction: 0xf062f203
   3b000:			; <UNDEFINED> instruction: 0xf80c0b7f
   3b004:	addsmi	fp, sl, r1, lsl #22
   3b008:	bl	fe849c2c <ftello64@plt+0xfe842ce0>
   3b00c:	mvnsle	r0, r2
   3b010:	mvfeqdp	f7, #0.5
   3b014:	blx	288422 <ftello64@plt+0x2814d6>
   3b018:	ldrbpl	r5, [r8, #-1294]!	; 0xfffffaf2
   3b01c:	stmdavc	fp, {r0, r8, sl, ip, sp}
   3b020:	subscc	lr, r0, r2, lsr #15
   3b024:	svcpl	0x0080f1b0
   3b028:			; <UNDEFINED> instruction: 0xf04fd313
   3b02c:	bl	1fe8a4 <ftello64@plt+0x1f7958>
   3b030:	ldrbtmi	r0, [r3], -r5, lsl #24
   3b034:	vpmax.s8	d15, d3, d16
   3b038:	bleq	20371c8 <ftello64@plt+0x203027c>
   3b03c:	bllt	b9074 <ftello64@plt+0xb2128>
   3b040:	blcc	20b2b0 <ftello64@plt+0x204364>
   3b044:	andeq	lr, r2, r0, lsr #23
   3b048:			; <UNDEFINED> instruction: 0xe7e1d1f4
   3b04c:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   3b050:			; <UNDEFINED> instruction: 0xf5b0e7d0
   3b054:	andsle	r1, r9, #0, 30
   3b058:	svcmi	0x0080f5b0
   3b05c:			; <UNDEFINED> instruction: 0xf04fd319
   3b060:	strb	r0, [r4, lr, lsl #28]!
   3b064:			; <UNDEFINED> instruction: 0xf7ca4638
   3b068:	ldrdcs	lr, [r0], ip	; <UNPREDICTABLE>
   3b06c:	blmi	44d8bc <ftello64@plt+0x446970>
   3b070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b074:	blls	1150e4 <ftello64@plt+0x10e198>
   3b078:	tstle	r7, sl, asr r0
   3b07c:	pop	{r0, r2, ip, sp, pc}
   3b080:	ldrshtcs	r8, [r7], -r0
   3b084:			; <UNDEFINED> instruction: 0xf04fe7f2
   3b088:	ldr	r0, [r3, lr, lsl #28]!
   3b08c:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   3b090:	ldmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   3b094:			; <UNDEFINED> instruction: 0xf04fbf88
   3b098:	stmiale	r8, {r0, r1, r2, r9, sl, fp}^
   3b09c:			; <UNDEFINED> instruction: 0x4638e7bd
   3b0a0:	svc	0x00bef7ca
   3b0a4:	bl	af8fd8 <ftello64@plt+0xaf208c>
   3b0a8:	ldrb	fp, [pc, r0, lsl #5]
   3b0ac:	ldmda	r0, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b0b0:	andeq	r0, r0, r4, ror #12
   3b0b4:	andeq	r3, r2, r0, lsr #20
   3b0b8:			; <UNDEFINED> instruction: 0x000238b8
   3b0bc:	svcmi	0x00f0e92d
   3b0c0:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   3b0c4:	stmdavc	r4, {r3, r4, r5, ip, lr, pc}
   3b0c8:	strmi	r1, [r7], -sp, asr #28
   3b0cc:	teqle	r3, ip, lsr #5
   3b0d0:	andcc	r0, r3, r0, lsr #1
   3b0d4:	ldcl	7, cr15, [r2, #808]!	; 0x328
   3b0d8:	orrslt	r4, r0, #128, 12	; 0x8000000
   3b0dc:	rsbsle	r2, sl, r0, lsl #24
   3b0e0:			; <UNDEFINED> instruction: 0xf107787a
   3b0e4:	bcs	9fd8f0 <ftello64@plt+0x9f69a4>
   3b0e8:	bcs	14316d8 <ftello64@plt+0x142a78c>
   3b0ec:	ldreq	sp, [r4], -sp, lsr #18
   3b0f0:	cmneq	pc, #2	; <UNPREDICTABLE>
   3b0f4:	addhi	pc, pc, r0, asr #2
   3b0f8:			; <UNDEFINED> instruction: 0xf0002d01
   3b0fc:	ldrbmi	r8, [r1], -sl, lsl #1
   3b100:	and	r2, r5, r1, lsl #12
   3b104:	adcmi	r3, lr, #1048576	; 0x100000
   3b108:			; <UNDEFINED> instruction: 0xf013d00a
   3b10c:	tstle	r9, lr, ror pc
   3b110:	svccs	0x0001f811
   3b114:	rsbseq	pc, pc, r2
   3b118:	bicne	lr, r3, #64, 20	; 0x40000
   3b11c:	ldrbtle	r0, [r1], #1552	; 0x610
   3b120:	stmdale	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, sp}^
   3b124:			; <UNDEFINED> instruction: 0xf7ca4640
   3b128:	ldmdami	ip!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3b12c:	andlt	r4, r3, r8, ror r4
   3b130:	svcmi	0x00f0e8bd
   3b134:	cdplt	7, 11, cr15, cr4, cr11, {6}
   3b138:			; <UNDEFINED> instruction: 0xf04f2016
   3b13c:			; <UNDEFINED> instruction: 0xf7cb0800
   3b140:	strbmi	lr, [r0], -sl, lsr #26
   3b144:	pop	{r0, r1, ip, sp, pc}
   3b148:	blmi	d9f110 <ftello64@plt+0xd981c4>
   3b14c:	andls	r3, r0, #40, 20	; 0x28000
   3b150:	rscscc	pc, pc, #79	; 0x4f
   3b154:	tstcs	r1, fp, ror r4
   3b158:			; <UNDEFINED> instruction: 0xf7cb460c
   3b15c:			; <UNDEFINED> instruction: 0x4626eb58
   3b160:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   3b164:	stmdble	pc!, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   3b168:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   3b16c:			; <UNDEFINED> instruction: 0xf91a44fb
   3b170:	ldclne	0, cr1, [r2], #-24	; 0xffffffe8
   3b174:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   3b178:	ldrmi	r2, [r4], -r0, lsl #18
   3b17c:	cmneq	pc, #3	; <UNPREDICTABLE>
   3b180:	addsmi	sp, r5, #77824	; 0x13000
   3b184:	ldmne	r8!, {r2, r5, r8, fp, ip, lr, pc}
   3b188:	adcmi	lr, r5, #4
   3b18c:			; <UNDEFINED> instruction: 0xf013d920
   3b190:	bicle	r4, r7, lr, ror pc
   3b194:	svcne	0x0001f810
   3b198:			; <UNDEFINED> instruction: 0x46161c54
   3b19c:	ldcleq	0, cr15, [pc], #-4	; 3b1a0 <ftello64@plt+0x34254>
   3b1a0:	b	133c9cc <ftello64@plt+0x1335a80>
   3b1a4:	strtmi	r1, [r2], -r3, asr #7
   3b1a8:	strtmi	sp, [r6], -pc, ror #9
   3b1ac:	rscscc	pc, pc, #79	; 0x4f
   3b1b0:	strbmi	r2, [r8], -r1, lsl #2
   3b1b4:	ldrbmi	r9, [fp], -r0, lsl #6
   3b1b8:	bl	a790ec <ftello64@plt+0xa721a0>
   3b1bc:			; <UNDEFINED> instruction: 0xf7cb4648
   3b1c0:	adcmi	lr, r5, #319488	; 0x4e000
   3b1c4:	ldmle	r2, {r0, r7, sl, lr}^
   3b1c8:			; <UNDEFINED> instruction: 0xf8892300
   3b1cc:	ldr	r3, [r8, r0]!
   3b1d0:	ldrtmi	r3, [r4], -r2, lsl #12
   3b1d4:	andvc	lr, r4, sl, ror #15
   3b1d8:	andlt	r4, r3, r0, asr #12
   3b1dc:	svchi	0x00f0e8bd
   3b1e0:	andls	r4, r0, #17408	; 0x4400
   3b1e4:	rscscc	pc, pc, #79	; 0x4f
   3b1e8:			; <UNDEFINED> instruction: 0xe7b4447b
   3b1ec:	subseq	pc, r0, #-1073741784	; 0xc0000028
   3b1f0:	tstcs	r1, lr, lsl #22
   3b1f4:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   3b1f8:	rscscc	pc, pc, #79	; 0x4f
   3b1fc:	strmi	r4, [lr], #-1600	; 0xfffff9c0
   3b200:	bl	179134 <ftello64@plt+0x1721e8>
   3b204:			; <UNDEFINED> instruction: 0xf7cb4640
   3b208:	ldrtmi	lr, [r4], -sl, lsr #20
   3b20c:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   3b210:	strtmi	lr, [lr], -r8, lsr #15
   3b214:	strcs	lr, [r0], -r4, lsl #15
   3b218:	svclt	0x0000e782
   3b21c:	andeq	r2, r1, r4, asr #4
   3b220:	andeq	r2, r1, r4, lsl #4
   3b224:	strdeq	r2, [r1], -ip
   3b228:	andeq	r2, r1, r8, ror #2
   3b22c:	andeq	r2, r1, sl, ror #2
   3b230:	blmi	64da94 <ftello64@plt+0x646b48>
   3b234:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3b238:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   3b23c:	movwls	r6, #14363	; 0x381b
   3b240:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b244:	smlattcs	r2, r8, r1, fp
   3b248:			; <UNDEFINED> instruction: 0xf7ca4604
   3b24c:	biclt	lr, r0, r2, lsl #29
   3b250:	strtmi	sl, [r0], -r2, lsl #18
   3b254:			; <UNDEFINED> instruction: 0xf7cb9101
   3b258:	orrslt	lr, r0, r6, lsr #26
   3b25c:	strtmi	r9, [r0], -r1, lsl #18
   3b260:	stc	7, cr15, [r0, #-812]!	; 0xfffffcd4
   3b264:	tstcc	r7, r2, lsl #18
   3b268:			; <UNDEFINED> instruction: 0xf7ff08c9
   3b26c:	bmi	2faf10 <ftello64@plt+0x2f3fc4>
   3b270:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3b274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b278:	subsmi	r9, sl, r3, lsl #22
   3b27c:	andlt	sp, r4, r6, lsl #2
   3b280:	andscs	fp, r6, r0, lsl sp
   3b284:	stc	7, cr15, [r6], {203}	; 0xcb
   3b288:	ldrb	r2, [r0, r0]!
   3b28c:	svc	0x0020f7ca
   3b290:	strdeq	r3, [r2], -r4
   3b294:	andeq	r0, r0, r4, ror #12
   3b298:			; <UNDEFINED> instruction: 0x000236b6
   3b29c:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   3b2a0:			; <UNDEFINED> instruction: 0xf181fab1
   3b2a4:	stmdacs	r0, {r0, r3, r6, r8, fp}
   3b2a8:	tstcs	r0, r8, lsl #30
   3b2ac:	stmdbmi	r6, {r0, r3, r6, r8, ip, sp, pc}
   3b2b0:	strlt	r2, [r8, #-522]	; 0xfffffdf6
   3b2b4:			; <UNDEFINED> instruction: 0xf7ca4479
   3b2b8:	blx	fec76dc0 <ftello64@plt+0xfec6fe74>
   3b2bc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3b2c0:	strmi	fp, [r8], -r8, lsl #26
   3b2c4:	svclt	0x00004770
   3b2c8:	andeq	r2, r1, r0, asr #4
   3b2cc:	blmi	54db20 <ftello64@plt+0x546bd4>
   3b2d0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3b2d4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3b2d8:	movwls	r6, #6171	; 0x181b
   3b2dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b2e0:	tstcs	r2, r0, lsr #2
   3b2e4:			; <UNDEFINED> instruction: 0xf7ca4604
   3b2e8:	ldmdblt	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}^
   3b2ec:	bmi	3832f4 <ftello64@plt+0x37c3a8>
   3b2f0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3b2f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b2f8:	subsmi	r9, sl, r1, lsl #22
   3b2fc:	andlt	sp, r2, fp, lsl #2
   3b300:			; <UNDEFINED> instruction: 0x4669bd10
   3b304:			; <UNDEFINED> instruction: 0xf7cb4620
   3b308:	stmdbls	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   3b30c:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   3b310:			; <UNDEFINED> instruction: 0xffc4f7ff
   3b314:			; <UNDEFINED> instruction: 0xf7cae7eb
   3b318:	svclt	0x0000eedc
   3b31c:	andeq	r3, r2, r8, asr r6
   3b320:	andeq	r0, r0, r4, ror #12
   3b324:	andeq	r3, r2, r6, lsr r6
   3b328:	smlatbeq	fp, r1, r1, pc	; <UNPREDICTABLE>
   3b32c:			; <UNDEFINED> instruction: 0xf181fab1
   3b330:	stmdacs	r0, {r0, r3, r6, r8, fp}
   3b334:	tstcs	r0, r8, lsl #30
   3b338:	stmdbmi	r6, {r0, r4, r6, r8, ip, sp, pc}
   3b33c:	strlt	r2, [r8, #-523]	; 0xfffffdf5
   3b340:	tstcc	ip, r9, ror r4
   3b344:	cdp	7, 7, cr15, cr8, cr10, {6}
   3b348:			; <UNDEFINED> instruction: 0xf080fab0
   3b34c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   3b350:	ldrbmi	r4, [r0, -r8, lsl #12]!
   3b354:			; <UNDEFINED> instruction: 0x000121b4
   3b358:	blmi	54dbac <ftello64@plt+0x546c60>
   3b35c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3b360:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3b364:	movwls	r6, #6171	; 0x181b
   3b368:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b36c:	tstcs	r2, r0, lsr #2
   3b370:			; <UNDEFINED> instruction: 0xf7ca4604
   3b374:	ldmdblt	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   3b378:	bmi	383380 <ftello64@plt+0x37c434>
   3b37c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3b380:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b384:	subsmi	r9, sl, r1, lsl #22
   3b388:	andlt	sp, r2, fp, lsl #2
   3b38c:			; <UNDEFINED> instruction: 0x4669bd10
   3b390:			; <UNDEFINED> instruction: 0xf7cb4620
   3b394:	stmdbls	r0, {r3, r7, sl, fp, sp, lr, pc}
   3b398:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   3b39c:			; <UNDEFINED> instruction: 0xffc4f7ff
   3b3a0:			; <UNDEFINED> instruction: 0xf7cae7eb
   3b3a4:	svclt	0x0000ee96
   3b3a8:	andeq	r3, r2, ip, asr #11
   3b3ac:	andeq	r0, r0, r4, ror #12
   3b3b0:	andeq	r3, r2, sl, lsr #11
   3b3b4:	mvnsmi	lr, sp, lsr #18
   3b3b8:	strmi	r4, [r5], -pc, lsl #12
   3b3bc:	eorsle	r2, r9, r0, lsl #16
   3b3c0:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3b3c4:	ldmdami	pc, {r9, sl, sp}	; <UNPREDICTABLE>
   3b3c8:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   3b3cc:	and	r4, r8, r4, asr #12
   3b3d0:	tstlt	r0, r0, ror #17
   3b3d4:	ldcl	7, cr15, [ip], {202}	; 0xca
   3b3d8:			; <UNDEFINED> instruction: 0xf854b148
   3b3dc:			; <UNDEFINED> instruction: 0x36010f14
   3b3e0:	strtmi	fp, [r9], -r8, lsl #3
   3b3e4:	ldcl	7, cr15, [r4], {202}	; 0xca
   3b3e8:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   3b3ec:	blmi	5efbb4 <ftello64@plt+0x5e8c68>
   3b3f0:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   3b3f4:	movwcc	pc, #27394	; 0x6b02	; <UNPREDICTABLE>
   3b3f8:	movwvs	lr, #6611	; 0x19d3
   3b3fc:	eorsvs	fp, fp, r7, lsl #2
   3b400:	pop	{r4, r5, r9, sl, lr}
   3b404:	mrcmi	1, 0, r8, cr1, cr0, {7}
   3b408:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   3b40c:			; <UNDEFINED> instruction: 0xf858e005
   3b410:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   3b414:			; <UNDEFINED> instruction: 0xf8d8b18e
   3b418:	ldrtmi	r6, [r1], -r4
   3b41c:			; <UNDEFINED> instruction: 0xf7ca4628
   3b420:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   3b424:	stmdami	sl, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3b428:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   3b42c:	andeq	pc, r4, r3, lsl #22
   3b430:	strb	r6, [r3, r3, lsl #17]!
   3b434:	strmi	r4, [r3], -r6, lsl #12
   3b438:	ldrtmi	lr, [r3], -r0, ror #15
   3b43c:	svclt	0x0000e7de
   3b440:	andeq	r3, r2, r0, lsr #6
   3b444:	andeq	r1, r1, r6, asr #31
   3b448:	strdeq	r3, [r2], -r6
   3b44c:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   3b450:			; <UNDEFINED> instruction: 0x000232be
   3b454:	mvnsmi	lr, sp, lsr #18
   3b458:	movwlt	r4, #34311	; 0x8607
   3b45c:	pkhbtmi	r4, r8, r1, lsl #24
   3b460:			; <UNDEFINED> instruction: 0x26004811
   3b464:	ldrbtmi	r4, [ip], #-3345	; 0xfffff2ef
   3b468:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   3b46c:			; <UNDEFINED> instruction: 0xf854e004
   3b470:			; <UNDEFINED> instruction: 0x36015f14
   3b474:	stmdavs	r0!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   3b478:			; <UNDEFINED> instruction: 0xf7ca4639
   3b47c:	stmdacs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
   3b480:			; <UNDEFINED> instruction: 0xf1b8d1f5
   3b484:	tstle	r8, r0, lsl #30
   3b488:	andscs	r4, r4, #9216	; 0x2400
   3b48c:	blx	cc682 <ftello64@plt+0xc5736>
   3b490:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}^
   3b494:	svclt	0x00182b00
   3b498:			; <UNDEFINED> instruction: 0x4628461d
   3b49c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3b4a0:	ldrb	r4, [sl, r5, lsl #12]!
   3b4a4:	andeq	r3, r2, r2, lsl #5
   3b4a8:	andeq	r1, r1, r4, lsr pc
   3b4ac:	andeq	r1, r1, r6, lsr #30
   3b4b0:	andeq	r3, r2, ip, asr r2
   3b4b4:			; <UNDEFINED> instruction: 0x4607b5f8
   3b4b8:	cdpcs	8, 0, cr6, cr9, cr6, {0}
   3b4bc:	ldcmi	8, cr13, [r0], {17}
   3b4c0:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
   3b4c4:	strmi	pc, [r6], #-2819	; 0xfffff4fd
   3b4c8:			; <UNDEFINED> instruction: 0xf7ffe006
   3b4cc:	ldclne	12, cr15, [r3], #-884	; 0xfffffc8c
   3b4d0:	blcs	2e9a18 <ftello64@plt+0x2e2acc>
   3b4d4:	andle	r4, r4, lr, lsl r6
   3b4d8:	ldrcc	r6, [r4], #-2085	; 0xfffff7db
   3b4dc:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   3b4e0:	strdcs	sp, [r0], -r3
   3b4e4:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
   3b4e8:	andscs	r4, r4, #98304	; 0x18000
   3b4ec:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
   3b4f0:	strne	pc, [r6], -r2, lsl #22
   3b4f4:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   3b4f8:	strtmi	fp, [r8], -r8, lsl #30
   3b4fc:	svclt	0x0000bdf8
   3b500:	andeq	r3, r2, r6, lsr #4
   3b504:	strdeq	r3, [r2], -sl
   3b508:	mvnsmi	lr, #737280	; 0xb4000
   3b50c:	ldrmi	r4, [r0], r7, lsl #12
   3b510:	smlabblt	r9, r9, r6, r4
   3b514:	andvs	r2, fp, r0, lsl #6
   3b518:	svceq	0x0000f1b8
   3b51c:	movwcs	sp, #2
   3b520:	andcc	pc, r0, r8, asr #17
   3b524:	strcs	r4, [r0, #-3611]	; 0xfffff1e5
   3b528:	ldrbtmi	r4, [lr], #-3099	; 0xfffff3e5
   3b52c:	and	r4, r2, ip, ror r4
   3b530:	svcmi	0x0014f856
   3b534:			; <UNDEFINED> instruction: 0x4621b19c
   3b538:			; <UNDEFINED> instruction: 0xf7ca4638
   3b53c:	strmi	lr, [r3], -sl, lsr #24
   3b540:			; <UNDEFINED> instruction: 0xb1234638
   3b544:	teqlt	r1, r1	; <illegal shifter operand>
   3b548:	stc	7, cr15, [r2], #-808	; 0xfffffcd8
   3b54c:			; <UNDEFINED> instruction: 0x4620b918
   3b550:	ldc2	7, cr15, [sl], {255}	; 0xff
   3b554:	strcc	fp, [r1, #-2352]	; 0xfffff6d0
   3b558:	mvnle	r2, sl, lsl #26
   3b55c:	strtmi	r2, [r0], -r0, lsl #8
   3b560:	mvnshi	lr, #12386304	; 0xbd0000
   3b564:	svceq	0x0000f1b9
   3b568:	blmi	36f58c <ftello64@plt+0x368640>
   3b56c:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   3b570:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   3b574:			; <UNDEFINED> instruction: 0xf8c9691b
   3b578:			; <UNDEFINED> instruction: 0xf1b83000
   3b57c:	rscle	r0, lr, r0, lsl #30
   3b580:	andscs	r4, r4, #7168	; 0x1c00
   3b584:	blx	cc77a <ftello64@plt+0xc582e>
   3b588:	stmiavs	fp!, {r0, r2, r8, sl, ip, sp}
   3b58c:	andcc	pc, r0, r8, asr #17
   3b590:	svclt	0x0000e7e5
   3b594:			; <UNDEFINED> instruction: 0x000231be
   3b598:	andeq	r1, r1, r4, ror #28
   3b59c:	andeq	r3, r2, sl, ror r1
   3b5a0:	andeq	r3, r2, r4, ror #2
   3b5a4:	ldrlt	r4, [r0, #-2324]	; 0xfffff6ec
   3b5a8:			; <UNDEFINED> instruction: 0x46044479
   3b5ac:	bl	ffc794dc <ftello64@plt+0xffc72590>
   3b5b0:	ldmdbmi	r2, {r3, r5, r8, ip, sp, pc}
   3b5b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3b5b8:	bl	ffaf94e8 <ftello64@plt+0xffaf259c>
   3b5bc:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   3b5c0:	strtmi	r4, [r0], -pc, lsl #18
   3b5c4:			; <UNDEFINED> instruction: 0xf7ca4479
   3b5c8:	orrlt	lr, r0, r4, ror #23
   3b5cc:	strtmi	r4, [r0], -sp, lsl #18
   3b5d0:			; <UNDEFINED> instruction: 0xf7ca4479
   3b5d4:	ldrdlt	lr, [r0, #-190]!	; 0xffffff42
   3b5d8:	strtmi	r4, [r0], -fp, lsl #18
   3b5dc:			; <UNDEFINED> instruction: 0xf7ca4479
   3b5e0:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   3b5e4:	andcs	fp, r3, ip, lsl #30
   3b5e8:	rscscc	pc, pc, pc, asr #32
   3b5ec:	andcs	fp, r1, r0, lsl sp
   3b5f0:	andcs	fp, r2, r0, lsl sp
   3b5f4:	svclt	0x0000bd10
   3b5f8:	andeq	r1, r1, r4, ror #30
   3b5fc:	andeq	r1, r1, sl, asr pc
   3b600:	andeq	r1, r1, r4, asr pc
   3b604:	andeq	r9, r0, r8, lsr #10
   3b608:	andeq	r1, r1, r4, asr #30
   3b60c:	stmdale	pc, {r0, r1, fp, sp}	; <UNPREDICTABLE>
   3b610:			; <UNDEFINED> instruction: 0xf000e8df
   3b614:	stmdaeq	fp, {r0, r2, r9}
   3b618:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3b61c:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
   3b620:			; <UNDEFINED> instruction: 0x47704478
   3b624:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   3b628:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   3b62c:			; <UNDEFINED> instruction: 0x47704478
   3b630:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3b634:	svclt	0x00004770
   3b638:	strdeq	r1, [r1], -lr
   3b63c:	andeq	r1, r1, ip, ror #29
   3b640:	strdeq	r1, [r1], -sl
   3b644:	andeq	r9, r0, ip, asr #9
   3b648:	ldrdeq	sp, [r0], -r2
   3b64c:	ldrlt	r4, [r0, #-2320]	; 0xfffff6f0
   3b650:			; <UNDEFINED> instruction: 0x46044479
   3b654:	bl	fe779584 <ftello64@plt+0xfe772638>
   3b658:	stmdbmi	lr, {r3, r5, r8, ip, sp, pc}
   3b65c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3b660:	bl	fe5f9590 <ftello64@plt+0xfe5f2644>
   3b664:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   3b668:	strtmi	r4, [r0], -fp, lsl #18
   3b66c:			; <UNDEFINED> instruction: 0xf7ca4479
   3b670:	stmdblt	r8, {r4, r7, r8, r9, fp, sp, lr, pc}
   3b674:	ldclt	0, cr2, [r0, #-4]
   3b678:	strtmi	r4, [r0], -r8, lsl #18
   3b67c:			; <UNDEFINED> instruction: 0xf7ca4479
   3b680:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
   3b684:	andcs	fp, r2, ip, lsl #30
   3b688:	rscscc	pc, pc, pc, asr #32
   3b68c:	svclt	0x0000bd10
   3b690:	andeq	r3, r0, r8, ror #15
   3b694:	andeq	r1, r1, lr, asr #29
   3b698:	andeq	r1, r1, r8, asr #29
   3b69c:	andeq	r1, r1, r0, asr #29
   3b6a0:	andle	r2, fp, r1, lsl #16
   3b6a4:	andle	r2, r3, r2, lsl #16
   3b6a8:	stmdami	r6, {r3, r5, r8, ip, sp, pc}
   3b6ac:			; <UNDEFINED> instruction: 0x47704478
   3b6b0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3b6b4:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   3b6b8:			; <UNDEFINED> instruction: 0x47704478
   3b6bc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   3b6c0:	svclt	0x00004770
   3b6c4:	andeq	sp, r0, r8, asr fp
   3b6c8:	andeq	r1, r1, sl, lsl #29
   3b6cc:	andeq	r1, r1, r4, ror lr
   3b6d0:	andeq	r1, r1, r6, ror lr
   3b6d4:	svcmi	0x00f0e92d
   3b6d8:	stc	6, cr4, [sp, #-12]!
   3b6dc:	strmi	r8, [fp], r4, lsl #22
   3b6e0:			; <UNDEFINED> instruction: 0x46584ab5
   3b6e4:	strcs	r4, [r0, #-2485]	; 0xfffff64b
   3b6e8:	bcc	fe476f14 <ftello64@plt+0xfe46ffc8>
   3b6ec:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
   3b6f0:			; <UNDEFINED> instruction: 0xf10db0c7
   3b6f4:	ldrbtmi	r0, [r9], #-2052	; 0xfffff7fc
   3b6f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b6fc:			; <UNDEFINED> instruction: 0xf04f9345
   3b700:	stmib	r8, {r8, r9}^
   3b704:	stmib	r8, {r8, sl, ip, lr}^
   3b708:			; <UNDEFINED> instruction: 0xf7cb5502
   3b70c:	strmi	lr, [r4], -ip, lsr #21
   3b710:			; <UNDEFINED> instruction: 0xf0002800
   3b714:	blmi	feb1bbc0 <ftello64@plt+0xfeb14c74>
   3b718:	stcge	6, cr4, [r5, #-676]	; 0xfffffd5c
   3b71c:	ldrbtmi	r4, [fp], #-1614	; 0xfffff9b2
   3b720:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx10
   3b724:	blmi	fea49f6c <ftello64@plt+0xfea43020>
   3b728:	mcr	4, 0, r4, cr8, cr11, {3}
   3b72c:	blmi	fea0a174 <ftello64@plt+0xfea03228>
   3b730:	mcr	4, 0, r4, cr9, cr11, {3}
   3b734:			; <UNDEFINED> instruction: 0x46223a10
   3b738:			; <UNDEFINED> instruction: 0x462821ff
   3b73c:	bl	ff2f966c <ftello64@plt+0xff2f2720>
   3b740:	stmdavc	fp!, {r4, r5, r6, r8, r9, ip, sp, pc}
   3b744:	blcs	48f50 <ftello64@plt+0x42004>
   3b748:	strtmi	sp, [r8], -fp, asr #32
   3b74c:	svc	0x0086f7ca
   3b750:	stcpl	8, cr3, [fp], #-4
   3b754:	svclt	0x00042b0a
   3b758:	strtpl	r2, [fp], #-768	; 0xfffffd00
   3b75c:	stmdavc	r9!, {r0, r6, r8, ip, lr, pc}
   3b760:	svceq	0x0000f1b9
   3b764:	stmdbcs	r3!, {r1, r5, r6, ip, lr, pc}
   3b768:	addshi	pc, fp, r0
   3b76c:	svclt	0x0018292e
   3b770:			; <UNDEFINED> instruction: 0xf0004629
   3b774:			; <UNDEFINED> instruction: 0xf8d880a1
   3b778:	blcs	477a0 <ftello64@plt+0x40854>
   3b77c:	addshi	pc, r4, r0
   3b780:			; <UNDEFINED> instruction: 0xf7f84640
   3b784:	mrc	8, 0, APSR_nzcv, cr8, cr5, {6}
   3b788:	andcs	r1, r1, #144, 20	; 0x90000
   3b78c:			; <UNDEFINED> instruction: 0xf7f84640
   3b790:			; <UNDEFINED> instruction: 0x4622f895
   3b794:			; <UNDEFINED> instruction: 0x462821ff
   3b798:	bl	fe7796c8 <ftello64@plt+0xfe77277c>
   3b79c:	bicsle	r2, r0, r0, lsl #16
   3b7a0:			; <UNDEFINED> instruction: 0xf1ba4620
   3b7a4:			; <UNDEFINED> instruction: 0xf0000f00
   3b7a8:			; <UNDEFINED> instruction: 0xf7cb80c9
   3b7ac:			; <UNDEFINED> instruction: 0xf8d8e918
   3b7b0:	blcs	477d8 <ftello64@plt+0x4088c>
   3b7b4:	adcshi	pc, r8, r0, asr #32
   3b7b8:	ldrdcc	pc, [ip], -r8
   3b7bc:			; <UNDEFINED> instruction: 0xf0402b00
   3b7c0:	strcs	r8, [r0], #-179	; 0xffffff4d
   3b7c4:	blmi	1fce1d4 <ftello64@plt+0x1fc7288>
   3b7c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b7cc:	blls	119583c <ftello64@plt+0x118e8f0>
   3b7d0:			; <UNDEFINED> instruction: 0xf040405a
   3b7d4:	strtmi	r8, [r0], -pc, ror #1
   3b7d8:	ldc	0, cr11, [sp], #284	; 0x11c
   3b7dc:	pop	{r2, r8, r9, fp, pc}
   3b7e0:	qsub8mi	r8, r0, r0
   3b7e4:	bl	df9718 <ftello64@plt+0xdf27cc>
   3b7e8:	svccc	0x00fff1b0
   3b7ec:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3b7f0:	andcs	fp, r1, r4, lsl pc
   3b7f4:	mvnsle	r2, r0
   3b7f8:	andcs	r7, r5, #2818048	; 0x2b0000
   3b7fc:	bne	477064 <ftello64@plt+0x470118>
   3b800:	svclt	0x00142b00
   3b804:	beq	18b7948 <ftello64@plt+0x18b09fc>
   3b808:	beq	133794c <ftello64@plt+0x1330a00>
   3b80c:	mcrr	7, 12, pc, r8, cr10	; <UNPREDICTABLE>
   3b810:	ldrbmi	r4, [r0], -r7, lsl #12
   3b814:	ldmib	ip, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b818:			; <UNDEFINED> instruction: 0x46324659
   3b81c:	ldrtmi	r4, [r8], -r3, lsl #12
   3b820:			; <UNDEFINED> instruction: 0xf89cf7f2
   3b824:			; <UNDEFINED> instruction: 0xf1b97829
   3b828:	orrsle	r0, ip, r0, lsl #30
   3b82c:	svclt	0x00182909
   3b830:	svclt	0x00082920
   3b834:	cmple	sl, sl, lsr #12
   3b838:	svccc	0x0001f812
   3b83c:	svclt	0x00182b09
   3b840:	rscsle	r2, r9, r0, lsr #22
   3b844:	svclt	0x00182b23
   3b848:	suble	r2, sp, r0, lsl #22
   3b84c:	tstle	r4, lr, lsr #18
   3b850:	blcs	299a04 <ftello64@plt+0x292ab8>
   3b854:	blcs	86b4bc <ftello64@plt+0x864570>
   3b858:	mrc	1, 0, sp, cr9, cr4, {0}
   3b85c:	andcs	r1, r5, #16, 20	; 0x10000
   3b860:	strmi	r2, [r1], r0
   3b864:	ldc	7, cr15, [ip], {202}	; 0xca
   3b868:	andcs	r4, r5, #1474560	; 0x168000
   3b86c:			; <UNDEFINED> instruction: 0x46074479
   3b870:			; <UNDEFINED> instruction: 0xf7ca4648
   3b874:			; <UNDEFINED> instruction: 0x4632ec16
   3b878:			; <UNDEFINED> instruction: 0x46034659
   3b87c:			; <UNDEFINED> instruction: 0xf7f24638
   3b880:	smmulr	r8, fp, r8
   3b884:			; <UNDEFINED> instruction: 0xf7ee4628
   3b888:	vnmla.f16	s30, s18, s10
   3b88c:			; <UNDEFINED> instruction: 0xf10d1a90
   3b890:			; <UNDEFINED> instruction: 0xf7ca0015
   3b894:	stmdblt	r0!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   3b898:	orrvs	pc, r0, pc, asr #8
   3b89c:			; <UNDEFINED> instruction: 0xf7f74640
   3b8a0:			; <UNDEFINED> instruction: 0xf04fffd9
   3b8a4:	strb	r0, [r6, -r1, lsl #18]
   3b8a8:	ldrdcc	pc, [ip], -r8
   3b8ac:			; <UNDEFINED> instruction: 0xf47f2b00
   3b8b0:			; <UNDEFINED> instruction: 0xf04faf67
   3b8b4:	ldr	r0, [lr, -r1, lsl #18]!
   3b8b8:	blcs	299a6c <ftello64@plt+0x292b20>
   3b8bc:	blcs	86b524 <ftello64@plt+0x8645d8>
   3b8c0:			; <UNDEFINED> instruction: 0xf10dbf08
   3b8c4:			; <UNDEFINED> instruction: 0xf43f0116
   3b8c8:	qsaxmi	sl, r8, r6
   3b8cc:			; <UNDEFINED> instruction: 0xf922f7ee
   3b8d0:	ldrdcc	pc, [r8], -r8
   3b8d4:			; <UNDEFINED> instruction: 0xf47f2b00
   3b8d8:			; <UNDEFINED> instruction: 0xf8d8af63
   3b8dc:	blcs	47914 <ftello64@plt+0x409c8>
   3b8e0:	svcge	0x005ef47f
   3b8e4:	bllt	f19a98 <ftello64@plt+0xf12b4c>
   3b8e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b8ec:	strmi	lr, [fp], -r3, lsr #14
   3b8f0:			; <UNDEFINED> instruction: 0xf7cae7a8
   3b8f4:	ldmdbmi	r8!, {r2, r8, r9, sl, fp, sp, lr, pc}
   3b8f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3b8fc:	ldrbmi	fp, [r0], -r5, lsl #5
   3b900:	bl	ff3f9830 <ftello64@plt+0xff3f28e4>
   3b904:	strtmi	r4, [r8], -r7, lsl #12
   3b908:	stmdb	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b90c:			; <UNDEFINED> instruction: 0x46594632
   3b910:	ldrtmi	r4, [r8], -r3, lsl #12
   3b914:			; <UNDEFINED> instruction: 0xf822f7f2
   3b918:			; <UNDEFINED> instruction: 0xf7cb4620
   3b91c:			; <UNDEFINED> instruction: 0xf8d8e860
   3b920:	blcs	47948 <ftello64@plt+0x409fc>
   3b924:	orrslt	sp, sp, r9, lsr r0
   3b928:	tstcs	r0, r0, asr #12
   3b92c:			; <UNDEFINED> instruction: 0xf852f7f8
   3b930:			; <UNDEFINED> instruction: 0xf7ca2400
   3b934:	smlsldx	lr, r5, r6, fp
   3b938:	ldrb	r7, [r7, -r9, lsr #16]!
   3b93c:	b	ffbf986c <ftello64@plt+0xffbf2920>
   3b940:	bicsle	r2, r6, r0, lsl #16
   3b944:			; <UNDEFINED> instruction: 0xf7cb4620
   3b948:			; <UNDEFINED> instruction: 0xf8d8e84a
   3b94c:	cmnlt	r3, #8
   3b950:	andcs	r4, r1, #557056	; 0x88000
   3b954:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   3b958:			; <UNDEFINED> instruction: 0xffb0f7f7
   3b95c:	tstcs	r0, r0, asr #12
   3b960:			; <UNDEFINED> instruction: 0xf838f7f8
   3b964:	str	r4, [sp, -r4, lsl #12]!
   3b968:	svc	0x0038f7ca
   3b96c:	blcs	d5980 <ftello64@plt+0xcea34>
   3b970:	svcge	0x0027f43f
   3b974:	cdp	7, 12, cr15, cr2, cr10, {6}
   3b978:	andcs	r4, r5, #409600	; 0x64000
   3b97c:			; <UNDEFINED> instruction: 0x46064479
   3b980:			; <UNDEFINED> instruction: 0xf7ca4620
   3b984:	strmi	lr, [r5], -lr, lsl #23
   3b988:			; <UNDEFINED> instruction: 0xf7cbb2b0
   3b98c:	ldrbmi	lr, [r9], -r2, lsr #18
   3b990:	strtmi	r4, [r8], -r2, lsl #12
   3b994:			; <UNDEFINED> instruction: 0xffe2f7f1
   3b998:			; <UNDEFINED> instruction: 0xf8d8e714
   3b99c:	blcs	479d4 <ftello64@plt+0x40a88>
   3b9a0:	svcge	0x000ff43f
   3b9a4:	sbcsle	r2, r3, r0, lsl #26
   3b9a8:			; <UNDEFINED> instruction: 0xf8d8e7be
   3b9ac:	blcs	479e4 <ftello64@plt+0x40a98>
   3b9b0:	str	sp, [r6, -lr, asr #3]
   3b9b4:	bl	fe3798e4 <ftello64@plt+0xfe372998>
   3b9b8:	andeq	r3, r2, sl, lsr r2
   3b9bc:	andeq	sl, r0, lr, asr #1
   3b9c0:	andeq	r0, r0, r4, ror #12
   3b9c4:	andeq	r1, r1, r6, lsr #28
   3b9c8:			; <UNDEFINED> instruction: 0x000101bc
   3b9cc:	andeq	r1, r1, r4, lsl lr
   3b9d0:	andeq	r3, r2, r0, ror #2
   3b9d4:	strdeq	r1, [r1], -r0
   3b9d8:	andeq	r1, r1, sl, ror ip
   3b9dc:	andeq	sp, r0, lr, asr sp
   3b9e0:	andeq	r3, r0, r4, asr #4
   3b9e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   3b9e8:	ldrmi	r4, [r8], -r0, lsl #13
   3b9ec:	ldrmi	r4, [lr], -sp, lsl #12
   3b9f0:			; <UNDEFINED> instruction: 0xf7ca4691
   3b9f4:			; <UNDEFINED> instruction: 0x4604ee34
   3b9f8:			; <UNDEFINED> instruction: 0xf7ca4628
   3b9fc:	strtmi	lr, [r0], #-3632	; 0xfffff1d0
   3ba00:			; <UNDEFINED> instruction: 0xf7ca300b
   3ba04:			; <UNDEFINED> instruction: 0x4607e95c
   3ba08:	subsle	r2, r4, r0, lsl #16
   3ba0c:			; <UNDEFINED> instruction: 0xf7ca4631
   3ba10:	blmi	af66d0 <ftello64@plt+0xaef784>
   3ba14:	ldrbtmi	r2, [fp], #-351	; 0xfffffea1
   3ba18:			; <UNDEFINED> instruction: 0x4606889a
   3ba1c:	ldmdavs	r8, {r2, r9, sl, lr}
   3ba20:	umlalshi	r7, r2, fp, r9
   3ba24:			; <UNDEFINED> instruction: 0x46286030
   3ba28:	svccc	0x0006f804
   3ba2c:	cdp	7, 5, cr15, cr2, cr10, {6}
   3ba30:			; <UNDEFINED> instruction: 0x4629b1b0
   3ba34:			; <UNDEFINED> instruction: 0xf7ca4620
   3ba38:	bmi	8b66a8 <ftello64@plt+0x8af75c>
   3ba3c:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   3ba40:	ldmdavs	r0, {r0, r1, r9, sl, lr}
   3ba44:	andsvs	r7, r8, r2, lsl r9
   3ba48:	tstvc	sl, r0, asr #12
   3ba4c:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   3ba50:	smlawblt	r8, r2, r6, r4
   3ba54:			; <UNDEFINED> instruction: 0xf7ca4638
   3ba58:	ldrbmi	lr, [r0], -r4, ror #21
   3ba5c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3ba60:	mvnlt	r7, fp, lsr #16
   3ba64:	andle	r2, r8, pc, asr fp
   3ba68:			; <UNDEFINED> instruction: 0xf804462a
   3ba6c:			; <UNDEFINED> instruction: 0xf8123b01
   3ba70:	blcs	4b67c <ftello64@plt+0x44730>
   3ba74:	blcs	182b6dc <ftello64@plt+0x1824790>
   3ba78:	blmi	4f025c <ftello64@plt+0x4e9310>
   3ba7c:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   3ba80:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   3ba84:	strbmi	r6, [r0], -r0, lsr #32
   3ba88:			; <UNDEFINED> instruction: 0xf7ff7123
   3ba8c:	strmi	pc, [r2], r3, lsr #28
   3ba90:	bicsle	r2, pc, r0, lsl #16
   3ba94:	svceq	0x0000f1b9
   3ba98:	stmdavc	fp!, {r1, ip, lr, pc}
   3ba9c:	bicsle	r2, r9, r0, lsl #22
   3baa0:	ldrtmi	r4, [r9], -r9, lsl #22
   3baa4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   3baa8:	andeq	pc, r6, r6, asr #17
   3baac:			; <UNDEFINED> instruction: 0xf7ff4640
   3bab0:	pkhbtmi	pc, r2, r1, lsl #28	; <UNPREDICTABLE>
   3bab4:	strmi	lr, [r2], lr, asr #15
   3bab8:	svclt	0x0000e7cf
   3babc:	andeq	r1, r1, r2, lsl #23
   3bac0:	andeq	r3, r0, r2, ror #4
   3bac4:	andeq	r3, r0, r2, lsr #4
   3bac8:	strdeq	r1, [r1], -ip
   3bacc:			; <UNDEFINED> instruction: 0x4604b5f0
   3bad0:	addlt	r4, r3, sl, lsr #30
   3bad4:	ldrbtmi	r4, [pc], #-1550	; 3badc <ftello64@plt+0x34b90>
   3bad8:	teqlt	sp, #3997696	; 0x3d0000
   3badc:	stmdavc	r3!, {r2, r4, r8, r9, ip, sp, pc}
   3bae0:	svcmi	0x0027b303
   3bae4:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3bae8:			; <UNDEFINED> instruction: 0xf7f49101
   3baec:	stmdbls	r1, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3baf0:			; <UNDEFINED> instruction: 0x46034632
   3baf4:			; <UNDEFINED> instruction: 0xf7ff4620
   3baf8:			; <UNDEFINED> instruction: 0x4605ff75
   3bafc:	strtmi	fp, [r8], -r8, lsr #2
   3bb00:			; <UNDEFINED> instruction: 0xf808f7ee
   3bb04:	andlt	r4, r3, r8, lsr #12
   3bb08:	ldmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3bb0c:			; <UNDEFINED> instruction: 0xf7f49101
   3bb10:	stmdbls	r1, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3bb14:			; <UNDEFINED> instruction: 0x46034632
   3bb18:			; <UNDEFINED> instruction: 0xf7ff4620
   3bb1c:	strmi	pc, [r5], -r3, ror #30
   3bb20:	mvnle	r2, r0, lsl #16
   3bb24:	strtmi	r2, [r8], -r0, lsl #10
   3bb28:	ldcllt	0, cr11, [r0, #12]!
   3bb2c:	blx	ff177b3c <ftello64@plt+0xff170bf0>
   3bb30:	ldmib	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bb34:	stmdavc	r3, {r4, r5, r6, r7, r8, ip, sp, pc}
   3bb38:	strmi	r4, [pc], -r9, lsr #12
   3bb3c:	ldmdblt	fp, {r0, r2, r9, sl, lr}
   3bb40:			; <UNDEFINED> instruction: 0xf815e012
   3bb44:	cmnlt	fp, r1, lsl #30
   3bb48:	eoreq	pc, lr, #-1073741784	; 0xc0000028
   3bb4c:	svclt	0x00182b40
   3bb50:	svclt	0x009a2a01
   3bb54:	andcs	r7, r1, #47	; 0x2f
   3bb58:	ldmible	r2!, {r9, sp}^
   3bb5c:	mvnsle	r2, pc, asr fp
   3bb60:	tstcc	r1, r1, lsr r1
   3bb64:	strb	r7, [ip, sl, lsr #32]!
   3bb68:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   3bb6c:			; <UNDEFINED> instruction: 0xe7b56018
   3bb70:	strb	r2, [r6, r1, lsl #2]!
   3bb74:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   3bb78:			; <UNDEFINED> instruction: 0xe7af603b
   3bb7c:	andeq	r4, r2, r6, ror r4
   3bb80:	andeq	r4, r2, r8, ror #8
   3bb84:	andeq	r4, r2, r2, ror #7
   3bb88:	andeq	sp, r0, lr, lsr fp
   3bb8c:	blcs	299ba0 <ftello64@plt+0x292c54>
   3bb90:	blcs	86b7f8 <ftello64@plt+0x8648ac>
   3bb94:			; <UNDEFINED> instruction: 0xf810d105
   3bb98:	blcs	28b7a4 <ftello64@plt+0x284858>
   3bb9c:	blcs	86b804 <ftello64@plt+0x8648b8>
   3bba0:	blcs	baff8c <ftello64@plt+0xba9040>
   3bba4:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   3bba8:	tstle	r6, sp, lsr #22
   3bbac:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   3bbb0:			; <UNDEFINED> instruction: 0xf810e013
   3bbb4:	orrlt	r3, r3, r1, lsl #30
   3bbb8:	svclt	0x00182b20
   3bbbc:	mvnsle	r2, r9, lsl #22
   3bbc0:	blcs	859bd4 <ftello64@plt+0x852c88>
   3bbc4:	blcs	2ab82c <ftello64@plt+0x2a48e0>
   3bbc8:			; <UNDEFINED> instruction: 0xf810d105
   3bbcc:	blcs	28b7d8 <ftello64@plt+0x28488c>
   3bbd0:	blcs	86b838 <ftello64@plt+0x8648ec>
   3bbd4:	blcs	baffc0 <ftello64@plt+0xba9074>
   3bbd8:	ldrbmi	sp, [r0, -r5, ror #1]!
   3bbdc:	svclt	0x00004770
   3bbe0:			; <UNDEFINED> instruction: 0x4605b570
   3bbe4:			; <UNDEFINED> instruction: 0xf7ca460e
   3bbe8:			; <UNDEFINED> instruction: 0x4604e83c
   3bbec:	strtmi	fp, [r8], -r8, asr #3
   3bbf0:			; <UNDEFINED> instruction: 0xffccf7ff
   3bbf4:	andsle	r4, r4, #132, 4	; 0x40000008
   3bbf8:	andle	r4, r8, r5, lsr #5
   3bbfc:	stceq	8, cr15, [r1], {20}
   3bc00:	svclt	0x00182809
   3bc04:	svclt	0x000c2820
   3bc08:	andcs	r2, r0, r1
   3bc0c:	ldrtmi	sp, [r0], -r8, lsl #2
   3bc10:	stc	7, cr15, [r4, #-808]!	; 0xfffffcd8
   3bc14:			; <UNDEFINED> instruction: 0xf0105c20
   3bc18:	svclt	0x00080fdf
   3bc1c:	tstle	r2, r1
   3bc20:	andcs	fp, r0, r0, ror sp
   3bc24:			; <UNDEFINED> instruction: 0xf1a0bd70
   3bc28:	blx	fec3bc54 <ftello64@plt+0xfec34d08>
   3bc2c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3bc30:	svclt	0x0000bd70
   3bc34:	stmdavc	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3bc38:	tstle	r3, sp, lsr #22
   3bc3c:	strmi	r7, [lr], -fp, asr #16
   3bc40:	andle	r2, r1, sp, lsr #22
   3bc44:	ldcllt	0, cr2, [r8]
   3bc48:	strmi	r7, [r4], -fp, lsl #17
   3bc4c:	sbcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   3bc50:	blcs	2b003c <ftello64@plt+0x2a90f0>
   3bc54:			; <UNDEFINED> instruction: 0x4608d0f6
   3bc58:	stc	7, cr15, [r0, #-808]	; 0xfffffcd8
   3bc5c:	blcs	b99cf0 <ftello64@plt+0xb92da4>
   3bc60:	mvnle	r4, r7, lsl #12
   3bc64:	blcs	b99df8 <ftello64@plt+0xb92eac>
   3bc68:	stmdavc	r3!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   3bc6c:	ldmdblt	fp, {r0, r2, r5, r9, sl, lr}
   3bc70:			; <UNDEFINED> instruction: 0xf815e019
   3bc74:			; <UNDEFINED> instruction: 0xb1ab3f01
   3bc78:	svclt	0x00182b20
   3bc7c:	mvnsle	r2, r9, lsl #22
   3bc80:	adcsmi	r1, fp, #44032	; 0xac00
   3bc84:	stmdavc	fp!, {r2, r4, ip, lr, pc}
   3bc88:	blcs	28d540 <ftello64@plt+0x2865f4>
   3bc8c:	blcs	86b8f4 <ftello64@plt+0x8649a8>
   3bc90:			; <UNDEFINED> instruction: 0xf814d105
   3bc94:	blcs	28b8a0 <ftello64@plt+0x284954>
   3bc98:	blcs	86b900 <ftello64@plt+0x8649b4>
   3bc9c:	blcs	bb0088 <ftello64@plt+0xba913c>
   3bca0:	strb	sp, [pc, r0, ror #1]
   3bca4:	addsmi	r1, pc, #44032	; 0xac00
   3bca8:	stmdavc	fp!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3bcac:	mvnsle	r4, ip, lsr #12
   3bcb0:	ldrtmi	r4, [sl], -r0, lsr #12
   3bcb4:			; <UNDEFINED> instruction: 0xf7cb4631
   3bcb8:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
   3bcbc:	andcs	sp, r1, r3, ror #3
   3bcc0:	svclt	0x0000bdf8
   3bcc4:			; <UNDEFINED> instruction: 0x4605b570
   3bcc8:			; <UNDEFINED> instruction: 0xf7c9460e
   3bccc:	strmi	lr, [r4], -sl, asr #31
   3bcd0:	addmi	fp, r5, #152, 2	; 0x26
   3bcd4:			; <UNDEFINED> instruction: 0xf810d009
   3bcd8:	blcs	28ace4 <ftello64@plt+0x283d98>
   3bcdc:	blcs	86b944 <ftello64@plt+0x8649f8>
   3bce0:	movwcs	fp, #3862	; 0xf16
   3bce4:	ldrmi	r2, [ip], -r1, lsl #6
   3bce8:	ldrtmi	sp, [r0], -r7, lsl #2
   3bcec:	ldc	7, cr15, [r6], #808	; 0x328
   3bcf0:	stmdavc	r3!, {r2, sl, lr}
   3bcf4:	svceq	0x00dff013
   3bcf8:	strtmi	sp, [r0], -r1, lsl #2
   3bcfc:	blcs	fab2c4 <ftello64@plt+0xfa4378>
   3bd00:	blcs	2ab968 <ftello64@plt+0x2a4a1c>
   3bd04:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   3bd08:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   3bd0c:	strcs	fp, [r0, #-1528]	; 0xfffffa08
   3bd10:			; <UNDEFINED> instruction: 0x46166015
   3bd14:			; <UNDEFINED> instruction: 0xf7ff4604
   3bd18:	bmi	67bc74 <ftello64@plt+0x674d28>
   3bd1c:			; <UNDEFINED> instruction: 0x4601447a
   3bd20:			; <UNDEFINED> instruction: 0x4620b310
   3bd24:			; <UNDEFINED> instruction: 0xff32f7ff
   3bd28:	svclt	0x00284281
   3bd2c:	andsle	r4, fp, #40, 12	; 0x2800000
   3bd30:	blcs	f99d64 <ftello64@plt+0xf92e18>
   3bd34:	stmdavc	sp, {r0, r3, r4, r8, ip, lr, pc}^
   3bd38:	svceq	0x00dff015
   3bd3c:	stccs	0, cr13, [r9, #-84]	; 0xffffffac
   3bd40:	mcrrne	15, 1, fp, r8, cr12
   3bd44:	tstle	r3, r7, lsl #12
   3bd48:			; <UNDEFINED> instruction: 0xf817e00f
   3bd4c:	tstlt	sp, r1, lsl #30
   3bd50:	svclt	0x00182d20
   3bd54:	mvnsle	r2, r9, lsl #26
   3bd58:	eorsvc	r2, ip, r0, lsl #8
   3bd5c:	stmia	r2!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bd60:	strtmi	r4, [r0], -r3, lsl #12
   3bd64:	eorsvc	r6, sp, r3, lsr r0
   3bd68:	blmi	1ab550 <ftello64@plt+0x1a4604>
   3bd6c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   3bd70:			; <UNDEFINED> instruction: 0xf0000600
   3bd74:			; <UNDEFINED> instruction: 0xf04040fe
   3bd78:	ldcllt	0, cr0, [r8, #180]!	; 0xb4
   3bd7c:	andeq	r2, r2, ip, lsl #24
   3bd80:			; <UNDEFINED> instruction: 0x000006b8
   3bd84:			; <UNDEFINED> instruction: 0x4605b570
   3bd88:			; <UNDEFINED> instruction: 0xf7c9460e
   3bd8c:	strmi	lr, [r4], -sl, ror #30
   3bd90:	strtmi	fp, [r8], -r8, lsl #7
   3bd94:	mrc2	7, 7, pc, cr10, cr15, {7}
   3bd98:	eorle	r4, fp, #132, 4	; 0x40000008
   3bd9c:	andle	r4, r5, r5, lsr #5
   3bda0:	stccc	8, cr15, [r1], {20}
   3bda4:	svclt	0x00182b09
   3bda8:			; <UNDEFINED> instruction: 0xd1232b20
   3bdac:			; <UNDEFINED> instruction: 0xf7ca4630
   3bdb0:	stcpl	12, cr14, [r3], #-344	; 0xfffffea8
   3bdb4:	blcs	2a8588 <ftello64@plt+0x2a163c>
   3bdb8:	blcs	86ba20 <ftello64@plt+0x864ad4>
   3bdbc:	andcs	fp, r1, #12, 30	; 0x30
   3bdc0:	blcs	f845c8 <ftello64@plt+0xf7d67c>
   3bdc4:	sadd16mi	fp, r3, r4
   3bdc8:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   3bdcc:	mulcc	r1, r3, r1
   3bdd0:	stmdane	r5!, {r1, r3, r8, fp, lr}
   3bdd4:			; <UNDEFINED> instruction: 0x46284479
   3bdd8:	ldm	r4, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bddc:	stmdane	ip!, {r0, r1, r3, r5, sl, fp, ip, lr}
   3bde0:	sbcseq	pc, pc, #19
   3bde4:	ldrmi	fp, [r4], -r8, lsl #30
   3bde8:	blcs	2afe04 <ftello64@plt+0x2a8eb8>
   3bdec:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   3bdf0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   3bdf4:	strtmi	r2, [r0], -r0, lsl #8
   3bdf8:	svclt	0x0000bd70
   3bdfc:	andeq	ip, r0, r0, lsr #15
   3be00:	svcmi	0x00f0e92d
   3be04:	ldmdbmi	r6, {r0, r2, r3, r9, sl, lr}^
   3be08:	blmi	15e8024 <ftello64@plt+0x15e10d8>
   3be0c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   3be10:	movwls	r6, #14363	; 0x381b
   3be14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3be18:	rsbsle	r2, r4, r0, lsl #20
   3be1c:	strmi	r6, [r1], r4, lsl #17
   3be20:	ldrdhi	pc, [r0], -r0
   3be24:	stccs	6, cr4, [r0], {147}	; 0x93
   3be28:	ldmib	r0, {r0, r3, r4, r5, r6, ip, lr, pc}^
   3be2c:			; <UNDEFINED> instruction: 0x2c004a04
   3be30:			; <UNDEFINED> instruction: 0xf100dd09
   3be34:	stmdage	r2, {r3, r4, r8, r9}
   3be38:			; <UNDEFINED> instruction: 0xf813191f
   3be3c:	adcsmi	r6, fp, #1024	; 0x400
   3be40:	blvs	b9e48 <ftello64@plt+0xb2efc>
   3be44:	svcmi	0x0048d1f9
   3be48:	andeq	lr, fp, #5120	; 0x1400
   3be4c:	vnmlane.f64	d20, d6, d7
   3be50:	cfstrscc	mvf4, [r1, #-508]	; 0xfffffe04
   3be54:	movwls	r4, #5243	; 0x147b
   3be58:	adcmi	lr, lr, #1
   3be5c:	blge	16ff60 <ftello64@plt+0x169014>
   3be60:	svccs	0x0001f815
   3be64:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   3be68:			; <UNDEFINED> instruction: 0xf8032c02
   3be6c:	ldclle	12, cr2, [r4, #32]!
   3be70:	mullt	r8, sp, r8
   3be74:			; <UNDEFINED> instruction: 0xf10a4641
   3be78:	b	13fe684 <ftello64@plt+0x13f7738>
   3be7c:	b	13fccf0 <ftello64@plt+0x13f5da4>
   3be80:			; <UNDEFINED> instruction: 0xf00b1b0b
   3be84:	vldmiapl	r8!, {d16-<overflow reg d39>}
   3be88:	b	1ff9db8 <ftello64@plt+0x1ff2e6c>
   3be8c:	mulmi	r9, sp, r8
   3be90:	b	130d79c <ftello64@plt+0x1306850>
   3be94:	adceq	r1, r4, r4, lsl fp
   3be98:	ldrteq	pc, [ip], #-4	; <UNPREDICTABLE>
   3be9c:	andeq	pc, fp, r7, lsl r8	; <UNPREDICTABLE>
   3bea0:	b	1cf9dd0 <ftello64@plt+0x1cf2e84>
   3bea4:	mullt	sl, sp, r8
   3bea8:	b	114d7b4 <ftello64@plt+0x1146868>
   3beac:			; <UNDEFINED> instruction: 0xf00b149b
   3beb0:	fldmdbxpl	r8!, {d0-d30}	;@ Deprecated
   3beb4:	b	1a79de4 <ftello64@plt+0x1a72e98>
   3beb8:	andeq	pc, fp, r7, lsl r8	; <UNPREDICTABLE>
   3bebc:			; <UNDEFINED> instruction: 0xf7ca4641
   3bec0:			; <UNDEFINED> instruction: 0xf1baea64
   3bec4:	svclt	0x00d80f0f
   3bec8:	cfstrdle	mvd2, [r6]
   3becc:	strbmi	r9, [r1], -r1, lsl #16
   3bed0:	ldc	7, cr15, [r2, #808]	; 0x328
   3bed4:			; <UNDEFINED> instruction: 0xf04f42ae
   3bed8:	ldrbmi	r0, [r4], -r0, lsl #20
   3bedc:	stfcsd	f5, [r0], {191}	; 0xbf
   3bee0:			; <UNDEFINED> instruction: 0xf89ddd09
   3bee4:	stccs	0, cr3, [r2], {8}
   3bee8:	andscc	pc, r8, r9, lsl #17
   3beec:			; <UNDEFINED> instruction: 0xf89dd103
   3bef0:			; <UNDEFINED> instruction: 0xf8893009
   3bef4:			; <UNDEFINED> instruction: 0x46403019
   3bef8:	andsmi	pc, r0, r9, asr #17
   3befc:	andsge	pc, r4, r9, asr #17
   3bf00:	ldmdb	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bf04:	andcs	fp, r0, r0, lsr fp
   3bf08:	blmi	5ce774 <ftello64@plt+0x5c7828>
   3bf0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bf10:	blls	115f80 <ftello64@plt+0x10f034>
   3bf14:	qsuble	r4, sl, r1
   3bf18:	pop	{r0, r2, ip, sp, pc}
   3bf1c:	stmdavs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   3bf20:	ldmdami	r4, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
   3bf24:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   3bf28:	stcl	7, cr15, [r6, #-808]!	; 0xfffffcd8
   3bf2c:			; <UNDEFINED> instruction: 0xf8d94641
   3bf30:			; <UNDEFINED> instruction: 0xf7ca0004
   3bf34:	ldmdami	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   3bf38:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   3bf3c:	ldcl	7, cr15, [ip, #-808]	; 0xfffffcd8
   3bf40:	andcs	r2, r1, r0, lsl #6
   3bf44:			; <UNDEFINED> instruction: 0xf8c9469a
   3bf48:			; <UNDEFINED> instruction: 0xf8c93010
   3bf4c:			; <UNDEFINED> instruction: 0xf8c93014
   3bf50:	ldrb	r0, [r8, -r8]!
   3bf54:	bl	ff4f9e84 <ftello64@plt+0xff4f2f38>
   3bf58:	ldrb	fp, [r5, r0, lsl #5]
   3bf5c:	ldm	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bf60:	andeq	r2, r2, ip, lsl fp
   3bf64:	andeq	r0, r0, r4, ror #12
   3bf68:	andeq	r3, r2, ip, lsl ip
   3bf6c:	muleq	r0, r0, sl
   3bf70:	andeq	r2, r2, ip, lsl sl
   3bf74:	andeq	r1, r1, lr, ror r6
   3bf78:	andeq	r1, r1, r6, ror r6
   3bf7c:	mvnsmi	lr, sp, lsr #18
   3bf80:	andsvs	r2, ip, r0, lsl #8
   3bf84:			; <UNDEFINED> instruction: 0x4698b319
   3bf88:	ldrmi	r4, [r7], -r6, lsl #12
   3bf8c:	stmdblt	sl!, {r0, r2, r3, r9, sl, lr}
   3bf90:	strcc	lr, [r1], #-27	; 0xffffffe5
   3bf94:	bleq	b9fb0 <ftello64@plt+0xb3064>
   3bf98:	andsle	r4, r1, r7, lsr #5
   3bf9c:			; <UNDEFINED> instruction: 0xf7ca6830
   3bfa0:	mcrrne	12, 13, lr, r3, cr2
   3bfa4:	movwcs	sp, #4597	; 0x11f5
   3bfa8:			; <UNDEFINED> instruction: 0xf8c66830
   3bfac:			; <UNDEFINED> instruction: 0xf7ca3438
   3bfb0:	blx	fec762a0 <ftello64@plt+0xfec6f354>
   3bfb4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3bfb8:	svclt	0x00082c00
   3bfbc:	teqlt	r0, r0
   3bfc0:			; <UNDEFINED> instruction: 0xf8c82000
   3bfc4:	ldmfd	sp!, {lr}
   3bfc8:			; <UNDEFINED> instruction: 0x461481f0
   3bfcc:			; <UNDEFINED> instruction: 0xf04fe7f8
   3bfd0:	udf	#33551	; 0x830f
   3bfd4:	svcmi	0x00f0e92d
   3bfd8:	ldrmi	fp, [fp], r5, lsl #1
   3bfdc:	mrsls	r2, SP_irq
   3bfe0:	andcc	pc, r0, fp, asr #17
   3bfe4:			; <UNDEFINED> instruction: 0xf0002900
   3bfe8:			; <UNDEFINED> instruction: 0xf8d08230
   3bfec:	strmi	r3, [r4], -r4, lsl #8
   3bff0:	blcs	4da3c <ftello64@plt+0x46af0>
   3bff4:			; <UNDEFINED> instruction: 0xf8d4d052
   3bff8:	blcs	49090 <ftello64@plt+0x42144>
   3bffc:			; <UNDEFINED> instruction: 0xf8d4d17e
   3c000:	blcs	49068 <ftello64@plt+0x4211c>
   3c004:	adchi	pc, r9, r0, asr #32
   3c008:	ldrcs	pc, [ip], #-2260	; 0xfffff72c
   3c00c:			; <UNDEFINED> instruction: 0xf0002a00
   3c010:			; <UNDEFINED> instruction: 0xf8d48203
   3c014:			; <UNDEFINED> instruction: 0xf8c4540c
   3c018:			; <UNDEFINED> instruction: 0xf8c43408
   3c01c:	cfstrscs	mvf3, [r0, #-16]
   3c020:			; <UNDEFINED> instruction: 0xf8dfd03c
   3c024:	cfstrsne	mvf1, [r0, #-576]!	; 0xfffffdc0
   3c028:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
   3c02c:	svc	0x0006f7ca
   3c030:	blvc	ff92aeb8 <ftello64@plt+0xff923f6c>
   3c034:			; <UNDEFINED> instruction: 0xf0002b50
   3c038:	movwcs	r8, #4418	; 0x1142
   3c03c:	strtcc	pc, [r8], #-2244	; 0xfffff73c
   3c040:	strtcc	pc, [r4], #-2244	; 0xfffff73c
   3c044:			; <UNDEFINED> instruction: 0xf8c42300
   3c048:			; <UNDEFINED> instruction: 0xf8c43444
   3c04c:	cfstrscs	mvf3, [r0, #-240]	; 0xffffff10
   3c050:	bichi	pc, r2, r0, asr #32
   3c054:	ldrtvs	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   3c058:			; <UNDEFINED> instruction: 0xf0002e00
   3c05c:	strcs	r8, [r0], -r7, asr #2
   3c060:	strvs	pc, [r8], #-2244	; 0xfffff73c
   3c064:	strvs	pc, [r4], #-2244	; 0xfffff73c
   3c068:			; <UNDEFINED> instruction: 0xf8cb2000
   3c06c:	andlt	r6, r5, r0
   3c070:	svchi	0x00f0e8bd
   3c074:	strcc	pc, [r4], #-2260	; 0xfffff72c
   3c078:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   3c07c:	stmdbvc	r3!, {r3, r5, r7, pc}
   3c080:			; <UNDEFINED> instruction: 0xf0002b0d
   3c084:	blcs	2dc530 <ftello64@plt+0x2d55e4>
   3c088:	adchi	pc, r3, r0, asr #32
   3c08c:			; <UNDEFINED> instruction: 0xf8c42302
   3c090:	movwcs	r3, #1076	; 0x434
   3c094:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c098:	strcc	pc, [r4], #-2244	; 0xfffff73c
   3c09c:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   3c0a0:	sfmne	f2, 2, [r6]
   3c0a4:	movwcc	r4, #5653	; 0x1615
   3c0a8:	strcs	pc, [ip], #-2244	; 0xfffff73c
   3c0ac:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   3c0b0:	stmdacs	sl, {r1, r3, sp, lr, pc}
   3c0b4:	streq	pc, [r1, #-261]	; 0xfffffefb
   3c0b8:	svceq	0x0001f806
   3c0bc:	sbchi	pc, r6, r0
   3c0c0:	svcvs	0x0080f5b5
   3c0c4:	sbchi	pc, r5, r0
   3c0c8:			; <UNDEFINED> instruction: 0xf7ca6820
   3c0cc:	mcrrne	12, 3, lr, r1, cr12
   3c0d0:	movwcs	sp, #4591	; 0x11ef
   3c0d4:			; <UNDEFINED> instruction: 0xf8c46820
   3c0d8:			; <UNDEFINED> instruction: 0xf7ca3438
   3c0dc:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
   3c0e0:			; <UNDEFINED> instruction: 0x81b3f040
   3c0e4:	strpl	pc, [r4], #-2244	; 0xfffff73c
   3c0e8:			; <UNDEFINED> instruction: 0xf0002d00
   3c0ec:	movwcs	r8, #430	; 0x1ae
   3c0f0:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c0f4:	strtcc	pc, [r4], #-2260	; 0xfffff72c
   3c0f8:	addle	r2, r0, r0, lsl #22
   3c0fc:	strtcc	pc, [r8], #-2260	; 0xfffff72c
   3c100:			; <UNDEFINED> instruction: 0xf0402b00
   3c104:			; <UNDEFINED> instruction: 0xf8d4819c
   3c108:	cdpcs	4, 0, cr6, cr0, cr12, {1}
   3c10c:			; <UNDEFINED> instruction: 0xf8d4d1a2
   3c110:			; <UNDEFINED> instruction: 0xf8d43408
   3c114:			; <UNDEFINED> instruction: 0xf1b92404
   3c118:			; <UNDEFINED> instruction: 0xf0000f00
   3c11c:	stmdbls	r1, {r3, r6, r7, r8, pc}
   3c120:	ldmcc	pc!, {r0, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3c124:			; <UNDEFINED> instruction: 0xf8c4e00b
   3c128:	strcc	r1, [r1], -r8, lsl #8
   3c12c:	ldrmi	r7, [r1, #2307]!	; 0x903
   3c130:	svccc	0x0001f808
   3c134:	strcc	pc, [r8], #-2260	; 0xfffff72c
   3c138:	strcs	pc, [r4], #-2260	; 0xfffff72c
   3c13c:	addsmi	sp, sl, #5
   3c140:	andeq	lr, r3, r4, lsl #22
   3c144:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   3c148:	addsmi	sp, sl, #60672	; 0xed00
   3c14c:	movwcs	fp, #3842	; 0xf02
   3c150:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c154:	strcc	pc, [r4], #-2244	; 0xfffff73c
   3c158:			; <UNDEFINED> instruction: 0xf8d4e786
   3c15c:			; <UNDEFINED> instruction: 0xf8d43410
   3c160:	blcs	91198 <ftello64@plt+0x8a24c>
   3c164:	stccs	0, cr13, [r0, #-300]	; 0xfffffed4
   3c168:	addshi	pc, r3, r0, asr #32
   3c16c:	ldrtcc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   3c170:			; <UNDEFINED> instruction: 0xf43f2b01
   3c174:	blcs	e7f78 <ftello64@plt+0xe102c>
   3c178:			; <UNDEFINED> instruction: 0xf8d4d12b
   3c17c:	movwcs	r2, #1028	; 0x404
   3c180:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c184:	vstmdble	r4!, {s4-s22}
   3c188:			; <UNDEFINED> instruction: 0xf1044ecb
   3c18c:			; <UNDEFINED> instruction: 0xf8df0804
   3c190:	stclne	3, cr10, [r5, #-176]!	; 0xffffff50
   3c194:	bl	24d394 <ftello64@plt+0x246448>
   3c198:	ldrbtmi	r0, [sl], #1794	; 0x702
   3c19c:			; <UNDEFINED> instruction: 0xf8184415
   3c1a0:	ldrtmi	r3, [r0], -r1, lsl #22
   3c1a4:	bl	fe986dd4 <ftello64@plt+0xfe97fe88>
   3c1a8:	ldrmi	r0, [r9], -r8, lsl #4
   3c1ac:	bcs	b01e4 <ftello64@plt+0xa9298>
   3c1b0:	andcs	fp, r0, #212, 30	; 0x350
   3c1b4:	blcs	3849c0 <ftello64@plt+0x37da74>
   3c1b8:	andcs	fp, r0, #24, 30	; 0x60
   3c1bc:			; <UNDEFINED> instruction: 0xf7cab97a
   3c1c0:	teqlt	r0, sl, lsl #21
   3c1c4:	strhle	r4, [sl, #88]!	; 0x58
   3c1c8:	strpl	pc, [ip], #-2260	; 0xfffff72c
   3c1cc:			; <UNDEFINED> instruction: 0xf000e735
   3c1d0:	movwcs	r8, #289	; 0x121
   3c1d4:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c1d8:	strcc	pc, [r4], #-2244	; 0xfffff73c
   3c1dc:			; <UNDEFINED> instruction: 0xf898e75e
   3c1e0:	mrscs	r3, (UNDEF: 13)
   3c1e4:	blcs	2cdb2c <ftello64@plt+0x2c6be0>
   3c1e8:			; <UNDEFINED> instruction: 0xf7cad0ee
   3c1ec:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   3c1f0:	movwcs	sp, #469	; 0x1d5
   3c1f4:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c1f8:	strcc	pc, [r4], #-2244	; 0xfffff73c
   3c1fc:	stccs	7, cr14, [r0, #-312]	; 0xfffffec8
   3c200:	teqhi	r7, r0	; <UNPREDICTABLE>
   3c204:	strvs	pc, [r4], #-2260	; 0xfffff72c
   3c208:	stmdbvc	r3!, {r1, r2, r3, r4, r8, ip, sp, pc}
   3c20c:			; <UNDEFINED> instruction: 0xf0002b30
   3c210:	stmibmi	fp!, {r4, r5, r8, pc}
   3c214:	andcs	r1, fp, #2496	; 0x9c0
   3c218:			; <UNDEFINED> instruction: 0x46384479
   3c21c:	cdp	7, 0, cr15, cr14, cr10, {6}
   3c220:	blvc	ff92ae88 <ftello64@plt+0xff923f3c>
   3c224:	andsle	r2, r7, r0, asr fp
   3c228:			; <UNDEFINED> instruction: 0xf8c42301
   3c22c:			; <UNDEFINED> instruction: 0xf8c43428
   3c230:	movwcs	r3, #1060	; 0x424
   3c234:	strcc	pc, [r8], #-2244	; 0xfffff73c
   3c238:	strcc	pc, [r4], #-2244	; 0xfffff73c
   3c23c:	strbcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c240:	ldrtcc	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c244:			; <UNDEFINED> instruction: 0xf43f2d00
   3c248:	sbc	sl, r5, r5, lsl #30
   3c24c:			; <UNDEFINED> instruction: 0xf8c42301
   3c250:			; <UNDEFINED> instruction: 0xf8c4340c
   3c254:	strb	r5, [sl, -r4, lsl #8]
   3c258:	blcs	121b2ec <ftello64@plt+0x12143a0>
   3c25c:	stfvcp	f5, [r3], #-912	; 0xfffffc70
   3c260:	mvnle	r2, r0, asr fp
   3c264:	blcs	85b4f8 <ftello64@plt+0x8545ac>
   3c268:	mcrcs	1, 0, sp, cr12, cr14, {6}
   3c26c:	svcge	0x007ef77f
   3c270:			; <UNDEFINED> instruction: 0x46384994
   3c274:	ldrbtmi	r2, [r9], #-525	; 0xfffffdf3
   3c278:	cdp2	7, 11, cr15, cr6, cr13, {7}
   3c27c:			; <UNDEFINED> instruction: 0xf47f2800
   3c280:	movwcs	sl, #8053	; 0x1f75
   3c284:	streq	pc, [r8], #-2244	; 0xfffff73c
   3c288:	streq	pc, [r4], #-2244	; 0xfffff73c
   3c28c:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c290:	stmibmi	sp, {r2, r8, r9, sl, sp, lr, pc}
   3c294:	andcs	r1, fp, #32, 26	; 0x800
   3c298:			; <UNDEFINED> instruction: 0xf7ca4479
   3c29c:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3c2a0:	svcge	0x0064f47f
   3c2a4:	blcs	145b238 <ftello64@plt+0x14542ec>
   3c2a8:	stfvcd	f5, [r3], #-760	; 0xfffffd08
   3c2ac:			; <UNDEFINED> instruction: 0xd1bb2b47
   3c2b0:	blcs	145b444 <ftello64@plt+0x14544f8>
   3c2b4:	stfvcd	f5, [r3], #736	; 0x2e0
   3c2b8:			; <UNDEFINED> instruction: 0xd1b52b20
   3c2bc:	stcvc	7, cr14, [r3], #-344	; 0xfffffea8
   3c2c0:			; <UNDEFINED> instruction: 0xf47f2b47
   3c2c4:	stclvc	14, cr10, [r3], #-744	; 0xfffffd18
   3c2c8:			; <UNDEFINED> instruction: 0xf47f2b50
   3c2cc:	stcvc	14, cr10, [r3], #728	; 0x2d8
   3c2d0:			; <UNDEFINED> instruction: 0xf47f2b20
   3c2d4:			; <UNDEFINED> instruction: 0xe6e1aeb2
   3c2d8:	blcs	2da86c <ftello64@plt+0x2d3920>
   3c2dc:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
   3c2e0:			; <UNDEFINED> instruction: 0xf8c42300
   3c2e4:			; <UNDEFINED> instruction: 0xf8c43408
   3c2e8:	ldrb	r3, [r7], r4, lsl #8
   3c2ec:	ldrtpl	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   3c2f0:	strbge	pc, [r0], #-2196	; 0xfffff76c	; <UNPREDICTABLE>
   3c2f4:	strcs	pc, [r8], #-2260	; 0xfffff72c
   3c2f8:	strne	pc, [r4], #-2260	; 0xfffff72c
   3c2fc:	svceq	0x0000f1b9
   3c300:	sbcshi	pc, r3, r0
   3c304:	tstcs	r3, #7405568	; 0x710000
   3c308:	orreq	pc, r0, #192, 4
   3c30c:	ldrbtmi	r4, [r8], #-3952	; 0xfffff090
   3c310:	smlsdxls	r2, pc, r4, r4	; <UNPREDICTABLE>
   3c314:	ldrmi	r4, [r8], -r0, lsl #13
   3c318:	pkhtbmi	r4, r3, fp, asr #12
   3c31c:	blx	b34340 <ftello64@plt+0xb2d3f4>
   3c320:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   3c324:	strmi	fp, [r2], -r8, asr #30
   3c328:	ldrmi	sp, [r1, #1296]!	; 0x510
   3c32c:	addsmi	sp, r1, #770048	; 0xbc000
   3c330:	stmiane	r7!, {r0, r2, r3, r5, r8, sl, fp, ip, lr, pc}
   3c334:			; <UNDEFINED> instruction: 0xf8c41c50
   3c338:	ldmdbvc	pc!, {r3, sl}	; <UNPREDICTABLE>
   3c33c:	andeq	pc, r9, #-1073741783	; 0xc0000029
   3c340:	bcs	628e90 <ftello64@plt+0x621f44>
   3c344:	svccs	0x003dd9eb
   3c348:	addshi	pc, lr, r0
   3c34c:	andcs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   3c350:	ldrshtle	r2, [pc], #-175
   3c354:	stmdale	pc, {r0, r1, r8, sl, fp, sp}	; <UNPREDICTABLE>
   3c358:			; <UNDEFINED> instruction: 0xf005e8df
   3c35c:	eoreq	r3, r6, #221184	; 0x36000
   3c360:	eorseq	pc, pc, #2
   3c364:	beq	2f6c74 <ftello64@plt+0x2efd28>
   3c368:			; <UNDEFINED> instruction: 0xf8029a01
   3c36c:	strcc	sl, [r1], -r6
   3c370:	streq	pc, [r8], #-2260	; 0xfffff72c
   3c374:	strne	pc, [r4], #-2260	; 0xfffff72c
   3c378:	strmi	r3, [r2], -r1, lsl #10
   3c37c:			; <UNDEFINED> instruction: 0xf0054268
   3c380:			; <UNDEFINED> instruction: 0xf0000503
   3c384:	svclt	0x00580003
   3c388:	ldrmi	r4, [r1, #581]!	; 0x245
   3c38c:	ldrmi	sp, [fp], pc, asr #17
   3c390:			; <UNDEFINED> instruction: 0xf8c4428a
   3c394:			; <UNDEFINED> instruction: 0xf884543c
   3c398:	svclt	0x0002a440
   3c39c:			; <UNDEFINED> instruction: 0xf8c42300
   3c3a0:			; <UNDEFINED> instruction: 0xf8c43408
   3c3a4:	ldrb	r3, [pc], -r4, lsl #8
   3c3a8:	vsra.u64	d16, d1, #62
   3c3ac:	b	10bcdc0 <ftello64@plt+0x10b5e74>
   3c3b0:	bls	7ebe0 <ftello64@plt+0x77c94>
   3c3b4:	andge	pc, r6, r2, lsl #16
   3c3b8:	blx	fe0bad3c <ftello64@plt+0xfe0b3df0>
   3c3bc:	streq	pc, [r8], #-2260	; 0xfffff72c
   3c3c0:			; <UNDEFINED> instruction: 0xf8d43601
   3c3c4:	ldrb	r1, [r7, r4, lsl #8]
   3c3c8:	blx	17fc618 <ftello64@plt+0x17f56cc>
   3c3cc:	ldrb	pc, [r3, r2, lsl #21]	; <UNPREDICTABLE>
   3c3d0:	vorr.i32	d16, #161	; 0x000000a1
   3c3d4:	strb	r1, [sl, r1, lsl #4]!
   3c3d8:			; <UNDEFINED> instruction: 0x1d20493e
   3c3dc:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   3c3e0:	stc	7, cr15, [ip, #-808]!	; 0xfffffcd8
   3c3e4:			; <UNDEFINED> instruction: 0xf47f2800
   3c3e8:			; <UNDEFINED> instruction: 0xf8d4ae35
   3c3ec:			; <UNDEFINED> instruction: 0xf8c46414
   3c3f0:			; <UNDEFINED> instruction: 0xf8c40424
   3c3f4:			; <UNDEFINED> instruction: 0xf8c40408
   3c3f8:	cdpcs	4, 0, cr0, cr0, cr4, {0}
   3c3fc:	mrcge	4, 1, APSR_nzcv, cr4, cr15, {1}
   3c400:			; <UNDEFINED> instruction: 0xf8c42301
   3c404:			; <UNDEFINED> instruction: 0xf8c40418
   3c408:			; <UNDEFINED> instruction: 0xf04f0430
   3c40c:			; <UNDEFINED> instruction: 0xf8c430ff
   3c410:			; <UNDEFINED> instruction: 0xe62c341c
   3c414:	ldrt	r7, [r6], -r3, lsr #18
   3c418:	strtcs	pc, [r0], #-2260	; 0xfffff72c
   3c41c:	strtcc	pc, [r8], #-2260	; 0xfffff72c
   3c420:	andcs	fp, r1, #-2147483644	; 0x80000004
   3c424:	strtcs	pc, [ip], #-2244	; 0xfffff73c
   3c428:			; <UNDEFINED> instruction: 0xf8c42201
   3c42c:	andcs	r2, r0, #36, 8	; 0x24000000
   3c430:	strbcs	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c434:	ldrtcs	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3c438:			; <UNDEFINED> instruction: 0xf43f2b00
   3c43c:			; <UNDEFINED> instruction: 0xf8d4ae64
   3c440:	cfstrscs	mvf5, [r0, #-48]	; 0xffffffd0
   3c444:	cfmvdhrge	mvd6, pc
   3c448:			; <UNDEFINED> instruction: 0xf04fe7c6
   3c44c:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
   3c450:	svchi	0x00f0e8bd
   3c454:	stmdbls	r2, {r0, r2, r9, sp}
   3c458:	movwls	r2, #12288	; 0x3000
   3c45c:	cdp	7, 2, cr15, cr0, cr9, {6}
   3c460:			; <UNDEFINED> instruction: 0xf7f14639
   3c464:			; <UNDEFINED> instruction: 0xf8d4fa7b
   3c468:			; <UNDEFINED> instruction: 0xf8d42408
   3c46c:	blls	101484 <ftello64@plt+0xfa538>
   3c470:	movwcs	lr, #1883	; 0x75b
   3c474:			; <UNDEFINED> instruction: 0xf8c42201
   3c478:			; <UNDEFINED> instruction: 0xf8c43428
   3c47c:			; <UNDEFINED> instruction: 0xf8c43444
   3c480:			; <UNDEFINED> instruction: 0xf8c4343c
   3c484:	ldrt	r2, [lr], -r4, lsr #8
   3c488:	ldrmi	r2, [fp], r1, lsl #26
   3c48c:	movwcs	sp, #4100	; 0x1004
   3c490:			; <UNDEFINED> instruction: 0xf8c44602
   3c494:			; <UNDEFINED> instruction: 0xe77b3430
   3c498:			; <UNDEFINED> instruction: 0xf8039b01
   3c49c:	strcc	sl, [r1], -r6
   3c4a0:	streq	pc, [r8], #-2260	; 0xfffff72c
   3c4a4:	strne	pc, [r4], #-2260	; 0xfffff72c
   3c4a8:			; <UNDEFINED> instruction: 0x464ee7f1
   3c4ac:			; <UNDEFINED> instruction: 0x464ee770
   3c4b0:	svclt	0x0000e64b
   3c4b4:	andeq	r1, r1, sl, ror r5
   3c4b8:	ldrdeq	r3, [r2], -r8
   3c4bc:	ldrdeq	r3, [r2], -r2
   3c4c0:	andeq	r1, r1, ip, lsl #7
   3c4c4:	andeq	r1, r1, sl, asr #6
   3c4c8:	andeq	r1, r1, ip, lsl #6
   3c4cc:	andeq	r1, r1, r2, lsl #6
   3c4d0:	andeq	r1, r1, ip, asr #5
   3c4d4:	strdeq	r1, [r1], -r2
   3c4d8:	andcs	fp, r0, sl, lsl #18
   3c4dc:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   3c4e0:	stmdavs	r4, {r8, r9, sp}
   3c4e4:			; <UNDEFINED> instruction: 0xf7c94620
   3c4e8:	strtmi	lr, [r0], -r4, lsl #24
   3c4ec:	cdp	7, 1, cr15, cr10, cr9, {6}
   3c4f0:	andcs	fp, r0, r8, lsl #18
   3c4f4:			; <UNDEFINED> instruction: 0xf7cabd10
   3c4f8:	addlt	lr, r0, #32768	; 0x8000
   3c4fc:	svclt	0x0000bd10
   3c500:	mvnsmi	lr, #737280	; 0xb4000
   3c504:	ldmdbmi	ip!, {r1, r2, r3, r9, sl, lr}
   3c508:	blmi	f4dd8c <ftello64@plt+0xf46e40>
   3c50c:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
   3c510:			; <UNDEFINED> instruction: 0xf04f4604
   3c514:	andcs	r0, r1, r0, lsl #18
   3c518:	vadd.i8	<illegal reg q10.5>, q8, <illegal reg q5.5>
   3c51c:	ldrmi	r4, [r0], ip, asr #2
   3c520:	movwls	r6, #6171	; 0x181b
   3c524:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c528:	andls	pc, r0, r7, asr #17
   3c52c:	stmib	r2, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c530:	stmdacs	r0, {r5, sp, lr}
   3c534:			; <UNDEFINED> instruction: 0x4605d059
   3c538:	biceq	pc, r0, #402653187	; 0x18000003
   3c53c:			; <UNDEFINED> instruction: 0xf8c54668
   3c540:			; <UNDEFINED> instruction: 0xf7ca3414
   3c544:			; <UNDEFINED> instruction: 0x4605ea34
   3c548:	teqle	r9, r0, lsl #16
   3c54c:	ldrbeq	r6, [r3, r2, lsr #16]!
   3c550:			; <UNDEFINED> instruction: 0xf8c29800
   3c554:	ldrle	r8, [r6], #-0
   3c558:	ldrtle	r0, [sp], #-1969	; 0xfffff84f
   3c55c:	ldrle	r0, [r5, #-1907]!	; 0xfffff88d
   3c560:	movwcs	r4, #6439	; 0x1927
   3c564:	ldrcc	pc, [r8], #-2242	; 0xfffff73e
   3c568:			; <UNDEFINED> instruction: 0xf7c94479
   3c56c:			; <UNDEFINED> instruction: 0x4603ebf6
   3c570:			; <UNDEFINED> instruction: 0xb1ab9800
   3c574:			; <UNDEFINED> instruction: 0xf7c9461d
   3c578:	stmdavs	r0!, {r2, sl, fp, sp, lr, pc}
   3c57c:	ldcl	7, cr15, [r0, #-804]	; 0xfffffcdc
   3c580:	eorvs	r2, r3, r0, lsl #6
   3c584:	ldmdbmi	pc, {r4, sp, lr, pc}	; <UNPREDICTABLE>
   3c588:			; <UNDEFINED> instruction: 0xf8c22301
   3c58c:			; <UNDEFINED> instruction: 0xf8c2341c
   3c590:	ldrbtmi	r3, [r9], #-1056	; 0xfffffbe0
   3c594:	bl	ff87a4c0 <ftello64@plt+0xff873574>
   3c598:	stmdals	r0, {r0, r1, r9, sl, lr}
   3c59c:	mvnle	r2, r0, lsl #22
   3c5a0:			; <UNDEFINED> instruction: 0xf8c36823
   3c5a4:	eorsvs	r0, r8, r8, asr #8
   3c5a8:	blmi	54ee0c <ftello64@plt+0x547ec0>
   3c5ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c5b0:	blls	96620 <ftello64@plt+0x8f6d4>
   3c5b4:	tstle	ip, sl, asr r0
   3c5b8:	andlt	r4, r3, r8, lsr #12
   3c5bc:	mvnshi	lr, #12386304	; 0xbd0000
   3c5c0:			; <UNDEFINED> instruction: 0xf7c96820
   3c5c4:			; <UNDEFINED> instruction: 0xf8c4ed2e
   3c5c8:	strb	r9, [sp, r0]!
   3c5cc:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   3c5d0:	bl	ff0fa4fc <ftello64@plt+0xff0f35b0>
   3c5d4:	strb	r4, [r0, r3, lsl #12]!
   3c5d8:	movwcs	r4, #6413	; 0x190d
   3c5dc:	strtcc	pc, [r0], #-2242	; 0xfffff73e
   3c5e0:			; <UNDEFINED> instruction: 0xf7c94479
   3c5e4:			; <UNDEFINED> instruction: 0x4603ebba
   3c5e8:			; <UNDEFINED> instruction: 0xf7cae7d7
   3c5ec:	addlt	lr, r5, #136, 16	; 0x880000
   3c5f0:			; <UNDEFINED> instruction: 0xf7c9e7da
   3c5f4:	svclt	0x0000ed6e
   3c5f8:	andeq	r2, r2, sl, lsl r4
   3c5fc:	andeq	r0, r0, r4, ror #12
   3c600:			; <UNDEFINED> instruction: 0xfffffa69
   3c604:			; <UNDEFINED> instruction: 0xfffffa3f
   3c608:	andeq	r2, r2, ip, ror r3
   3c60c:			; <UNDEFINED> instruction: 0xfffff9ab
   3c610:			; <UNDEFINED> instruction: 0xfffff9f1
   3c614:			; <UNDEFINED> instruction: 0xf8d0b120
   3c618:	stmdacc	r0, {r3, r4, r5, sl}
   3c61c:	andcs	fp, r1, r8, lsl pc
   3c620:	svclt	0x00004770
   3c624:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
   3c628:			; <UNDEFINED> instruction: 0xf8d04604
   3c62c:			; <UNDEFINED> instruction: 0xf7c90448
   3c630:	strtmi	lr, [r0], -r8, lsr #23
   3c634:			; <UNDEFINED> instruction: 0x4010e8bd
   3c638:	ldcllt	7, cr15, [r0], #804	; 0x324
   3c63c:	svclt	0x00004770
   3c640:	ldrbmi	lr, [r0, sp, lsr #18]!
   3c644:	stmdami	r1, {r2, r9, sl, lr}^
   3c648:	strmi	fp, [lr], -r2, lsl #1
   3c64c:	ldrbtmi	r4, [r8], #-2368	; 0xfffff6c0
   3c650:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   3c654:	beq	78798 <ftello64@plt+0x7184c>
   3c658:	stmdapl	r1, {r4, r7, r9, sl, lr}^
   3c65c:	ldrmi	r2, [pc], -r1
   3c660:	tstls	r1, r9, lsl #16
   3c664:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3c668:	cmpmi	ip, r0, asr #4	; <UNPREDICTABLE>
   3c66c:	andge	pc, r0, r9, asr #17
   3c670:	stmdb	r0!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c674:	stmdacs	r0, {r5, sp, lr}
   3c678:	strbtmi	sp, [r8], -r2, rrx
   3c67c:	ldcl	7, cr15, [r2, #-804]!	; 0xfffffcdc
   3c680:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3c684:	ldreq	sp, [r2, r4, asr #2]!
   3c688:	blls	70b00 <ftello64@plt+0x69bb4>
   3c68c:	suble	r2, r9, r0, lsl #30
   3c690:	ldrmi	r6, [r8], -r2, lsr #16
   3c694:	andsvs	r4, r7, pc, lsr #18
   3c698:			; <UNDEFINED> instruction: 0xf7ca4479
   3c69c:	blls	773ec <ftello64@plt+0x704a0>
   3c6a0:	stmdavs	r2!, {r5, r6, r8, r9, fp, ip, sp, pc}
   3c6a4:	strbcc	pc, [r8], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   3c6a8:	andcc	pc, r0, r9, asr #17
   3c6ac:	blmi	a4ef5c <ftello64@plt+0xa48010>
   3c6b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c6b4:	blls	96724 <ftello64@plt+0x8f7d8>
   3c6b8:	qdaddle	r4, sl, r5
   3c6bc:	andlt	r4, r2, r8, lsr #12
   3c6c0:			; <UNDEFINED> instruction: 0x87f0e8bd
   3c6c4:	ldrdge	pc, [r0], -r4
   3c6c8:			; <UNDEFINED> instruction: 0xf8ca07f3
   3c6cc:	strle	r7, [ip, #-0]
   3c6d0:	svceq	0x0000f1b8
   3c6d4:	strbmi	sp, [r0], -r2, lsr #32
   3c6d8:	bl	ff97a608 <ftello64@plt+0xff9736bc>
   3c6dc:	andeq	pc, r4, sl, asr #17
   3c6e0:	ldrdge	pc, [r0], -r4
   3c6e4:	ldrdvs	pc, [r4], -sl
   3c6e8:	ldmdbmi	ip, {r1, r2, r4, r5, r6, r7, r8, ip, sp, pc}
   3c6ec:	stmdals	r0, {r1, r4, r6, r9, sl, lr}
   3c6f0:			; <UNDEFINED> instruction: 0xf7ca4479
   3c6f4:	blls	77394 <ftello64@plt+0x70448>
   3c6f8:	sbcsle	r2, r2, r0, lsl #16
   3c6fc:	ldrmi	r4, [r8], -r5, lsl #12
   3c700:	b	7a630 <ftello64@plt+0x736e4>
   3c704:			; <UNDEFINED> instruction: 0xf7c96820
   3c708:	movwcs	lr, #3212	; 0xc8c
   3c70c:	strb	r6, [sp, r3, lsr #32]
   3c710:			; <UNDEFINED> instruction: 0xf7c96820
   3c714:			; <UNDEFINED> instruction: 0xf8c4ec86
   3c718:	strb	sl, [r7, r0]
   3c71c:	ldrdhi	pc, [r0], #-143	; 0xffffff71
   3c720:			; <UNDEFINED> instruction: 0xe7d844f8
   3c724:	strb	r2, [sl, sp, lsr #10]!
   3c728:	svc	0x00e8f7c9
   3c72c:	stmdals	r0, {r0, r2, r9, sl, lr}
   3c730:	stmib	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c734:			; <UNDEFINED> instruction: 0xf7c96820
   3c738:	adclt	lr, sp, #116, 24	; 0x7400
   3c73c:	ldr	r6, [r5, r6, lsr #32]!
   3c740:	svc	0x00dcf7c9
   3c744:	ldr	fp, [r1, r5, lsl #5]!
   3c748:	stcl	7, cr15, [r2], {201}	; 0xc9
   3c74c:	ldrdeq	r2, [r2], -sl
   3c750:	andeq	r0, r0, r4, ror #12
   3c754:			; <UNDEFINED> instruction: 0xfffffe3d
   3c758:	andeq	r2, r2, r8, ror r2
   3c75c:			; <UNDEFINED> instruction: 0xfffff70d
   3c760:	andeq	r0, r1, r4, ror #29
   3c764:	subsle	r2, lr, r0, lsl #16
   3c768:	push	{r0, r1, r6, r7, fp, sp, lr}
   3c76c:			; <UNDEFINED> instruction: 0x460441f0
   3c770:	stmdavs	r5, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   3c774:	sbcvs	r2, r3, r1, lsl #6
   3c778:	stmvs	r3, {r0, r2, r4, r6, r7, r8, ip, sp, pc}
   3c77c:	ldmib	r0, {r0, r1, r6, r7, r8, ip, sp, pc}^
   3c780:	stmiblt	r7, {r2, r9, sl, ip, sp, lr}^
   3c784:	cmple	r8, r0, lsl #28
   3c788:	cmnlt	fp, r3, ror #16
   3c78c:	strtmi	r4, [r9], -pc, lsr #16
   3c790:			; <UNDEFINED> instruction: 0xf7ca4478
   3c794:			; <UNDEFINED> instruction: 0x4629e932
   3c798:			; <UNDEFINED> instruction: 0xf7ca6860
   3c79c:	stmdami	ip!, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   3c7a0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3c7a4:	stmdb	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c7a8:			; <UNDEFINED> instruction: 0xf7c94628
   3c7ac:	bllt	fe077aa4 <ftello64@plt+0xfe070b58>
   3c7b0:	ldmfd	sp!, {sp}
   3c7b4:	fltvcdz	f3, r8
   3c7b8:			; <UNDEFINED> instruction: 0xf8df4629
   3c7bc:	ldmeq	fp, {r3, r4, r7, pc}
   3c7c0:			; <UNDEFINED> instruction: 0xf81844f8
   3c7c4:			; <UNDEFINED> instruction: 0xf7c90003
   3c7c8:	svccs	0x0001ede0
   3c7cc:	strtmi	r7, [r9], -r3, lsr #28
   3c7d0:	cdpvc	0, 6, cr13, cr2, cr11, {1}
   3c7d4:			; <UNDEFINED> instruction: 0xf003011b
   3c7d8:	b	10fd4a0 <ftello64@plt+0x10f6554>
   3c7dc:			; <UNDEFINED> instruction: 0xf8181312
   3c7e0:			; <UNDEFINED> instruction: 0xf7c90003
   3c7e4:	mcrvc	13, 3, lr, cr3, cr2, {6}
   3c7e8:	addseq	r4, fp, r9, lsr #12
   3c7ec:	teqeq	ip, #3	; <UNPREDICTABLE>
   3c7f0:	andeq	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   3c7f4:	stcl	7, cr15, [r8, #804]	; 0x324
   3c7f8:	eorscs	r4, sp, r9, lsr #12
   3c7fc:	stcl	7, cr15, [r4, #804]	; 0x324
   3c800:	cfmadd32cs	mvax0, mvfx3, mvfx15, mvfx1
   3c804:	ldmdami	r4, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
   3c808:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3c80c:	ldm	r4!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c810:			; <UNDEFINED> instruction: 0xf7c9e7ba
   3c814:	addlt	lr, r0, #116, 30	; 0x1d0
   3c818:	ldmdami	r0, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   3c81c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3c820:	stmia	sl!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c824:	ldrhtcs	lr, [r7], -r0
   3c828:	tsteq	fp, r0, ror r7
   3c82c:	teqeq	r0, #3	; <UNPREDICTABLE>
   3c830:	andeq	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   3c834:	stc	7, cr15, [r8, #804]!	; 0x324
   3c838:	eorscs	r4, sp, r9, lsr #12
   3c83c:	stc	7, cr15, [r4, #804]!	; 0x324
   3c840:	eorscs	r4, sp, r9, lsr #12
   3c844:	stc	7, cr15, [r0, #804]!	; 0x324
   3c848:	svclt	0x0000e7da
   3c84c:	andeq	r0, r1, r0, asr #28
   3c850:	andeq	r0, r1, lr, lsl #28
   3c854:	andeq	r3, r2, ip, lsr #5
   3c858:	ldrdeq	pc, [r0], -sl
   3c85c:	andeq	pc, r0, r6, asr #1
   3c860:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
   3c864:			; <UNDEFINED> instruction: 0xf8d04604
   3c868:			; <UNDEFINED> instruction: 0xf7ca0448
   3c86c:	stmdavs	r0!, {r2, r3, r6, r8, fp, sp, lr, pc}^
   3c870:	bl	ff5fa79c <ftello64@plt+0xff5f3850>
   3c874:	pop	{r5, r9, sl, lr}
   3c878:			; <UNDEFINED> instruction: 0xf7c94010
   3c87c:	ldrbmi	fp, [r0, -pc, asr #23]!
   3c880:	blmi	3e9ca8 <ftello64@plt+0x3e2d5c>
   3c884:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3c888:	svcne	0x00c2b932
   3c88c:	stmdale	ip, {r0, r9, fp, sp}
   3c890:	subsvs	r2, r8, r1, lsl #4
   3c894:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
   3c898:	eorscs	r4, r1, #9216	; 0x2400
   3c89c:	stmdami	sl, {r0, r3, r8, fp, lr}
   3c8a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3c8a4:			; <UNDEFINED> instruction: 0xf7f14478
   3c8a8:	blmi	27b04c <ftello64@plt+0x274100>
   3c8ac:	stmdbmi	r8, {r2, r4, r6, r9, sp}
   3c8b0:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   3c8b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3c8b8:			; <UNDEFINED> instruction: 0xf9def7f1
   3c8bc:	andeq	r3, r2, ip, asr #13
   3c8c0:	andeq	r1, r1, r8, lsr #32
   3c8c4:	andeq	r0, r1, lr, ror #28
   3c8c8:	andeq	r0, r1, r8, lsl #29
   3c8cc:	andeq	r1, r1, r6, lsl r0
   3c8d0:	andeq	r0, r1, ip, asr lr
   3c8d4:	andeq	r0, r1, r6, lsl #29
   3c8d8:	addlt	fp, r2, r0, ror r5
   3c8dc:	ldrbtmi	r4, [ip], #-3136	; 0xfffff3c0
   3c8e0:	orrlt	r6, ip, r4, lsr #16
   3c8e4:	stmdbcc	r1, {r0, r2, r3, r9, sl, lr}
   3c8e8:	stmdale	ip, {r0, r2, r4, r8, fp, sp}
   3c8ec:			; <UNDEFINED> instruction: 0xf001e8df
   3c8f0:	bleq	581d4c <ftello64@plt+0x57ae00>
   3c8f4:	bleq	2ff528 <ftello64@plt+0x2f85dc>
   3c8f8:	bleq	2ff52c <ftello64@plt+0x2f85e0>
   3c8fc:	movwcs	r0, #47883	; 0xbb0b
   3c900:	bleq	4005bc <ftello64@plt+0x3f9670>
   3c904:	strcs	r0, [r0], #-3851	; 0xfffff0f5
   3c908:	andlt	r4, r2, r0, lsr #12
   3c90c:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3c910:	strcs	sp, [r1], #-52	; 0xffffffcc
   3c914:	andlt	r4, r2, r0, lsr #12
   3c918:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3c91c:	vld4.<illegal width 64>	{d13,d15,d17,d19}, [r3 :256], r9
   3c920:	strcs	r6, [r0], -r0, lsl #9
   3c924:	svcpl	0x0080f5b3
   3c928:			; <UNDEFINED> instruction: 0xf5b4bf18
   3c92c:	svclt	0x000c6f00
   3c930:	strcs	r2, [r0], #-1025	; 0xfffffbff
   3c934:	stmdacs	r6, {r0, r1, sp, lr, pc}
   3c938:	strcs	sp, [r0], -fp, ror #3
   3c93c:			; <UNDEFINED> instruction: 0x46304634
   3c940:	bl	1bfa86c <ftello64@plt+0x1bf3920>
   3c944:	andlt	r4, r2, r0, lsr #12
   3c948:	stmdacs	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3c94c:	bcs	710d8 <ftello64@plt+0x6a18c>
   3c950:	ldmdavs	r0, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   3c954:			; <UNDEFINED> instruction: 0xf7c99201
   3c958:	bls	b6ef8 <ftello64@plt+0xaffac>
   3c95c:	ldmdavs	r0, {r2, r9, sl, lr}^
   3c960:	stmdb	r0!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c964:	svcvc	0x0080f5b0
   3c968:	vld4.<illegal width 64>	{d13,d15,d17,d19}, [r4 :128], r7
   3c96c:			; <UNDEFINED> instruction: 0xf5b36380
   3c970:	svclt	0x00046f00
   3c974:	strcs	r2, [r1], #-1536	; 0xfffffa00
   3c978:	ldrb	sp, [lr, r1, ror #1]
   3c97c:	blls	1c41dc <ftello64@plt+0x1bd290>
   3c980:			; <UNDEFINED> instruction: 0x2601bf18
   3c984:	svclt	0x00182b00
   3c988:	ldmdblt	r6!, {r9, sl, sp}
   3c98c:	tstlt	r3, r6, lsl #22
   3c990:	stccs	13, cr3, [r1, #-72]	; 0xffffffb8
   3c994:	strcs	sp, [r0], #-2317	; 0xfffff6f3
   3c998:	ldmdavs	r0, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3c99c:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   3c9a0:	strmi	r2, [r6], -r0, lsl #2
   3c9a4:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
   3c9a8:	stmdacs	r0, {r1, r2, ip, pc}
   3c9ac:			; <UNDEFINED> instruction: 0x9606d1f0
   3c9b0:	stmdbmi	ip, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3c9b4:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   3c9b8:	stmib	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c9bc:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   3c9c0:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   3c9c4:	stmib	r4!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c9c8:	stmdbmi	r8, {r6, r8, ip, sp, pc}
   3c9cc:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   3c9d0:	ldmib	lr, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c9d4:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   3c9d8:	ldr	r0, [r0, r4, ror #18]!
   3c9dc:	str	r2, [lr, r1, lsl #8]!
   3c9e0:	andeq	r3, r2, r2, ror r6
   3c9e4:	andeq	r0, r1, sl, lsr #21
   3c9e8:	andeq	r0, r1, r6, asr #21
   3c9ec:	andeq	r0, r1, r2, ror #21
   3c9f0:			; <UNDEFINED> instruction: 0xf1a0b570
   3c9f4:	cdpmi	5, 6, cr0, cr15, cr6, {0}
   3c9f8:			; <UNDEFINED> instruction: 0xf585fab5
   3c9fc:	ldrbtmi	fp, [lr], #-130	; 0xffffff7e
   3ca00:	ldmdavs	r6!, {r0, r2, r3, r5, r6, r8, fp}
   3ca04:	svclt	0x00082e00
   3ca08:	ldmdblt	sp, {r8, sl, sp}
   3ca0c:	strtmi	r2, [r0], -r1, lsl #8
   3ca10:	ldcllt	0, cr11, [r0, #-8]!
   3ca14:	strmi	r3, [ip], -r1, lsl #20
   3ca18:	ldmdale	r8!, {r0, r1, r4, r9, fp, sp}
   3ca1c:			; <UNDEFINED> instruction: 0xf002e8df
   3ca20:	strcc	r0, [sl, -sl, lsl #20]
   3ca24:			; <UNDEFINED> instruction: 0x37373737
   3ca28:			; <UNDEFINED> instruction: 0x37373737
   3ca2c:	teqls	r7, #14417920	; 0xdc0000
   3ca30:	teqls	fp, #6656	; 0x1a00
   3ca34:			; <UNDEFINED> instruction: 0xf2002c03
   3ca38:	movwge	r8, #8371	; 0x20b3
   3ca3c:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3ca40:			; <UNDEFINED> instruction: 0x47184413
   3ca44:	andeq	r0, r0, pc, lsl #2
   3ca48:			; <UNDEFINED> instruction: 0xffffffc9
   3ca4c:	andeq	r0, r0, pc, lsl #2
   3ca50:			; <UNDEFINED> instruction: 0xffffffc9
   3ca54:	sbcsle	r2, r9, r3, lsl #24
   3ca58:	streq	pc, [r2], #-420	; 0xfffffe5c
   3ca5c:	blx	fed47664 <ftello64@plt+0xfed40718>
   3ca60:	b	1439c78 <ftello64@plt+0x1432d2c>
   3ca64:	svclt	0x00081454
   3ca68:	orrlt	r2, r4, r0, lsl #8
   3ca6c:	movwls	r6, #6168	; 0x1818
   3ca70:	ldm	r8, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ca74:	strmi	r9, [r4], -r1, lsl #22
   3ca78:			; <UNDEFINED> instruction: 0xf7c96858
   3ca7c:			; <UNDEFINED> instruction: 0xf5b0e8d4
   3ca80:	smlabble	r4, r0, pc, r7	; <UNPREDICTABLE>
   3ca84:	addvs	pc, r0, #36, 8	; 0x24000000
   3ca88:	svcvs	0x0000f5b2
   3ca8c:	strcs	sp, [r0], #-190	; 0xffffff42
   3ca90:	andlt	r4, r2, r0, lsr #12
   3ca94:	stccs	13, cr11, [r3], {112}	; 0x70
   3ca98:	mrcne	0, 0, sp, cr8, cr8, {5}
   3ca9c:	svclt	0x00189a07
   3caa0:	bcs	44aac <ftello64@plt+0x3db60>
   3caa4:	strmi	fp, [r5], -ip, lsl #30
   3caa8:	cfstr32cs	mvfx2, [r0, #-0]
   3caac:	blls	231030 <ftello64@plt+0x22a0e4>
   3cab0:	streq	pc, [r2], #-420	; 0xfffffe5c
   3cab4:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   3cab8:	b	14076c0 <ftello64@plt+0x1400774>
   3cabc:	svclt	0x00081454
   3cac0:			; <UNDEFINED> instruction: 0xb1ac2400
   3cac4:			; <UNDEFINED> instruction: 0x4618493c
   3cac8:			; <UNDEFINED> instruction: 0xf7c94479
   3cacc:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
   3cad0:	ldmdbmi	sl!, {r0, r1, r3, r6, ip, lr, pc}
   3cad4:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   3cad8:	ldmdb	sl, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cadc:	suble	r2, r4, r0, lsl #16
   3cae0:	stmdals	r7, {r0, r1, r2, r4, r5, r8, fp, lr}
   3cae4:			; <UNDEFINED> instruction: 0xf7c94479
   3cae8:	blx	fec77040 <ftello64@plt+0xfec700f4>
   3caec:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   3caf0:			; <UNDEFINED> instruction: 0xf7c94628
   3caf4:			; <UNDEFINED> instruction: 0xe78aea96
   3caf8:	addle	r2, r7, r1, lsl #24
   3cafc:	bicle	r2, r6, r0, lsl #24
   3cb00:	stmdbls	r7, {r1, r3, r4, r9, sl, fp, ip}
   3cb04:	svclt	0x00184625
   3cb08:	stmdbcs	r0, {r0, r9, sp}
   3cb0c:	andcs	fp, r0, #24, 30	; 0x60
   3cb10:	teqle	r9, r0, lsl #20
   3cb14:			; <UNDEFINED> instruction: 0x9c079b07
   3cb18:	rscle	r2, r9, r0, lsl #22
   3cb1c:	stmdals	r7, {r0, r3, r5, r8, fp, lr}
   3cb20:			; <UNDEFINED> instruction: 0xf7c94479
   3cb24:	movwlt	lr, #2358	; 0x936
   3cb28:	stmdals	r7, {r0, r1, r2, r5, r8, fp, lr}
   3cb2c:			; <UNDEFINED> instruction: 0xf7c94479
   3cb30:	bicslt	lr, r0, r0, lsr r9
   3cb34:	stmdals	r7, {r0, r2, r5, r8, fp, lr}
   3cb38:			; <UNDEFINED> instruction: 0xf7c94479
   3cb3c:	blx	fec76fec <ftello64@plt+0xfec700a0>
   3cb40:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   3cb44:			; <UNDEFINED> instruction: 0xf1a4e7d4
   3cb48:	blx	fed3db54 <ftello64@plt+0xfed36c08>
   3cb4c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   3cb50:	blls	1f68cc <ftello64@plt+0x1ef980>
   3cb54:	strvs	pc, [r0], #1059	; 0x423
   3cb58:	svcpl	0x0080f5b3
   3cb5c:			; <UNDEFINED> instruction: 0xf5b4bf18
   3cb60:	svclt	0x000c6f00
   3cb64:	strcs	r2, [r0], #-1025	; 0xfffffbff
   3cb68:	strcs	lr, [r1], #-1873	; 0xfffff8af
   3cb6c:	ldmdavs	r8, {r6, r7, r8, r9, sl, sp, lr, pc}
   3cb70:	blx	17fab72 <ftello64@plt+0x17f3c26>
   3cb74:	strmi	r2, [r5], -r0, lsl #2
   3cb78:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
   3cb7c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3cb80:	strtmi	fp, [fp], -r8, lsl #30
   3cb84:	ldr	r9, [r2, r7, lsl #6]
   3cb88:			; <UNDEFINED> instruction: 0xf7fe6818
   3cb8c:			; <UNDEFINED> instruction: 0x4621fb51
   3cb90:			; <UNDEFINED> instruction: 0xf7fe4605
   3cb94:	andls	pc, r7, pc, asr ip	; <UNPREDICTABLE>
   3cb98:			; <UNDEFINED> instruction: 0xd1bf2800
   3cb9c:	ldr	r9, [r9, r7, lsl #10]!
   3cba0:	rsccs	r4, r5, #11264	; 0x2c00
   3cba4:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   3cba8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3cbac:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   3cbb0:			; <UNDEFINED> instruction: 0xf862f7f1
   3cbb4:	andeq	r3, r2, r2, asr r5
   3cbb8:	muleq	r1, r8, r9
   3cbbc:			; <UNDEFINED> instruction: 0x000109b2
   3cbc0:	andeq	r0, r1, ip, asr #19
   3cbc4:	andeq	r0, r1, r0, asr #18
   3cbc8:	andeq	r0, r1, ip, asr r9
   3cbcc:	andeq	r0, r1, r8, ror r9
   3cbd0:	andeq	r0, r1, r0, lsr #26
   3cbd4:	andeq	r0, r1, r6, ror #22
   3cbd8:	andeq	r0, r1, lr, lsr #23
   3cbdc:			; <UNDEFINED> instruction: 0xf1a0b510
   3cbe0:	ldcmi	3, cr0, [r8], {6}
   3cbe4:			; <UNDEFINED> instruction: 0xf383fab3
   3cbe8:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
   3cbec:	stmdacs	r0, {r5, fp, sp, lr}
   3cbf0:	sadd16mi	fp, r8, r4
   3cbf4:	stmdblt	r0, {sp}
   3cbf8:	stmdbcs	r2, {r4, r8, sl, fp, ip, sp, pc}
   3cbfc:	stmdbcc	r7, {r1, ip, lr, pc}
   3cc00:	stmdale	sl, {r1, r8, fp, sp}
   3cc04:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   3cc08:	blcs	216d7c <ftello64@plt+0x20fe30>
   3cc0c:			; <UNDEFINED> instruction: 0xf1a2d107
   3cc10:	blx	fec3cc24 <ftello64@plt+0xfec35cd8>
   3cc14:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3cc18:	andcs	fp, r0, r0, lsl sp
   3cc1c:	blcs	26c064 <ftello64@plt+0x265118>
   3cc20:			; <UNDEFINED> instruction: 0xf1a2d105
   3cc24:	blx	fec3cc34 <ftello64@plt+0xfec35ce8>
   3cc28:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3cc2c:	blmi	22c074 <ftello64@plt+0x225128>
   3cc30:	adcvc	pc, sl, #1325400064	; 0x4f000000
   3cc34:	stmdami	r7, {r1, r2, r8, fp, lr}
   3cc38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3cc3c:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   3cc40:			; <UNDEFINED> instruction: 0xf81af7f1
   3cc44:	andeq	r3, r2, r8, ror #6
   3cc48:	andeq	r3, r2, sl, asr #6
   3cc4c:	muleq	r1, r0, ip
   3cc50:	ldrdeq	r0, [r1], -r6
   3cc54:	andeq	r0, r1, lr, lsl fp
   3cc58:			; <UNDEFINED> instruction: 0xf1a0b510
   3cc5c:	stcmi	0, cr0, [r3], #-24	; 0xffffffe8
   3cc60:			; <UNDEFINED> instruction: 0xf080fab0
   3cc64:	stmdbeq	r0, {r2, r3, r4, r5, r6, sl, lr}^
   3cc68:	stccs	8, cr6, [r0], {36}	; 0x24
   3cc6c:	andcs	fp, r0, r8, lsl #30
   3cc70:	andcs	fp, r1, r8, lsl #18
   3cc74:	bcc	ac0bc <ftello64@plt+0xa5170>
   3cc78:	stmdale	sp, {r2, r3, r9, fp, sp}
   3cc7c:			; <UNDEFINED> instruction: 0xf002e8df
   3cc80:	streq	r0, [r7, -r7, lsl #28]
   3cc84:	cdpeq	12, 0, cr0, cr14, cr12, {0}
   3cc88:	streq	r0, [r7, -lr, lsl #14]
   3cc8c:	bmi	63ccb0 <ftello64@plt+0x635d64>
   3cc90:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   3cc94:	andsle	r2, r7, r8, lsl #20
   3cc98:	ldclt	0, cr2, [r0, #-0]
   3cc9c:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   3cca0:	bcs	216df0 <ftello64@plt+0x20fea4>
   3cca4:	bcs	270cc8 <ftello64@plt+0x269d7c>
   3cca8:			; <UNDEFINED> instruction: 0xf033d115
   3ccac:	svclt	0x000c0302
   3ccb0:	andcs	r2, r0, r1
   3ccb4:			; <UNDEFINED> instruction: 0xf1a3bd10
   3ccb8:	blx	fec3cccc <ftello64@plt+0xfec35d80>
   3ccbc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3ccc0:	svclt	0x00082b00
   3ccc4:	ldclt	0, cr2, [r0, #-4]
   3ccc8:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   3cccc:	svclt	0x000c430b
   3ccd0:	andcs	r2, r0, r1
   3ccd4:	blmi	26c11c <ftello64@plt+0x2651d0>
   3ccd8:	addne	pc, r1, #64, 4
   3ccdc:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   3cce0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3cce4:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
   3cce8:			; <UNDEFINED> instruction: 0xffc6f7f0
   3ccec:	andeq	r3, r2, ip, ror #5
   3ccf0:	andeq	r3, r2, r0, asr #5
   3ccf4:			; <UNDEFINED> instruction: 0x000232b2
   3ccf8:	andeq	r0, r1, r8, ror #23
   3ccfc:	andeq	r0, r1, lr, lsr #20
   3cd00:	andeq	r0, r1, r6, ror sl
   3cd04:			; <UNDEFINED> instruction: 0xf1a04b09
   3cd08:	blx	fec3cd28 <ftello64@plt+0xfec35ddc>
   3cd0c:	ldrbtmi	pc, [fp], #-128	; 0xffffff80	; <UNPREDICTABLE>
   3cd10:	ldmdavs	fp, {r6, r8, fp}
   3cd14:	svclt	0x00082b00
   3cd18:	stmdblt	r0, {sp}
   3cd1c:			; <UNDEFINED> instruction: 0xf1a14770
   3cd20:	stmdacs	r2, {r3}
   3cd24:	andcs	fp, r0, ip, lsl #31
   3cd28:	ldrbmi	r2, [r0, -r1]!
   3cd2c:	andeq	r3, r2, r2, asr #4
   3cd30:			; <UNDEFINED> instruction: 0xf1a04b1d
   3cd34:	blx	fec3cd54 <ftello64@plt+0xfec35e08>
   3cd38:	ldrbtmi	pc, [fp], #-128	; 0xffffff80	; <UNPREDICTABLE>
   3cd3c:	ldmdavs	fp, {r6, r8, fp}
   3cd40:	svclt	0x00082b00
   3cd44:	stmdblt	r8, {sp}
   3cd48:	ldrbmi	r2, [r0, -r1]!
   3cd4c:	bcs	2cb558 <ftello64@plt+0x2c460c>
   3cd50:	movwge	sp, #10267	; 0x281b
   3cd54:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   3cd58:			; <UNDEFINED> instruction: 0x47184413
   3cd5c:	andeq	r0, r0, sp, lsr #32
   3cd60:	andeq	r0, r0, r3, lsr r0
   3cd64:	andeq	r0, r0, r3, lsr r0
   3cd68:	andeq	r0, r0, pc, lsr #32
   3cd6c:	andeq	r0, r0, pc, lsr #32
   3cd70:	andeq	r0, r0, pc, lsr #32
   3cd74:	andeq	r0, r0, pc, lsr #32
   3cd78:			; <UNDEFINED> instruction: 0xffffffed
   3cd7c:			; <UNDEFINED> instruction: 0xffffffed
   3cd80:			; <UNDEFINED> instruction: 0xffffffed
   3cd84:	andeq	r0, r0, r3, lsr r0
   3cd88:	andcs	fp, r0, r9, lsr #2
   3cd8c:	blx	fec8eb54 <ftello64@plt+0xfec87c08>
   3cd90:	stmdbeq	r0, {r0, r7, ip, sp, lr, pc}^
   3cd94:	blmi	18eb5c <ftello64@plt+0x187c10>
   3cd98:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3cd9c:	andeq	pc, r7, r0, lsr #3
   3cda0:			; <UNDEFINED> instruction: 0xf080fab0
   3cda4:	ldrbmi	r0, [r0, -r0, asr #18]!
   3cda8:	andeq	r3, r2, r6, lsl r2
   3cdac:			; <UNDEFINED> instruction: 0x000231b8
   3cdb0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   3cdb4:	mcrrne	8, 1, r6, r2, cr8
   3cdb8:	andcs	fp, r1, r4, lsl #30
   3cdbc:			; <UNDEFINED> instruction: 0x47706018
   3cdc0:	strdeq	r2, [r2], -sl
   3cdc4:	strlt	r2, [r8, #-2053]	; 0xfffff7fb
   3cdc8:	ldmdblt	r8!, {r0, r1, fp, ip, lr, pc}
   3cdcc:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   3cdd0:	stmdacs	r6, {r3, r8, sl, fp, ip, sp, pc}
   3cdd4:	stmdami	sp, {r0, r2, r3, r8, ip, lr, pc}
   3cdd8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3cddc:	vqdmulh.s<illegal width 8>	d20, d0, d12
   3cde0:	stmdbmi	ip, {r1, r2, r4, r9, sp}
   3cde4:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   3cde8:	cmncc	r4, #2030043136	; 0x79000000
   3cdec:			; <UNDEFINED> instruction: 0xf7f04478
   3cdf0:	blmi	2fcb04 <ftello64@plt+0x2f5bb8>
   3cdf4:	andscs	pc, sl, #64, 4
   3cdf8:	stmdami	sl, {r0, r3, r8, fp, lr}
   3cdfc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ce00:	ldrbtmi	r3, [r8], #-868	; 0xfffffc9c
   3ce04:			; <UNDEFINED> instruction: 0xff38f7f0
   3ce08:	andeq	fp, r0, sl, asr fp
   3ce0c:	muleq	r1, r0, r9
   3ce10:	andeq	r0, r1, r2, ror #21
   3ce14:	andeq	r0, r1, r8, lsr #18
   3ce18:	andeq	r0, r1, r0, lsl #19
   3ce1c:	andeq	r0, r1, ip, asr #21
   3ce20:	andeq	r0, r1, r2, lsl r9
   3ce24:	muleq	r1, lr, r9
   3ce28:	mvnsmi	lr, sp, lsr #18
   3ce2c:	stmdbmi	r5!, {r0, r2, r3, r9, sl, lr}
   3ce30:			; <UNDEFINED> instruction: 0x46984616
   3ce34:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   3ce38:			; <UNDEFINED> instruction: 0xf874f7ed
   3ce3c:	strcs	fp, [r0], #-856	; 0xfffffca8
   3ce40:	and	fp, lr, r6, lsl r9
   3ce44:	andle	r4, ip, r6, lsr #5
   3ce48:	eorsne	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   3ce4c:			; <UNDEFINED> instruction: 0xf7ed4638
   3ce50:	bl	1baffc <ftello64@plt+0x1b40b0>
   3ce54:	strcc	r0, [r1], #-708	; 0xfffffd3c
   3ce58:	mvnsle	r2, r0, lsl #16
   3ce5c:	pop	{r4, r6, fp, sp, lr}
   3ce60:	ldmdbmi	r9, {r4, r5, r6, r7, r8, pc}
   3ce64:	andcs	r2, r0, r5, lsl #4
   3ce68:			; <UNDEFINED> instruction: 0xf7c94479
   3ce6c:	ldmdbmi	r7, {r1, r3, r4, r8, fp, sp, lr, pc}
   3ce70:			; <UNDEFINED> instruction: 0xf7f04479
   3ce74:			; <UNDEFINED> instruction: 0xf1b8fd73
   3ce78:	andle	r0, r3, r0, lsl #30
   3ce7c:	rscscc	pc, pc, pc, asr #32
   3ce80:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3ce84:	andcs	r4, r5, #294912	; 0x48000
   3ce88:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   3ce8c:	stmdb	r8, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ce90:	ldc2	7, cr15, [r2, #-960]!	; 0xfffffc40
   3ce94:	stmdbmi	pc, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3ce98:	strmi	r2, [r4], -r5, lsl #4
   3ce9c:	ldrbtmi	r4, [r9], #-3854	; 0xfffff0f2
   3cea0:	ldm	lr!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cea4:	ldrbtmi	r4, [pc], #-2317	; 3ceac <ftello64@plt+0x35f60>
   3cea8:			; <UNDEFINED> instruction: 0xf7f04479
   3ceac:	cdpcs	13, 0, cr15, cr0, cr5, {1}
   3ceb0:			; <UNDEFINED> instruction: 0xf855d0e4
   3ceb4:			; <UNDEFINED> instruction: 0x46381034
   3ceb8:			; <UNDEFINED> instruction: 0xf7f03401
   3cebc:	adcmi	pc, r6, #1856	; 0x740
   3cec0:			; <UNDEFINED> instruction: 0xe7dbd1f7
   3cec4:	andeq	ip, r0, sl, ror #19
   3cec8:	andeq	r0, r1, ip, lsl #19
   3cecc:	andeq	r0, r1, ip, ror #18
   3ced0:	andeq	r0, r1, sl, lsl #19
   3ced4:	andeq	r0, r1, lr, lsl r9
   3ced8:	andeq	r0, r1, r6, asr #18
   3cedc:	andeq	r0, r1, r4, lsr r9
   3cee0:	stmdacs	r6, {r3, r8, sl, ip, sp, pc}
   3cee4:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3cee8:	ldreq	pc, [r0, -r0]
   3ceec:	movwne	r0, #55812	; 0xda04
   3cef0:	ldmdami	r0, {r1, r2, r4}
   3cef4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3cef8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   3cefc:	stmdami	pc, {r3, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3cf00:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3cf04:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   3cf08:	stmdami	lr, {r3, r8, sl, fp, ip, sp, pc}
   3cf0c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3cf10:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3cf14:	stmdami	sp, {r3, r8, sl, fp, ip, sp, pc}
   3cf18:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3cf1c:	vqdmulh.s<illegal width 8>	d20, d0, d12
   3cf20:	stmdbmi	ip, {r0, r2, r3, r6, r9, sp}
   3cf24:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   3cf28:	orrcc	r4, r4, #2030043136	; 0x79000000
   3cf2c:			; <UNDEFINED> instruction: 0xf7f04478
   3cf30:	svclt	0x0000fea3
   3cf34:	andeq	r0, r1, r8, ror #18
   3cf38:			; <UNDEFINED> instruction: 0x000109b6
   3cf3c:	andeq	r0, r1, r4, ror r9
   3cf40:	andeq	r0, r1, r2, lsl #19
   3cf44:	andeq	r0, r1, ip, lsr r9
   3cf48:	andeq	r0, r1, sl, lsl #19
   3cf4c:	andeq	r0, r1, ip, lsl r9
   3cf50:	andeq	r0, r1, r2, lsr #19
   3cf54:	andeq	r0, r1, r8, ror #15
   3cf58:	andeq	r0, r1, r4, ror r8
   3cf5c:	mvnsmi	lr, sp, lsr #18
   3cf60:	ldrmi	r4, [r6], -sp, lsl #12
   3cf64:			; <UNDEFINED> instruction: 0x46044698
   3cf68:	ldcl	7, cr15, [r8, #-804]	; 0xfffffcdc
   3cf6c:	ldrbtmi	r4, [pc], #-3891	; 3cf74 <ftello64@plt+0x36028>
   3cf70:	andsle	r3, fp, r1
   3cf74:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   3cf78:	svceq	0x0000f1b8
   3cf7c:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
   3cf80:			; <UNDEFINED> instruction: 0xf7c94479
   3cf84:	strcs	lr, [r0], -ip, asr #20
   3cf88:	orrslt	r6, r0, #40	; 0x28
   3cf8c:	pop	{r4, r5, r9, sl, lr}
   3cf90:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   3cf94:	svceq	0x0000f1b8
   3cf98:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
   3cf9c:			; <UNDEFINED> instruction: 0xe7f04479
   3cfa0:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   3cfa4:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3cfa8:			; <UNDEFINED> instruction: 0xe7ea4479
   3cfac:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
   3cfb0:			; <UNDEFINED> instruction: 0xf7c9681f
   3cfb4:	strmi	lr, [r6], -r4, lsr #23
   3cfb8:	ldrteq	fp, [pc], -r0, lsr #2
   3cfbc:			; <UNDEFINED> instruction: 0xf007b286
   3cfc0:	teqmi	lr, #66584576	; 0x3f80000
   3cfc4:	andcs	r4, r5, #573440	; 0x8c000
   3cfc8:	ldrbtmi	r2, [r9], #-0
   3cfcc:	stmda	r8!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cfd0:	ldrtmi	r4, [r0], -r7, lsl #12
   3cfd4:	ldcl	7, cr15, [ip, #804]!	; 0x324
   3cfd8:	ldrtmi	r4, [r8], -r1, lsl #12
   3cfdc:	ldc2	7, cr15, [lr], #960	; 0x3c0
   3cfe0:	mvnscc	pc, #79	; 0x4f
   3cfe4:	stmib	r4, {r9, sp}^
   3cfe8:	ldrtmi	r3, [r0], -r0, lsl #6
   3cfec:	pop	{r1, r3, r5, sp, lr}
   3cff0:	blmi	61d7b8 <ftello64@plt+0x61686c>
   3cff4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3cff8:	bl	fe07af24 <ftello64@plt+0xfe073fd8>
   3cffc:			; <UNDEFINED> instruction: 0xb1204606
   3d000:	addlt	r0, r6, #47185920	; 0x2d00000
   3d004:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   3d008:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
   3d00c:	andcs	r2, r0, r5, lsl #4
   3d010:			; <UNDEFINED> instruction: 0xf7c94479
   3d014:	strmi	lr, [r5], -r6, asr #16
   3d018:			; <UNDEFINED> instruction: 0xf7c94630
   3d01c:			; <UNDEFINED> instruction: 0x4601edda
   3d020:			; <UNDEFINED> instruction: 0xf7f04628
   3d024:	stmdavs	r0!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   3d028:	svc	0x0028f7c9
   3d02c:			; <UNDEFINED> instruction: 0xf7c96860
   3d030:			; <UNDEFINED> instruction: 0xf04fef26
   3d034:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3d038:	str	r3, [r7, r0, lsl #6]!
   3d03c:			; <UNDEFINED> instruction: 0x000219ba
   3d040:	andeq	r3, r0, r4, lsr #20
   3d044:	andeq	r8, r0, r8, lsr #16
   3d048:	ldrdeq	r0, [r1], -r6
   3d04c:	andeq	r0, r1, r4, asr #19
   3d050:			; <UNDEFINED> instruction: 0x000006b8
   3d054:			; <UNDEFINED> instruction: 0x000109ba
   3d058:	muleq	r1, r0, r9
   3d05c:			; <UNDEFINED> instruction: 0x4605b538
   3d060:	ldcl	7, cr15, [ip], {201}	; 0xc9
   3d064:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   3d068:	svclt	0x00183001
   3d06c:	andle	r2, r0, r0
   3d070:	blmi	2ac558 <ftello64@plt+0x2a560c>
   3d074:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   3d078:	bl	107afa4 <ftello64@plt+0x1074058>
   3d07c:	strteq	fp, [r4], -r8, lsr #2
   3d080:			; <UNDEFINED> instruction: 0xf004b283
   3d084:	b	114e484 <ftello64@plt+0x1147538>
   3d088:			; <UNDEFINED> instruction: 0xf04f0003
   3d08c:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3d090:	ldclt	3, cr3, [r8, #-0]
   3d094:	andeq	r1, r2, r2, asr #17
   3d098:			; <UNDEFINED> instruction: 0x000006b8
   3d09c:	blmi	b8f954 <ftello64@plt+0xb88a08>
   3d0a0:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   3d0a4:	addlt	fp, r9, r0, lsr r5
   3d0a8:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3d0ac:	ldrbtcc	pc, [pc], #79	; 3d0b4 <ftello64@plt+0x36168>	; <UNPREDICTABLE>
   3d0b0:	movwls	r6, #30747	; 0x781b
   3d0b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d0b8:	stmib	sl, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d0bc:			; <UNDEFINED> instruction: 0xb3284605
   3d0c0:			; <UNDEFINED> instruction: 0xf7c94628
   3d0c4:	orrlt	lr, r0, r4, ror sp
   3d0c8:	blcc	c5c3dc <ftello64@plt+0xc55490>
   3d0cc:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
   3d0d0:	andcs	r3, sl, #19
   3d0d4:			; <UNDEFINED> instruction: 0xf7c82100
   3d0d8:	addmi	lr, r4, #1888	; 0x760
   3d0dc:			; <UNDEFINED> instruction: 0x4604bfb8
   3d0e0:			; <UNDEFINED> instruction: 0xf7c94628
   3d0e4:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
   3d0e8:	strtmi	sp, [r8], -lr, ror #3
   3d0ec:	cdp	7, 14, cr15, cr12, cr9, {6}
   3d0f0:	svclt	0x00181c61
   3d0f4:	andle	r1, r9, r0, ror #24
   3d0f8:	blmi	5cf960 <ftello64@plt+0x5c8a14>
   3d0fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d100:	blls	217170 <ftello64@plt+0x210224>
   3d104:	qsuble	r4, sl, r1
   3d108:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3d10c:	andcs	sl, r7, r2, lsl #18
   3d110:			; <UNDEFINED> instruction: 0xf7c99101
   3d114:	stmdbls	r1, {r1, r2, r3, fp, sp, lr, pc}
   3d118:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
   3d11c:	andle	r1, r6, r2, asr #24
   3d120:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3d124:	svclt	0x00084298
   3d128:	addvc	pc, r0, pc, asr #8
   3d12c:	andcs	lr, r7, r4, ror #15
   3d130:	svc	0x00fef7c8
   3d134:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
   3d138:	mvnsle	r1, r3, asr #24
   3d13c:			; <UNDEFINED> instruction: 0xf7c82004
   3d140:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3d144:			; <UNDEFINED> instruction: 0x2014bfb8
   3d148:	ubfx	sp, r6, #23, #10
   3d14c:	svc	0x00c0f7c8
   3d150:	andeq	r1, r2, r8, lsl #17
   3d154:	andeq	r0, r0, r4, ror #12
   3d158:	andeq	r0, r1, lr, lsl r9
   3d15c:	andeq	r1, r2, ip, lsr #16
   3d160:			; <UNDEFINED> instruction: 0x4604b5f8
   3d164:			; <UNDEFINED> instruction: 0xf7ff460d
   3d168:			; <UNDEFINED> instruction: 0x4607ff99
   3d16c:	adcmi	fp, r0, #1073741887	; 0x4000003f
   3d170:	strcs	fp, [r0], -r8, asr #31
   3d174:			; <UNDEFINED> instruction: 0xf855dd12
   3d178:	mrrcne	0, 2, r3, sl, cr6
   3d17c:	shadd16mi	fp, r2, r8
   3d180:	ands	sp, r0, r4, lsl #2
   3d184:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   3d188:	andle	r1, ip, r9, asr ip
   3d18c:			; <UNDEFINED> instruction: 0xf10242a3
   3d190:	mvnsle	r0, r1, lsl #4
   3d194:	strcc	r4, [r1], #-1558	; 0xfffff9ea
   3d198:	mvnle	r4, r7, lsr #5
   3d19c:	ldrhtmi	lr, [r8], #141	; 0x8d
   3d1a0:			; <UNDEFINED> instruction: 0xf7c92000
   3d1a4:			; <UNDEFINED> instruction: 0x4620bcf5
   3d1a8:	cdp	7, 6, cr15, cr8, cr9, {6}
   3d1ac:	adcmi	lr, r0, #63700992	; 0x3cc0000
   3d1b0:			; <UNDEFINED> instruction: 0x4620ddf4
   3d1b4:			; <UNDEFINED> instruction: 0xf7c93401
   3d1b8:	adcmi	lr, r7, #1568	; 0x620
   3d1bc:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3d1c0:	strdcs	r4, [r0], -r8
   3d1c4:	stcllt	7, cr15, [r4], #804	; 0x324
   3d1c8:	svcmi	0x00f0e92d
   3d1cc:	strmi	fp, [r5], -r7, lsl #1
   3d1d0:	andls	r4, r2, #4849664	; 0x4a0000
   3d1d4:	bmi	12cec1c <ftello64@plt+0x12c7cd0>
   3d1d8:	mrcls	4, 0, r4, cr0, cr8, {3}
   3d1dc:	stmpl	r2, {r2, r3, r9, sl, lr}
   3d1e0:	ldmdavs	r2, {r3, r9, sl, lr}
   3d1e4:			; <UNDEFINED> instruction: 0xf04f9205
   3d1e8:	strls	r0, [r4], -r0, lsl #4
   3d1ec:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   3d1f0:	cmplt	r1, r1, lsl r6
   3d1f4:	teqlt	r0, r8, lsl #16
   3d1f8:	andcs	r4, r0, sl, lsl #12
   3d1fc:	svcne	0x0004f852
   3d200:	stmdbcs	r0, {r0, ip, sp}
   3d204:	strdcs	sp, [r4, -sl]
   3d208:			; <UNDEFINED> instruction: 0xf7c93002
   3d20c:			; <UNDEFINED> instruction: 0x212fed94
   3d210:	strtmi	r4, [r8], -r1, lsl #13
   3d214:	stc	7, cr15, [r4], {201}	; 0xc9
   3d218:	andeq	pc, r0, r9, asr #17
   3d21c:	subsle	r2, r0, r0, lsl #16
   3d220:			; <UNDEFINED> instruction: 0xf8c93001
   3d224:	mrslt	r0, (UNDEF: 76)
   3d228:	teqlt	fp, r3, lsr #16
   3d22c:	strbmi	r4, [sl], -r1, lsr #12
   3d230:	svccc	0x0004f842
   3d234:	svccc	0x0004f851
   3d238:	mvnsle	r2, r0, lsl #22
   3d23c:	ldrdlt	pc, [r4], #143	; 0x8f
   3d240:	svccc	0x00fff1b8
   3d244:	beq	379680 <ftello64@plt+0x372734>
   3d248:	streq	pc, [r0], #-79	; 0xffffffb1
   3d24c:	strdle	r4, [r7], -fp
   3d250:	cfstrscs	mvf3, [r3], {1}
   3d254:			; <UNDEFINED> instruction: 0xf85ad019
   3d258:			; <UNDEFINED> instruction: 0xf1b88b04
   3d25c:	ldrshle	r3, [r7, #255]!	; 0xff
   3d260:	ldrbmi	r1, [r8], -r1, lsr #28
   3d264:	tstcs	r1, r8, lsl pc
   3d268:	b	fe37b194 <ftello64@plt+0xfe374248>
   3d26c:	stceq	8, cr15, [r4], {74}	; 0x4a
   3d270:	mvnle	r3, r1
   3d274:	b	fecfb1a0 <ftello64@plt+0xfecf4254>
   3d278:			; <UNDEFINED> instruction: 0xf7c96800
   3d27c:	ldrbmi	lr, [r9], -r2, lsl #18
   3d280:	stmdami	r1!, {r1, r9, sl, lr}
   3d284:			; <UNDEFINED> instruction: 0xf7f04478
   3d288:			; <UNDEFINED> instruction: 0xf10dfba5
   3d28c:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   3d290:	bleq	17b3f8 <ftello64@plt+0x1744ac>
   3d294:	andle	r4, r4, r0, lsr #5
   3d298:			; <UNDEFINED> instruction: 0xf7c84621
   3d29c:	andcc	lr, r1, lr, lsr pc
   3d2a0:	strcc	sp, [r1], #-21	; 0xffffffeb
   3d2a4:	mvnsle	r2, r3, lsl #24
   3d2a8:			; <UNDEFINED> instruction: 0x46204639
   3d2ac:			; <UNDEFINED> instruction: 0xff58f7ff
   3d2b0:	ldrmi	fp, [r0, r6, lsl #2]!
   3d2b4:	strtmi	r4, [r8], -r9, asr #12
   3d2b8:	b	17fb1e4 <ftello64@plt+0x17f4298>
   3d2bc:			; <UNDEFINED> instruction: 0xf7c8207f
   3d2c0:			; <UNDEFINED> instruction: 0x4628ee5a
   3d2c4:	bl	1b7b1f0 <ftello64@plt+0x1b742a4>
   3d2c8:	andeq	pc, r0, r9, asr #17
   3d2cc:			; <UNDEFINED> instruction: 0xb124e7ab
   3d2d0:	andsle	r2, r0, r1, lsl #24
   3d2d4:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   3d2d8:	stmdbmi	sp, {r0, sp, lr, pc}
   3d2dc:	tstls	r1, r9, ror r4
   3d2e0:	b	1f7b20c <ftello64@plt+0x1f742c0>
   3d2e4:			; <UNDEFINED> instruction: 0xf7c96800
   3d2e8:	stmdbls	r1, {r2, r3, r6, r7, fp, sp, lr, pc}
   3d2ec:	stmdami	r9, {r1, r9, sl, lr}
   3d2f0:			; <UNDEFINED> instruction: 0xf7f04478
   3d2f4:	stmdbmi	r8, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3d2f8:			; <UNDEFINED> instruction: 0xe7f04479
   3d2fc:	andeq	r1, r2, r0, asr r7
   3d300:	andeq	r0, r0, r4, ror #12
   3d304:	andeq	sp, r0, r4, asr r8
   3d308:	andeq	r7, r0, r0, lsr #4
   3d30c:	andeq	r0, r1, r6, lsl #14
   3d310:	andeq	r2, r0, r4, asr #8
   3d314:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   3d318:	andeq	r0, r1, r0, ror #13
   3d31c:	blmi	bcfbd8 <ftello64@plt+0xbc8c8c>
   3d320:	push	{r1, r3, r4, r5, r6, sl, lr}
   3d324:			; <UNDEFINED> instruction: 0xb09c47f0
   3d328:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d32c:			; <UNDEFINED> instruction: 0xf04f931b
   3d330:			; <UNDEFINED> instruction: 0xf7ff0300
   3d334:			; <UNDEFINED> instruction: 0x2104feb3
   3d338:	eorcs	r4, r0, r1, lsl #13
   3d33c:	stc	7, cr15, [sl], {200}	; 0xc8
   3d340:	orrslt	r4, r0, #128, 12	; 0x8000000
   3d344:	svceq	0x0000f1b9
   3d348:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
   3d34c:	strtmi	r4, [ip], -sl, ror #13
   3d350:	ands	r2, r6, r0, lsr #12
   3d354:	adcsmi	r1, r7, #28416	; 0x6f00
   3d358:			; <UNDEFINED> instruction: 0xf5b6d30d
   3d35c:	strbmi	r7, [r0], -r0, lsl #31
   3d360:			; <UNDEFINED> instruction: 0x2320bf34
   3d364:	orrvc	pc, r0, #1325400064	; 0x4f000000
   3d368:	adcseq	r4, r1, lr, lsl r4
   3d36c:	cdp	7, 14, cr15, cr12, cr8, {6}
   3d370:	movtlt	r4, #1539	; 0x603
   3d374:			; <UNDEFINED> instruction: 0xf8484680
   3d378:	strcc	r4, [r1], #-37	; 0xffffffdb
   3d37c:	ldrtmi	r4, [sp], -r1, lsr #11
   3d380:	ldrbmi	sp, [r2], -lr
   3d384:	andcs	r4, r3, r1, lsr #12
   3d388:	svc	0x0052f7c8
   3d38c:	mvnle	r3, r1
   3d390:	b	97b2bc <ftello64@plt+0x974370>
   3d394:	blcs	2973a8 <ftello64@plt+0x29045c>
   3d398:	strcc	sp, [r1], #-476	; 0xfffffe24
   3d39c:	mvnsle	r4, r1, lsr #11
   3d3a0:	streq	lr, [r5, #2824]	; 0xb08
   3d3a4:	mvnscc	pc, #79	; 0x4f
   3d3a8:	bmi	35545c <ftello64@plt+0x34e510>
   3d3ac:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   3d3b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d3b4:	subsmi	r9, sl, fp, lsl fp
   3d3b8:	strbmi	sp, [r0], -sl, lsl #2
   3d3bc:	pop	{r2, r3, r4, ip, sp, pc}
   3d3c0:			; <UNDEFINED> instruction: 0x460587f0
   3d3c4:	strbmi	lr, [r0], -lr, ror #15
   3d3c8:			; <UNDEFINED> instruction: 0xf7c84698
   3d3cc:			; <UNDEFINED> instruction: 0xe7eced72
   3d3d0:	cdp	7, 7, cr15, cr14, cr8, {6}
   3d3d4:	andeq	r1, r2, r8, lsl #12
   3d3d8:	andeq	r0, r0, r4, ror #12
   3d3dc:	andeq	r1, r2, sl, ror r5
   3d3e0:	tstlt	r9, r3, lsl r6
   3d3e4:	ldr	r2, [r9, #512]!	; 0x200
   3d3e8:	svclt	0x0000e638
   3d3ec:	tstlt	r9, r3, lsl r6
   3d3f0:	ldr	r2, [r3, #513]!	; 0x201
   3d3f4:	svclt	0x0000e632
   3d3f8:	svclt	0x0000e630
   3d3fc:	svcmi	0x00f0e92d
   3d400:	mcrmi	0, 4, fp, cr13, cr5, {4}
   3d404:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   3d408:	strmi	r7, [r6], r7, lsl #4
   3d40c:	bmi	fe30e60c <ftello64@plt+0xfe3076c0>
   3d410:			; <UNDEFINED> instruction: 0xf10d9309
   3d414:	ldm	r6, {r2, r4, r5, sl, fp}
   3d418:	ldrbtmi	r0, [sl], #-3
   3d41c:			; <UNDEFINED> instruction: 0xf10d4b88
   3d420:	vldrls.16	s0, [pc, #-120]	; 3d3b0 <ftello64@plt+0x36464>	; <UNPREDICTABLE>
   3d424:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   3d428:	ands	pc, r8, sp, asr #17
   3d42c:	andeq	lr, r3, ip, lsl #17
   3d430:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   3d434:			; <UNDEFINED> instruction: 0xf8df2200
   3d438:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   3d43c:			; <UNDEFINED> instruction: 0xf04f9313
   3d440:	ldmib	sp, {r8, r9}^
   3d444:	ldrbtmi	r6, [fp], #1824	; 0x720
   3d448:	ldrdge	pc, [r8], sp
   3d44c:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   3d450:	andeq	lr, r3, r9, lsl #17
   3d454:	andcs	lr, sl, #3358720	; 0x334000
   3d458:	andeq	lr, r3, r8, lsl #17
   3d45c:	tstlt	r5, ip, lsl #4
   3d460:	tstlt	lr, sl, lsr #32
   3d464:	eorsvs	r2, r2, r0, lsl #4
   3d468:	andcs	fp, r0, #-1073741821	; 0xc0000003
   3d46c:			; <UNDEFINED> instruction: 0xf04f603a
   3d470:			; <UNDEFINED> instruction: 0xf8ca32ff
   3d474:	mrslt	r2, (UNDEF: 77)
   3d478:	strbtmi	sl, [r0], -sl, lsl #18
   3d47c:	movwls	r2, #20993	; 0x5201
   3d480:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   3d484:	strmi	r9, [r4], -r5, lsl #22
   3d488:	teqle	r6, r0, lsl #16
   3d48c:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   3d490:	andcs	r4, r0, #72, 12	; 0x4800000
   3d494:			; <UNDEFINED> instruction: 0xf7ff9305
   3d498:	blls	1bca24 <ftello64@plt+0x1b5ad8>
   3d49c:	stmdacs	r0, {r2, r9, sl, lr}
   3d4a0:	teqlt	pc, ip, asr #2
   3d4a4:	strbmi	sl, [r0], -ip, lsl #18
   3d4a8:			; <UNDEFINED> instruction: 0xf7ff2200
   3d4ac:			; <UNDEFINED> instruction: 0x4604fd57
   3d4b0:			; <UNDEFINED> instruction: 0xd12e2800
   3d4b4:	bl	27b3e0 <ftello64@plt+0x274494>
   3d4b8:			; <UNDEFINED> instruction: 0xf8ca1c44
   3d4bc:	suble	r0, r6, r0
   3d4c0:			; <UNDEFINED> instruction: 0xf0002800
   3d4c4:	stmdals	sp, {r5, r7, pc}
   3d4c8:	andle	r1, r1, r1, asr #24
   3d4cc:	ldcl	7, cr15, [r6], {201}	; 0xc9
   3d4d0:	mcrrne	8, 1, r9, r2, cr0
   3d4d4:			; <UNDEFINED> instruction: 0xf7c9d001
   3d4d8:	ldmdals	r2, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   3d4dc:	andle	r1, r1, r3, asr #24
   3d4e0:	stcl	7, cr15, [ip], {201}	; 0xc9
   3d4e4:	blls	2e9920 <ftello64@plt+0x2e29d4>
   3d4e8:	tstlt	lr, fp, lsr #32
   3d4ec:	eorsvs	r9, r3, fp, lsl #22
   3d4f0:	tstlt	r7, ip, lsr r6
   3d4f4:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   3d4f8:	bmi	15155ec <ftello64@plt+0x150e6a0>
   3d4fc:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   3d500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d504:	subsmi	r9, sl, r3, lsl fp
   3d508:			; <UNDEFINED> instruction: 0x4620d17b
   3d50c:	pop	{r0, r2, r4, ip, sp, pc}
   3d510:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d514:	subsle	r2, r0, r0, lsl #16
   3d518:	svc	0x0042f7c8
   3d51c:	mcrrne	8, 0, r9, r7, cr13
   3d520:			; <UNDEFINED> instruction: 0xf7c9d001
   3d524:	stmdals	fp, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
   3d528:	suble	r2, ip, r0, lsl #16
   3d52c:	svc	0x0038f7c8
   3d530:	mcrrne	8, 1, r9, r5, cr0
   3d534:			; <UNDEFINED> instruction: 0xf7c9d0e1
   3d538:	ldrb	lr, [lr, r2, lsr #25]
   3d53c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   3d540:			; <UNDEFINED> instruction: 0xf7c8d047
   3d544:	stmdals	sp, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   3d548:	sbcsle	r1, r6, r2, asr #24
   3d54c:	blmi	1037520 <ftello64@plt+0x10305d4>
   3d550:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3d554:			; <UNDEFINED> instruction: 0xf7c9681d
   3d558:			; <UNDEFINED> instruction: 0x4604e8d2
   3d55c:	strteq	fp, [sp], -r8, lsr #2
   3d560:			; <UNDEFINED> instruction: 0xf005b280
   3d564:	b	118ed64 <ftello64@plt+0x1187e18>
   3d568:	ldmdbmi	r9!, {sl}
   3d56c:	andcs	r2, r0, r5, lsl #4
   3d570:			; <UNDEFINED> instruction: 0xf7c84479
   3d574:			; <UNDEFINED> instruction: 0x4605ed96
   3d578:			; <UNDEFINED> instruction: 0xf7c94620
   3d57c:	strmi	lr, [r1], -sl, lsr #22
   3d580:			; <UNDEFINED> instruction: 0xf7f04628
   3d584:	stmdals	sl, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3d588:			; <UNDEFINED> instruction: 0xf7c8b348
   3d58c:	stmdals	sp, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   3d590:	andle	r1, r1, r2, asr #24
   3d594:	ldcl	7, cr15, [r2], #-804	; 0xfffffcdc
   3d598:	teqlt	r0, #720896	; 0xb0000
   3d59c:	svc	0x0000f7c8
   3d5a0:	mcrrne	8, 1, r9, r7, cr0
   3d5a4:			; <UNDEFINED> instruction: 0xf7c9d001
   3d5a8:	stmdals	ip, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
   3d5ac:			; <UNDEFINED> instruction: 0xf7c8b318
   3d5b0:	ldmdals	r2, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   3d5b4:	adcle	r1, r0, r5, asr #24
   3d5b8:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3d5bc:	adcle	r1, sp, r3, asr #24
   3d5c0:	mrrc	7, 12, pc, ip, cr9	; <UNPREDICTABLE>
   3d5c4:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3d5c8:	adcsle	r1, r1, r6, asr #24
   3d5cc:	mrrc	7, 12, pc, r6, cr9	; <UNPREDICTABLE>
   3d5d0:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   3d5d4:	adcsle	r1, r6, r1, asr #24
   3d5d8:	mrrc	7, 12, pc, r0, cr9	; <UNPREDICTABLE>
   3d5dc:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3d5e0:	sbcsle	r1, r4, r1, asr #24
   3d5e4:	mcrr	7, 12, pc, sl, cr9	; <UNPREDICTABLE>
   3d5e8:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3d5ec:	sbcsle	r1, r7, r3, asr #24
   3d5f0:	mcrr	7, 12, pc, r4, cr9	; <UNPREDICTABLE>
   3d5f4:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3d5f8:	sbcsle	r1, sl, r6, asr #24
   3d5fc:	ldc	7, cr15, [lr], #-804	; 0xfffffcdc
   3d600:			; <UNDEFINED> instruction: 0xf7c8e7d7
   3d604:	andscs	lr, r9, r6, ror #26
   3d608:	bl	efb534 <ftello64@plt+0xef45e8>
   3d60c:			; <UNDEFINED> instruction: 0xf7c8980a
   3d610:	stmdals	fp, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   3d614:	cdp	7, 12, cr15, cr4, cr8, {6}
   3d618:			; <UNDEFINED> instruction: 0xf7c8980c
   3d61c:	bls	2b912c <ftello64@plt+0x2b21e0>
   3d620:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   3d624:	ldmib	sp, {r1, r9, ip, pc}^
   3d628:	movwls	r1, #519	; 0x207
   3d62c:	andls	r9, r1, #16, 22	; 0x4000
   3d630:			; <UNDEFINED> instruction: 0xf7ff9a0d
   3d634:	svclt	0x0000fdc9
   3d638:	andeq	r0, r1, r0, lsr #14
   3d63c:	andeq	r1, r2, lr, lsl #10
   3d640:	andeq	r0, r0, r4, ror #12
   3d644:	andeq	r1, r2, r2, ror #9
   3d648:	andeq	r1, r2, sl, lsr #8
   3d64c:			; <UNDEFINED> instruction: 0x000006b8
   3d650:	andeq	r0, r1, r8, lsl #9
   3d654:	mvnsmi	lr, #737280	; 0xb4000
   3d658:	ldrmi	fp, [r0], r5, lsl #1
   3d65c:	mcrls	6, 0, r4, cr13, cr9, {4}
   3d660:	strmi	r4, [pc], -r5, lsl #12
   3d664:	b	c7b590 <ftello64@plt+0xc74644>
   3d668:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   3d66c:	eorsvs	r1, r0, r2, asr #24
   3d670:	strmi	sp, [r4], -r6
   3d674:	strcs	fp, [r0], #-800	; 0xfffffce0
   3d678:	andlt	r4, r5, r0, lsr #12
   3d67c:	mvnshi	lr, #12386304	; 0xbd0000
   3d680:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   3d684:			; <UNDEFINED> instruction: 0xf7c9681d
   3d688:			; <UNDEFINED> instruction: 0x4604e83a
   3d68c:	strteq	fp, [sp], -r0, lsr #2
   3d690:			; <UNDEFINED> instruction: 0xf005b284
   3d694:	movwmi	r4, #16638	; 0x40fe
   3d698:	andcs	r4, r5, #294912	; 0x48000
   3d69c:	ldrbtmi	r2, [r9], #-0
   3d6a0:	ldcl	7, cr15, [lr], #800	; 0x320
   3d6a4:			; <UNDEFINED> instruction: 0xf7c94605
   3d6a8:	stmdavs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   3d6ac:	cdp	7, 14, cr15, cr8, cr8, {6}
   3d6b0:	strtmi	r4, [r8], -r1, lsl #12
   3d6b4:			; <UNDEFINED> instruction: 0xf952f7f0
   3d6b8:	andlt	r4, r5, r0, lsr #12
   3d6bc:	mvnshi	lr, #12386304	; 0xbd0000
   3d6c0:			; <UNDEFINED> instruction: 0xf7c92019
   3d6c4:	bls	378244 <ftello64@plt+0x3712f8>
   3d6c8:	ldrtmi	r4, [r9], -fp, asr #12
   3d6cc:	stmib	sp, {r3, r5, r9, sl, lr}^
   3d6d0:	andls	r4, r0, #16777216	; 0x1000000
   3d6d4:			; <UNDEFINED> instruction: 0xf7ff4642
   3d6d8:	svclt	0x0000fd77
   3d6dc:			; <UNDEFINED> instruction: 0x000212be
   3d6e0:			; <UNDEFINED> instruction: 0x000006b8
   3d6e4:	andeq	r0, r1, sl, asr r3
   3d6e8:	mvnsmi	lr, #737280	; 0xb4000
   3d6ec:	stmdami	r2, {r0, r7, r9, sl, lr}^
   3d6f0:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
   3d6f4:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   3d6f8:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
   3d6fc:	tstls	r1, r9, lsl #16
   3d700:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3d704:			; <UNDEFINED> instruction: 0xf04fb11b
   3d708:			; <UNDEFINED> instruction: 0xf8c833ff
   3d70c:	ldclne	0, cr3, [r1], #-0
   3d710:	blx	fecf1870 <ftello64@plt+0xfecea924>
   3d714:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
   3d718:	and	r0, r5, sp, ror #18
   3d71c:	ldmda	lr, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d720:	stmdavs	r0, {r2, r9, sl, lr}
   3d724:			; <UNDEFINED> instruction: 0xd12e2804
   3d728:	ldrtmi	r4, [r9], -sl, lsr #12
   3d72c:			; <UNDEFINED> instruction: 0xf7c84630
   3d730:	mcrrne	13, 12, lr, r3, cr14
   3d734:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
   3d738:	bmi	c85838 <ftello64@plt+0xc7e8ec>
   3d73c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   3d740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d744:	subsmi	r9, sl, r1, lsl #22
   3d748:	andlt	sp, r3, r4, asr r1
   3d74c:	mvnshi	lr, #12386304	; 0xbd0000
   3d750:			; <UNDEFINED> instruction: 0xf0109800
   3d754:	tstle	fp, pc, ror r2
   3d758:	andcs	pc, r7, r0, asr #7
   3d75c:	eorsle	r2, r1, pc, ror r8
   3d760:			; <UNDEFINED> instruction: 0xf1b8b340
   3d764:	eorsle	r0, r8, r0, lsl #30
   3d768:	andeq	pc, r0, r8, asr #17
   3d76c:	strb	r2, [r4, r1]!
   3d770:	andcs	r4, r5, #36, 18	; 0x90000
   3d774:	ldrbtmi	r2, [r9], #-0
   3d778:	ldc	7, cr15, [r2], {200}	; 0xc8
   3d77c:			; <UNDEFINED> instruction: 0xf7f04649
   3d780:	andcs	pc, r1, sp, ror #17
   3d784:			; <UNDEFINED> instruction: 0xf7c8e7d9
   3d788:	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   3d78c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3d790:	andcs	r4, r0, r5, lsl #12
   3d794:	stc	7, cr15, [r4], {200}	; 0xc8
   3d798:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   3d79c:	cdp	7, 7, cr15, cr0, cr8, {6}
   3d7a0:			; <UNDEFINED> instruction: 0x46024631
   3d7a4:			; <UNDEFINED> instruction: 0xf7f04638
   3d7a8:	adclt	pc, r8, #14221312	; 0xd90000
   3d7ac:	bicle	r2, r4, r0, lsl #26
   3d7b0:	strb	r2, [r2, r0]
   3d7b4:	svceq	0x0000f1b8
   3d7b8:			; <UNDEFINED> instruction: 0xf8c8d0fa
   3d7bc:	ldr	r0, [ip, r0]!
   3d7c0:			; <UNDEFINED> instruction: 0xe7ba2037
   3d7c4:			; <UNDEFINED> instruction: 0x46104911
   3d7c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3d7cc:	stcl	7, cr15, [r8], #-800	; 0xfffffce0
   3d7d0:			; <UNDEFINED> instruction: 0xf7f04649
   3d7d4:	rsbscs	pc, r3, r3, asr #17
   3d7d8:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   3d7dc:	strbmi	r2, [r0], -r5, lsl #4
   3d7e0:			; <UNDEFINED> instruction: 0xf7c84479
   3d7e4:			; <UNDEFINED> instruction: 0xf89dec5e
   3d7e8:	strbmi	r2, [r9], -r1
   3d7ec:			; <UNDEFINED> instruction: 0xf8b6f7f0
   3d7f0:	str	r2, [r2, r1]!
   3d7f4:	stcl	7, cr15, [ip], #-800	; 0xfffffce0
   3d7f8:	andeq	r1, r2, r2, lsr r2
   3d7fc:	andeq	r0, r0, r4, ror #12
   3d800:	andeq	r1, r2, sl, ror #3
   3d804:	andeq	r0, r1, lr, ror #5
   3d808:	strdeq	r0, [r1], -r6
   3d80c:	andeq	r0, r1, sl, asr #4
   3d810:	andeq	r0, r1, r0, ror #4
   3d814:	svcmi	0x00f0e92d
   3d818:	ldrmi	fp, [r1], fp, lsl #1
   3d81c:	movwls	r4, #23189	; 0x5a95
   3d820:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
   3d824:	blmi	fe54ea14 <ftello64@plt+0xfe547ac8>
   3d828:	strls	r9, [r2, #-6]
   3d82c:	sublt	pc, ip, #14614528	; 0xdf0000
   3d830:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   3d834:	movwls	r6, #38939	; 0x981b
   3d838:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d83c:			; <UNDEFINED> instruction: 0xf0002d00
   3d840:	movwcs	r8, #247	; 0xf7
   3d844:			; <UNDEFINED> instruction: 0xf1b99304
   3d848:			; <UNDEFINED> instruction: 0xf0000f00
   3d84c:	svcne	0x002680fa
   3d850:	strls	r9, [r3], -r2, lsl #22
   3d854:			; <UNDEFINED> instruction: 0xf85646ca
   3d858:	blcc	145470 <ftello64@plt+0x13e524>
   3d85c:	movwls	r2, #29696	; 0x7400
   3d860:	ldrmi	r1, [r8], r8, asr #24
   3d864:	blmi	fe1f18ec <ftello64@plt+0xfe1ea9a0>
   3d868:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3d86c:			; <UNDEFINED> instruction: 0xb32b683b
   3d870:	and	r4, r2, sp, lsr r6
   3d874:	streq	pc, [r8, #-256]	; 0xffffff00
   3d878:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
   3d87c:	ldmvs	fp, {r3, r4, r9, sl, lr}
   3d880:			; <UNDEFINED> instruction: 0xd1f74291
   3d884:	stclne	0, cr6, [r5], #-172	; 0xffffff54
   3d888:			; <UNDEFINED> instruction: 0xf10a6843
   3d88c:	movwls	r3, #6911	; 0x1aff
   3d890:	bl	ff1fb7b8 <ftello64@plt+0xff1f486c>
   3d894:	strmi	r9, [r9, #2817]!	; 0xb01
   3d898:	svccc	0x0004f848
   3d89c:			; <UNDEFINED> instruction: 0xf856d015
   3d8a0:	strtmi	r1, [ip], -r4, lsl #30
   3d8a4:	bicsle	r1, lr, r8, asr #24
   3d8a8:			; <UNDEFINED> instruction: 0xf85b4b76
   3d8ac:	ldmdavs	r8, {r0, r1, ip, sp}
   3d8b0:			; <UNDEFINED> instruction: 0xf0000600
   3d8b4:			; <UNDEFINED> instruction: 0xf04040fe
   3d8b8:	adds	r0, r2, r7, lsr r0
   3d8bc:			; <UNDEFINED> instruction: 0xf04f1c65
   3d8c0:	strmi	r3, [r9, #1023]!	; 0x3ff
   3d8c4:	svccc	0x0004f848
   3d8c8:			; <UNDEFINED> instruction: 0xf1bad1e9
   3d8cc:	eorsle	r0, r3, r0, lsl #30
   3d8d0:			; <UNDEFINED> instruction: 0xf10d9b05
   3d8d4:	blx	fecff95c <ftello64@plt+0xfecf8a10>
   3d8d8:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
   3d8dc:			; <UNDEFINED> instruction: 0xf7c8e004
   3d8e0:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3d8e4:			; <UNDEFINED> instruction: 0xd12a2b04
   3d8e8:			; <UNDEFINED> instruction: 0x46414632
   3d8ec:	rscscc	pc, pc, pc, asr #32
   3d8f0:	stcl	7, cr15, [ip], #800	; 0x320
   3d8f4:	svccc	0x00fff1b0
   3d8f8:	rscsle	r4, r0, r3, lsl #13
   3d8fc:			; <UNDEFINED> instruction: 0xf0002800
   3d900:	stmdals	r3, {r1, r5, r7, pc}
   3d904:	and	r2, r4, r0, lsl #6
   3d908:			; <UNDEFINED> instruction: 0xf10342a3
   3d90c:	rsbsle	r0, r8, r1, lsl #4
   3d910:			; <UNDEFINED> instruction: 0xf8504613
   3d914:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   3d918:	addsmi	sp, sp, #-2147483587	; 0x8000003d
   3d91c:	bls	f1ae8 <ftello64@plt+0xeab9c>
   3d920:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   3d924:			; <UNDEFINED> instruction: 0xf0403201
   3d928:	bls	25db74 <ftello64@plt+0x256c28>
   3d92c:	beq	ba01c <ftello64@plt+0xb30d0>
   3d930:			; <UNDEFINED> instruction: 0xf8419902
   3d934:	bicsle	r2, r7, r3, lsr #32
   3d938:	bleq	79a7c <ftello64@plt+0x72b30>
   3d93c:			; <UNDEFINED> instruction: 0x461ae015
   3d940:	ldrmi	r4, [r0], -r3, lsl #12
   3d944:			; <UNDEFINED> instruction: 0xf7c89301
   3d948:	stmdbmi	pc, {r1, r4, r7, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   3d94c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3d950:	andcs	r4, r0, r3, lsl #13
   3d954:	bl	fe97b87c <ftello64@plt+0xfe974930>
   3d958:	strmi	r9, [r4], -r1, lsl #22
   3d95c:			; <UNDEFINED> instruction: 0xf7c86818
   3d960:			; <UNDEFINED> instruction: 0x4601ed90
   3d964:			; <UNDEFINED> instruction: 0xf7ef4620
   3d968:	stclmi	15, cr15, [r8, #-996]	; 0xfffffc1c
   3d96c:	cdpmi	12, 4, cr9, cr8, cr6, {0}
   3d970:	svcmi	0x0048447d
   3d974:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
   3d978:			; <UNDEFINED> instruction: 0x801cf8dd
   3d97c:	ldrbtmi	r4, [pc], #-1150	; 3d984 <ftello64@plt+0x36a38>
   3d980:	strtmi	lr, [r9], -ip
   3d984:	andcs	r2, r0, r5, lsl #4
   3d988:	bleq	b9acc <ftello64@plt+0xb2b80>
   3d98c:	bl	fe27b8b4 <ftello64@plt+0xfe274968>
   3d990:			; <UNDEFINED> instruction: 0xf7ef6821
   3d994:	strcc	pc, [r4], #-4067	; 0xfffff01d
   3d998:	andsle	r4, sp, r1, lsr #11
   3d99c:	svccc	0x0004f858
   3d9a0:	rscsle	r1, r8, sl, asr ip
   3d9a4:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   3d9a8:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
   3d9ac:	blcs	20065d0 <ftello64@plt+0x1fff684>
   3d9b0:	blcs	71a88 <ftello64@plt+0x6ab3c>
   3d9b4:	bls	171d78 <ftello64@plt+0x16ae2c>
   3d9b8:	andcs	fp, r5, #-2147483588	; 0x8000003c
   3d9bc:			; <UNDEFINED> instruction: 0xf7c84631
   3d9c0:	strcc	lr, [r4], #-2928	; 0xfffff490
   3d9c4:	stcne	8, cr15, [r4], {84}	; 0x54
   3d9c8:	bleq	b9b0c <ftello64@plt+0xb2bc0>
   3d9cc:	mulcs	r1, r8, r8
   3d9d0:			; <UNDEFINED> instruction: 0xffc4f7ef
   3d9d4:	mvnle	r4, r1, lsr #11
   3d9d8:			; <UNDEFINED> instruction: 0xf7c89804
   3d9dc:	blx	83866c <ftello64@plt+0x831720>
   3d9e0:	bmi	bb9c14 <ftello64@plt+0xbb2cc8>
   3d9e4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   3d9e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d9ec:	subsmi	r9, sl, r9, lsl #22
   3d9f0:	andlt	sp, fp, r7, lsr r1
   3d9f4:	svchi	0x00f0e8bd
   3d9f8:	bleq	b9b3c <ftello64@plt+0xb2bf0>
   3d9fc:	andcc	pc, r0, r8, asr #17
   3da00:	bls	27792c <ftello64@plt+0x2709e0>
   3da04:	andls	r2, r1, #12
   3da08:	ldmdb	r8, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3da0c:	cmplt	r0, #4096	; 0x1000
   3da10:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   3da14:	eorsvs	fp, r8, r0, lsl #4
   3da18:	strb	r6, [r5, -r3, lsl #1]!
   3da1c:	andcs	r4, r5, #59768832	; 0x3900000
   3da20:	bl	ffb948 <ftello64@plt+0xff49fc>
   3da24:			; <UNDEFINED> instruction: 0xf04f6821
   3da28:			; <UNDEFINED> instruction: 0xf7ef0b73
   3da2c:			; <UNDEFINED> instruction: 0xe7b2ff97
   3da30:	addeq	lr, r9, pc, asr #20
   3da34:	stmdb	r2, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3da38:	cmnlt	r8, r2
   3da3c:	movwls	r9, #19202	; 0x4b02
   3da40:	strbmi	lr, [fp], r1, lsl #14
   3da44:			; <UNDEFINED> instruction: 0xf04fe7c8
   3da48:			; <UNDEFINED> instruction: 0xe78e0b3e
   3da4c:			; <UNDEFINED> instruction: 0x46594813
   3da50:	bleq	b9b94 <ftello64@plt+0xb2c48>
   3da54:			; <UNDEFINED> instruction: 0xf7ef4478
   3da58:	str	pc, [r6, r1, lsl #31]
   3da5c:	cdp	7, 4, cr15, cr14, cr8, {6}
   3da60:			; <UNDEFINED> instruction: 0xf7c8e7bf
   3da64:			; <UNDEFINED> instruction: 0xf7c8eb36
   3da68:	strmi	lr, [r3], sl, asr #28
   3da6c:			; <UNDEFINED> instruction: 0xf47f2800
   3da70:			; <UNDEFINED> instruction: 0xe739af7c
   3da74:	andeq	r1, r2, r4, lsl #2
   3da78:	andeq	r0, r0, r4, ror #12
   3da7c:	strdeq	r1, [r2], -r6
   3da80:	andeq	r0, r0, r8, lsr #13
   3da84:			; <UNDEFINED> instruction: 0x000006b8
   3da88:	andeq	r0, r1, sl, ror r1
   3da8c:	strdeq	r0, [r1], -r4
   3da90:	andeq	r0, r1, r4, asr #1
   3da94:	muleq	r1, r6, r0
   3da98:	andeq	r0, r2, r2, asr #30
   3da9c:	andeq	r0, r1, r0, rrx
   3daa0:	svclt	0x00004770
   3daa4:	mvnsmi	lr, sp, lsr #18
   3daa8:	strmi	fp, [pc], -r4, lsl #1
   3daac:			; <UNDEFINED> instruction: 0x46054616
   3dab0:	ldmib	r8, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dab4:			; <UNDEFINED> instruction: 0x811cf8df
   3dab8:			; <UNDEFINED> instruction: 0x460444f8
   3dabc:	bl	fe27b9e4 <ftello64@plt+0xfe274a98>
   3dac0:	andle	r4, fp, r4, lsl #5
   3dac4:			; <UNDEFINED> instruction: 0xf8584b44
   3dac8:	ldmdavs	r8, {r0, r1, ip, sp}
   3dacc:			; <UNDEFINED> instruction: 0xf0000600
   3dad0:			; <UNDEFINED> instruction: 0xf04040fe
   3dad4:	andlt	r0, r4, fp, lsr r0
   3dad8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3dadc:	strtmi	r2, [r8], -r1, lsl #2
   3dae0:	svc	0x006af7c8
   3dae4:	ldmiblt	r8, {r2, r9, sl, lr}^
   3dae8:	svc	0x00eef7c8
   3daec:	eorle	r1, lr, r2, asr #24
   3daf0:	andscs	fp, r9, r8, lsl fp
   3daf4:	stmia	r4, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3daf8:	stcl	7, cr15, [r2, #800]	; 0x320
   3dafc:	subsle	r3, r0, r1
   3db00:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   3db04:	bl	14fba2c <ftello64@plt+0x14f4ae0>
   3db08:	stmdacs	r0, {r2, r9, sl, lr}
   3db0c:			; <UNDEFINED> instruction: 0xf7c8d149
   3db10:	mcrrne	15, 13, lr, r3, cr12
   3db14:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   3db18:	strtmi	sp, [r0], -r6, asr #32
   3db1c:	b	afba44 <ftello64@plt+0xaf4af8>
   3db20:			; <UNDEFINED> instruction: 0xf8584b2d
   3db24:	ldmdavs	ip, {r0, r1, ip, sp}
   3db28:	stcl	7, cr15, [r8, #800]!	; 0x320
   3db2c:			; <UNDEFINED> instruction: 0x0624b158
   3db30:			; <UNDEFINED> instruction: 0xf004b282
   3db34:	tstmi	r0, #254	; 0xfe
   3db38:	strtmi	lr, [r2], -sp, asr #15
   3db3c:			; <UNDEFINED> instruction: 0xf7c84621
   3db40:	andcc	lr, r1, r6, asr #23
   3db44:	andcs	sp, r0, r1, lsr #32
   3db48:	pop	{r2, ip, sp, pc}
   3db4c:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   3db50:	strtmi	r2, [r0], -r5, lsl #4
   3db54:			; <UNDEFINED> instruction: 0xf7c84479
   3db58:	strmi	lr, [r4], -r4, lsr #21
   3db5c:	cdp	7, 3, cr15, cr14, cr8, {6}
   3db60:			; <UNDEFINED> instruction: 0xf7c86800
   3db64:	strmi	lr, [r1], -lr, lsl #25
   3db68:			; <UNDEFINED> instruction: 0xf7ef4620
   3db6c:	blmi	6fd750 <ftello64@plt+0x6f6804>
   3db70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3db74:			; <UNDEFINED> instruction: 0xf7c8681c
   3db78:	stmdacs	r0, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   3db7c:	strteq	sp, [r4], -r3, ror #1
   3db80:			; <UNDEFINED> instruction: 0xf004b283
   3db84:	tstmi	r8, #254	; 0xfe
   3db88:			; <UNDEFINED> instruction: 0xf7c8e7a5
   3db8c:	stmdavs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
   3db90:	ldcl	7, cr15, [r6], #-800	; 0xfffffce0
   3db94:	ldmdami	r3, {r0, r9, sl, lr}
   3db98:			; <UNDEFINED> instruction: 0xf7ef4478
   3db9c:			; <UNDEFINED> instruction: 0x4620fedf
   3dba0:	mulcs	r1, r9, r7
   3dba4:	stmib	r6!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dba8:	mvfccsm	f3, #0.5
   3dbac:			; <UNDEFINED> instruction: 0xf7c8e003
   3dbb0:			; <UNDEFINED> instruction: 0xf7c8eef8
   3dbb4:			; <UNDEFINED> instruction: 0xf856efa2
   3dbb8:	stmdacs	r0, {r2, r8, r9, sl, fp}
   3dbbc:			; <UNDEFINED> instruction: 0xf04fd1f7
   3dbc0:	strcs	r3, [r0], #-1023	; 0xfffffc01
   3dbc4:			; <UNDEFINED> instruction: 0x46284639
   3dbc8:	movwls	r4, #1562	; 0x61a
   3dbcc:	strmi	lr, [r1], #-2509	; 0xfffff633
   3dbd0:	blx	ffefbbd4 <ftello64@plt+0xffef4c88>
   3dbd4:	andeq	r0, r2, r0, ror lr
   3dbd8:			; <UNDEFINED> instruction: 0x000006b8
   3dbdc:	andeq	ip, r0, sl, ror #5
   3dbe0:	andeq	pc, r0, r4, lsr #29
   3dbe4:	andeq	pc, r0, r0, ror #30
   3dbe8:	tstle	r0, r3, asr #24
   3dbec:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   3dbf0:	stcllt	7, cr15, [r4], {200}	; 0xc8
   3dbf4:	svcmi	0x00f0e92d
   3dbf8:	strmi	fp, [fp], r3, lsl #1
   3dbfc:	stmib	sp, {r6, r8, sp}^
   3dc00:			; <UNDEFINED> instruction: 0xf7c8b200
   3dc04:			; <UNDEFINED> instruction: 0xf8dfed68
   3dc08:			; <UNDEFINED> instruction: 0xf8df9088
   3dc0c:	ldrbtmi	r8, [r9], #136	; 0x88
   3dc10:			; <UNDEFINED> instruction: 0x460544f8
   3dc14:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   3dc18:	ldrtmi	r2, [r0], -r0, asr #2
   3dc1c:	ldcl	7, cr15, [sl, #-800]	; 0xfffffce0
   3dc20:	blcc	109bdd4 <ftello64@plt+0x1094e88>
   3dc24:			; <UNDEFINED> instruction: 0x46042b19
   3dc28:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   3dc2c:	andlt	r4, r3, r0, lsr #12
   3dc30:	svchi	0x00f0e8bd
   3dc34:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   3dc38:	strtmi	sp, [ip], -sp, ror #3
   3dc3c:	andlt	r4, r3, r0, lsr #12
   3dc40:	svchi	0x00f0e8bd
   3dc44:	strbmi	r1, [fp], r7, lsl #23
   3dc48:			; <UNDEFINED> instruction: 0xf04f2005
   3dc4c:	and	r0, r9, r0, lsl #20
   3dc50:	beq	ba080 <ftello64@plt+0xb3134>
   3dc54:	svceq	0x000af1ba
   3dc58:			; <UNDEFINED> instruction: 0xf858d0ec
   3dc5c:			; <UNDEFINED> instruction: 0x4658b03a
   3dc60:	ldcl	7, cr15, [ip], #800	; 0x320
   3dc64:	mvnsle	r4, r7, lsl #5
   3dc68:			; <UNDEFINED> instruction: 0x463a4658
   3dc6c:			; <UNDEFINED> instruction: 0xf7c84631
   3dc70:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   3dc74:	blls	7242c <ftello64@plt+0x6b4e0>
   3dc78:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   3dc7c:	bl	d5cf8 <ftello64@plt+0xcedac>
   3dc80:	bls	7ebb0 <ftello64@plt+0x77c64>
   3dc84:	ldmdavs	ip, {r2, r4, sp, lr}^
   3dc88:	andlt	r4, r3, r0, lsr #12
   3dc8c:	svchi	0x00f0e8bd
   3dc90:	andeq	pc, r0, r6, lsr #30
   3dc94:	andeq	r0, r2, r0, lsr #23
   3dc98:	andeq	r0, r2, r6, lsr fp
   3dc9c:	str	fp, [r9, r0, lsl #2]!
   3dca0:	svclt	0x00004770
   3dca4:	bmi	f10194 <ftello64@plt+0xf09248>
   3dca8:	blmi	f0ee94 <ftello64@plt+0xf07f48>
   3dcac:	mvnsmi	lr, #737280	; 0xb4000
   3dcb0:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   3dcb4:			; <UNDEFINED> instruction: 0x4606447b
   3dcb8:	andls	r6, r7, #1179648	; 0x120000
   3dcbc:	andeq	pc, r0, #79	; 0x4f
   3dcc0:	orrlt	r6, r3, fp, lsl r8
   3dcc4:	addsmi	r6, r6, #5898240	; 0x5a0000
   3dcc8:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3dccc:	bmi	d2a284 <ftello64@plt+0xd23338>
   3dcd0:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   3dcd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dcd8:	subsmi	r9, sl, r7, lsl #22
   3dcdc:	strtmi	sp, [r0], -ip, asr #2
   3dce0:	pop	{r0, r3, ip, sp, pc}
   3dce4:	mcrcs	3, 0, r8, cr0, cr0, {7}
   3dce8:			; <UNDEFINED> instruction: 0xf10dd044
   3dcec:	svcge	0x00010808
   3dcf0:			; <UNDEFINED> instruction: 0x46424630
   3dcf4:			; <UNDEFINED> instruction: 0xf7ff4639
   3dcf8:			; <UNDEFINED> instruction: 0x4605ff7d
   3dcfc:	eorsle	r2, r9, r0, lsl #16
   3dd00:			; <UNDEFINED> instruction: 0xf10d4630
   3dd04:			; <UNDEFINED> instruction: 0xf7c8090c
   3dd08:	ldrtmi	lr, [r4], -sl, lsr #25
   3dd0c:	strbmi	r4, [r8], -r1, lsl #12
   3dd10:			; <UNDEFINED> instruction: 0xf7f53164
   3dd14:	bls	bd398 <ftello64@plt+0xb644c>
   3dd18:	strbmi	r4, [r8], -r1, lsr #12
   3dd1c:			; <UNDEFINED> instruction: 0xf7f51b12
   3dd20:	strtmi	pc, [r9], -sp, asr #27
   3dd24:			; <UNDEFINED> instruction: 0xf7f54648
   3dd28:	stcls	14, cr15, [r2], {3}
   3dd2c:	ldrtmi	r4, [r9], -r2, asr #12
   3dd30:	strtmi	r3, [r0], -r1, lsl #8
   3dd34:			; <UNDEFINED> instruction: 0xff5ef7ff
   3dd38:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3dd3c:	strtmi	sp, [r1], -fp, ror #3
   3dd40:			; <UNDEFINED> instruction: 0xf7f54648
   3dd44:	ldmdbmi	r6, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3dd48:	strbmi	r2, [r8], -r1, lsl #4
   3dd4c:			; <UNDEFINED> instruction: 0xf7f54479
   3dd50:			; <UNDEFINED> instruction: 0x4629fdb5
   3dd54:			; <UNDEFINED> instruction: 0xf7f54648
   3dd58:	strmi	pc, [r4], -fp, asr #28
   3dd5c:	andcs	fp, ip, r0, ror r1
   3dd60:	svc	0x0066f7c7
   3dd64:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   3dd68:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   3dd6c:	andsvs	r6, r8, r1, lsl #8
   3dd70:	str	r6, [ip, r2]!
   3dd74:			; <UNDEFINED> instruction: 0xe7aa4634
   3dd78:	stmib	sl!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3dd7c:	stc	7, cr15, [lr, #-800]!	; 0xfffffce0
   3dd80:			; <UNDEFINED> instruction: 0xf7c86800
   3dd84:			; <UNDEFINED> instruction: 0x4601eb7e
   3dd88:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3dd8c:	cdp2	7, 2, cr15, cr2, cr15, {7}
   3dd90:	andeq	r0, r2, r0, lsl #25
   3dd94:	andeq	r0, r0, r4, ror #12
   3dd98:	andeq	r2, r2, r4, lsr #5
   3dd9c:	andeq	r0, r2, r6, asr ip
   3dda0:	andeq	fp, r0, r8, ror #18
   3dda4:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   3dda8:			; <UNDEFINED> instruction: 0x0000fdb2
   3ddac:	mvnsmi	lr, #737280	; 0xb4000
   3ddb0:	stmdbmi	r7!, {r0, r1, r2, r3, r9, sl, lr}
   3ddb4:	andcs	r4, r5, #4, 12	; 0x400000
   3ddb8:	ldrbtmi	r2, [r9], #-0
   3ddbc:	ldmdb	r0!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ddc0:	andcs	r4, r5, #36, 18	; 0x90000
   3ddc4:			; <UNDEFINED> instruction: 0x46054479
   3ddc8:			; <UNDEFINED> instruction: 0xf7c82000
   3ddcc:	stmdbmi	r2!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
   3ddd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3ddd4:	andcs	r4, r0, r0, lsl #13
   3ddd8:	stmdb	r2!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dddc:	andcs	r4, r5, #507904	; 0x7c000
   3dde0:			; <UNDEFINED> instruction: 0x46064479
   3dde4:			; <UNDEFINED> instruction: 0xf7c82000
   3dde8:			; <UNDEFINED> instruction: 0x4621e95c
   3ddec:	strtmi	r4, [r8], -r1, lsl #13
   3ddf0:	blx	16fbdce <ftello64@plt+0x16f4e82>
   3ddf4:	stmdavc	r1!, {r6, r8, r9, fp, ip, sp, pc}
   3ddf8:			; <UNDEFINED> instruction: 0xb1294605
   3ddfc:			; <UNDEFINED> instruction: 0xf7c84640
   3de00:	tstlt	r8, sl, ror #24
   3de04:	mvnslt	r7, r3, ror #16
   3de08:			; <UNDEFINED> instruction: 0x46214630
   3de0c:	blx	137bdea <ftello64@plt+0x1374e9e>
   3de10:	stmdavc	r1!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   3de14:	strbmi	fp, [r8], -r9, lsr #2
   3de18:	mrrc	7, 12, pc, ip, cr8	; <UNPREDICTABLE>
   3de1c:	stmdavc	r5!, {r3, r8, ip, sp, pc}^
   3de20:	stmdbmi	pc, {r0, r2, r3, r4, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   3de24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3de28:			; <UNDEFINED> instruction: 0xf87cf7ec
   3de2c:	stmdavc	r1!, {r5, r6, r8, ip, sp, pc}
   3de30:	stmdami	ip, {r0, r4, r5, r8, ip, sp, pc}
   3de34:			; <UNDEFINED> instruction: 0xf7c84478
   3de38:	tstlt	r8, lr, asr #24
   3de3c:	tstlt	fp, r3, ror #16
   3de40:			; <UNDEFINED> instruction: 0x4628463d
   3de44:	mvnshi	lr, #12386304	; 0xbd0000
   3de48:	strtmi	r2, [r8], -r1, lsl #10
   3de4c:	mvnshi	lr, #12386304	; 0xbd0000
   3de50:	andeq	r2, r0, r2, lsr #1
   3de54:	andeq	pc, r0, r4, lsl lr	; <UNPREDICTABLE>
   3de58:	andeq	r2, r0, lr, lsr #1
   3de5c:	strdeq	pc, [r0], -ip
   3de60:	andeq	r2, r0, r6, lsr r0
   3de64:	andeq	pc, r0, r4, lsr #27
   3de68:			; <UNDEFINED> instruction: 0xf7ff2100
   3de6c:	svclt	0x0000bf9f
   3de70:	andcs	r4, r5, #1130496	; 0x114000
   3de74:	mvnsmi	lr, #737280	; 0xb4000
   3de78:			; <UNDEFINED> instruction: 0x46044479
   3de7c:			; <UNDEFINED> instruction: 0xf7c82000
   3de80:	stmdbmi	r2, {r4, r8, fp, sp, lr, pc}^
   3de84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3de88:	andcs	r4, r0, r6, lsl #12
   3de8c:	stmdb	r8, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3de90:	andcs	r4, r5, #1032192	; 0xfc000
   3de94:			; <UNDEFINED> instruction: 0x46054479
   3de98:			; <UNDEFINED> instruction: 0xf7c82000
   3de9c:	ldmdbmi	sp!, {r1, r8, fp, sp, lr, pc}
   3dea0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3dea4:	andcs	r4, r0, r7, lsl #12
   3dea8:	ldm	sl!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3deac:	andcs	r4, r5, #950272	; 0xe8000
   3deb0:	sxtab16mi	r4, r1, r9, ror #8
   3deb4:			; <UNDEFINED> instruction: 0xf7c82000
   3deb8:	ldmdbmi	r8!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
   3debc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3dec0:	andcs	r4, r0, r0, lsl #13
   3dec4:	stmia	ip!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dec8:	strmi	r4, [r3], -r1, lsr #12
   3decc:	ldrmi	r4, [sp], -r8, lsr #12
   3ded0:	blx	ffafbeac <ftello64@plt+0xffaf4f60>
   3ded4:	andcs	fp, r0, r0, lsl r1
   3ded8:	mvnshi	lr, #12386304	; 0xbd0000
   3dedc:			; <UNDEFINED> instruction: 0x46214630
   3dee0:	blx	ff8fbebc <ftello64@plt+0xff8f4f70>
   3dee4:			; <UNDEFINED> instruction: 0x4638bb30
   3dee8:			; <UNDEFINED> instruction: 0xf7f54621
   3deec:	stmiblt	r8!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   3def0:	tstlt	r6, #2490368	; 0x260000
   3def4:	ldrtmi	r4, [r1], -r0, asr #12
   3def8:	bl	ffb7be20 <ftello64@plt+0xffb74ed4>
   3defc:	stmdavc	r3!, {r4, r7, r8, ip, sp, pc}^
   3df00:	rscle	r2, r8, r0, lsl #22
   3df04:	ldrtmi	r4, [r1], -r8, asr #12
   3df08:	bl	ff97be30 <ftello64@plt+0xff974ee4>
   3df0c:	ldrtmi	fp, [r1], -r8, lsr #19
   3df10:			; <UNDEFINED> instruction: 0xf7c84628
   3df14:	orrlt	lr, r0, r0, ror #23
   3df18:	ldmdblt	r3!, {r0, r1, r5, r6, fp, ip, sp, lr}^
   3df1c:	rscscc	pc, pc, pc, asr #32
   3df20:	mvnshi	lr, #12386304	; 0xbd0000
   3df24:	ldrtmi	r4, [r1], -r8, asr #12
   3df28:	bl	ff57be50 <ftello64@plt+0xff574f04>
   3df2c:	rscle	r2, lr, r0, lsl #16
   3df30:	ldmdblt	r3, {r0, r1, r5, r6, fp, ip, sp, lr}
   3df34:	pop	{r0, sp}
   3df38:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, r9, pc}
   3df3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3df40:			; <UNDEFINED> instruction: 0xfff0f7eb
   3df44:	rscsle	r2, r5, r0, lsl #16
   3df48:			; <UNDEFINED> instruction: 0x46204916
   3df4c:			; <UNDEFINED> instruction: 0xf7eb4479
   3df50:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3df54:	stmdavc	r5!, {r1, r5, r6, r7, ip, lr, pc}
   3df58:	adcsle	r2, ip, r0, lsl #26
   3df5c:			; <UNDEFINED> instruction: 0x46294812
   3df60:			; <UNDEFINED> instruction: 0xf7c84478
   3df64:			; <UNDEFINED> instruction: 0xb110ebb8
   3df68:	blcs	5c0fc <ftello64@plt+0x551b0>
   3df6c:	stmdami	pc, {r1, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   3df70:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3df74:	bl	febfbe9c <ftello64@plt+0xfebf4f50>
   3df78:	adcle	r2, ip, r0, lsl #16
   3df7c:	blx	fec5c104 <ftello64@plt+0xfec551b8>
   3df80:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3df84:	str	r4, [r7, r0, asr #4]!
   3df88:	andeq	r1, r0, r4, ror #31
   3df8c:	strdeq	r1, [r0], -sl
   3df90:	andeq	pc, r0, ip, asr #26
   3df94:	andeq	pc, r0, r6, lsr sp	; <UNPREDICTABLE>
   3df98:	andeq	pc, r0, ip, lsr #26
   3df9c:	andeq	pc, r0, sl, lsr #26
   3dfa0:	andeq	r1, r0, lr, lsl pc
   3dfa4:	muleq	r0, r4, ip
   3dfa8:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
   3dfac:	andeq	pc, r0, r6, ror ip	; <UNPREDICTABLE>
   3dfb0:	mvnsmi	lr, #737280	; 0xb4000
   3dfb4:	ldmdbmi	r7!, {r3, r7, r9, sl, lr}
   3dfb8:	andcs	r4, r5, #5242880	; 0x500000
   3dfbc:	ldrbtmi	r2, [r9], #-0
   3dfc0:	stmda	lr!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dfc4:	andcs	r4, r5, #52, 18	; 0xd0000
   3dfc8:			; <UNDEFINED> instruction: 0x46044479
   3dfcc:			; <UNDEFINED> instruction: 0xf7c82000
   3dfd0:	ldmdbmi	r2!, {r3, r5, r6, fp, sp, lr, pc}
   3dfd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3dfd8:	andcs	r4, r0, r6, lsl #12
   3dfdc:	stmda	r0!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dfe0:	andcs	r4, r5, #770048	; 0xbc000
   3dfe4:			; <UNDEFINED> instruction: 0x46074479
   3dfe8:			; <UNDEFINED> instruction: 0xf7c82000
   3dfec:			; <UNDEFINED> instruction: 0x4629e85a
   3dff0:	strtmi	r4, [r0], -r1, lsl #13
   3dff4:	blx	167bfd0 <ftello64@plt+0x1675084>
   3dff8:	strcs	fp, [r1], #-280	; 0xfffffee8
   3dffc:	pop	{r5, r9, sl, lr}
   3e000:			; <UNDEFINED> instruction: 0x460483f8
   3e004:	ldrtmi	r4, [r0], -r9, lsr #12
   3e008:	blx	13fbfe4 <ftello64@plt+0x13f5098>
   3e00c:	mvnsle	r2, r0, lsl #16
   3e010:	teqlt	lr, lr, lsr #16
   3e014:			; <UNDEFINED> instruction: 0x46314638
   3e018:	bl	177bf40 <ftello64@plt+0x1774ff4>
   3e01c:	stmdavc	fp!, {r5, r8, r9, ip, sp, pc}^
   3e020:	rscle	r2, sl, r0, lsl #22
   3e024:			; <UNDEFINED> instruction: 0x4628491f
   3e028:			; <UNDEFINED> instruction: 0xf7eb4479
   3e02c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3e030:	ldmdbmi	sp, {r0, r1, r5, r6, r7, ip, lr, pc}
   3e034:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3e038:			; <UNDEFINED> instruction: 0xff74f7eb
   3e03c:	sbcsle	r2, ip, r0, lsl #16
   3e040:			; <UNDEFINED> instruction: 0x4628491a
   3e044:			; <UNDEFINED> instruction: 0xf7eb4479
   3e048:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3e04c:	stmdavc	lr!, {r1, r2, r4, r6, r7, ip, lr, pc}
   3e050:	ldmdami	r7, {r1, r2, r6, r8, ip, sp, pc}
   3e054:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   3e058:	bl	f7bf80 <ftello64@plt+0xf75034>
   3e05c:	stmdavc	fp!, {r4, r5, r6, r8, ip, sp, pc}^
   3e060:	sbcle	r2, sl, r0, lsl #22
   3e064:	strb	r4, [r9, r4, asr #12]
   3e068:			; <UNDEFINED> instruction: 0x46484631
   3e06c:	bl	cfbf94 <ftello64@plt+0xcf5048>
   3e070:	sbcsle	r2, r7, r0, lsl #16
   3e074:	blcs	5c228 <ftello64@plt+0x552dc>
   3e078:	ldrb	sp, [r3, r0, asr #1]
   3e07c:	ldrtmi	r4, [r1], -sp, lsl #16
   3e080:			; <UNDEFINED> instruction: 0xf7c84478
   3e084:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
   3e088:	stmdavc	fp!, {r2, r3, r5, r6, r7, ip, lr, pc}^
   3e08c:	svclt	0x00182b00
   3e090:	ldr	r4, [r3, r4, asr #12]!
   3e094:	andeq	pc, r0, lr, lsr #24
   3e098:	andeq	pc, r0, r0, lsr ip	; <UNPREDICTABLE>
   3e09c:	andeq	pc, r0, r2, lsr ip	; <UNPREDICTABLE>
   3e0a0:	andeq	r9, r0, r0, asr #26
   3e0a4:	strdeq	r4, [r0], -ip
   3e0a8:	ldrdeq	sp, [r0], -sl
   3e0ac:	ldrdeq	pc, [r0], -r4
   3e0b0:			; <UNDEFINED> instruction: 0x0000fbb2
   3e0b4:	andeq	r9, r0, r4, lsr #25
   3e0b8:	tstcs	r0, r0, lsl r5
   3e0bc:			; <UNDEFINED> instruction: 0xf7c82005
   3e0c0:	strdlt	lr, [r0, r2]!
   3e0c4:	strmi	r7, [r4], -r3, lsl #16
   3e0c8:	tstle	r5, r3, asr #22
   3e0cc:	ldmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   3e0d0:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
   3e0d4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3e0d8:	strtmi	r4, [r0], -r8, lsl #18
   3e0dc:			; <UNDEFINED> instruction: 0xf7c74479
   3e0e0:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   3e0e4:	stfmid	f5, [r6], {246}	; 0xf6
   3e0e8:			; <UNDEFINED> instruction: 0x4620447c
   3e0ec:	stcmi	13, cr11, [r5], {16}
   3e0f0:			; <UNDEFINED> instruction: 0x4620447c
   3e0f4:	svclt	0x0000bd10
   3e0f8:	andeq	fp, r0, r2, ror #11
   3e0fc:	andeq	pc, r0, r0, lsr fp	; <UNPREDICTABLE>
   3e100:	andeq	fp, r0, ip, asr #11
   3e104:	andeq	fp, r0, r4, asr #11
   3e108:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
   3e10c:	bmi	20f300 <ftello64@plt+0x2083b4>
   3e110:	strcs	fp, [r0], #-1040	; 0xfffffbf0
   3e114:	andvs	r5, r8, r9, asr r8
   3e118:	mulsvs	ip, fp, r8
   3e11c:	blmi	17c298 <ftello64@plt+0x17534c>
   3e120:	svclt	0x00004770
   3e124:	andeq	r0, r2, ip, lsl r8
   3e128:	andeq	r0, r0, r8, asr r6
   3e12c:	andeq	r0, r0, r8, lsl #13
   3e130:	bmi	110d40 <ftello64@plt+0x109df4>
   3e134:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3e138:			; <UNDEFINED> instruction: 0x47706018
   3e13c:	strdeq	r0, [r2], -r4
   3e140:	andeq	r0, r0, r8, lsl #13
   3e144:	ldrbtlt	r4, [r0], #-2825	; 0xfffff4f7
   3e148:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
   3e14c:	bmi	287954 <ftello64@plt+0x280a08>
   3e150:	ldmdbpl	sp, {r0, r3, r8, fp, lr}
   3e154:	eorvs	r2, lr, r1, lsl #8
   3e158:	bmi	2543d4 <ftello64@plt+0x24d488>
   3e15c:	ldmdapl	r9, {r3, r5, sp, lr}^
   3e160:	ldmpl	fp, {r3, sp, lr}
   3e164:	ldcllt	0, cr6, [r0], #-112	; 0xffffff90
   3e168:	svclt	0x00004770
   3e16c:	andeq	r0, r2, r0, ror #15
   3e170:	andeq	r0, r0, r0, asr #13
   3e174:	andeq	r0, r0, r8, asr #12
   3e178:	andeq	r0, r0, ip, lsl #13
   3e17c:	andeq	r0, r0, r8, lsl #13
   3e180:			; <UNDEFINED> instruction: 0xf7c7b508
   3e184:	pop	{r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   3e188:			; <UNDEFINED> instruction: 0xf7c84008
   3e18c:	svclt	0x0000bbf9
   3e190:	addlt	fp, r3, r0, lsr r5
   3e194:	bmi	3911cc <ftello64@plt+0x38a280>
   3e198:	stmdami	sp, {r2, r3, r4, r5, r6, sl, lr}
   3e19c:	stmiapl	r5!, {r0, r2, r3, r8, r9, fp, lr}
   3e1a0:	ldrbtmi	r4, [fp], #-2317	; 0xfffff6f3
   3e1a4:	strls	r4, [r1, #-2573]	; 0xfffff5f3
   3e1a8:	stmdapl	r5!, {r0, r3, r4, r5, r6, sl, lr}
   3e1ac:	stmdami	ip, {r1, r3, r4, r5, r6, sl, lr}
   3e1b0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   3e1b4:	blx	ffc7c19e <ftello64@plt+0xffc75252>
   3e1b8:	blmi	3109e8 <ftello64@plt+0x309a9c>
   3e1bc:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   3e1c0:	andlt	r6, r3, r3, lsl r0
   3e1c4:	svclt	0x0000bd30
   3e1c8:	muleq	r2, r0, r7
   3e1cc:	andeq	r0, r0, r0, ror #12
   3e1d0:	andeq	r0, r0, r8, ror r6
   3e1d4:			; <UNDEFINED> instruction: 0xffffffdb
   3e1d8:			; <UNDEFINED> instruction: 0xffffff5d
   3e1dc:			; <UNDEFINED> instruction: 0xffffff81
   3e1e0:			; <UNDEFINED> instruction: 0xffffff8f
   3e1e4:	muleq	r0, ip, r6
   3e1e8:	andeq	pc, r0, r2, asr #19
   3e1ec:	andeq	r0, r0, r0
   3e1f0:	svclt	0x00081e4a
   3e1f4:			; <UNDEFINED> instruction: 0xf0c04770
   3e1f8:	addmi	r8, r8, #36, 2
   3e1fc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   3e200:			; <UNDEFINED> instruction: 0xf0004211
   3e204:	blx	fec5e668 <ftello64@plt+0xfec5771c>
   3e208:	blx	fecbb010 <ftello64@plt+0xfecb40c4>
   3e20c:	bl	fe8fac18 <ftello64@plt+0xfe8f3ccc>
   3e210:			; <UNDEFINED> instruction: 0xf1c30303
   3e214:	andge	r0, r4, #2080374784	; 0x7c000000
   3e218:	movwne	lr, #15106	; 0x3b02
   3e21c:	andeq	pc, r0, #79	; 0x4f
   3e220:	svclt	0x0000469f
   3e224:	andhi	pc, r0, pc, lsr #7
   3e228:	svcvc	0x00c1ebb0
   3e22c:	bl	10ede34 <ftello64@plt+0x10e6ee8>
   3e230:	svclt	0x00280202
   3e234:	sbcvc	lr, r1, r0, lsr #23
   3e238:	svcvc	0x0081ebb0
   3e23c:	bl	10ede44 <ftello64@plt+0x10e6ef8>
   3e240:	svclt	0x00280202
   3e244:	addvc	lr, r1, r0, lsr #23
   3e248:	svcvc	0x0041ebb0
   3e24c:	bl	10ede54 <ftello64@plt+0x10e6f08>
   3e250:	svclt	0x00280202
   3e254:	subvc	lr, r1, r0, lsr #23
   3e258:	svcvc	0x0001ebb0
   3e25c:	bl	10ede64 <ftello64@plt+0x10e6f18>
   3e260:	svclt	0x00280202
   3e264:	andvc	lr, r1, r0, lsr #23
   3e268:	svcvs	0x00c1ebb0
   3e26c:	bl	10ede74 <ftello64@plt+0x10e6f28>
   3e270:	svclt	0x00280202
   3e274:	sbcvs	lr, r1, r0, lsr #23
   3e278:	svcvs	0x0081ebb0
   3e27c:	bl	10ede84 <ftello64@plt+0x10e6f38>
   3e280:	svclt	0x00280202
   3e284:	addvs	lr, r1, r0, lsr #23
   3e288:	svcvs	0x0041ebb0
   3e28c:	bl	10ede94 <ftello64@plt+0x10e6f48>
   3e290:	svclt	0x00280202
   3e294:	subvs	lr, r1, r0, lsr #23
   3e298:	svcvs	0x0001ebb0
   3e29c:	bl	10edea4 <ftello64@plt+0x10e6f58>
   3e2a0:	svclt	0x00280202
   3e2a4:	andvs	lr, r1, r0, lsr #23
   3e2a8:	svcpl	0x00c1ebb0
   3e2ac:	bl	10edeb4 <ftello64@plt+0x10e6f68>
   3e2b0:	svclt	0x00280202
   3e2b4:	sbcpl	lr, r1, r0, lsr #23
   3e2b8:	svcpl	0x0081ebb0
   3e2bc:	bl	10edec4 <ftello64@plt+0x10e6f78>
   3e2c0:	svclt	0x00280202
   3e2c4:	addpl	lr, r1, r0, lsr #23
   3e2c8:	svcpl	0x0041ebb0
   3e2cc:	bl	10eded4 <ftello64@plt+0x10e6f88>
   3e2d0:	svclt	0x00280202
   3e2d4:	subpl	lr, r1, r0, lsr #23
   3e2d8:	svcpl	0x0001ebb0
   3e2dc:	bl	10edee4 <ftello64@plt+0x10e6f98>
   3e2e0:	svclt	0x00280202
   3e2e4:	andpl	lr, r1, r0, lsr #23
   3e2e8:	svcmi	0x00c1ebb0
   3e2ec:	bl	10edef4 <ftello64@plt+0x10e6fa8>
   3e2f0:	svclt	0x00280202
   3e2f4:	sbcmi	lr, r1, r0, lsr #23
   3e2f8:	svcmi	0x0081ebb0
   3e2fc:	bl	10edf04 <ftello64@plt+0x10e6fb8>
   3e300:	svclt	0x00280202
   3e304:	addmi	lr, r1, r0, lsr #23
   3e308:	svcmi	0x0041ebb0
   3e30c:	bl	10edf14 <ftello64@plt+0x10e6fc8>
   3e310:	svclt	0x00280202
   3e314:	submi	lr, r1, r0, lsr #23
   3e318:	svcmi	0x0001ebb0
   3e31c:	bl	10edf24 <ftello64@plt+0x10e6fd8>
   3e320:	svclt	0x00280202
   3e324:	andmi	lr, r1, r0, lsr #23
   3e328:	svccc	0x00c1ebb0
   3e32c:	bl	10edf34 <ftello64@plt+0x10e6fe8>
   3e330:	svclt	0x00280202
   3e334:	sbccc	lr, r1, r0, lsr #23
   3e338:	svccc	0x0081ebb0
   3e33c:	bl	10edf44 <ftello64@plt+0x10e6ff8>
   3e340:	svclt	0x00280202
   3e344:	addcc	lr, r1, r0, lsr #23
   3e348:	svccc	0x0041ebb0
   3e34c:	bl	10edf54 <ftello64@plt+0x10e7008>
   3e350:	svclt	0x00280202
   3e354:	subcc	lr, r1, r0, lsr #23
   3e358:	svccc	0x0001ebb0
   3e35c:	bl	10edf64 <ftello64@plt+0x10e7018>
   3e360:	svclt	0x00280202
   3e364:	andcc	lr, r1, r0, lsr #23
   3e368:	svccs	0x00c1ebb0
   3e36c:	bl	10edf74 <ftello64@plt+0x10e7028>
   3e370:	svclt	0x00280202
   3e374:	sbccs	lr, r1, r0, lsr #23
   3e378:	svccs	0x0081ebb0
   3e37c:	bl	10edf84 <ftello64@plt+0x10e7038>
   3e380:	svclt	0x00280202
   3e384:	addcs	lr, r1, r0, lsr #23
   3e388:	svccs	0x0041ebb0
   3e38c:	bl	10edf94 <ftello64@plt+0x10e7048>
   3e390:	svclt	0x00280202
   3e394:	subcs	lr, r1, r0, lsr #23
   3e398:	svccs	0x0001ebb0
   3e39c:	bl	10edfa4 <ftello64@plt+0x10e7058>
   3e3a0:	svclt	0x00280202
   3e3a4:	andcs	lr, r1, r0, lsr #23
   3e3a8:	svcne	0x00c1ebb0
   3e3ac:	bl	10edfb4 <ftello64@plt+0x10e7068>
   3e3b0:	svclt	0x00280202
   3e3b4:	sbcne	lr, r1, r0, lsr #23
   3e3b8:	svcne	0x0081ebb0
   3e3bc:	bl	10edfc4 <ftello64@plt+0x10e7078>
   3e3c0:	svclt	0x00280202
   3e3c4:	addne	lr, r1, r0, lsr #23
   3e3c8:	svcne	0x0041ebb0
   3e3cc:	bl	10edfd4 <ftello64@plt+0x10e7088>
   3e3d0:	svclt	0x00280202
   3e3d4:	subne	lr, r1, r0, lsr #23
   3e3d8:	svcne	0x0001ebb0
   3e3dc:	bl	10edfe4 <ftello64@plt+0x10e7098>
   3e3e0:	svclt	0x00280202
   3e3e4:	andne	lr, r1, r0, lsr #23
   3e3e8:	svceq	0x00c1ebb0
   3e3ec:	bl	10edff4 <ftello64@plt+0x10e70a8>
   3e3f0:	svclt	0x00280202
   3e3f4:	sbceq	lr, r1, r0, lsr #23
   3e3f8:	svceq	0x0081ebb0
   3e3fc:	bl	10ee004 <ftello64@plt+0x10e70b8>
   3e400:	svclt	0x00280202
   3e404:	addeq	lr, r1, r0, lsr #23
   3e408:	svceq	0x0041ebb0
   3e40c:	bl	10ee014 <ftello64@plt+0x10e70c8>
   3e410:	svclt	0x00280202
   3e414:	subeq	lr, r1, r0, lsr #23
   3e418:	svceq	0x0001ebb0
   3e41c:	bl	10ee024 <ftello64@plt+0x10e70d8>
   3e420:	svclt	0x00280202
   3e424:	andeq	lr, r1, r0, lsr #23
   3e428:			; <UNDEFINED> instruction: 0x47704610
   3e42c:	andcs	fp, r1, ip, lsl #30
   3e430:	ldrbmi	r2, [r0, -r0]!
   3e434:			; <UNDEFINED> instruction: 0xf281fab1
   3e438:	andseq	pc, pc, #-2147483600	; 0x80000030
   3e43c:			; <UNDEFINED> instruction: 0xf002fa20
   3e440:	tstlt	r8, r0, ror r7
   3e444:	rscscc	pc, pc, pc, asr #32
   3e448:	stmiblt	lr, {ip, sp, lr, pc}^
   3e44c:	rscsle	r2, r8, r0, lsl #18
   3e450:	andmi	lr, r3, sp, lsr #18
   3e454:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   3e458:			; <UNDEFINED> instruction: 0x4006e8bd
   3e45c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   3e460:	smlatbeq	r3, r1, fp, lr
   3e464:	svclt	0x00004770
   3e468:			; <UNDEFINED> instruction: 0xf0002900
   3e46c:	b	fe05e96c <ftello64@plt+0xfe057a20>
   3e470:	svclt	0x00480c01
   3e474:	cdpne	2, 4, cr4, cr10, cr9, {2}
   3e478:	tsthi	pc, r0	; <UNPREDICTABLE>
   3e47c:	svclt	0x00480003
   3e480:	addmi	r4, fp, #805306372	; 0x30000004
   3e484:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   3e488:			; <UNDEFINED> instruction: 0xf0004211
   3e48c:	blx	fed1e920 <ftello64@plt+0xfed179d4>
   3e490:	blx	fecbaea4 <ftello64@plt+0xfecb3f58>
   3e494:	bl	fe87a6a0 <ftello64@plt+0xfe873754>
   3e498:			; <UNDEFINED> instruction: 0xf1c20202
   3e49c:	andge	r0, r4, pc, lsl r2
   3e4a0:	andne	lr, r2, #0, 22
   3e4a4:	andeq	pc, r0, pc, asr #32
   3e4a8:	svclt	0x00004697
   3e4ac:	andhi	pc, r0, pc, lsr #7
   3e4b0:	svcvc	0x00c1ebb3
   3e4b4:	bl	106e0bc <ftello64@plt+0x1067170>
   3e4b8:	svclt	0x00280000
   3e4bc:	bicvc	lr, r1, #166912	; 0x28c00
   3e4c0:	svcvc	0x0081ebb3
   3e4c4:	bl	106e0cc <ftello64@plt+0x1067180>
   3e4c8:	svclt	0x00280000
   3e4cc:	orrvc	lr, r1, #166912	; 0x28c00
   3e4d0:	svcvc	0x0041ebb3
   3e4d4:	bl	106e0dc <ftello64@plt+0x1067190>
   3e4d8:	svclt	0x00280000
   3e4dc:	movtvc	lr, #7075	; 0x1ba3
   3e4e0:	svcvc	0x0001ebb3
   3e4e4:	bl	106e0ec <ftello64@plt+0x10671a0>
   3e4e8:	svclt	0x00280000
   3e4ec:	movwvc	lr, #7075	; 0x1ba3
   3e4f0:	svcvs	0x00c1ebb3
   3e4f4:	bl	106e0fc <ftello64@plt+0x10671b0>
   3e4f8:	svclt	0x00280000
   3e4fc:	bicvs	lr, r1, #166912	; 0x28c00
   3e500:	svcvs	0x0081ebb3
   3e504:	bl	106e10c <ftello64@plt+0x10671c0>
   3e508:	svclt	0x00280000
   3e50c:	orrvs	lr, r1, #166912	; 0x28c00
   3e510:	svcvs	0x0041ebb3
   3e514:	bl	106e11c <ftello64@plt+0x10671d0>
   3e518:	svclt	0x00280000
   3e51c:	movtvs	lr, #7075	; 0x1ba3
   3e520:	svcvs	0x0001ebb3
   3e524:	bl	106e12c <ftello64@plt+0x10671e0>
   3e528:	svclt	0x00280000
   3e52c:	movwvs	lr, #7075	; 0x1ba3
   3e530:	svcpl	0x00c1ebb3
   3e534:	bl	106e13c <ftello64@plt+0x10671f0>
   3e538:	svclt	0x00280000
   3e53c:	bicpl	lr, r1, #166912	; 0x28c00
   3e540:	svcpl	0x0081ebb3
   3e544:	bl	106e14c <ftello64@plt+0x1067200>
   3e548:	svclt	0x00280000
   3e54c:	orrpl	lr, r1, #166912	; 0x28c00
   3e550:	svcpl	0x0041ebb3
   3e554:	bl	106e15c <ftello64@plt+0x1067210>
   3e558:	svclt	0x00280000
   3e55c:	movtpl	lr, #7075	; 0x1ba3
   3e560:	svcpl	0x0001ebb3
   3e564:	bl	106e16c <ftello64@plt+0x1067220>
   3e568:	svclt	0x00280000
   3e56c:	movwpl	lr, #7075	; 0x1ba3
   3e570:	svcmi	0x00c1ebb3
   3e574:	bl	106e17c <ftello64@plt+0x1067230>
   3e578:	svclt	0x00280000
   3e57c:	bicmi	lr, r1, #166912	; 0x28c00
   3e580:	svcmi	0x0081ebb3
   3e584:	bl	106e18c <ftello64@plt+0x1067240>
   3e588:	svclt	0x00280000
   3e58c:	orrmi	lr, r1, #166912	; 0x28c00
   3e590:	svcmi	0x0041ebb3
   3e594:	bl	106e19c <ftello64@plt+0x1067250>
   3e598:	svclt	0x00280000
   3e59c:	movtmi	lr, #7075	; 0x1ba3
   3e5a0:	svcmi	0x0001ebb3
   3e5a4:	bl	106e1ac <ftello64@plt+0x1067260>
   3e5a8:	svclt	0x00280000
   3e5ac:	movwmi	lr, #7075	; 0x1ba3
   3e5b0:	svccc	0x00c1ebb3
   3e5b4:	bl	106e1bc <ftello64@plt+0x1067270>
   3e5b8:	svclt	0x00280000
   3e5bc:	biccc	lr, r1, #166912	; 0x28c00
   3e5c0:	svccc	0x0081ebb3
   3e5c4:	bl	106e1cc <ftello64@plt+0x1067280>
   3e5c8:	svclt	0x00280000
   3e5cc:	orrcc	lr, r1, #166912	; 0x28c00
   3e5d0:	svccc	0x0041ebb3
   3e5d4:	bl	106e1dc <ftello64@plt+0x1067290>
   3e5d8:	svclt	0x00280000
   3e5dc:	movtcc	lr, #7075	; 0x1ba3
   3e5e0:	svccc	0x0001ebb3
   3e5e4:	bl	106e1ec <ftello64@plt+0x10672a0>
   3e5e8:	svclt	0x00280000
   3e5ec:	movwcc	lr, #7075	; 0x1ba3
   3e5f0:	svccs	0x00c1ebb3
   3e5f4:	bl	106e1fc <ftello64@plt+0x10672b0>
   3e5f8:	svclt	0x00280000
   3e5fc:	biccs	lr, r1, #166912	; 0x28c00
   3e600:	svccs	0x0081ebb3
   3e604:	bl	106e20c <ftello64@plt+0x10672c0>
   3e608:	svclt	0x00280000
   3e60c:	orrcs	lr, r1, #166912	; 0x28c00
   3e610:	svccs	0x0041ebb3
   3e614:	bl	106e21c <ftello64@plt+0x10672d0>
   3e618:	svclt	0x00280000
   3e61c:	movtcs	lr, #7075	; 0x1ba3
   3e620:	svccs	0x0001ebb3
   3e624:	bl	106e22c <ftello64@plt+0x10672e0>
   3e628:	svclt	0x00280000
   3e62c:	movwcs	lr, #7075	; 0x1ba3
   3e630:	svcne	0x00c1ebb3
   3e634:	bl	106e23c <ftello64@plt+0x10672f0>
   3e638:	svclt	0x00280000
   3e63c:	bicne	lr, r1, #166912	; 0x28c00
   3e640:	svcne	0x0081ebb3
   3e644:	bl	106e24c <ftello64@plt+0x1067300>
   3e648:	svclt	0x00280000
   3e64c:	orrne	lr, r1, #166912	; 0x28c00
   3e650:	svcne	0x0041ebb3
   3e654:	bl	106e25c <ftello64@plt+0x1067310>
   3e658:	svclt	0x00280000
   3e65c:	movtne	lr, #7075	; 0x1ba3
   3e660:	svcne	0x0001ebb3
   3e664:	bl	106e26c <ftello64@plt+0x1067320>
   3e668:	svclt	0x00280000
   3e66c:	movwne	lr, #7075	; 0x1ba3
   3e670:	svceq	0x00c1ebb3
   3e674:	bl	106e27c <ftello64@plt+0x1067330>
   3e678:	svclt	0x00280000
   3e67c:	biceq	lr, r1, #166912	; 0x28c00
   3e680:	svceq	0x0081ebb3
   3e684:	bl	106e28c <ftello64@plt+0x1067340>
   3e688:	svclt	0x00280000
   3e68c:	orreq	lr, r1, #166912	; 0x28c00
   3e690:	svceq	0x0041ebb3
   3e694:	bl	106e29c <ftello64@plt+0x1067350>
   3e698:	svclt	0x00280000
   3e69c:	movteq	lr, #7075	; 0x1ba3
   3e6a0:	svceq	0x0001ebb3
   3e6a4:	bl	106e2ac <ftello64@plt+0x1067360>
   3e6a8:	svclt	0x00280000
   3e6ac:	movweq	lr, #7075	; 0x1ba3
   3e6b0:	svceq	0x0000f1bc
   3e6b4:	submi	fp, r0, #72, 30	; 0x120
   3e6b8:	b	fe750480 <ftello64@plt+0xfe749534>
   3e6bc:	svclt	0x00480f00
   3e6c0:	ldrbmi	r4, [r0, -r0, asr #4]!
   3e6c4:	andcs	fp, r0, r8, lsr pc
   3e6c8:	b	142e2e0 <ftello64@plt+0x1427394>
   3e6cc:			; <UNDEFINED> instruction: 0xf04070ec
   3e6d0:	ldrbmi	r0, [r0, -r1]!
   3e6d4:			; <UNDEFINED> instruction: 0xf281fab1
   3e6d8:	andseq	pc, pc, #-2147483600	; 0x80000030
   3e6dc:	svceq	0x0000f1bc
   3e6e0:			; <UNDEFINED> instruction: 0xf002fa23
   3e6e4:	submi	fp, r0, #72, 30	; 0x120
   3e6e8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   3e6ec:			; <UNDEFINED> instruction: 0xf06fbfc8
   3e6f0:	svclt	0x00b84000
   3e6f4:	andmi	pc, r0, pc, asr #32
   3e6f8:	ldmdalt	r6!, {ip, sp, lr, pc}^
   3e6fc:	rscsle	r2, r4, r0, lsl #18
   3e700:	andmi	lr, r3, sp, lsr #18
   3e704:	mrc2	7, 5, pc, cr3, cr15, {7}
   3e708:			; <UNDEFINED> instruction: 0x4006e8bd
   3e70c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   3e710:	smlatbeq	r3, r1, fp, lr
   3e714:	svclt	0x00004770
   3e718:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   3e71c:	svclt	0x00be2900
   3e720:			; <UNDEFINED> instruction: 0xf04f2000
   3e724:	and	r4, r6, r0, lsl #2
   3e728:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   3e72c:			; <UNDEFINED> instruction: 0xf06fbf1c
   3e730:			; <UNDEFINED> instruction: 0xf04f4100
   3e734:			; <UNDEFINED> instruction: 0xf00030ff
   3e738:			; <UNDEFINED> instruction: 0xf1adb857
   3e73c:	stmdb	sp!, {r3, sl, fp}^
   3e740:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   3e744:	blcs	75370 <ftello64@plt+0x6e424>
   3e748:			; <UNDEFINED> instruction: 0xf000db1a
   3e74c:			; <UNDEFINED> instruction: 0xf8ddf853
   3e750:	ldmib	sp, {r2, sp, lr, pc}^
   3e754:	andlt	r2, r4, r2, lsl #6
   3e758:	submi	r4, r0, #112, 14	; 0x1c00000
   3e75c:	cmpeq	r1, r1, ror #22
   3e760:	blle	709368 <ftello64@plt+0x70241c>
   3e764:			; <UNDEFINED> instruction: 0xf846f000
   3e768:	ldrd	pc, [r4], -sp
   3e76c:	movwcs	lr, #10717	; 0x29dd
   3e770:	submi	fp, r0, #4
   3e774:	cmpeq	r1, r1, ror #22
   3e778:	bl	190f0c8 <ftello64@plt+0x190817c>
   3e77c:	ldrbmi	r0, [r0, -r3, asr #6]!
   3e780:	bl	190f0d0 <ftello64@plt+0x1908184>
   3e784:			; <UNDEFINED> instruction: 0xf0000343
   3e788:			; <UNDEFINED> instruction: 0xf8ddf835
   3e78c:	ldmib	sp, {r2, sp, lr, pc}^
   3e790:	andlt	r2, r4, r2, lsl #6
   3e794:	bl	188f09c <ftello64@plt+0x1888150>
   3e798:	ldrbmi	r0, [r0, -r1, asr #2]!
   3e79c:	bl	190f0ec <ftello64@plt+0x19081a0>
   3e7a0:			; <UNDEFINED> instruction: 0xf0000343
   3e7a4:			; <UNDEFINED> instruction: 0xf8ddf827
   3e7a8:	ldmib	sp, {r2, sp, lr, pc}^
   3e7ac:	andlt	r2, r4, r2, lsl #6
   3e7b0:	bl	190f100 <ftello64@plt+0x19081b4>
   3e7b4:	ldrbmi	r0, [r0, -r3, asr #6]!
   3e7b8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   3e7bc:	svclt	0x00082900
   3e7c0:	svclt	0x001c2800
   3e7c4:	mvnscc	pc, pc, asr #32
   3e7c8:	rscscc	pc, pc, pc, asr #32
   3e7cc:	stmdalt	ip, {ip, sp, lr, pc}
   3e7d0:	stfeqd	f7, [r8], {173}	; 0xad
   3e7d4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   3e7d8:			; <UNDEFINED> instruction: 0xf80cf000
   3e7dc:	ldrd	pc, [r4], -sp
   3e7e0:	movwcs	lr, #10717	; 0x29dd
   3e7e4:	ldrbmi	fp, [r0, -r4]!
   3e7e8:			; <UNDEFINED> instruction: 0xf04fb502
   3e7ec:			; <UNDEFINED> instruction: 0xf7c70008
   3e7f0:	vstrlt	s28, [r2, #-304]	; 0xfffffed0
   3e7f4:	svclt	0x00084299
   3e7f8:	push	{r4, r7, r9, lr}
   3e7fc:			; <UNDEFINED> instruction: 0x46044ff0
   3e800:	andcs	fp, r0, r8, lsr pc
   3e804:			; <UNDEFINED> instruction: 0xf8dd460d
   3e808:	svclt	0x0038c024
   3e80c:	cmnle	fp, #1048576	; 0x100000
   3e810:			; <UNDEFINED> instruction: 0x46994690
   3e814:			; <UNDEFINED> instruction: 0xf283fab3
   3e818:	rsbsle	r2, r0, r0, lsl #22
   3e81c:			; <UNDEFINED> instruction: 0xf385fab5
   3e820:	rsble	r2, r8, r0, lsl #26
   3e824:			; <UNDEFINED> instruction: 0xf1a21ad2
   3e828:	blx	2820b0 <ftello64@plt+0x27b164>
   3e82c:	blx	27d43c <ftello64@plt+0x2764f0>
   3e830:			; <UNDEFINED> instruction: 0xf1c2f30e
   3e834:	b	13004bc <ftello64@plt+0x12f9570>
   3e838:	blx	a4144c <ftello64@plt+0xa3a500>
   3e83c:	b	133b460 <ftello64@plt+0x1334514>
   3e840:	blx	241454 <ftello64@plt+0x23a508>
   3e844:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   3e848:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   3e84c:	andcs	fp, r0, ip, lsr pc
   3e850:	movwle	r4, #42497	; 0xa601
   3e854:	bl	fed46860 <ftello64@plt+0xfed3f914>
   3e858:	blx	3f888 <ftello64@plt+0x3893c>
   3e85c:	blx	87ac9c <ftello64@plt+0x873d50>
   3e860:	bl	19bb484 <ftello64@plt+0x19b4538>
   3e864:	tstmi	r9, #46137344	; 0x2c00000
   3e868:	bcs	4eab0 <ftello64@plt+0x47b64>
   3e86c:	b	1432964 <ftello64@plt+0x142ba18>
   3e870:	b	14009e0 <ftello64@plt+0x13f9a94>
   3e874:	b	1240de8 <ftello64@plt+0x1239e9c>
   3e878:	ldrmi	r7, [r6], -fp, asr #17
   3e87c:	bl	fed768b0 <ftello64@plt+0xfed6f964>
   3e880:	bl	197f4a8 <ftello64@plt+0x197855c>
   3e884:	ldmne	fp, {r0, r3, r9, fp}^
   3e888:	beq	2f95b8 <ftello64@plt+0x2f266c>
   3e88c:			; <UNDEFINED> instruction: 0xf14a1c5c
   3e890:	cfsh32cc	mvfx0, mvfx1, #0
   3e894:	strbmi	sp, [sp, #-7]
   3e898:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   3e89c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   3e8a0:	adfccsz	f4, f1, #5.0
   3e8a4:	blx	1b3088 <ftello64@plt+0x1ac13c>
   3e8a8:	blx	97c4cc <ftello64@plt+0x975580>
   3e8ac:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   3e8b0:	vseleq.f32	s30, s28, s11
   3e8b4:	blx	984cbc <ftello64@plt+0x97dd70>
   3e8b8:	b	113c8c8 <ftello64@plt+0x113597c>
   3e8bc:			; <UNDEFINED> instruction: 0xf1a2040e
   3e8c0:			; <UNDEFINED> instruction: 0xf1c20720
   3e8c4:	blx	24014c <ftello64@plt+0x239200>
   3e8c8:	blx	17b4d8 <ftello64@plt+0x17458c>
   3e8cc:	blx	17c4f0 <ftello64@plt+0x1755a4>
   3e8d0:	b	113b0e0 <ftello64@plt+0x1134194>
   3e8d4:	blx	93f4f8 <ftello64@plt+0x9385ac>
   3e8d8:	bl	11bc0f8 <ftello64@plt+0x11b51ac>
   3e8dc:	teqmi	r3, #1073741824	; 0x40000000
   3e8e0:	strbmi	r1, [r5], -r0, lsl #21
   3e8e4:	tsteq	r3, r1, ror #22
   3e8e8:	svceq	0x0000f1bc
   3e8ec:	stmib	ip, {r0, ip, lr, pc}^
   3e8f0:	pop	{r8, sl, lr}
   3e8f4:	blx	fed628bc <ftello64@plt+0xfed5b970>
   3e8f8:	msrcc	CPSR_, #132, 6	; 0x10000002
   3e8fc:	blx	fee7874c <ftello64@plt+0xfee71800>
   3e900:	blx	fedbb328 <ftello64@plt+0xfedb43dc>
   3e904:	eorcc	pc, r0, #335544322	; 0x14000002
   3e908:	orrle	r2, fp, r0, lsl #26
   3e90c:	svclt	0x0000e7f3
   3e910:	mvnsmi	lr, #737280	; 0xb4000
   3e914:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   3e918:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   3e91c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   3e920:	ldmdb	lr, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e924:	blne	1dcfb20 <ftello64@plt+0x1dc8bd4>
   3e928:	strhle	r1, [sl], -r6
   3e92c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   3e930:	svccc	0x0004f855
   3e934:	strbmi	r3, [sl], -r1, lsl #8
   3e938:	ldrtmi	r4, [r8], -r1, asr #12
   3e93c:	adcmi	r4, r6, #152, 14	; 0x2600000
   3e940:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3e944:	svclt	0x000083f8
   3e948:			; <UNDEFINED> instruction: 0x0001f6be
   3e94c:			; <UNDEFINED> instruction: 0x0001f6b4
   3e950:	svclt	0x00004770
   3e954:	tstcs	r0, r2, lsl #22
   3e958:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3e95c:	svclt	0x005cf7c7
   3e960:	andeq	r0, r2, r8, lsr #13

Disassembly of section .fini:

0003e964 <.fini>:
   3e964:	push	{r3, lr}
   3e968:	pop	{r3, pc}
