<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="bmesensor2" language="c" vlnv="UCSD:hlsip:bmesensor2:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_IIC" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="stat_reg_outValue1" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_outValue1" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="empty_pirq_outValue" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="empty_pirq_outValue" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="full_pirq_outValue" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="full_pirq_outValue" addressQualifier="0" id="5" port="S_AXI_AXILITES" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_outValue1" addressQualifier="0" id="6" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_outValue1" addressQualifier="0" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearedInterrStatus1" addressQualifier="0" id="8" port="S_AXI_AXILITES" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearedInterrStatus1" addressQualifier="0" id="9" port="S_AXI_AXILITES" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rxFifoDepth1" addressQualifier="0" id="10" port="S_AXI_AXILITES" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rxFifoDepth1" addressQualifier="0" id="11" port="S_AXI_AXILITES" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="resetAxiEnabled" addressQualifier="0" id="12" port="S_AXI_AXILITES" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="ctrl2RegState_enabled" addressQualifier="0" id="13" port="S_AXI_AXILITES" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="byteCountZero" addressQualifier="0" id="14" port="S_AXI_AXILITES" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="clearedInterruptStatus2" addressQualifier="0" id="15" port="S_AXI_AXILITES" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="interrStatus2" addressQualifier="0" id="16" port="S_AXI_AXILITES" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="interrStatus2" addressQualifier="0" id="17" port="S_AXI_AXILITES" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="disableTxBitDirection" addressQualifier="0" id="18" port="S_AXI_AXILITES" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="pressByteCountEnabled" addressQualifier="0" id="19" port="S_AXI_AXILITES" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="byteTracker" addressQualifier="0" id="20" port="S_AXI_AXILITES" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="interrStatus3StateEnabled" addressQualifier="0" id="21" port="S_AXI_AXILITES" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="checkInterrReg" addressQualifier="0" id="22" port="S_AXI_AXILITES" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="ctrl_reg_val3" addressQualifier="0" id="23" port="S_AXI_AXILITES" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="ctrl_reg_val3" addressQualifier="0" id="24" port="S_AXI_AXILITES" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="lastByteRead" addressQualifier="0" id="25" port="S_AXI_AXILITES" size="0x4" offset="0xD8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="lastByteRead" addressQualifier="0" id="26" port="S_AXI_AXILITES" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rx_fifo_Outvalue" addressQualifier="0" id="27" port="S_AXI_AXILITES" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rx_fifo_Outvalue" addressQualifier="0" id="28" port="S_AXI_AXILITES" size="0x4" offset="0xF0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearLatchedInterr" addressQualifier="0" id="29" port="S_AXI_AXILITES" size="0x4" offset="0xF8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearLatchedInterr" addressQualifier="0" id="30" port="S_AXI_AXILITES" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="releaseBus" addressQualifier="0" id="31" port="S_AXI_AXILITES" size="0x4" offset="0x108" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="receivedSuccess" addressQualifier="0" id="32" port="S_AXI_AXILITES" size="0x4" offset="0x110" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="pressure_msb" addressQualifier="0" id="33" port="S_AXI_AXILITES" size="0x4" offset="0x118" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="pressure_msb" addressQualifier="0" id="34" port="S_AXI_AXILITES" size="0x4" offset="0x120" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="pressure_lsb" addressQualifier="0" id="35" port="S_AXI_AXILITES" size="0x4" offset="0x128" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="pressure_lsb" addressQualifier="0" id="36" port="S_AXI_AXILITES" size="0x4" offset="0x130" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="pressure_xlsb" addressQualifier="0" id="37" port="S_AXI_AXILITES" size="0x4" offset="0x138" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="pressure_xlsb" addressQualifier="0" id="38" port="S_AXI_AXILITES" size="0x4" offset="0x140" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_val6_state" addressQualifier="0" id="39" port="S_AXI_AXILITES" size="0x4" offset="0x148" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_val2" addressQualifier="0" id="40" port="S_AXI_AXILITES" size="0x4" offset="0x150" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl2RegState" addressQualifier="0" id="41" port="S_AXI_AXILITES" size="0x4" offset="0x158" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_check" addressQualifier="0" id="42" port="S_AXI_AXILITES" size="0x4" offset="0x160" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="zeroBytes" addressQualifier="0" id="43" port="S_AXI_AXILITES" size="0x4" offset="0x168" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="interrStatus3State" addressQualifier="0" id="44" port="S_AXI_AXILITES" size="0x4" offset="0x170" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="interrStatus5State" addressQualifier="0" id="45" port="S_AXI_AXILITES" size="0x4" offset="0x178" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="tx_fifo_1" addressQualifier="0" id="46" port="S_AXI_AXILITES" size="0x4" offset="0x180" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="tx_fifo_2" addressQualifier="0" id="47" port="S_AXI_AXILITES" size="0x4" offset="0x188" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="interrStatus" addressQualifier="0" id="48" port="S_AXI_AXILITES" size="0x4" offset="0x190" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_val" addressQualifier="0" id="49" port="S_AXI_AXILITES" size="0x4" offset="0x198" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="statRegState" addressQualifier="0" id="50" port="S_AXI_AXILITES" size="0x4" offset="0x1A0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearInterrStatus" addressQualifier="0" id="51" port="S_AXI_AXILITES" size="0x4" offset="0x1A8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="clearInterrStatusCheck" addressQualifier="0" id="52" port="S_AXI_AXILITES" size="0x4" offset="0x1B0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="error1" addressQualifier="0" id="53" port="S_AXI_AXILITES" size="0x4" offset="0x1B8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="tx_fifo_3" addressQualifier="0" id="54" port="S_AXI_AXILITES" size="0x4" offset="0x1C0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="interrStatus3" addressQualifier="0" id="55" port="S_AXI_AXILITES" size="0x4" offset="0x1C8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
