#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 24 12:56:13 2023
# Process ID: 8400
# Current directory: F:/full proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20716 F:\full proj\CA_Proj.xpr
# Log file: F:/full proj/vivado.log
# Journal file: F:/full proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/full proj/CA_Proj.xpr}
INFO: [Project 1-313] Project file moved from 'E:/sem4th/CA/project/full proj/full proj' since last save.
Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.852 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   x, arr2=                   x, arr3=                   x, arr4=                   x, arr5=                   x
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12
arr1=                  20, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  20, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  20, arr5=                  12
arr1=                   1, arr2=                  18, arr3=                  18, arr4=                  20, arr5=                  12
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  20
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  18, arr5=                  20
arr1=                   1, arr2=                  14, arr3=                  14, arr4=                  18, arr5=                  20
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  20
$finish called at time : 1610 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
run all
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  18
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  14, arr5=                  18
arr1=                   1, arr2=                  12, arr3=                  12, arr4=                  14, arr5=                  18
arr1=                   1, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  14
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  12, arr5=                  14
arr1=                   0, arr2=                   1, arr3=                   1, arr4=                  12, arr5=                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  12
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                   1, arr5=                  12
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                   1
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                   1
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                   1
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                   0
arr1=                   X, arr2=                   X, arr3=                   0, arr4=                   0, arr5=                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   0, arr5=                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   X, arr5=                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   X, arr5=                   X
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'top' expects 7 arguments [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  20, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  20, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  18, arr4=                  20, arr5=                  12                  78
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  12                  78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  20                  78
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  18, arr5=                  20                  78
arr1=                   1, arr2=                  14, arr3=                  14, arr4=                  18, arr5=                  20                  78
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  20                  78
$finish called at time : 1610 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
run all
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  20                  20
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  18                  20
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  14, arr5=                  18                  20
arr1=                   1, arr2=                  12, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   1, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  14                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   1, arr3=                   1, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  14                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  12                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                   1, arr5=                  12                  14
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  14
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  14
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  12
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                   1                  12
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                   1                  12
arr1=                   X, arr2=                   X, arr3=                   0, arr4=                   0, arr5=                   1                  12
arr1=                   X, arr2=                   X, arr3=                   0, arr4=                   0, arr5=                   1                   1
arr1=                   X, arr2=                   X, arr3=                   0, arr4=                   0, arr5=                   0                   1
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   0, arr5=                   0                   1
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   0, arr5=                   0                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   X, arr5=                   0                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   X, arr5=                   X                   0
arr1=                   X, arr2=                   X, arr3=                   X, arr4=                   X, arr5=                   X                   X
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  20, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  20, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                  18, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  20, arr4=                  20, arr5=                  12                  78
arr1=                   1, arr2=                  18, arr3=                  18, arr4=                  20, arr5=                  12                  78
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  12                  78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  20, arr5=                  20                  78
arr1=                   1, arr2=                  14, arr3=                  18, arr4=                  18, arr5=                  20                  78
arr1=                   1, arr2=                  14, arr3=                  14, arr4=                  18, arr5=                  20                  78
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  20                  78
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  20                  20
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  18, arr5=                  18                  20
arr1=                   1, arr2=                  12, arr3=                  14, arr4=                  14, arr5=                  18                  20
arr1=                   1, arr2=                  12, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   1, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  20
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  18                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  14, arr5=                  14                  18
arr1=                   0, arr2=                   1, arr3=                  12, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   1, arr3=                   1, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  14                  18
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  14                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  12, arr5=                  12                  14
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                   1, arr5=                  12                  14
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  14
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  14
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                  12                  12
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   1, arr5=                   1                  12
arr1=                   X, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                   1                  12
arr1=                   X, arr2=                   X, arr3=                   0, arr4=                   0, arr5=                   1                  12
$finish called at time : 5610 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                   0, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                  14, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                  18, arr3=                   0, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                   1, arr3=                   0, arr4=                   0, arr5=                  12                  78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   0, arr2=                   1, arr3=                  14, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                  14, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                   1, arr3=                   0, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                  14, arr3=                   0, arr4=                   0, arr5=                  12                  78
arr1=                   0, arr2=                   0, arr3=                   0, arr4=                   0, arr5=                  12                  78
$finish called at time : 5610 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  78                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  78, arr5=                  12                   1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  78, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  78, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  78, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
$finish called at time : 5610 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  78                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  78, arr5=                  12                   1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  78, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  78, arr3=                  18, arr4=                  14, arr5=                  12                   1
$finish called at time : 2010 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
run all
arr1=                  20, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  78, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:36 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                  14, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                   1, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                  12                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                   1, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                  78
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                   1                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  78                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  12, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  78, arr5=                  12                   1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                  20, arr2=                  18, arr3=                  14, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  78, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  18, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  20, arr2=                  78, arr3=                  18, arr4=                  14, arr5=                  12                   1
$finish called at time : 2210 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
run all
arr1=                  20, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
arr1=                  78, arr2=                  20, arr3=                  18, arr4=                  14, arr5=                  12                   1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   0, arr2=                   1, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   0, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   0
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   1, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   1, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   5                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   1                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   2, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   5, arr3=                   3, arr4=                   2, arr5=                   1                   0
$finish called at time : 2210 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 28
run all
arr1=                   4, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   5, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
run: Time (s): cpu = 00:00:33 ; elapsed = 00:03:37 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycletop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.singlecycletop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   0, arr2=                   1, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   0, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   0
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   1, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   1, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   5                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   1                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   2, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   5, arr3=                   3, arr4=                   2, arr5=                   1                   0
$finish called at time : 2210 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 27
run all
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycletop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.singlecycletop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   0, arr2=                   1, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   0, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   0
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   1, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   1, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   5                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   1                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   2, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   5, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   5, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
$finish called at time : 2710 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 27
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'op' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'AluOp' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'op' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:67]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'AluOp' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'op' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:67]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'AluOp' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'op' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:67]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'AluOp' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:73]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'arr1' is not permitted [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.852 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'arr1' is not permitted [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.852 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.852 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.852 ; gain = 0.000
run 10 ns
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
ERROR: [VRFC 10-2989] 'inst_adr' is not declared [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:322]
ERROR: [VRFC 10-2865] module 'instrmem_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:282]
INFO: [VRFC 10-311] analyzing module registerFile_p
ERROR: [VRFC 10-2865] module 'registerFile_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:327]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
ERROR: [VRFC 10-2989] 'inst_adr' is not declared [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:322]
ERROR: [VRFC 10-2865] module 'instrmem_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:282]
INFO: [VRFC 10-311] analyzing module registerFile_p
ERROR: [VRFC 10-2865] module 'registerFile_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:327]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
ERROR: [VRFC 10-2989] 'inst_adr' is not declared [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:322]
ERROR: [VRFC 10-2865] module 'instrmem_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:282]
INFO: [VRFC 10-311] analyzing module registerFile_p
ERROR: [VRFC 10-2865] module 'registerFile_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:327]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
ERROR: [VRFC 10-2989] 'inst_adr' is not declared [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:322]
ERROR: [VRFC 10-2865] module 'instrmem_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:282]
INFO: [VRFC 10-311] analyzing module registerFile_p
ERROR: [VRFC 10-2865] module 'registerFile_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:327]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
ERROR: [VRFC 10-4982] syntax error near 'end' [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:321]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:321]
ERROR: [VRFC 10-2865] module 'instrmem_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:282]
INFO: [VRFC 10-311] analyzing module registerFile_p
ERROR: [VRFC 10-2865] module 'registerFile_p' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v:327]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1436.605 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Mon Apr 24 18:00:16 2023] Launched synth_1...
Run output will be captured here: F:/full proj/CA_Proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 24 18:03:11 2023] Launched synth_1...
Run output will be captured here: F:/full proj/CA_Proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 24 18:04:09 2023] Launched synth_1...
Run output will be captured here: F:/full proj/CA_Proj.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:19]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'Instruction' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:20]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'IFID_Instruction' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:21]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branchidex' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:22]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'ALUSrcidex' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:23]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'fA' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/full -notrace
couldn't read file "F:/full": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 24 18:36:55 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branchidex' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:22]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'RegWriteexmem' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
ERROR: [VRFC 10-4982] syntax error near ')' [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:95]
ERROR: [VRFC 10-2865] module 'top2' ignored due to previous errors [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branchidex' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:22]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'RegWriteexmem' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1436.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:27]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top2.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'Branchidex' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:22]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'RegWriteexmem' [F:/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1436.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
