ARM GAS  /tmp/ccz78ux8.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_eth.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c"
  20              		.section	.text.HAL_ETH_RxAllocateCallback,"ax",%progbits
  21              		.align	1
  22              		.weak	HAL_ETH_RxAllocateCallback
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_ETH_RxAllocateCallback:
  28              	.LVL0:
  29              	.LFB155:
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @file    stm32f7xx_hal_eth.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Initialization and deinitialization functions
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @attention
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * Copyright (c) 2017 STMicroelectronics.
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * All rights reserved.
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * in the root directory of this software component.
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @verbatim
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                     ##### How to use this driver #####
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      [..]
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      The ETH HAL driver can be used as follows:
ARM GAS  /tmp/ccz78ux8.s 			page 2


  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...)
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1MAC_CLK_ENABLE()
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1TX_CLK_ENABLE()
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1RX_CLK_ENABLE()
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Configure Ethernet pinout
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (in Interrupt mode)
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Ethernet data reception is asynchronous, so call the following API
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           to start the listening mode:
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_Start():
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                without enabling end of transfer interrupts, in this mode user
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                has to poll for data reception by calling HAL_ETH_ReadData()
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_Start_IT():
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                end of transfer interrupts are enabled in this mode,
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                HAL_ETH_RxCpltCallback() will be executed when an Ethernet packet is received
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) When data is received user can call the following API to get received data:
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_ReadData(): Read a received packet
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) For transmission path, two APIs are available:
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_Transmit(): Transmit an ETH frame in blocking mode
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_Transmit_IT(): Transmit an ETH frame in interrupt mode,
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****               HAL_ETH_TxCpltCallback() will be executed when end of transfer occur
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Communication with an external PHY device:
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_ReadPHYRegister(): Read a register from an external PHY
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          (##) HAL_ETH_WritePHYRegister(): Write data to an external RHY register
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_GetMACConfig(): Get MAC actual configuration into ETH_MACConfigTypeDef
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_SetMACConfig(): Set MAC configuration based on ETH_MACConfigTypeDef
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_GetDMAConfig(): Get DMA actual configuration into ETH_DMAConfigTypeDef
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_SetDMAConfig(): Set DMA configuration based on ETH_DMAConfigTypeDef
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (#) Configure the Ethernet PTP after ETH peripheral initialization
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) Define HAL_ETH_USE_PTP to use PTP APIs.
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetConfig(): Get PTP actual configuration into ETH_PTP_ConfigTypeDef
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetConfig(): Set PTP configuration based on ETH_PTP_ConfigTypeDef
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTime(): Get Seconds and Nanoseconds for the Ethernet PTP registers
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetTime(): Set Seconds and Nanoseconds for the Ethernet PTP registers
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddTimeOffset(): Add Seconds and Nanoseconds offset for the Ethernet PTP
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddendUpdate(): Update the Addend register
ARM GAS  /tmp/ccz78ux8.s 			page 3


  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_InsertTxTimestamp(): Insert Timestamp in transmission
  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTxTimestamp(): Get transmission timestamp
  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetRxTimestamp(): Get reception timestamp
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       -@- The ARP offload feature is not supported in this driver.
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       -@- The PTP offload feature is not supported in this driver.
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *** Callback registration ***
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   =============================================
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Use Function HAL_ETH_RegisterCallback() to register an interrupt callback.
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Function HAL_ETH_RegisterCallback() allows to register following callbacks:
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   and a pointer to the user callback function.
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated register callbacks:
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxAllocateCallback().
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated register callbacks:
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxLinkCallback().
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated register callbacks:
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxFreeCallback().
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated register callbacks:
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxPtpCallback().
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Use function HAL_ETH_UnRegisterCallback() to reset a callback to the default
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   weak function.
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   and the Callback ID.
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   This function allows to reset following callbacks:
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated unregister callbacks:
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxAllocateCallback().
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 4


 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated unregister callbacks:
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxLinkCallback().
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated unregister callbacks:
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxFreeCallback().
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated unregister callbacks:
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxPtpCallback().
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   examples HAL_ETH_TxCpltCallback(), HAL_ETH_RxCpltCallback().
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ HAL_ETH_DeInit only when
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ HAL_ETH_DeInit
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   using HAL_ETH_RegisterCallback() before calling HAL_ETH_DeInit
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   or HAL_ETH_Init function.
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   are set to the corresponding weak functions.
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   @endverbatim
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ******************************************************************************
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #include "stm32f7xx_hal.h"
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @addtogroup STM32F7xx_HAL_Driver
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if defined(ETH)
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH ETH
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief ETH HAL module driver
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @addtogroup ETH_Private_Constants ETH Private Constants
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACCR_MASK          0xFFFB7F7CU
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACECR_MASK         0x3F077FFFU
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACFFR_MASK         0x800007FFU
ARM GAS  /tmp/ccz78ux8.s 			page 5


 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACWTR_MASK         0x0000010FU
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACTFCR_MASK        0xFFFF00F2U
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACRFCR_MASK        0x00000003U
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MTLTQOMR_MASK       0x00000072U
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MTLRQOMR_MASK       0x0000007BU
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMAMR_MASK          0x00007802U
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMASBMR_MASK        0x0000D001U
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMACCR_MASK         0x00013FFFU
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMACTCR_MASK        0x003F1010U
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMACRCR_MASK        0x803F0000U
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACPMTCSR_MASK      (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | \
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                  ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Timeout values */
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_SWRESET_TIMEOUT     500U
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MDIO_BUS_TIMEOUT    1000U
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | \
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               ETH_DMARXDESC_OE  | ETH_DMARXDESC_RWT |\
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               ETH_DMARXDESC_LC | ETH_DMARXDESC_CE |\
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                               ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MAC_US_TICK         1000000U
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACTSCR_MASK        0x0087FF2FU
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_PTPTSHR_VALUE       0xFFFFFFFFU
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_PTPTSLR_VALUE       0xBB9ACA00U
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Ethernet MACMIIAR register Mask */
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACMIIAR_CR_MASK    0xFFFFFFE3U
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Delay to wait when writing to some Ethernet registers */
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_REG_WRITE_DELAY     0x00000001U
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* ETHERNET MACCR register Mask */
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACCR_CLEAR_MASK    0xFD20810FU
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* ETHERNET MACFCR register Mask */
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MACFCR_CLEAR_MASK   0x0000FF41U
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* ETHERNET DMAOMR register Mask */
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_DMAOMR_CLEAR_MASK   0xF8DE3F23U
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* ETHERNET MAC address offsets */
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MAC_ADDR_HBASE      (uint32_t)(ETH_MAC_BASE + 0x40U)  /* ETHERNET MAC address high offs
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define ETH_MAC_ADDR_LBASE      (uint32_t)(ETH_MAC_BASE + 0x44U)  /* ETHERNET MAC address low offse
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* ETHERNET DMA Rx descriptors Frame length Shift */
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define  ETH_DMARXDESC_FRAMELENGTHSHIFT            16U
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private macros ------------------------------------------------------------*/
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Private_Macros ETH Private Macros
ARM GAS  /tmp/ccz78ux8.s 			page 6


 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Helper macros for TX descriptor handling */
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define INCR_TX_DESC_INDEX(inx, offset) do {\
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              (inx) += (offset);\
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){\
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);}\
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            } while (0)
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Helper macros for RX descriptor handling */
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #define INCR_RX_DESC_INDEX(inx, offset) do {\
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              (inx) += (offset);\
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){\
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);}\
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            } while (0)
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Private_Functions   ETH Private Functions
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf);
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf);
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth);
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth);
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth);
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            uint32_t ItMode);
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth);
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static HAL_StatusTypeDef HAL_ETH_PTP_AddendUpdate(ETH_HandleTypeDef *heth, int32_t timeoffset);
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /* Exported functions ---------------------------------------------------------*/
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and deinitialization functions
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief    Initialization and Configuration functions
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @verbatim
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** ===============================================================================
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ##### Initialization and Configuration functions #####
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  ===============================================================================
ARM GAS  /tmp/ccz78ux8.s 			page 7


 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           deinitialize the ETH peripheral:
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) User must Implement HAL_ETH_MspInit() function in which he configures
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           all related peripherals resources (CLOCK, GPIO and NVIC ).
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Call the function HAL_ETH_Init() to configure the selected device with
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           the selected configuration:
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (++) MAC address
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (++) Media interface (MII or RMII)
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (++) Rx DMA Descriptors Tab
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (++) Tx DMA Descriptors Tab
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         (++) Length of Rx Buffers
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (+) Call the function HAL_ETH_DeInit() to restore the default configuration
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           of the selected ETH peripheral.
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @endverbatim
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initialize the Ethernet peripheral registers.
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth == NULL)
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_RESET)
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (heth->MspInitCallback == NULL)
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Init the low level hardware */
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->MspInitCallback(heth);
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 8


 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (void)SYSCFG->PMC;
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ethernet Software reset */
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get tick */
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait for software reset */
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Error Code */
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set State as Error */
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return Error */
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*------------------ MAC, MTL and DMA default Configuration ----------------*/
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACDMAConfig(heth);
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*------------------ DMA Tx Descriptors Configuration ----------------------*/
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMATxDescListInit(heth);
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*------------------ DMA Rx Descriptors Configuration ----------------------*/
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMARxDescListInit(heth);
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*--------------------- ETHERNET MAC Address Configuration ------------------*/
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable MMC Interrupts */
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable Rx MMC Interrupts */
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           ETH_MMCRIMR_RFCEM);
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable Tx MMC Interrupts */
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           ETH_MMCTIMR_TGFSCM);
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->ErrorCode = HAL_ETH_ERROR_NONE;
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
ARM GAS  /tmp/ccz78ux8.s 			page 9


 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  DeInitializes the ETH peripheral.
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_BUSY;
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->MspDeInitCallback == NULL)
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* DeInit the low level hardware */
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_RESET;
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
ARM GAS  /tmp/ccz78ux8.s 			page 10


 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param heth eth handle
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *        This parameter can be one of the following values:
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval status
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            pETH_CallbackTypeDef pCallback)
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pCallback == NULL)
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Update the error code */
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     switch (CallbackID)
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxCpltCallback = pCallback;
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxCpltCallback = pCallback;
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCallback = pCallback;
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->PMTCallback = pCallback;
ARM GAS  /tmp/ccz78ux8.s 			page 11


 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->WakeUpCallback = pCallback;
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       default :
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Update the error code */
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return error status */
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         status =  HAL_ERROR;
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     switch (CallbackID)
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       default :
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Update the error code */
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return error status */
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         status =  HAL_ERROR;
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Update the error code */
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return error status */
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     status =  HAL_ERROR;
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return status;
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         ETH callback is redirected to the weak predefined callback
ARM GAS  /tmp/ccz78ux8.s 			page 12


 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param heth eth handle
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *        This parameter can be one of the following values:
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval status
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     switch (CallbackID)
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCallback = HAL_ETH_ErrorCallback;
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->PMTCallback = HAL_ETH_PMTCallback;
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->WakeUpCallback = HAL_ETH_WakeUpCallback;
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       default :
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Update the error code */
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return error status */
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         status =  HAL_ERROR;
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 13


 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     switch (CallbackID)
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       default :
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Update the error code */
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return error status */
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         status =  HAL_ERROR;
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         break;
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Update the error code */
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return error status */
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     status =  HAL_ERROR;
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return status;
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief ETH Transmit and Receive functions
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @verbatim
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                       ##### IO operation functions #####
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   [..]
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     This subsection provides a set of functions allowing to manage the ETH
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     data transfer.
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @endverbatim
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception and transmission
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
ARM GAS  /tmp/ccz78ux8.s 			page 14


 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set number of descriptors to build */
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Build all descriptors */
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the MAC transmission */
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the MAC reception */
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Flush Transmit FIFO */
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the DMA transmission */
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the DMA reception */
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission in Interrupt mode
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
ARM GAS  /tmp/ccz78ux8.s 			page 15


 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* save IT mode to ETH Handle */
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.ItMode = 1U;
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set number of descriptors to build */
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Build all descriptors */
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the DMA transmission */
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the DMA reception */
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Flush Transmit FIFO */
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the MAC transmission */
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable the MAC reception */
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable ETH DMA interrupts:
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     - Tx complete interrupt
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     - Rx complete interrupt
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     - Fatal bus interrupt
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     */
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
ARM GAS  /tmp/ccz78ux8.s 			page 16


 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the DMA transmission */
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the DMA reception */
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the MAC reception */
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Flush Transmit FIFO */
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the MAC transmission */
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
ARM GAS  /tmp/ccz78ux8.s 			page 17


 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission in Interrupt mode
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descindex;
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the DMA transmission */
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the DMA reception */
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the MAC reception */
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Flush Transmit FIFO */
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Disable the MAC transmission */
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear IOC bit to all Rx descriptors */
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.ItMode = 0U;
ARM GAS  /tmp/ccz78ux8.s 			page 18


 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in polling mode.
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  Timeout: timeout value
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, u
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pTxConfig == NULL)
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set the ETH error code */
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __DSB();
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Incr current tx desc index */
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Start transmission */
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDes
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tickstart = HAL_GetTick();
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait for data to be transmitted or timeout occurred */
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
ARM GAS  /tmp/ccz78ux8.s 			page 19


 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return function status */
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         return HAL_ERROR;
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check for the Timeout */
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (Timeout != HAL_MAX_DELAY)
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           return HAL_ERROR;
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in interrupt mode.
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pTxConfig == NULL)
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Save the packet pointer to release.  */
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
ARM GAS  /tmp/ccz78ux8.s 			page 20


1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __DSB();
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Incr current tx desc index */
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
1062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Start transmission */
1064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
1066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Clear TBUS ETHERNET DMA flag */
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Instance)->DMASR = ETH_DMASR_TBUS;
1069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Resume DMA transmission*/
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       (heth->Instance)->DMATPDR = 0U;
1071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Read a received packet.
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1085:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pAppBuff: Pointer to an application buffer to receive the packet.
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1088:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
1092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccnt = 0U;
1094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccntmax;
1095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t bufflength;
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t rxdataready = 0U;
1097:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pAppBuff == NULL)
1099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState != HAL_ETH_STATE_STARTED)
1105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   descidx = heth->RxDescList.RxDescIdx;
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
1112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 21


1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check if descriptor is not owned by DMA */
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntma
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          && (rxdataready == 0U))
1116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
1118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get timestamp high */
1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
1121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get timestamp low */
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
1123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxS
1125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check first descriptor */
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
1128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxDescList.RxDescCnt = 0;
1130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
1131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get the Frame Length of the received packet */
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
1135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Check if last descriptor */
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
1138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Save Last descriptor index */
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
1141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Packet ready */
1143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         rxdataready = 1;
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Link data */
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
1148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /*Call registered Link callback*/
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                            (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
1152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Link callback */
1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.RxDescCnt++;
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Clear buffer pointer */
1161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmarxdesc->BackupAddr0 = 0;
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Increment current rx descriptor index */
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     INCR_RX_DESC_INDEX(descidx, 1U);
1166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
1167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     desccnt++;
1169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 22


1170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->RxDescList.RxBuildDescCnt += desccnt;
1172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Update Descriptors */
1175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->RxDescList.RxDescIdx = descidx;
1179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (rxdataready == 1U)
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return received packet */
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     *pAppBuff = heth->RxDescList.pRxStart;
1184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Reset first element */
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.pRxStart = NULL;
1186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Packet not ready */
1191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_ERROR;
1192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  This function gives back Rx Desc of the last received Packet
1196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         to the DMA, so ETH DMA will be able to use these descriptors
1197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         to receive next Packets.
1198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
1203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
1205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tailidx;
1206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccount;
1207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t *buff = NULL;
1209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t allocStatus = 1U;
1210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   descidx = heth->RxDescList.RxBuildDescIdx;
1212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
1214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while ((desccount > 0U) && (allocStatus != 0U))
1216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check if a buffer's attached the descriptor */
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
1219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get a new buffer. */
1221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /*Call registered Allocate callback*/
1223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->rxAllocateCallback(&buff);
1224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
1225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Allocate callback */
1226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_RxAllocateCallback(&buff);
ARM GAS  /tmp/ccz78ux8.s 			page 23


1227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (buff == NULL)
1229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         allocStatus = 0U;
1231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       else
1233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
1235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
1236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (allocStatus != 0U)
1240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (heth->RxDescList.ItMode == 0U)
1242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
1244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       else
1246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
1248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
1251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Increment current rx descriptor index */
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       INCR_RX_DESC_INDEX(descidx, 1U);
1254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
1255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       desccount--;
1257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->RxDescList.RxBuildDescCnt != desccount)
1261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the tail pointer index */
1263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
1264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* DMB instruction to avoid race condition */
1266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __DMB();
1267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the Tail pointer address */
1269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
1270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescIdx = descidx;
1272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
1273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Register the Rx alloc callback.
1278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  rxAllocateCallback: pointer to function to alloc buffer
1281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxAllocateCallback(ETH_HandleTypeDef *heth,
ARM GAS  /tmp/ccz78ux8.s 			page 24


1284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                      pETH_rxAllocateCallbackTypeDef rxAllocateCallb
1285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
1287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* No buffer to save */
1289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
1293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->rxAllocateCallback = rxAllocateCallback;
1294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Unregister the Rx alloc callback.
1300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxAllocateCallback(ETH_HandleTypeDef *heth)
1305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
1307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->rxAllocateCallback = HAL_ETH_RxAllocateCallback;
1308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Rx Allocate callback.
1314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  buff: pointer to allocated buffer
1315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_RxAllocateCallback(uint8_t **buff)
1318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
  30              		.loc 1 1318 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(buff);
  35              		.loc 1 1320 3 view .LVU1
1321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_RxAllocateCallback could be implemented in the user file
1323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
  36              		.loc 1 1324 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE155:
  41              		.section	.text.ETH_UpdateDescriptor,"ax",%progbits
  42              		.align	1
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	ETH_UpdateDescriptor:
ARM GAS  /tmp/ccz78ux8.s 			page 25


  48              	.LVL1:
  49              	.LFB152:
1203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
  50              		.loc 1 1203 1 is_stmt 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 8
  53              		@ frame_needed = 0, uses_anonymous_args = 0
1203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
  54              		.loc 1 1203 1 is_stmt 0 view .LVU4
  55 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 24
  58              		.cfi_offset 4, -24
  59              		.cfi_offset 5, -20
  60              		.cfi_offset 6, -16
  61              		.cfi_offset 7, -12
  62              		.cfi_offset 8, -8
  63              		.cfi_offset 14, -4
  64 0004 82B0     		sub	sp, sp, #8
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 32
  67 0006 0546     		mov	r5, r0
1204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tailidx;
  68              		.loc 1 1204 3 is_stmt 1 view .LVU5
1205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccount;
  69              		.loc 1 1205 3 view .LVU6
1206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
  70              		.loc 1 1206 3 view .LVU7
1207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t *buff = NULL;
  71              		.loc 1 1207 3 view .LVU8
1208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  72              		.loc 1 1208 3 view .LVU9
1208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  73              		.loc 1 1208 12 is_stmt 0 view .LVU10
  74 0008 0023     		movs	r3, #0
  75 000a 0193     		str	r3, [sp, #4]
1209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  76              		.loc 1 1209 3 is_stmt 1 view .LVU11
  77              	.LVL2:
1211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  78              		.loc 1 1211 3 view .LVU12
1211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  79              		.loc 1 1211 11 is_stmt 0 view .LVU13
  80 000c D0F86880 		ldr	r8, [r0, #104]
  81              	.LVL3:
1212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  82              		.loc 1 1212 3 is_stmt 1 view .LVU14
1212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  83              		.loc 1 1212 60 is_stmt 0 view .LVU15
  84 0010 08F11203 		add	r3, r8, #18
  85 0014 50F82340 		ldr	r4, [r0, r3, lsl #2]
  86              	.LVL4:
1213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  87              		.loc 1 1213 3 is_stmt 1 view .LVU16
1213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  88              		.loc 1 1213 13 is_stmt 0 view .LVU17
  89 0018 C66E     		ldr	r6, [r0, #108]
ARM GAS  /tmp/ccz78ux8.s 			page 26


  90              	.LVL5:
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
  91              		.loc 1 1215 3 is_stmt 1 view .LVU18
1209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
  92              		.loc 1 1209 11 is_stmt 0 view .LVU19
  93 001a 0127     		movs	r7, #1
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
  94              		.loc 1 1215 9 view .LVU20
  95 001c 14E0     		b	.L3
  96              	.LVL6:
  97              	.L15:
1226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  98              		.loc 1 1226 7 is_stmt 1 view .LVU21
  99 001e 01A8     		add	r0, sp, #4
 100 0020 FFF7FEFF 		bl	HAL_ETH_RxAllocateCallback
 101              	.LVL7:
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 102              		.loc 1 1228 7 view .LVU22
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 103              		.loc 1 1228 16 is_stmt 0 view .LVU23
 104 0024 019B     		ldr	r3, [sp, #4]
1228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 105              		.loc 1 1228 10 view .LVU24
 106 0026 13B1     		cbz	r3, .L12
1234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 107              		.loc 1 1234 9 is_stmt 1 view .LVU25
 108 0028 2362     		str	r3, [r4, #32]
1235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 109              		.loc 1 1235 9 view .LVU26
 110 002a A360     		str	r3, [r4, #8]
 111 002c 11E0     		b	.L4
 112              	.L12:
1230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 113              		.loc 1 1230 21 is_stmt 0 view .LVU27
 114 002e 0027     		movs	r7, #0
 115              	.LVL8:
1230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 116              		.loc 1 1230 21 view .LVU28
 117 0030 0FE0     		b	.L4
 118              	.LVL9:
 119              	.L6:
1247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 120              		.loc 1 1247 9 is_stmt 1 view .LVU29
 121 0032 6B69     		ldr	r3, [r5, #20]
 122 0034 43F48043 		orr	r3, r3, #16384
 123 0038 6360     		str	r3, [r4, #4]
 124 003a 13E0     		b	.L7
 125              	.LVL10:
 126              	.L8:
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
 127              		.loc 1 1253 7 discriminator 3 view .LVU30
1255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       desccount--;
 128              		.loc 1 1255 7 view .LVU31
1255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       desccount--;
 129              		.loc 1 1255 64 is_stmt 0 view .LVU32
 130 003c 03F11202 		add	r2, r3, #18
 131 0040 55F82240 		ldr	r4, [r5, r2, lsl #2]
ARM GAS  /tmp/ccz78ux8.s 			page 27


 132              	.LVL11:
1256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 133              		.loc 1 1256 7 is_stmt 1 view .LVU33
1256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 134              		.loc 1 1256 16 is_stmt 0 view .LVU34
 135 0044 013E     		subs	r6, r6, #1
 136              	.LVL12:
1256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 137              		.loc 1 1256 16 view .LVU35
 138 0046 9846     		mov	r8, r3
 139              	.LVL13:
 140              	.L3:
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 141              		.loc 1 1215 27 is_stmt 1 view .LVU36
 142 0048 BEB1     		cbz	r6, .L13
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 143              		.loc 1 1215 27 is_stmt 0 view .LVU37
 144 004a B7B1     		cbz	r7, .L13
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 145              		.loc 1 1218 5 is_stmt 1 view .LVU38
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 146              		.loc 1 1218 9 is_stmt 0 view .LVU39
 147 004c 236A     		ldr	r3, [r4, #32]
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 148              		.loc 1 1218 8 view .LVU40
 149 004e 002B     		cmp	r3, #0
 150 0050 E5D0     		beq	.L15
 151              	.LVL14:
 152              	.L4:
1239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 153              		.loc 1 1239 5 is_stmt 1 view .LVU41
1239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 154              		.loc 1 1239 8 is_stmt 0 view .LVU42
 155 0052 002F     		cmp	r7, #0
 156 0054 F8D0     		beq	.L3
1241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 157              		.loc 1 1241 7 is_stmt 1 view .LVU43
1241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 158              		.loc 1 1241 27 is_stmt 0 view .LVU44
 159 0056 AB6D     		ldr	r3, [r5, #88]
1241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 160              		.loc 1 1241 10 view .LVU45
 161 0058 002B     		cmp	r3, #0
 162 005a EAD1     		bne	.L6
1243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 163              		.loc 1 1243 9 is_stmt 1 view .LVU46
 164 005c 6A69     		ldr	r2, [r5, #20]
 165 005e 134B     		ldr	r3, .L16
 166 0060 1343     		orrs	r3, r3, r2
 167 0062 6360     		str	r3, [r4, #4]
 168              	.L7:
1250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 169              		.loc 1 1250 7 view .LVU47
 170 0064 2368     		ldr	r3, [r4]
 171 0066 43F00043 		orr	r3, r3, #-2147483648
 172 006a 2360     		str	r3, [r4]
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
ARM GAS  /tmp/ccz78ux8.s 			page 28


 173              		.loc 1 1253 7 view .LVU48
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
 174              		.loc 1 1253 7 view .LVU49
 175 006c 08F10103 		add	r3, r8, #1
 176              	.LVL15:
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
 177              		.loc 1 1253 7 view .LVU50
 178 0070 032B     		cmp	r3, #3
 179 0072 E3D9     		bls	.L8
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
 180              		.loc 1 1253 7 discriminator 1 view .LVU51
 181 0074 A8F10303 		sub	r3, r8, #3
 182              	.LVL16:
1253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get current descriptor address */
 183              		.loc 1 1253 7 is_stmt 0 discriminator 1 view .LVU52
 184 0078 E0E7     		b	.L8
 185              	.LVL17:
 186              	.L13:
1260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 187              		.loc 1 1260 3 is_stmt 1 view .LVU53
1260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 188              		.loc 1 1260 23 is_stmt 0 view .LVU54
 189 007a EB6E     		ldr	r3, [r5, #108]
1260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 190              		.loc 1 1260 6 view .LVU55
 191 007c B342     		cmp	r3, r6
 192 007e 11D0     		beq	.L2
1263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 193              		.loc 1 1263 5 is_stmt 1 view .LVU56
1263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 194              		.loc 1 1263 42 is_stmt 0 view .LVU57
 195 0080 08F10303 		add	r3, r8, #3
1263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 196              		.loc 1 1263 13 view .LVU58
 197 0084 03F00303 		and	r3, r3, #3
 198              	.LVL18:
1266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 199              		.loc 1 1266 5 is_stmt 1 view .LVU59
 200              	.LBB20:
 201              	.LBI20:
 202              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccz78ux8.s 			page 29


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccz78ux8.s 			page 30


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccz78ux8.s 			page 31


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccz78ux8.s 			page 32


 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
ARM GAS  /tmp/ccz78ux8.s 			page 33


 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
ARM GAS  /tmp/ccz78ux8.s 			page 34


 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccz78ux8.s 			page 35


 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccz78ux8.s 			page 36


 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
ARM GAS  /tmp/ccz78ux8.s 			page 37


 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccz78ux8.s 			page 38


 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
ARM GAS  /tmp/ccz78ux8.s 			page 39


 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccz78ux8.s 			page 40


 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
ARM GAS  /tmp/ccz78ux8.s 			page 41


 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
ARM GAS  /tmp/ccz78ux8.s 			page 42


 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /tmp/ccz78ux8.s 			page 43


 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccz78ux8.s 			page 44


 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 203              		.loc 2 888 27 view .LVU60
 204              	.LBB21:
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 205              		.loc 2 890 3 view .LVU61
 206              		.syntax unified
 207              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 208 0088 BFF35F8F 		dmb 0xF
 209              	@ 0 "" 2
 210              		.thumb
 211              		.syntax unified
 212              	.LBE21:
 213              	.LBE20:
1269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 214              		.loc 1 1269 5 view .LVU62
 215 008c 2A69     		ldr	r2, [r5, #16]
 216 008e 03EB8303 		add	r3, r3, r3, lsl #2
 217              	.LVL19:
1269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 218              		.loc 1 1269 5 is_stmt 0 view .LVU63
 219 0092 02EBC302 		add	r2, r2, r3, lsl #3
 220 0096 2B68     		ldr	r3, [r5]
 221 0098 03F58053 		add	r3, r3, #4096
 222 009c 9A60     		str	r2, [r3, #8]
1271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 223              		.loc 1 1271 5 is_stmt 1 view .LVU64
1271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 224              		.loc 1 1271 37 is_stmt 0 view .LVU65
 225 009e C5F86880 		str	r8, [r5, #104]
1272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 226              		.loc 1 1272 5 is_stmt 1 view .LVU66
1272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 227              		.loc 1 1272 37 is_stmt 0 view .LVU67
 228 00a2 EE66     		str	r6, [r5, #108]
 229              	.LVL20:
 230              	.L2:
1274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 231              		.loc 1 1274 1 view .LVU68
 232 00a4 02B0     		add	sp, sp, #8
 233              	.LCFI2:
ARM GAS  /tmp/ccz78ux8.s 			page 45


 234              		.cfi_def_cfa_offset 24
 235              		@ sp needed
 236 00a6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 237              	.LVL21:
 238              	.L17:
1274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 239              		.loc 1 1274 1 view .LVU69
 240 00aa 00BF     		.align	2
 241              	.L16:
 242 00ac 00400080 		.word	-2147467264
 243              		.cfi_endproc
 244              	.LFE152:
 246              		.section	.text.HAL_ETH_RxLinkCallback,"ax",%progbits
 247              		.align	1
 248              		.weak	HAL_ETH_RxLinkCallback
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	HAL_ETH_RxLinkCallback:
 254              	.LVL22:
 255              	.LFB156:
1325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Rx Link callback.
1328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pStart: pointer to packet start
1329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pEnd: pointer to packet end
1330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  buff: pointer to received data
1331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  Length: received data length
1332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
1335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 256              		.loc 1 1335 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
1336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(pStart);
 261              		.loc 1 1337 3 view .LVU71
1338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(pEnd);
 262              		.loc 1 1338 3 view .LVU72
1339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(buff);
 263              		.loc 1 1339 3 view .LVU73
1340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(Length);
 264              		.loc 1 1340 3 view .LVU74
1341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_RxLinkCallback could be implemented in the user file
1343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 265              		.loc 1 1344 1 is_stmt 0 view .LVU75
 266 0000 7047     		bx	lr
 267              		.cfi_endproc
 268              	.LFE156:
 270              		.section	.text.HAL_ETH_TxFreeCallback,"ax",%progbits
 271              		.align	1
 272              		.weak	HAL_ETH_TxFreeCallback
ARM GAS  /tmp/ccz78ux8.s 			page 46


 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	HAL_ETH_TxFreeCallback:
 278              	.LVL23:
 279              	.LFB162:
1345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the Rx link data function.
1348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  rxLinkCallback: pointer to function to link data
1351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxLinkCallback(ETH_HandleTypeDef *heth, pETH_rxLinkCallbackTypeDe
1354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (rxLinkCallback == NULL)
1356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* No buffer to save */
1358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to link data */
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->rxLinkCallback = rxLinkCallback;
1363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Unregister the Rx link callback.
1369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxLinkCallback(ETH_HandleTypeDef *heth)
1374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->rxLinkCallback = HAL_ETH_RxLinkCallback;
1377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get the error state of the last received packet.
1383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pErrorCode: pointer to uint32_t to hold the error code
1386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(const ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
1389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get error bits. */
1391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
1392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 47


1396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the Tx free function.
1398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  txFreeCallback: pointer to function to release the packet
1401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxFreeCallback(ETH_HandleTypeDef *heth, pETH_txFreeCallbackTypeDe
1404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (txFreeCallback == NULL)
1406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* No buffer to save */
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to free transmmitted packet */
1412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->txFreeCallback = txFreeCallback;
1413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Unregister the Tx free callback.
1419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxFreeCallback(ETH_HandleTypeDef *heth)
1424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
1426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->txFreeCallback = HAL_ETH_TxFreeCallback;
1427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Tx Free callback.
1433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  buff: pointer to buffer to free
1434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_TxFreeCallback(uint32_t *buff)
1437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 280              		.loc 1 1437 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
1438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(buff);
 285              		.loc 1 1439 3 view .LVU77
1440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxFreeCallback could be implemented in the user file
1442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 286              		.loc 1 1443 1 is_stmt 0 view .LVU78
 287 0000 7047     		bx	lr
 288              		.cfi_endproc
ARM GAS  /tmp/ccz78ux8.s 			page 48


 289              	.LFE162:
 291              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 292              		.align	1
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	ETH_MACAddressConfig:
 298              	.LVL24:
 299              	.LFB195:
1444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Release transmitted Tx packets.
1447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
1457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktInUse;
1458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
1460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Loop through buffers in use.  */
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while ((numOfBuf != 0U) && (pktTxStatus != 0U))
1464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     pktInUse = 1U;
1466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     numOfBuf--;
1467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
1468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (dmatxdesclist->PacketAddress[idx] == NULL)
1469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* No packet in use, skip to next.  */
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       INCR_TX_DESC_INDEX(idx, 1U);
1472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
1473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (pktInUse != 0U)
1476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Determine if the packet has been transmitted.  */
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
1479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_LS)
1482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             && (heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_TTSS))
1483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
1484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Get timestamp low */
1485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           timestamp->TimeStampLow = heth->Init.TxDesc[idx].DESC6;
1486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Get timestamp high */
1487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           timestamp->TimeStampHigh = heth->Init.TxDesc[idx].DESC7;
1488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
1489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         else
1490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
1491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           timestamp->TimeStampHigh = timestamp->TimeStampLow = UINT32_MAX;
ARM GAS  /tmp/ccz78ux8.s 			page 49


1492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
1493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /*Call registered callbacks*/
1497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Handle Ptp  */
1499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         if (timestamp->TimeStampHigh != UINT32_MAX && timestamp->TimeStampLow != UINT32_MAX)
1500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
1501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           heth->txPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
1503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Release the packet.  */
1505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->txFreeCallback(dmatxdesclist->PacketAddress[idx]);
1506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
1507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Call callbacks */
1508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Handle Ptp  */
1510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         if (timestamp->TimeStampHigh != UINT32_MAX && timestamp->TimeStampLow != UINT32_MAX)
1511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
1512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
1514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Release the packet.  */
1516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
1517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Clear the entry in the in-use array.  */
1520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->PacketAddress[idx] = NULL;
1521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Update the transmit relesae index and number of buffers in use.  */
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         INCR_TX_DESC_INDEX(idx, 1U);
1524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
1525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
1526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       else
1528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get out of the loop!  */
1530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         pktTxStatus = 0U;
1531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the Ethernet PTP configuration.
1540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for PTP
1544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpTSCR;
ARM GAS  /tmp/ccz78ux8.s 			page 50


1549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TimeTypeDef time;
1550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ptpconfig == NULL)
1552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Mask the Timestamp Trigger interrupt */
1557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM);
1558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpTSCR = ptpconfig->Timestamp |
1560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampUpdate << ETH_PTPTSCR_TSFCU_Pos) |
1561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampAll << ETH_PTPTSCR_TSSARFE_Pos) |
1562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampRolloverMode << ETH_PTPTSCR_TSSSR_Pos) |
1563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampV2 << ETH_PTPTSCR_TSPTPPSV2E_Pos) |
1564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEthernet << ETH_PTPTSCR_TSSPTPOEFE_Pos) |
1565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv6 << ETH_PTPTSCR_TSSIPV6FE_Pos) |
1566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv4 << ETH_PTPTSCR_TSSIPV4FE_Pos) |
1567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEvent << ETH_PTPTSCR_TSSEME_Pos) |
1568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampMaster << ETH_PTPTSCR_TSSMRME_Pos) |
1569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampFilter << ETH_PTPTSCR_TSPFFMAE_Pos) |
1570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampClockType << ETH_PTPTSCR_TSCNT_Pos);
1571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to MACTSCR */
1573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(heth->Instance->PTPTSCR, ETH_MACTSCR_MASK, tmpTSCR);
1574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable Timestamp */
1576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPSSIR, ptpconfig->TimestampSubsecondInc);
1578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPTSAR, ptpconfig->TimestampAddend);
1579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable Timestamp */
1581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ptpconfig->TimestampAddendUpdate == ENABLE)
1582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0)
1585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable Update mode */
1591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ptpconfig->TimestampUpdateMode == ENABLE)
1592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSFCU);
1594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set PTP Configuration done */
1597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->IsPtpConfigured = HAL_ETH_PTP_CONFIGURED;
1598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Seconds */
1600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   time.Seconds = heth->Instance->PTPTSHR;
1601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set NanoSeconds */
1602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   time.NanoSeconds = heth->Instance->PTPTSLR;
1603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_ETH_PTP_SetTime(heth, &time);
1605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 51


1606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ptp Init */
1607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTI);
1608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get the Ethernet PTP configuration.
1615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for PTP
1619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ptpconfig == NULL)
1624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->Timestamp = READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampUpdate = ((READ_BIT(heth->Instance->PTPTSCR,
1629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           ETH_PTPTSCR_TSFCU) >> ETH_PTPTSCR_TSFCU_Pos) > 0U) ? ENAB
1630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampAll = ((READ_BIT(heth->Instance->PTPTSCR,
1631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                        ETH_PTPTSCR_TSSARFE) >> ETH_PTPTSCR_TSSARFE_Pos) > 0U) ? ENA
1632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampRolloverMode = ((READ_BIT(heth->Instance->PTPTSCR,
1633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                 ETH_PTPTSCR_TSSSR) >> ETH_PTPTSCR_TSSSR_Pos) > 0U)
1634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                      ? ENABLE : DISABLE;
1635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampV2 = ((READ_BIT(heth->Instance->PTPTSCR,
1636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                       ETH_PTPTSCR_TSPTPPSV2E) >> ETH_PTPTSCR_TSPTPPSV2E_Pos) > 0U) 
1637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampEthernet = ((READ_BIT(heth->Instance->PTPTSCR,
1638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                             ETH_PTPTSCR_TSSPTPOEFE) >> ETH_PTPTSCR_TSSPTPOEFE_Pos) 
1639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                  ? ENABLE : DISABLE;
1640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampIPv6 = ((READ_BIT(heth->Instance->PTPTSCR,
1641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV6FE) >> ETH_PTPTSCR_TSSIPV6FE_Pos) > 0U) 
1642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampIPv4 = ((READ_BIT(heth->Instance->PTPTSCR,
1643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV4FE) >> ETH_PTPTSCR_TSSIPV4FE_Pos) > 0U) 
1644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampEvent = ((READ_BIT(heth->Instance->PTPTSCR,
1645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                          ETH_PTPTSCR_TSSEME) >> ETH_PTPTSCR_TSSEME_Pos) > 0U) ? ENA
1646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampMaster = ((READ_BIT(heth->Instance->PTPTSCR,
1647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           ETH_PTPTSCR_TSSMRME) >> ETH_PTPTSCR_TSSMRME_Pos) > 0U) ? 
1648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampFilter = ((READ_BIT(heth->Instance->PTPTSCR,
1649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           ETH_PTPTSCR_TSPFFMAE) >> ETH_PTPTSCR_TSPFFMAE_Pos) > 0U) 
1650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ptpconfig->TimestampClockType = ((READ_BIT(heth->Instance->PTPTSCR,
1651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                              ETH_PTPTSCR_TSCNT) >> ETH_PTPTSCR_TSCNT_Pos) > 0U) ? E
1652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
1654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set Seconds and Nanoseconds for the Ethernet PTP registers.
1659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  time: pointer to a ETH_TimeTypeDef structure that contains
1662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         time to set
ARM GAS  /tmp/ccz78ux8.s 			page 52


1663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Seconds */
1670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->Instance->PTPTSHUR = time->Seconds;
1671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set NanoSeconds */
1673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->Instance->PTPTSLUR = time->NanoSeconds;
1674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* the system time is updated */
1676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTU);
1677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get Seconds and Nanoseconds for the Ethernet PTP registers.
1690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  time: pointer to a ETH_TimeTypeDef structure that contains
1693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         time to get
1694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get Seconds */
1701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     time->Seconds = heth->Instance->PTPTSHR;
1702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get NanoSeconds */
1703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     time->NanoSeconds = heth->Instance->PTPTSLR;
1704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Update time for the Ethernet PTP registers.
1717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  timeoffset: pointer to a ETH_PtpUpdateTypeDef structure that contains
ARM GAS  /tmp/ccz78ux8.s 			page 53


1720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the time update information
1721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_AddTimeOffset(ETH_HandleTypeDef *heth, ETH_PtpUpdateTypeDef ptpoffset
1724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                             ETH_TimeTypeDef *timeoffset)
1725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   int32_t addendtime ;
1727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (ptpoffsettype ==  HAL_ETH_PTP_NEGATIVE_UPDATE)
1730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Seconds update */
1732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->Instance->PTPTSHUR = ETH_PTPTSHR_VALUE - timeoffset->Seconds + 1U;
1733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       if (READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSSR) == ETH_PTPTSCR_TSSSR)
1735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Set nanoSeconds update */
1737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSLR_VALUE - timeoffset->NanoSeconds;
1738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       else
1740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
1741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSHR_VALUE - timeoffset->NanoSeconds + 1U;
1742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
1743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* adjust negative addend register */
1745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       addendtime = - timeoffset->NanoSeconds;
1746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_PTP_AddendUpdate(heth, addendtime);
1747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
1750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Seconds update */
1752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->Instance->PTPTSHUR = timeoffset->Seconds;
1753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set nanoSeconds update */
1754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->Instance->PTPTSLUR = timeoffset->NanoSeconds;
1755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* adjust positive addend register */
1757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       addendtime = timeoffset->NanoSeconds;
1758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       HAL_ETH_PTP_AddendUpdate(heth, addendtime);
1759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTU);
1763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Update the Addend register
1776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: Pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccz78ux8.s 			page 54


1777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  timeoffset: The value of the time offset to be added to
1779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the addend register in Nanoseconds
1780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static HAL_StatusTypeDef HAL_ETH_PTP_AddendUpdate(ETH_HandleTypeDef *heth, int32_t timeoffset)
1783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg;
1785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* update the addend register */
1788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg = READ_REG(heth->Instance->PTPTSAR);
1790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg += timeoffset ;
1791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->Instance->PTPTSAR, tmpreg);
1792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0)
1795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
1798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Insert Timestamp in transmission.
1810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_InsertTxTimestamp(ETH_HandleTypeDef *heth)
1815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
1818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
1819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable Time Stamp transmission */
1823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TTSE);
1824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
ARM GAS  /tmp/ccz78ux8.s 			page 55


1834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get transmission timestamp.
1837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         transmission timestamp
1841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[idx];
1848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get timestamp low */
1852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     timestamp->TimeStampLow = dmatxdesc->DESC0;
1853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get timestamp high */
1854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     timestamp->TimeStampHigh = dmatxdesc->DESC1;
1855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get receive timestamp.
1868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         receive timestamp
1872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetRxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURED)
1877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get timestamp low */
1879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     timestamp->TimeStampLow = heth->RxDescList.TimeStamp.TimeStampLow;
1880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get timestamp high */
1881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     timestamp->TimeStampHigh = heth->RxDescList.TimeStamp.TimeStampHigh;
1882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
1885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
1887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Return function status */
1889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 56


1891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Register the Tx Ptp callback.
1895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  txPtpCallback: Function to handle Ptp transmission
1898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxPtpCallback(ETH_HandleTypeDef *heth, pETH_txPtpCallbackTypeDef 
1901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (txPtpCallback == NULL)
1903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* No buffer to save */
1905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
1906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Function to handle Tx Ptp */
1908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->txPtpCallback = txPtpCallback;
1909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Unregister the Tx Ptp callback.
1915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxPtpCallback(ETH_HandleTypeDef *heth)
1920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
1922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->txPtpCallback = HAL_ETH_TxPtpCallback;
1923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
1925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Tx Ptp callback.
1929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  buff: pointer to application buffer
1930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TimeStampTypeDef structure that contains
1931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         transmission timestamp
1932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
1933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_TxPtpCallback(uint32_t *buff, ETH_TimeStampTypeDef *timestamp)
1935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(buff);
1938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxPtpCallback could be implemented in the user file
1940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
1942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
1945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccz78ux8.s 			page 57


1948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
1949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
1950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
1953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
1954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
1955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
1956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Packet received */
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
1959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the Eth DMA Rx IT pending bits */
1961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
1962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*Call registered Receive complete callback*/
1965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->RxCpltCallback(heth);
1966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
1967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Receive complete callback */
1968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
1969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Packet transmitted */
1973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
1974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
1976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
1977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /*Call registered Transmit complete callback*/
1980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->TxCpltCallback(heth);
1981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
1982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Transfer complete callback */
1983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
1984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
1986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* ETH DMA Error */
1988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
1989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
1990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* if fatal bus error occurred */
1992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((dma_flag & ETH_DMASR_FBES) != 0U)
1993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
1994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get DMA error code  */
1995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DM
1996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
1997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Disable all interrupts */
1998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
1999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set HAL state to ERROR */
2001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
2002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
2003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
2004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
ARM GAS  /tmp/ccz78ux8.s 			page 58


2005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get DMA error status  */
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
2007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
2008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Clear the interrupt summary flag */
2010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
2011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                     ETH_DMASR_RBUS | ETH_DMASR_AIS));
2012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
2013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Call registered Error callback*/
2015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->ErrorCallback(heth);
2016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
2017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ethernet DMA Error callback */
2018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
2019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
2020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* ETH PMT IT */
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
2025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get MAC Wake-up source and clear the status register pending bit */
2027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_M
2028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Call registered PMT callback*/
2031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->PMTCallback(heth);
2032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
2033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ethernet PMT callback */
2034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_PMTCallback(heth);
2035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
2036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->MACWakeUpEvent = (uint32_t)(0x0U);
2038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* check ETH WAKEUP exti flag */
2042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
2043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear ETH WAKEUP Exti pending bit */
2045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
2046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
2047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Call registered WakeUp callback*/
2048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     heth->WakeUpCallback(heth);
2049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #else
2050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* ETH WAKEUP callback */
2051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_ETH_WakeUpCallback(heth);
2052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
2053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
2058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
ARM GAS  /tmp/ccz78ux8.s 			page 59


2062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
2063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
2066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
2068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
2073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
2078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
2081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_RxCpltCallback could be implemented in the user file
2083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2085:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
2088:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
2093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
2096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2097:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_ErrorCallback could be implemented in the user file
2098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Ethernet Power Management module IT callback
2103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
2108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
2111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   the HAL_ETH_PMTCallback could be implemented in the user file
2113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  ETH WAKEUP interrupt callback
ARM GAS  /tmp/ccz78ux8.s 			page 60


2119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** __weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
2124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
2127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             the HAL_ETH_WakeUpCallback could be implemented in the user file
2129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    */
2130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Read a PHY register
2134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param pRegValue: parameter to hold read value
2139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYRe
2142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                           uint32_t *pRegValue)
2143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
2146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prepare the MII address register value */
2154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device add
2155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
2156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
2157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
2158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
2164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check for the Busy flag */
2166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check for the Timeout */
2169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
2170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
2171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
2172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
2173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 61


2176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get MACMIIDR value */
2178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
2179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Writes to a PHY register.
2185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  RegValue: the value to write
2190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_
2193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            uint32_t RegValue)
2194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
2197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prepare the MII register address value */
2205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device addre
2206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
2207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
2208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
2209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Give the value to the MII data register */
2211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
2212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get tick */
2217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tickstart = HAL_GetTick();
2218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Check for the Busy flag */
2220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Check for the Timeout */
2223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
2224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
2225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
2226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
2227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
ARM GAS  /tmp/ccz78ux8.s 			page 62


2233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
2236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
2239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief   ETH control functions
2240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
2241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @verbatim
2242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
2243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                       ##### Peripheral Control functions #####
2244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
2245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   [..]
2246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     This subsection provides a set of functions allowing to control the ETH
2247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     peripheral.
2248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @endverbatim
2250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
2251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get the configuration of the MAC and MTL subsystems.
2254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
2257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the MAC.
2258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL Status
2259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf
2261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf == NULL)
2263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get MAC parameters */
2268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : D
2269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
2271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
2272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
2274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
2275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
2276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
2279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
2280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
2281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
2282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
2283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? 
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
2286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
2287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
2288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
2289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
ARM GAS  /tmp/ccz78ux8.s 			page 63


2290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
2291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get the configuration of the DMA.
2297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL Status
2302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf
2304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (dmaconf == NULL)
2306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
2311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
2312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ?
2313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
2314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
2315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
2316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
2317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
2318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
2320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
2321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
2323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
2324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
2325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
2326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
2327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
2328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
2329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
2330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the MAC configuration.
2336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
2339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the MAC.
2340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf == NULL)
2345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
ARM GAS  /tmp/ccz78ux8.s 			page 64


2347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_SetMACConfig(heth, macconf);
2352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
2354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
2356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the ETH DMA configuration.
2363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (dmaconf == NULL)
2372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     ETH_SetDMAConfig(heth, dmaconf);
2379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
2381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
2383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Configures the Clock range of ETH MDIO interface.
2390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
2395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t hclk;
2397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg;
2398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACMIIAR;
2401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
2402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg &= ETH_MACMIIAR_CR_MASK;
2403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 65


2404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get hclk frequency value */
2405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
2406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
2408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (hclk < 35000000U)
2409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 0-35 MHz */
2411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
2412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (hclk < 60000000U)
2414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */
2416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
2417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (hclk < 100000000U)
2419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */
2421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
2422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else if (hclk < 150000000U)
2424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */
2426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
2427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else /* (hclk >= 150000000)  */
2429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* CSR Clock >= 150 MHz */
2431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
2432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
2435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
2436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the ETH MAC (L2) Filters configuration.
2440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
2443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigType
2447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t filterconfig;
2449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pFilterConfig == NULL)
2452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
2457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
2458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
2459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
2460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
ARM GAS  /tmp/ccz78ux8.s 			page 66


2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
2462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
2463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
2464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
2465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
2466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
2467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
2469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFFR;
2473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
2475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Get the ETH MAC (L2) Filters configuration.
2481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
2484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(const ETH_HandleTypeDef *heth, ETH_MACFilterConfigType
2488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pFilterConfig == NULL)
2490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABL
2495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
2496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
2497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
2499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
2500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
2501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
2502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
2504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
2505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
2506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
2507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
2508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the source MAC Address to be matched.
2514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  AddrNbr: The MAC address to configure
2517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This parameter must be a value of the following:
ARM GAS  /tmp/ccz78ux8.s 			page 67


2518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *            ETH_MAC_ADDRESS1
2519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *            ETH_MAC_ADDRESS2
2520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *            ETH_MAC_ADDRESS3
2521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pMACAddr: Pointer to MAC address buffer data (6 bytes)
2522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetSourceMACAddrMatch(const ETH_HandleTypeDef *heth, uint32_t AddrNbr,
2525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                 const uint8_t *pMACAddr)
2526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t macaddrlr;
2528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t macaddrhr;
2529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pMACAddr == NULL)
2531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get mac addr high reg offset */
2536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macaddrhr = ((uint32_t) &(heth->Instance->MACA0HR) + AddrNbr);
2537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get mac addr low reg offset */
2538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macaddrlr = ((uint32_t) &(heth->Instance->MACA0LR) + AddrNbr);
2539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 32 to 47 */
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) = (((uint32_t)(pMACAddr[5]) << 8) | (uint32_t)pMACAddr[4]);
2542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrlr) = (((uint32_t)(pMACAddr[3]) << 24) | ((uint32_t)(pMACAddr[2]) << 16
2544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
2545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enable address and set source address bit */
2547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) |= (ETH_MACA1HR_AE | ETH_MACA1HR_SA);
2548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the ETH Hash Table Value.
2554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pHashTable: pointer to a table of two 32 bit values, that contains
2557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the 64 bits of the hash table.
2558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
2561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pHashTable == NULL)
2564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACHTHR = pHashTable[0];
2569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTHR;
2573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
ARM GAS  /tmp/ccz78ux8.s 			page 68


2575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->Instance->MACHTLR = pHashTable[1];
2577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTLR;
2581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
2583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the VLAN Identifier for Rx packets
2589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  ComparisonBits: 12 or 16 bit comparison mode
2592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****             must be a value of @ref ETH_VLAN_Tag_Comparison
2593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  VLANIdentifier: VLAN Identifier value
2594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_SetRxVLANIdentifier(ETH_HandleTypeDef *heth, uint32_t ComparisonBits, uint32_t VLANIde
2597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
2600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
2601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
2605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACVLANTR;
2612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
2614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Enters the Power down mode.
2618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pPowerDownConfig: a pointer to ETH_PowerDownConfigTypeDef structure
2621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         that contains the Power Down configuration
2622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None.
2623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_EnterPowerDownMode(ETH_HandleTypeDef *heth, const ETH_PowerDownConfigTypeDef *pPowerDo
2625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t powerdownconfig;
2627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   powerdownconfig = (((uint32_t)pPowerDownConfig->MagicPacket << ETH_MACPMTCSR_MPE_Pos) |
2629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
2630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
2631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
ARM GAS  /tmp/ccz78ux8.s 			page 69


2632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_MASK, powerdownconfig);
2634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Exits from the Power down mode.
2638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None.
2641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** void HAL_ETH_ExitPowerDownMode(ETH_HandleTypeDef *heth)
2643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* clear wake up sources */
2647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU);
2648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACPMTCSR;
2652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
2654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (READ_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD) != 0U)
2656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Exit power down mode */
2658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD);
2659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
2661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
2662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACPMTCSR;
2663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
2664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
2665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Disable PMT interrupt */
2668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_PMTIM);
2669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Set the WakeUp filter.
2673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pFilter: pointer to filter registers values
2676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  Count: number of filter registers, must be from 1 to 8.
2677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None.
2678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetWakeUpFilter(ETH_HandleTypeDef *heth, uint32_t *pFilter, uint32_t Coun
2680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t regindex;
2682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pFilter == NULL)
2684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
2686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Reset Filter Pointer */
ARM GAS  /tmp/ccz78ux8.s 			page 70


2689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFFRPR);
2690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wake up packet filter config */
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   for (regindex = 0; regindex < Count; regindex++)
2693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
2694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Write filter regs */
2695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->Instance->MACRWUFFR, pFilter[regindex]);
2696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
2697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_OK;
2699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
2703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State and Errors functions
2706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *  @brief   ETH State and Errors functions
2707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *
2708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @verbatim
2709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
2710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                  ##### Peripheral State and Errors functions #####
2711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ==============================================================================
2712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****  [..]
2713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    This subsection provides a set of functions allowing to return the State of
2714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    ETH communication process, return Peripheral Errors occurred during communication
2715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****    process
2716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** @endverbatim
2719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
2720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH state.
2724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL state
2727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(const ETH_HandleTypeDef *heth)
2729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->gState;
2731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH error code
2735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval ETH Error Code
2738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
2740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->ErrorCode;
2742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH DMA error code
ARM GAS  /tmp/ccz78ux8.s 			page 71


2746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval ETH DMA Error Code
2749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
2751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->DMAErrorCode;
2753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH MAC error code
2757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval ETH MAC Error Code
2760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** uint32_t HAL_ETH_GetMACError(const ETH_HandleTypeDef *heth)
2762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->MACErrorCode;
2764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH MAC WakeUp event source
2768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval ETH MAC WakeUp event source
2771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** uint32_t HAL_ETH_GetMACWakeUpSource(const ETH_HandleTypeDef *heth)
2773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->MACWakeUpEvent;
2775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Returns the ETH Tx Buffers in use number
2779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval ETH Tx Buffers in use number
2782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** uint32_t HAL_ETH_GetTxBuffersNumber(const ETH_HandleTypeDef *heth)
2784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->TxDescList.BuffersInUse;
2786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
2789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @}
2793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions   ETH Private Functions
2796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @{
2797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccz78ux8.s 			page 72


2803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
2804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
2808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
2815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
2817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
2820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
2824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
2825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
2827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
2828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
2832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
2833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
2834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->Speed |
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
2836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
2837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->DuplexMode |
2838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
2840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
2841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->BackOffLimit |
2842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
2843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
2845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
2846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration --------------------*/
2854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET MACFCR value */
2856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
2858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
2859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 73


2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
2862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
2864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
2865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
2866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET MACFCR */
2868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
2869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
2875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
2878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
2880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
2882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
2883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
2885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
2886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) <<
2888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
2890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
2891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
2892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
2893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
2894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
2895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
2896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
2898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
2899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
2908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
2909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
2910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                                        Rx it is applied for the oth
2911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
2912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
2913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
2914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
2915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
2916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 74


2917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
2920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
2922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
2926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
2932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
2933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
2934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
2935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*--------------- ETHERNET MAC registers default Configuration --------------*/
2937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Watchdog = ENABLE;
2938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
2939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
2940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
2941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
2942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
2943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
2944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
2945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
2946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
2947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
2948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
2949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
2950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
2951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
2952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
2953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
2954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
2955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
2956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
2957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* MAC default configuration */
2959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_SetMACConfig(heth, &macDefaultConf);
2960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /*--------------- ETHERNET DMA registers default Configuration --------------*/
2962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
2963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
2964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
2965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
2966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
2967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
2968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
2969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
2970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
2971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
2972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
2973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
ARM GAS  /tmp/ccz78ux8.s 			page 75


2974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
2975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
2976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
2977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
2978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* DMA default configuration */
2980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_SetDMAConfig(heth, &dmaDefaultConf);
2981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
2982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
2983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
2987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *          This parameter can be one of the following values:
2988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0
2989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1
2990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
2993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval HAL status
2994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
2995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 300              		.loc 1 2996 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		@ link register save eliminated.
2997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 305              		.loc 1 2997 3 view .LVU80
2998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
2999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
3000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   UNUSED(heth);
 306              		.loc 1 3000 3 view .LVU81
3001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
3003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 307              		.loc 1 3003 3 view .LVU82
 308              		.loc 1 3003 28 is_stmt 0 view .LVU83
 309 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
 310              	.LVL25:
 311              		.loc 1 3003 56 view .LVU84
 312 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 313              		.loc 1 3003 11 view .LVU85
 314 0004 43EA0023 		orr	r3, r3, r0, lsl #8
 315              	.LVL26:
3004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Load the selected MAC address high register */
3005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 316              		.loc 1 3005 3 is_stmt 1 view .LVU86
 317              		.loc 1 3005 23 is_stmt 0 view .LVU87
 318 0008 0748     		ldr	r0, .L21
 319              		.loc 1 3005 66 view .LVU88
 320 000a 0B50     		str	r3, [r1, r0]
3006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
3007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
 321              		.loc 1 3007 3 is_stmt 1 view .LVU89
 322              		.loc 1 3007 28 is_stmt 0 view .LVU90
ARM GAS  /tmp/ccz78ux8.s 			page 76


 323 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
 324              		.loc 1 3007 58 view .LVU91
 325 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 326              	.LVL27:
 327              		.loc 1 3007 63 view .LVU92
 328 0010 1B04     		lsls	r3, r3, #16
 329              		.loc 1 3007 41 view .LVU93
 330 0012 43EA0063 		orr	r3, r3, r0, lsl #24
 331              		.loc 1 3007 88 view .LVU94
 332 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
 333              		.loc 1 3007 71 view .LVU95
 334 0018 43EA0023 		orr	r3, r3, r0, lsl #8
 335              		.loc 1 3007 106 view .LVU96
 336 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 337              	.LVL28:
 338              		.loc 1 3007 11 view .LVU97
 339 001e 1343     		orrs	r3, r3, r2
 340              	.LVL29:
3008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Load the selected MAC address low register */
3010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 341              		.loc 1 3010 3 is_stmt 1 view .LVU98
 342              		.loc 1 3010 23 is_stmt 0 view .LVU99
 343 0020 024A     		ldr	r2, .L21+4
 344              		.loc 1 3010 66 view .LVU100
 345 0022 8B50     		str	r3, [r1, r2]
3011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 346              		.loc 1 3011 1 view .LVU101
 347 0024 7047     		bx	lr
 348              	.L22:
 349 0026 00BF     		.align	2
 350              	.L21:
 351 0028 40800240 		.word	1073905728
 352 002c 44800240 		.word	1073905732
 353              		.cfi_endproc
 354              	.LFE195:
 356              		.section	.text.ETH_DMATxDescListInit,"ax",%progbits
 357              		.align	1
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	ETH_DMATxDescListInit:
 363              	.LVL30:
 364              	.LFB196:
3012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
3014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors.
3015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
3016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
3019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
3020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
3021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 365              		.loc 1 3021 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccz78ux8.s 			page 77


 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 370              		.loc 1 3021 1 is_stmt 0 view .LVU103
 371 0000 30B4     		push	{r4, r5}
 372              	.LCFI3:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 4, -8
 375              		.cfi_offset 5, -4
3022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 376              		.loc 1 3022 3 is_stmt 1 view .LVU104
3023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i;
 377              		.loc 1 3023 3 view .LVU105
3024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */
3026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 378              		.loc 1 3026 3 view .LVU106
 379              	.LVL31:
 380              		.loc 1 3026 10 is_stmt 0 view .LVU107
 381 0002 0022     		movs	r2, #0
 382              		.loc 1 3026 3 view .LVU108
 383 0004 08E0     		b	.L24
 384              	.LVL32:
 385              	.L25:
3027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc = heth->Init.TxDesc + i;
3029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC0, 0x0U);
3031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
3032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
3033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
3034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
3036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Second Address Chained bit */
3038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
3039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
3041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
3043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
3045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 386              		.loc 1 3046 7 is_stmt 1 view .LVU109
 387 0006 C468     		ldr	r4, [r0, #12]
 388 0008 DC60     		str	r4, [r3, #12]
 389              	.L26:
3047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set the DMA Tx descriptors checksum insertion */
3050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 390              		.loc 1 3050 5 view .LVU110
 391 000a 51F80C30 		ldr	r3, [r1, ip]
 392              	.LVL33:
 393              		.loc 1 3050 5 is_stmt 0 view .LVU111
 394 000e 43F44003 		orr	r3, r3, #12582912
 395 0012 41F80C30 		str	r3, [r1, ip]
ARM GAS  /tmp/ccz78ux8.s 			page 78


3026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 396              		.loc 1 3026 47 is_stmt 1 discriminator 2 view .LVU112
 397 0016 0132     		adds	r2, r2, #1
 398              	.LVL34:
 399              	.L24:
3026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 400              		.loc 1 3026 17 discriminator 1 view .LVU113
 401 0018 032A     		cmp	r2, #3
 402 001a 1FD8     		bhi	.L29
3028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 403              		.loc 1 3028 5 view .LVU114
3028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 404              		.loc 1 3028 27 is_stmt 0 view .LVU115
 405 001c C168     		ldr	r1, [r0, #12]
3028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 406              		.loc 1 3028 35 view .LVU116
 407 001e 02EB8203 		add	r3, r2, r2, lsl #2
 408 0022 4FEAC30C 		lsl	ip, r3, #3
3028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 409              		.loc 1 3028 15 view .LVU117
 410 0026 01EBC303 		add	r3, r1, r3, lsl #3
 411              	.LVL35:
3030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
 412              		.loc 1 3030 5 is_stmt 1 view .LVU118
 413 002a 0024     		movs	r4, #0
 414 002c 41F80C40 		str	r4, [r1, ip]
3031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
 415              		.loc 1 3031 5 view .LVU119
 416 0030 5C60     		str	r4, [r3, #4]
3032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
 417              		.loc 1 3032 5 view .LVU120
 418 0032 9C60     		str	r4, [r3, #8]
3033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 419              		.loc 1 3033 5 view .LVU121
 420 0034 DC60     		str	r4, [r3, #12]
3035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 421              		.loc 1 3035 5 view .LVU122
 422 0036 941D     		adds	r4, r2, #6
 423 0038 40F82430 		str	r3, [r0, r4, lsl #2]
3038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 424              		.loc 1 3038 5 view .LVU123
 425 003c 51F80C40 		ldr	r4, [r1, ip]
 426 0040 44F48014 		orr	r4, r4, #1048576
 427 0044 41F80C40 		str	r4, [r1, ip]
3040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 428              		.loc 1 3040 5 view .LVU124
3040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 429              		.loc 1 3040 8 is_stmt 0 view .LVU125
 430 0048 022A     		cmp	r2, #2
 431 004a DCD8     		bhi	.L25
3042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 432              		.loc 1 3042 7 is_stmt 1 view .LVU126
 433 004c 541C     		adds	r4, r2, #1
 434 004e 04EB8404 		add	r4, r4, r4, lsl #2
 435 0052 C568     		ldr	r5, [r0, #12]
 436 0054 05EBC404 		add	r4, r5, r4, lsl #3
 437 0058 DC60     		str	r4, [r3, #12]
ARM GAS  /tmp/ccz78ux8.s 			page 79


 438 005a D6E7     		b	.L26
 439              	.LVL36:
 440              	.L29:
3051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->TxDescList.CurTxDesc = 0;
 441              		.loc 1 3053 3 view .LVU127
 442              		.loc 1 3053 30 is_stmt 0 view .LVU128
 443 005c 0023     		movs	r3, #0
 444 005e 8362     		str	r3, [r0, #40]
3054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Transmit Descriptor List Address */
3056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 445              		.loc 1 3056 3 is_stmt 1 view .LVU129
 446 0060 C268     		ldr	r2, [r0, #12]
 447              	.LVL37:
 448              		.loc 1 3056 3 is_stmt 0 view .LVU130
 449 0062 0368     		ldr	r3, [r0]
 450 0064 03F58053 		add	r3, r3, #4096
 451 0068 1A61     		str	r2, [r3, #16]
3057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 452              		.loc 1 3057 1 view .LVU131
 453 006a 30BC     		pop	{r4, r5}
 454              	.LCFI4:
 455              		.cfi_restore 5
 456              		.cfi_restore 4
 457              		.cfi_def_cfa_offset 0
 458 006c 7047     		bx	lr
 459              		.cfi_endproc
 460              	.LFE196:
 462              		.section	.text.ETH_DMARxDescListInit,"ax",%progbits
 463              		.align	1
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	ETH_DMARxDescListInit:
 469              	.LVL38:
 470              	.LFB197:
3058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
3060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
3061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
3062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval None
3065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
3066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
3067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 471              		.loc 1 3067 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              		.loc 1 3067 1 is_stmt 0 view .LVU133
 477 0000 10B4     		push	{r4}
 478              	.LCFI5:
 479              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccz78ux8.s 			page 80


 480              		.cfi_offset 4, -4
3068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 481              		.loc 1 3068 3 is_stmt 1 view .LVU134
3069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t i;
 482              		.loc 1 3069 3 view .LVU135
3070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 483              		.loc 1 3071 3 view .LVU136
 484              	.LVL39:
 485              		.loc 1 3071 10 is_stmt 0 view .LVU137
 486 0002 0022     		movs	r2, #0
 487              		.loc 1 3071 3 view .LVU138
 488 0004 02E0     		b	.L31
 489              	.LVL40:
 490              	.L32:
3072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmarxdesc =  heth->Init.RxDesc + i;
3074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC0, 0x0U);
3076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
3077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
3078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
3079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
3080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
3081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
3083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
3084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3085:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
3086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
3087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3088:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Enable Ethernet DMA Rx Descriptor interrupt */
3089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
3090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Rx descritors addresses */
3091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
3092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
3094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
3096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3097:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
3098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 491              		.loc 1 3099 7 is_stmt 1 view .LVU139
 492 0006 0169     		ldr	r1, [r0, #16]
 493 0008 D960     		str	r1, [r3, #12]
 494              	.L33:
3071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 495              		.loc 1 3071 47 discriminator 2 view .LVU140
 496 000a 0132     		adds	r2, r2, #1
 497              	.LVL41:
 498              	.L31:
3071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 499              		.loc 1 3071 17 discriminator 1 view .LVU141
 500 000c 032A     		cmp	r2, #3
 501 000e 28D8     		bhi	.L36
3073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 81


 502              		.loc 1 3073 5 view .LVU142
3073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 503              		.loc 1 3073 28 is_stmt 0 view .LVU143
 504 0010 0469     		ldr	r4, [r0, #16]
3073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 505              		.loc 1 3073 36 view .LVU144
 506 0012 02EB8203 		add	r3, r2, r2, lsl #2
 507 0016 4FEAC30C 		lsl	ip, r3, #3
3073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 508              		.loc 1 3073 15 view .LVU145
 509 001a 04EBC303 		add	r3, r4, r3, lsl #3
 510              	.LVL42:
3075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
 511              		.loc 1 3075 5 is_stmt 1 view .LVU146
 512 001e 0021     		movs	r1, #0
 513 0020 44F80C10 		str	r1, [r4, ip]
3076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
 514              		.loc 1 3076 5 view .LVU147
 515 0024 5960     		str	r1, [r3, #4]
3077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
 516              		.loc 1 3077 5 view .LVU148
 517 0026 9960     		str	r1, [r3, #8]
3078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 518              		.loc 1 3078 5 view .LVU149
 519 0028 D960     		str	r1, [r3, #12]
3079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 520              		.loc 1 3079 5 view .LVU150
 521 002a 1962     		str	r1, [r3, #32]
3080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 522              		.loc 1 3080 5 view .LVU151
 523 002c 5962     		str	r1, [r3, #36]
3083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 524              		.loc 1 3083 5 view .LVU152
3083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 525              		.loc 1 3083 22 is_stmt 0 view .LVU153
 526 002e 4FF00041 		mov	r1, #-2147483648
 527 0032 44F80C10 		str	r1, [r4, ip]
3086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 528              		.loc 1 3086 5 is_stmt 1 view .LVU154
3086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 529              		.loc 1 3086 34 is_stmt 0 view .LVU155
 530 0036 4169     		ldr	r1, [r0, #20]
3086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 531              		.loc 1 3086 45 view .LVU156
 532 0038 41F48041 		orr	r1, r1, #16384
3086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 533              		.loc 1 3086 22 view .LVU157
 534 003c 5960     		str	r1, [r3, #4]
3089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Rx descritors addresses */
 535              		.loc 1 3089 5 is_stmt 1 view .LVU158
3089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Rx descritors addresses */
 536              		.loc 1 3089 14 is_stmt 0 view .LVU159
 537 003e 5968     		ldr	r1, [r3, #4]
3089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Rx descritors addresses */
 538              		.loc 1 3089 22 view .LVU160
 539 0040 21F00041 		bic	r1, r1, #-2147483648
 540 0044 5960     		str	r1, [r3, #4]
ARM GAS  /tmp/ccz78ux8.s 			page 82


3091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 541              		.loc 1 3091 5 is_stmt 1 view .LVU161
 542 0046 02F11201 		add	r1, r2, #18
 543 004a 40F82130 		str	r3, [r0, r1, lsl #2]
3093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 544              		.loc 1 3093 5 view .LVU162
3093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 545              		.loc 1 3093 8 is_stmt 0 view .LVU163
 546 004e 022A     		cmp	r2, #2
 547 0050 D9D8     		bhi	.L32
3095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 548              		.loc 1 3095 7 is_stmt 1 view .LVU164
 549 0052 0469     		ldr	r4, [r0, #16]
 550 0054 511C     		adds	r1, r2, #1
 551 0056 01EB8101 		add	r1, r1, r1, lsl #2
 552 005a 04EBC104 		add	r4, r4, r1, lsl #3
 553 005e DC60     		str	r4, [r3, #12]
 554 0060 D3E7     		b	.L33
 555              	.LVL43:
 556              	.L36:
3100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 557              		.loc 1 3103 3 view .LVU165
 558 0062 0023     		movs	r3, #0
 559 0064 C365     		str	r3, [r0, #92]
3104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 560              		.loc 1 3104 3 view .LVU166
 561 0066 0366     		str	r3, [r0, #96]
3105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 562              		.loc 1 3105 3 view .LVU167
 563 0068 8366     		str	r3, [r0, #104]
3106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 564              		.loc 1 3106 3 view .LVU168
 565 006a C366     		str	r3, [r0, #108]
3107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.ItMode, 0U);
 566              		.loc 1 3107 3 view .LVU169
 567 006c 8365     		str	r3, [r0, #88]
3108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set Receive Descriptor List Address */
3110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 568              		.loc 1 3110 3 view .LVU170
 569 006e 0269     		ldr	r2, [r0, #16]
 570              	.LVL44:
 571              		.loc 1 3110 3 is_stmt 0 view .LVU171
 572 0070 0368     		ldr	r3, [r0]
 573 0072 03F58053 		add	r3, r3, #4096
 574 0076 DA60     		str	r2, [r3, #12]
3111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 575              		.loc 1 3111 1 view .LVU172
 576 0078 5DF8044B 		ldr	r4, [sp], #4
 577              	.LCFI6:
 578              		.cfi_restore 4
 579              		.cfi_def_cfa_offset 0
 580 007c 7047     		bx	lr
 581              		.cfi_endproc
ARM GAS  /tmp/ccz78ux8.s 			page 83


 582              	.LFE197:
 584              		.section	.text.ETH_Prepare_Tx_Descriptors,"ax",%progbits
 585              		.align	1
 586              		.syntax unified
 587              		.thumb
 588              		.thumb_func
 590              	ETH_Prepare_Tx_Descriptors:
 591              	.LVL45:
 592              	.LFB198:
3112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
3114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @brief  Prepare Tx DMA descriptor before transmission.
3115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         called by HAL_ETH_Transmit_IT and HAL_ETH_Transmit_IT() API.
3116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  pTxConfig: Tx packet configuration
3119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @param  ItMode: Enable or disable Tx EOT interrupt
3120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   * @retval Status
3121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   */
3122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef
3123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                            uint32_t ItMode)
3124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** {
 593              		.loc 1 3124 1 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 597              		.loc 1 3124 1 is_stmt 0 view .LVU174
 598 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 599              	.LCFI7:
 600              		.cfi_def_cfa_offset 20
 601              		.cfi_offset 4, -20
 602              		.cfi_offset 5, -16
 603              		.cfi_offset 6, -12
 604              		.cfi_offset 7, -8
 605              		.cfi_offset 14, -4
3125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 606              		.loc 1 3125 3 is_stmt 1 view .LVU175
 607              	.LVL46:
3126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
 608              		.loc 1 3126 3 view .LVU176
 609              		.loc 1 3126 12 is_stmt 0 view .LVU177
 610 0002 856A     		ldr	r5, [r0, #40]
 611              	.LVL47:
3127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 612              		.loc 1 3127 3 is_stmt 1 view .LVU178
3128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t idx;
 613              		.loc 1 3128 3 view .LVU179
3129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descnbr = 0;
 614              		.loc 1 3129 3 view .LVU180
3130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 615              		.loc 1 3130 3 view .LVU181
 616              		.loc 1 3130 78 is_stmt 0 view .LVU182
 617 0004 00EB8503 		add	r3, r0, r5, lsl #2
 618 0008 9B69     		ldr	r3, [r3, #24]
 619              	.LVL48:
3131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
ARM GAS  /tmp/ccz78ux8.s 			page 84


 620              		.loc 1 3132 3 is_stmt 1 view .LVU183
 621              		.loc 1 3132 23 is_stmt 0 view .LVU184
 622 000a 8C68     		ldr	r4, [r1, #8]
 623              	.LVL49:
3133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t           bd_count = 0;
 624              		.loc 1 3133 3 is_stmt 1 view .LVU185
3134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t primask_bit;
 625              		.loc 1 3134 3 view .LVU186
3135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 626              		.loc 1 3137 3 view .LVU187
 627              		.loc 1 3137 8 is_stmt 0 view .LVU188
 628 000c 1E68     		ldr	r6, [r3]
 629              		.loc 1 3137 6 view .LVU189
 630 000e 002E     		cmp	r6, #0
 631 0010 C0F2B380 		blt	.L54
3138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       || (dmatxdesclist->PacketAddress[descidx] != NULL))
 632              		.loc 1 3138 39 view .LVU190
 633 0014 2E1D     		adds	r6, r5, #4
 634 0016 00EB8606 		add	r6, r0, r6, lsl #2
 635 001a F669     		ldr	r6, [r6, #28]
 636              		.loc 1 3138 7 view .LVU191
 637 001c 002E     		cmp	r6, #0
 638 001e 40F0AE80 		bne	.L55
3139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ETH_ERROR_BUSY;
3141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   descnbr += 1U;
 639              		.loc 1 3144 3 is_stmt 1 view .LVU192
 640              	.LVL50:
3145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set header or buffer 1 address */
3147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 641              		.loc 1 3147 3 view .LVU193
 642 0022 2668     		ldr	r6, [r4]
 643 0024 9E60     		str	r6, [r3, #8]
3148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set header or buffer 1 Length */
3150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 644              		.loc 1 3150 3 view .LVU194
 645 0026 5E68     		ldr	r6, [r3, #4]
 646 0028 6FF30C06 		bfc	r6, #0, #13
 647 002c 6768     		ldr	r7, [r4, #4]
 648 002e 3E43     		orrs	r6, r6, r7
 649 0030 5E60     		str	r6, [r3, #4]
3151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 650              		.loc 1 3152 3 view .LVU195
 651              		.loc 1 3152 7 is_stmt 0 view .LVU196
 652 0032 0E68     		ldr	r6, [r1]
 653              		.loc 1 3152 6 view .LVU197
 654 0034 16F0010F 		tst	r6, #1
 655 0038 05D0     		beq	.L39
3153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
ARM GAS  /tmp/ccz78ux8.s 			page 85


3154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 656              		.loc 1 3154 5 is_stmt 1 view .LVU198
 657 003a 1E68     		ldr	r6, [r3]
 658 003c 26F44006 		bic	r6, r6, #12582912
 659 0040 4F69     		ldr	r7, [r1, #20]
 660 0042 3E43     		orrs	r6, r6, r7
 661 0044 1E60     		str	r6, [r3]
 662              	.L39:
3155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 663              		.loc 1 3157 3 view .LVU199
 664              		.loc 1 3157 7 is_stmt 0 view .LVU200
 665 0046 0E68     		ldr	r6, [r1]
 666              		.loc 1 3157 6 view .LVU201
 667 0048 16F0200F 		tst	r6, #32
 668 004c 05D0     		beq	.L40
3158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 669              		.loc 1 3159 5 is_stmt 1 view .LVU202
 670 004e 1E68     		ldr	r6, [r3]
 671 0050 26F04066 		bic	r6, r6, #201326592
 672 0054 0F69     		ldr	r7, [r1, #16]
 673 0056 3E43     		orrs	r6, r6, r7
 674 0058 1E60     		str	r6, [r3]
 675              	.L40:
3160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 676              		.loc 1 3163 3 view .LVU203
 677              		.loc 1 3163 7 is_stmt 0 view .LVU204
 678 005a 0968     		ldr	r1, [r1]
 679              	.LVL51:
 680              		.loc 1 3163 6 view .LVU205
 681 005c 11F0040F 		tst	r1, #4
 682 0060 03D0     		beq	.L41
3164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Vlan Type */
3166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 683              		.loc 1 3166 5 is_stmt 1 view .LVU206
 684 0062 1968     		ldr	r1, [r3]
 685 0064 41F08001 		orr	r1, r1, #128
 686 0068 1960     		str	r1, [r3]
 687              	.L41:
3167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Mark it as First Descriptor */
3170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 688              		.loc 1 3170 3 view .LVU207
 689 006a 1968     		ldr	r1, [r3]
 690 006c 41F08051 		orr	r1, r1, #268435456
 691 0070 1960     		str	r1, [r3]
3171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* only if the packet is split into more than one descriptors > 1 */
3173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   while (txbuffer->next != NULL)
 692              		.loc 1 3173 3 view .LVU208
ARM GAS  /tmp/ccz78ux8.s 			page 86


3126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 693              		.loc 1 3126 12 is_stmt 0 view .LVU209
 694 0072 2F46     		mov	r7, r5
3133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t primask_bit;
 695              		.loc 1 3133 22 view .LVU210
 696 0074 0026     		movs	r6, #0
3144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 697              		.loc 1 3144 11 view .LVU211
 698 0076 4FF0010E 		mov	lr, #1
 699              		.loc 1 3173 9 view .LVU212
 700 007a 27E0     		b	.L42
 701              	.LVL52:
 702              	.L43:
3174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the LD bit of previous descriptor */
3176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
3178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set Interrupt on completion bit */
3180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     else
3183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Clear Interrupt on completion bit */
3185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 703              		.loc 1 3185 7 is_stmt 1 view .LVU213
 704 007c 1968     		ldr	r1, [r3]
 705 007e 21F08041 		bic	r1, r1, #1073741824
 706 0082 1960     		str	r1, [r3]
 707 0084 2EE0     		b	.L44
 708              	.LVL53:
 709              	.L45:
3186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Increment current tx descriptor index */
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     INCR_TX_DESC_INDEX(descidx, 1U);
 710              		.loc 1 3188 5 discriminator 3 view .LVU214
3189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
3190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 711              		.loc 1 3190 5 view .LVU215
 712              		.loc 1 3190 60 is_stmt 0 view .LVU216
 713 0086 00EB8C03 		add	r3, r0, ip, lsl #2
 714              	.LVL54:
 715              		.loc 1 3190 60 view .LVU217
 716 008a 9B69     		ldr	r3, [r3, #24]
 717              	.LVL55:
3191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 718              		.loc 1 3193 5 is_stmt 1 view .LVU218
 719              		.loc 1 3193 10 is_stmt 0 view .LVU219
 720 008c 1968     		ldr	r1, [r3]
 721              		.loc 1 3193 8 view .LVU220
 722 008e 0029     		cmp	r1, #0
 723 0090 30DB     		blt	.L46
3194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         || (dmatxdesclist->PacketAddress[descidx] != NULL))
 724              		.loc 1 3194 41 view .LVU221
 725 0092 0CF10401 		add	r1, ip, #4
ARM GAS  /tmp/ccz78ux8.s 			page 87


 726 0096 00EB8101 		add	r1, r0, r1, lsl #2
 727 009a C969     		ldr	r1, [r1, #28]
 728              		.loc 1 3194 9 view .LVU222
 729 009c 51BB     		cbnz	r1, .L46
3195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
3196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       descidx = firstdescidx;
3197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* clear previous desc own bit */
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       for (idx = 0; idx < descnbr; idx ++)
3201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
3202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Ensure rest of descriptor is written to RAM before the OWN bit */
3203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         __DMB();
3204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Increment current tx descriptor index */
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         INCR_TX_DESC_INDEX(descidx, 1U);
3209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
3210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
3212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ETH_ERROR_BUSY;
3214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
3215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear the FD bit of new Descriptor */
3217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 730              		.loc 1 3217 5 is_stmt 1 view .LVU223
 731 009e 1968     		ldr	r1, [r3]
 732 00a0 21F08051 		bic	r1, r1, #268435456
 733 00a4 1960     		str	r1, [r3]
3218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     descnbr += 1U;
 734              		.loc 1 3219 5 view .LVU224
 735              		.loc 1 3219 13 is_stmt 0 view .LVU225
 736 00a6 0EF1010E 		add	lr, lr, #1
 737              	.LVL56:
3220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get the next Tx buffer in the list */
3222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     txbuffer = txbuffer->next;
 738              		.loc 1 3222 5 is_stmt 1 view .LVU226
 739              		.loc 1 3222 14 is_stmt 0 view .LVU227
 740 00aa A468     		ldr	r4, [r4, #8]
 741              	.LVL57:
3223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set header or buffer 1 address */
3225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 742              		.loc 1 3225 5 is_stmt 1 view .LVU228
 743 00ac 2168     		ldr	r1, [r4]
 744 00ae 9960     		str	r1, [r3, #8]
3226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set header or buffer 1 Length */
3228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 745              		.loc 1 3228 5 view .LVU229
 746 00b0 5968     		ldr	r1, [r3, #4]
 747 00b2 6FF30C01 		bfc	r1, #0, #13
 748 00b6 6768     		ldr	r7, [r4, #4]
ARM GAS  /tmp/ccz78ux8.s 			page 88


 749 00b8 3943     		orrs	r1, r1, r7
 750 00ba 5960     		str	r1, [r3, #4]
3229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     bd_count += 1U;
 751              		.loc 1 3230 5 view .LVU230
 752              		.loc 1 3230 14 is_stmt 0 view .LVU231
 753 00bc 0136     		adds	r6, r6, #1
 754              	.LVL58:
3231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Ensure rest of descriptor is written to RAM before the OWN bit */
3233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     __DMB();
 755              		.loc 1 3233 5 is_stmt 1 view .LVU232
 756              	.LBB22:
 757              	.LBI22:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 758              		.loc 2 888 27 view .LVU233
 759              	.LBB23:
 760              		.loc 2 890 3 view .LVU234
 761              		.syntax unified
 762              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 763 00be BFF35F8F 		dmb 0xF
 764              	@ 0 "" 2
 765              		.thumb
 766              		.syntax unified
 767              	.LBE23:
 768              	.LBE22:
3234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Own bit */
3235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 769              		.loc 1 3235 5 view .LVU235
 770 00c2 1968     		ldr	r1, [r3]
 771 00c4 41F00041 		orr	r1, r1, #-2147483648
 772 00c8 1960     		str	r1, [r3]
 773 00ca 6746     		mov	r7, ip
 774              	.LVL59:
 775              	.L42:
3173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 776              		.loc 1 3173 25 view .LVU236
3173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 777              		.loc 1 3173 18 is_stmt 0 view .LVU237
 778 00cc A168     		ldr	r1, [r4, #8]
3173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 779              		.loc 1 3173 25 view .LVU238
 780 00ce 51B3     		cbz	r1, .L57
3176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
 781              		.loc 1 3176 5 is_stmt 1 view .LVU239
 782 00d0 1968     		ldr	r1, [r3]
 783 00d2 21F00051 		bic	r1, r1, #536870912
 784 00d6 1960     		str	r1, [r3]
3177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 785              		.loc 1 3177 5 view .LVU240
3177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 786              		.loc 1 3177 8 is_stmt 0 view .LVU241
 787 00d8 002A     		cmp	r2, #0
 788 00da CFD0     		beq	.L43
3180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 789              		.loc 1 3180 7 is_stmt 1 view .LVU242
 790 00dc 1968     		ldr	r1, [r3]
ARM GAS  /tmp/ccz78ux8.s 			page 89


 791 00de 41F08041 		orr	r1, r1, #1073741824
 792 00e2 1960     		str	r1, [r3]
 793              	.L44:
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 794              		.loc 1 3188 5 view .LVU243
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 795              		.loc 1 3188 5 view .LVU244
 796 00e4 07F1010C 		add	ip, r7, #1
 797              	.LVL60:
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 798              		.loc 1 3188 5 view .LVU245
 799 00e8 BCF1030F 		cmp	ip, #3
 800 00ec CBD9     		bls	.L45
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 801              		.loc 1 3188 5 discriminator 1 view .LVU246
 802 00ee A7F1030C 		sub	ip, r7, #3
 803              	.LVL61:
3188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 804              		.loc 1 3188 5 is_stmt 0 discriminator 1 view .LVU247
 805 00f2 C8E7     		b	.L45
 806              	.LVL62:
 807              	.L46:
3196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 808              		.loc 1 3196 7 is_stmt 1 view .LVU248
3197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 809              		.loc 1 3197 7 view .LVU249
3197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 810              		.loc 1 3197 62 is_stmt 0 view .LVU250
 811 00f4 00EB8503 		add	r3, r0, r5, lsl #2
 812              	.LVL63:
3197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 813              		.loc 1 3197 62 view .LVU251
 814 00f8 9969     		ldr	r1, [r3, #24]
 815              	.LVL64:
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 816              		.loc 1 3200 7 is_stmt 1 view .LVU252
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 817              		.loc 1 3200 16 is_stmt 0 view .LVU253
 818 00fa 0022     		movs	r2, #0
 819              	.LVL65:
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 820              		.loc 1 3200 7 view .LVU254
 821 00fc 04E0     		b	.L48
 822              	.LVL66:
 823              	.L49:
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 824              		.loc 1 3208 9 is_stmt 1 discriminator 3 view .LVU255
3210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 825              		.loc 1 3210 9 view .LVU256
3210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 826              		.loc 1 3210 64 is_stmt 0 view .LVU257
 827 00fe 00EB8301 		add	r1, r0, r3, lsl #2
 828              	.LVL67:
3210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 829              		.loc 1 3210 64 view .LVU258
 830 0102 8969     		ldr	r1, [r1, #24]
 831              	.LVL68:
ARM GAS  /tmp/ccz78ux8.s 			page 90


3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 832              		.loc 1 3200 40 is_stmt 1 discriminator 2 view .LVU259
 833 0104 0132     		adds	r2, r2, #1
 834              	.LVL69:
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 835              		.loc 1 3200 40 is_stmt 0 discriminator 2 view .LVU260
 836 0106 1D46     		mov	r5, r3
 837              	.LVL70:
 838              	.L48:
3200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 839              		.loc 1 3200 25 is_stmt 1 discriminator 1 view .LVU261
 840 0108 7245     		cmp	r2, lr
 841 010a 0AD2     		bcs	.L58
3203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 842              		.loc 1 3203 9 view .LVU262
 843              	.LBB24:
 844              	.LBI24:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845              		.loc 2 888 27 view .LVU263
 846              	.LBB25:
 847              		.loc 2 890 3 view .LVU264
 848              		.syntax unified
 849              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 850 010c BFF35F8F 		dmb 0xF
 851              	@ 0 "" 2
 852              		.thumb
 853              		.syntax unified
 854              	.LBE25:
 855              	.LBE24:
3205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 856              		.loc 1 3205 9 view .LVU265
 857 0110 0B68     		ldr	r3, [r1]
 858 0112 23F00043 		bic	r3, r3, #-2147483648
 859 0116 0B60     		str	r3, [r1]
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 860              		.loc 1 3208 9 view .LVU266
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 861              		.loc 1 3208 9 view .LVU267
 862 0118 6B1C     		adds	r3, r5, #1
 863              	.LVL71:
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 864              		.loc 1 3208 9 view .LVU268
 865 011a 032B     		cmp	r3, #3
 866 011c EFD9     		bls	.L49
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 867              		.loc 1 3208 9 discriminator 1 view .LVU269
 868 011e EB1E     		subs	r3, r5, #3
 869              	.LVL72:
3208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Get current descriptor address */
 870              		.loc 1 3208 9 is_stmt 0 discriminator 1 view .LVU270
 871 0120 EDE7     		b	.L49
 872              	.LVL73:
 873              	.L58:
3213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 874              		.loc 1 3213 14 view .LVU271
 875 0122 0220     		movs	r0, #2
 876              	.LVL74:
ARM GAS  /tmp/ccz78ux8.s 			page 91


 877              	.L37:
3236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ItMode != ((uint32_t)RESET))
3239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Set Interrupt on completion bit */
3241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   else
3244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
3245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Clear Interrupt on completion bit */
3246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
3248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Mark it as LAST descriptor */
3250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get address of first descriptor */
3253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
3254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
3255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __DMB();
3256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
3257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
3259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
3260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmatxdesclist->CurTxDesc = descidx;
3262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Enter critical section */
3264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   primask_bit = __get_PRIMASK();
3265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __set_PRIMASK(1);
3266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmatxdesclist->BuffersInUse += bd_count + 1U;
3268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Exit critical section: restore previous priority mask */
3270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __set_PRIMASK(primask_bit);
3271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
3272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Return function status */
3273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return HAL_ETH_ERROR_NONE;
3274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 878              		.loc 1 3274 1 view .LVU272
 879 0124 F0BD     		pop	{r4, r5, r6, r7, pc}
 880              	.LVL75:
 881              	.L57:
3238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 882              		.loc 1 3238 3 is_stmt 1 view .LVU273
3238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 883              		.loc 1 3238 6 is_stmt 0 view .LVU274
 884 0126 1AB3     		cbz	r2, .L52
3241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 885              		.loc 1 3241 5 is_stmt 1 view .LVU275
 886 0128 1A68     		ldr	r2, [r3]
 887              	.LVL76:
3241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 888              		.loc 1 3241 5 is_stmt 0 view .LVU276
 889 012a 42F08042 		orr	r2, r2, #1073741824
 890 012e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccz78ux8.s 			page 92


 891              	.L53:
3250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 892              		.loc 1 3250 3 is_stmt 1 view .LVU277
 893 0130 1A68     		ldr	r2, [r3]
 894 0132 42F00052 		orr	r2, r2, #536870912
 895 0136 1A60     		str	r2, [r3]
3253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 896              		.loc 1 3253 3 view .LVU278
3253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 897              		.loc 1 3253 58 is_stmt 0 view .LVU279
 898 0138 00EB8505 		add	r5, r0, r5, lsl #2
 899              	.LVL77:
3253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
 900              		.loc 1 3253 58 view .LVU280
 901 013c AA69     		ldr	r2, [r5, #24]
 902              	.LVL78:
3255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
 903              		.loc 1 3255 3 is_stmt 1 view .LVU281
 904              	.LBB26:
 905              	.LBI26:
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 906              		.loc 2 888 27 view .LVU282
 907              	.LBB27:
 908              		.loc 2 890 3 view .LVU283
 909              		.syntax unified
 910              	@ 890 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 911 013e BFF35F8F 		dmb 0xF
 912              	@ 0 "" 2
 913              		.thumb
 914              		.syntax unified
 915              	.LBE27:
 916              	.LBE26:
3257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
 917              		.loc 1 3257 3 view .LVU284
 918 0142 1368     		ldr	r3, [r2]
 919 0144 43F00043 		orr	r3, r3, #-2147483648
 920 0148 1360     		str	r3, [r2]
3259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 921              		.loc 1 3259 3 view .LVU285
3259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 922              		.loc 1 3259 56 is_stmt 0 view .LVU286
 923 014a C26B     		ldr	r2, [r0, #60]
 924              	.LVL79:
3259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 925              		.loc 1 3259 41 view .LVU287
 926 014c 3B1D     		adds	r3, r7, #4
 927 014e 00EB8303 		add	r3, r0, r3, lsl #2
 928 0152 DA61     		str	r2, [r3, #28]
3261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 929              		.loc 1 3261 3 is_stmt 1 view .LVU288
3261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 930              		.loc 1 3261 28 is_stmt 0 view .LVU289
 931 0154 8762     		str	r7, [r0, #40]
3264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __set_PRIMASK(1);
 932              		.loc 1 3264 3 is_stmt 1 view .LVU290
 933              	.LBB28:
 934              	.LBI28:
ARM GAS  /tmp/ccz78ux8.s 			page 93


 382:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935              		.loc 2 382 31 view .LVU291
 936              	.LBB29:
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937              		.loc 2 384 3 view .LVU292
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 938              		.loc 2 386 3 view .LVU293
 939              		.syntax unified
 940              	@ 386 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 941 0156 EFF31082 		MRS r2, primask
 942              	@ 0 "" 2
 943              	.LVL80:
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 944              		.loc 2 387 3 view .LVU294
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945              		.loc 2 387 3 is_stmt 0 view .LVU295
 946              		.thumb
 947              		.syntax unified
 948              	.LBE29:
 949              	.LBE28:
3265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 950              		.loc 1 3265 3 is_stmt 1 view .LVU296
 951              	.LBB30:
 952              	.LBI30:
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 953              		.loc 2 412 27 view .LVU297
 954              	.LBB31:
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 955              		.loc 2 414 3 view .LVU298
 956 015a 0123     		movs	r3, #1
 957              		.syntax unified
 958              	@ 414 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 959 015c 83F31088 		MSR primask, r3
 960              	@ 0 "" 2
 961              	.LVL81:
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 962              		.loc 2 414 3 is_stmt 0 view .LVU299
 963              		.thumb
 964              		.syntax unified
 965              	.LBE31:
 966              	.LBE30:
3267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 967              		.loc 1 3267 3 is_stmt 1 view .LVU300
3267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 968              		.loc 1 3267 16 is_stmt 0 view .LVU301
 969 0160 036C     		ldr	r3, [r0, #64]
3267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 970              		.loc 1 3267 31 view .LVU302
 971 0162 3344     		add	r3, r3, r6
 972 0164 0133     		adds	r3, r3, #1
 973 0166 0364     		str	r3, [r0, #64]
3270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 974              		.loc 1 3270 3 is_stmt 1 view .LVU303
 975              	.LVL82:
 976              	.LBB32:
 977              	.LBI32:
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccz78ux8.s 			page 94


 978              		.loc 2 412 27 view .LVU304
 979              	.LBB33:
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 980              		.loc 2 414 3 view .LVU305
 981              		.syntax unified
 982              	@ 414 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 983 0168 82F31088 		MSR primask, r2
 984              	@ 0 "" 2
 985              	.LVL83:
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 986              		.loc 2 414 3 is_stmt 0 view .LVU306
 987              		.thumb
 988              		.syntax unified
 989              	.LBE33:
 990              	.LBE32:
3273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 991              		.loc 1 3273 3 is_stmt 1 view .LVU307
3273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 992              		.loc 1 3273 10 is_stmt 0 view .LVU308
 993 016c 0020     		movs	r0, #0
 994              	.LVL84:
3273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 995              		.loc 1 3273 10 view .LVU309
 996 016e D9E7     		b	.L37
 997              	.LVL85:
 998              	.L52:
3246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 999              		.loc 1 3246 5 is_stmt 1 view .LVU310
 1000 0170 1A68     		ldr	r2, [r3]
 1001              	.LVL86:
3246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1002              		.loc 1 3246 5 is_stmt 0 view .LVU311
 1003 0172 22F08042 		bic	r2, r2, #1073741824
 1004 0176 1A60     		str	r2, [r3]
 1005 0178 DAE7     		b	.L53
 1006              	.LVL87:
 1007              	.L54:
3140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1008              		.loc 1 3140 12 view .LVU312
 1009 017a 0220     		movs	r0, #2
 1010              	.LVL88:
3140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1011              		.loc 1 3140 12 view .LVU313
 1012 017c D2E7     		b	.L37
 1013              	.LVL89:
 1014              	.L55:
3140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1015              		.loc 1 3140 12 view .LVU314
 1016 017e 0220     		movs	r0, #2
 1017              	.LVL90:
3140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1018              		.loc 1 3140 12 view .LVU315
 1019 0180 D0E7     		b	.L37
 1020              		.cfi_endproc
 1021              	.LFE198:
 1023              		.section	.text.ETH_SetMACConfig,"ax",%progbits
 1024              		.align	1
ARM GAS  /tmp/ccz78ux8.s 			page 95


 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1029              	ETH_SetMACConfig:
 1030              	.LVL91:
 1031              	.LFB192:
2820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1032              		.loc 1 2820 1 is_stmt 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
2820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1036              		.loc 1 2820 1 is_stmt 0 view .LVU317
 1037 0000 70B5     		push	{r4, r5, r6, lr}
 1038              	.LCFI8:
 1039              		.cfi_def_cfa_offset 16
 1040              		.cfi_offset 4, -16
 1041              		.cfi_offset 5, -12
 1042              		.cfi_offset 6, -8
 1043              		.cfi_offset 14, -4
 1044 0002 0546     		mov	r5, r0
 1045 0004 0C46     		mov	r4, r1
2821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1046              		.loc 1 2821 3 is_stmt 1 view .LVU318
2825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1047              		.loc 1 2825 3 view .LVU319
2825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1048              		.loc 1 2825 18 is_stmt 0 view .LVU320
 1049 0006 0268     		ldr	r2, [r0]
2825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSTF, WD, PCE, PS, TE and RE bits */
 1050              		.loc 1 2825 11 view .LVU321
 1051 0008 1368     		ldr	r3, [r2]
 1052              	.LVL92:
2827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1053              		.loc 1 2827 3 is_stmt 1 view .LVU322
2827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1054              		.loc 1 2827 11 is_stmt 0 view .LVU323
 1055 000a 3C49     		ldr	r1, .L80
 1056              	.LVL93:
2827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1057              		.loc 1 2827 11 view .LVU324
 1058 000c 1940     		ands	r1, r1, r3
 1059              	.LVL94:
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1060              		.loc 1 2829 3 is_stmt 1 view .LVU325
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1061              		.loc 1 2829 43 is_stmt 0 view .LVU326
 1062 000e A37B     		ldrb	r3, [r4, #14]	@ zero_extendqisi2
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1063              		.loc 1 2829 64 view .LVU327
 1064 0010 5B06     		lsls	r3, r3, #25
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1065              		.loc 1 2830 45 view .LVU328
 1066 0012 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
 1067              	.LVL95:
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1068              		.loc 1 2830 79 view .LVU329
ARM GAS  /tmp/ccz78ux8.s 			page 96


 1069 0014 0028     		cmp	r0, #0
 1070 0016 61D1     		bne	.L68
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1071              		.loc 1 2830 79 discriminator 1 view .LVU330
 1072 0018 4FF40000 		mov	r0, #8388608
 1073              	.L60:
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1074              		.loc 1 2829 72 view .LVU331
 1075 001c 0343     		orrs	r3, r3, r0
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1076              		.loc 1 2831 45 view .LVU332
 1077 001e 607C     		ldrb	r0, [r4, #17]	@ zero_extendqisi2
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1078              		.loc 1 2831 77 view .LVU333
 1079 0020 0028     		cmp	r0, #0
 1080 0022 5DD1     		bne	.L69
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1081              		.loc 1 2831 77 discriminator 1 view .LVU334
 1082 0024 4FF48000 		mov	r0, #4194304
 1083              	.L61:
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1084              		.loc 1 2830 87 view .LVU335
 1085 0028 0343     		orrs	r3, r3, r0
2832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1086              		.loc 1 2832 42 view .LVU336
 1087 002a A068     		ldr	r0, [r4, #8]
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1088              		.loc 1 2831 85 view .LVU337
 1089 002c 0343     		orrs	r3, r3, r0
2833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->Speed |
 1090              		.loc 1 2833 43 view .LVU338
 1091 002e E07F     		ldrb	r0, [r4, #31]	@ zero_extendqisi2
2832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1092              		.loc 1 2832 62 view .LVU339
 1093 0030 43EA0043 		orr	r3, r3, r0, lsl #16
2834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1094              		.loc 1 2834 32 view .LVU340
 1095 0034 6069     		ldr	r0, [r4, #20]
2833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->Speed |
 1096              		.loc 1 2833 80 view .LVU341
 1097 0036 0343     		orrs	r3, r3, r0
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1098              		.loc 1 2835 45 view .LVU342
 1099 0038 A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1100              		.loc 1 2835 81 view .LVU343
 1101 003a 0028     		cmp	r0, #0
 1102 003c 52D1     		bne	.L70
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1103              		.loc 1 2835 81 discriminator 1 view .LVU344
 1104 003e 4FF40050 		mov	r0, #8192
 1105              	.L62:
2834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1106              		.loc 1 2834 40 view .LVU345
 1107 0042 0343     		orrs	r3, r3, r0
2836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->DuplexMode |
 1108              		.loc 1 2836 43 view .LVU346
ARM GAS  /tmp/ccz78ux8.s 			page 97


 1109 0044 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1110              		.loc 1 2835 89 view .LVU347
 1111 0046 43EA0033 		orr	r3, r3, r0, lsl #12
2837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1112              		.loc 1 2837 32 view .LVU348
 1113 004a A069     		ldr	r0, [r4, #24]
2836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->DuplexMode |
 1114              		.loc 1 2836 66 view .LVU349
 1115 004c 0343     		orrs	r3, r3, r0
2838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1116              		.loc 1 2838 43 view .LVU350
 1117 004e 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
2837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1118              		.loc 1 2837 45 view .LVU351
 1119 0050 43EA8023 		orr	r3, r3, r0, lsl #10
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1120              		.loc 1 2839 45 view .LVU352
 1121 0054 94F82000 		ldrb	r0, [r4, #32]	@ zero_extendqisi2
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1122              		.loc 1 2839 88 view .LVU353
 1123 0058 0028     		cmp	r0, #0
 1124 005a 45D1     		bne	.L71
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1125              		.loc 1 2839 88 discriminator 1 view .LVU354
 1126 005c 4FF40070 		mov	r0, #512
 1127              	.L63:
2838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1128              		.loc 1 2838 69 view .LVU355
 1129 0060 0343     		orrs	r3, r3, r0
2840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->BackOffLimit |
 1130              		.loc 1 2840 43 view .LVU356
 1131 0062 E07B     		ldrb	r0, [r4, #15]	@ zero_extendqisi2
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1132              		.loc 1 2839 95 view .LVU357
 1133 0064 43EAC013 		orr	r3, r3, r0, lsl #7
2841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
 1134              		.loc 1 2841 32 view .LVU358
 1135 0068 606A     		ldr	r0, [r4, #36]
2840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->BackOffLimit |
 1136              		.loc 1 2840 73 view .LVU359
 1137 006a 0343     		orrs	r3, r3, r0
2842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1138              		.loc 1 2842 43 view .LVU360
 1139 006c 94F82800 		ldrb	r0, [r4, #40]	@ zero_extendqisi2
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1140              		.loc 1 2829 14 view .LVU361
 1141 0070 43EA0013 		orr	r3, r3, r0, lsl #4
2829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 1142              		.loc 1 2829 11 view .LVU362
 1143 0074 0B43     		orrs	r3, r3, r1
 1144              	.LVL96:
2845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1145              		.loc 1 2845 3 is_stmt 1 view .LVU363
2845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1146              		.loc 1 2845 27 is_stmt 0 view .LVU364
 1147 0076 1360     		str	r3, [r2]
ARM GAS  /tmp/ccz78ux8.s 			page 98


2849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1148              		.loc 1 2849 3 is_stmt 1 view .LVU365
2849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1149              		.loc 1 2849 18 is_stmt 0 view .LVU366
 1150 0078 2B68     		ldr	r3, [r5]
 1151              	.LVL97:
2849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1152              		.loc 1 2849 11 view .LVU367
 1153 007a 1E68     		ldr	r6, [r3]
 1154              	.LVL98:
2850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 1155              		.loc 1 2850 3 is_stmt 1 view .LVU368
 1156 007c 0120     		movs	r0, #1
 1157 007e FFF7FEFF 		bl	HAL_Delay
 1158              	.LVL99:
2851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1159              		.loc 1 2851 3 view .LVU369
2851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1160              		.loc 1 2851 8 is_stmt 0 view .LVU370
 1161 0082 2B68     		ldr	r3, [r5]
2851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1162              		.loc 1 2851 27 view .LVU371
 1163 0084 1E60     		str	r6, [r3]
2856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1164              		.loc 1 2856 3 is_stmt 1 view .LVU372
2856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1165              		.loc 1 2856 18 is_stmt 0 view .LVU373
 1166 0086 2968     		ldr	r1, [r5]
2856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1167              		.loc 1 2856 11 view .LVU374
 1168 0088 8A69     		ldr	r2, [r1, #24]
 1169              	.LVL100:
2858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1170              		.loc 1 2858 3 is_stmt 1 view .LVU375
2858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1171              		.loc 1 2858 11 is_stmt 0 view .LVU376
 1172 008a 22F0BE02 		bic	r2, r2, #190
 1173              	.LVL101:
2858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1174              		.loc 1 2858 11 view .LVU377
 1175 008e 1204     		lsls	r2, r2, #16
 1176 0090 120C     		lsrs	r2, r2, #16
 1177              	.LVL102:
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1178              		.loc 1 2860 3 is_stmt 1 view .LVU378
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1179              		.loc 1 2860 33 is_stmt 0 view .LVU379
 1180 0092 A36C     		ldr	r3, [r4, #72]
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1181              		.loc 1 2860 45 view .LVU380
 1182 0094 1B04     		lsls	r3, r3, #16
2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1183              		.loc 1 2861 45 view .LVU381
 1184 0096 94F84C00 		ldrb	r0, [r4, #76]	@ zero_extendqisi2
2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1185              		.loc 1 2861 86 view .LVU382
 1186 009a 38BB     		cbnz	r0, .L72
ARM GAS  /tmp/ccz78ux8.s 			page 99


2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1187              		.loc 1 2861 86 discriminator 1 view .LVU383
 1188 009c 8020     		movs	r0, #128
 1189              	.L64:
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1190              		.loc 1 2860 53 view .LVU384
 1191 009e 0343     		orrs	r3, r3, r0
2862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1192              		.loc 1 2862 32 view .LVU385
 1193 00a0 206D     		ldr	r0, [r4, #80]
2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1194              		.loc 1 2861 93 view .LVU386
 1195 00a2 0343     		orrs	r3, r3, r0
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1196              		.loc 1 2863 45 view .LVU387
 1197 00a4 94F85500 		ldrb	r0, [r4, #85]	@ zero_extendqisi2
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1198              		.loc 1 2863 94 view .LVU388
 1199 00a8 0128     		cmp	r0, #1
 1200 00aa 21D0     		beq	.L77
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1201              		.loc 1 2863 94 discriminator 2 view .LVU389
 1202 00ac 0020     		movs	r0, #0
 1203              	.L65:
2862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1204              		.loc 1 2862 52 view .LVU390
 1205 00ae 0343     		orrs	r3, r3, r0
2864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1206              		.loc 1 2864 45 view .LVU391
 1207 00b0 94F85600 		ldrb	r0, [r4, #86]	@ zero_extendqisi2
2864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1208              		.loc 1 2864 88 view .LVU392
 1209 00b4 0128     		cmp	r0, #1
 1210 00b6 1DD0     		beq	.L78
2864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1211              		.loc 1 2864 88 discriminator 2 view .LVU393
 1212 00b8 0020     		movs	r0, #0
 1213              	.L66:
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1214              		.loc 1 2863 101 view .LVU394
 1215 00ba 0343     		orrs	r3, r3, r0
2865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1216              		.loc 1 2865 45 view .LVU395
 1217 00bc 94F85400 		ldrb	r0, [r4, #84]	@ zero_extendqisi2
2865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1218              		.loc 1 2865 89 view .LVU396
 1219 00c0 0128     		cmp	r0, #1
 1220 00c2 19D0     		beq	.L79
2865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1221              		.loc 1 2865 89 discriminator 2 view .LVU397
 1222 00c4 0020     		movs	r0, #0
 1223              	.L67:
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1224              		.loc 1 2860 14 view .LVU398
 1225 00c6 0343     		orrs	r3, r3, r0
2860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1226              		.loc 1 2860 11 view .LVU399
ARM GAS  /tmp/ccz78ux8.s 			page 100


 1227 00c8 1343     		orrs	r3, r3, r2
 1228              	.LVL103:
2868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1229              		.loc 1 2868 3 is_stmt 1 view .LVU400
2868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1230              		.loc 1 2868 28 is_stmt 0 view .LVU401
 1231 00ca 8B61     		str	r3, [r1, #24]
2872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1232              		.loc 1 2872 3 is_stmt 1 view .LVU402
2872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1233              		.loc 1 2872 18 is_stmt 0 view .LVU403
 1234 00cc 2B68     		ldr	r3, [r5]
 1235              	.LVL104:
2872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1236              		.loc 1 2872 11 view .LVU404
 1237 00ce 9C69     		ldr	r4, [r3, #24]
 1238              	.LVL105:
2873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
 1239              		.loc 1 2873 3 is_stmt 1 view .LVU405
 1240 00d0 0120     		movs	r0, #1
 1241 00d2 FFF7FEFF 		bl	HAL_Delay
 1242              	.LVL106:
2874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1243              		.loc 1 2874 3 view .LVU406
2874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1244              		.loc 1 2874 8 is_stmt 0 view .LVU407
 1245 00d6 2B68     		ldr	r3, [r5]
2874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1246              		.loc 1 2874 28 view .LVU408
 1247 00d8 9C61     		str	r4, [r3, #24]
2875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1248              		.loc 1 2875 1 view .LVU409
 1249 00da 70BD     		pop	{r4, r5, r6, pc}
 1250              	.LVL107:
 1251              	.L68:
2830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1252              		.loc 1 2830 79 discriminator 2 view .LVU410
 1253 00dc 0020     		movs	r0, #0
 1254 00de 9DE7     		b	.L60
 1255              	.L69:
2831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1256              		.loc 1 2831 77 discriminator 2 view .LVU411
 1257 00e0 0020     		movs	r0, #0
 1258 00e2 A1E7     		b	.L61
 1259              	.L70:
2835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1260              		.loc 1 2835 81 discriminator 2 view .LVU412
 1261 00e4 0020     		movs	r0, #0
 1262 00e6 ACE7     		b	.L62
 1263              	.L71:
2839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1264              		.loc 1 2839 88 discriminator 2 view .LVU413
 1265 00e8 0020     		movs	r0, #0
 1266 00ea B9E7     		b	.L63
 1267              	.LVL108:
 1268              	.L72:
2861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         macconf->PauseLowThreshold |
ARM GAS  /tmp/ccz78ux8.s 			page 101


 1269              		.loc 1 2861 86 discriminator 2 view .LVU414
 1270 00ec 0020     		movs	r0, #0
 1271 00ee D6E7     		b	.L64
 1272              	.L77:
2863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1273              		.loc 1 2863 94 discriminator 1 view .LVU415
 1274 00f0 0820     		movs	r0, #8
 1275 00f2 DCE7     		b	.L65
 1276              	.L78:
2864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1277              		.loc 1 2864 88 discriminator 1 view .LVU416
 1278 00f4 0420     		movs	r0, #4
 1279 00f6 E0E7     		b	.L66
 1280              	.L79:
2865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1281              		.loc 1 2865 89 discriminator 1 view .LVU417
 1282 00f8 0220     		movs	r0, #2
 1283 00fa E4E7     		b	.L67
 1284              	.L81:
 1285              		.align	2
 1286              	.L80:
 1287 00fc 0F8120FD 		.word	-48201457
 1288              		.cfi_endproc
 1289              	.LFE192:
 1291              		.section	.text.ETH_SetDMAConfig,"ax",%progbits
 1292              		.align	1
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1297              	ETH_SetDMAConfig:
 1298              	.LVL109:
 1299              	.LFB193:
2878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1300              		.loc 1 2878 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
2878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1304              		.loc 1 2878 1 is_stmt 0 view .LVU419
 1305 0000 70B5     		push	{r4, r5, r6, lr}
 1306              	.LCFI9:
 1307              		.cfi_def_cfa_offset 16
 1308              		.cfi_offset 4, -16
 1309              		.cfi_offset 5, -12
 1310              		.cfi_offset 6, -8
 1311              		.cfi_offset 14, -4
 1312 0002 0546     		mov	r5, r0
 1313 0004 0C46     		mov	r4, r1
2879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1314              		.loc 1 2879 3 is_stmt 1 view .LVU420
2883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1315              		.loc 1 2883 3 view .LVU421
2883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1316              		.loc 1 2883 18 is_stmt 0 view .LVU422
 1317 0006 0268     		ldr	r2, [r0]
2883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear xx bits */
 1318              		.loc 1 2883 11 view .LVU423
ARM GAS  /tmp/ccz78ux8.s 			page 102


 1319 0008 02F58053 		add	r3, r2, #4096
 1320 000c 9B69     		ldr	r3, [r3, #24]
 1321              	.LVL110:
2885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1322              		.loc 1 2885 3 is_stmt 1 view .LVU424
2885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1323              		.loc 1 2885 11 is_stmt 0 view .LVU425
 1324 000e 2B49     		ldr	r1, .L88
 1325              	.LVL111:
2885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1326              		.loc 1 2885 11 view .LVU426
 1327 0010 1940     		ands	r1, r1, r3
 1328              	.LVL112:
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1329              		.loc 1 2887 3 is_stmt 1 view .LVU427
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1330              		.loc 1 2887 45 is_stmt 0 view .LVU428
 1331 0012 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1332              		.loc 1 2887 98 view .LVU429
 1333 0014 002B     		cmp	r3, #0
 1334 0016 4DD1     		bne	.L85
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1335              		.loc 1 2887 98 discriminator 1 view .LVU430
 1336 0018 4FF08063 		mov	r3, #67108864
 1337              	.L83:
2888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1338              		.loc 1 2888 43 view .LVU431
 1339 001c 607B     		ldrb	r0, [r4, #13]	@ zero_extendqisi2
 1340              	.LVL113:
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1341              		.loc 1 2887 106 view .LVU432
 1342 001e 43EA4063 		orr	r3, r3, r0, lsl #25
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1343              		.loc 1 2889 45 view .LVU433
 1344 0022 607F     		ldrb	r0, [r4, #29]	@ zero_extendqisi2
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1345              		.loc 1 2889 84 view .LVU434
 1346 0024 0028     		cmp	r0, #0
 1347 0026 47D1     		bne	.L86
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1348              		.loc 1 2889 84 discriminator 1 view .LVU435
 1349 0028 4FF48010 		mov	r0, #1048576
 1350              	.L84:
2888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1351              		.loc 1 2888 73 view .LVU436
 1352 002c 0343     		orrs	r3, r3, r0
2890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1353              		.loc 1 2890 43 view .LVU437
 1354 002e A07B     		ldrb	r0, [r4, #14]	@ zero_extendqisi2
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1355              		.loc 1 2889 92 view .LVU438
 1356 0030 43EA4053 		orr	r3, r3, r0, lsl #21
2891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1357              		.loc 1 2891 32 view .LVU439
 1358 0034 6069     		ldr	r0, [r4, #20]
2890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
ARM GAS  /tmp/ccz78ux8.s 			page 103


 1359              		.loc 1 2890 74 view .LVU440
 1360 0036 0343     		orrs	r3, r3, r0
2892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1361              		.loc 1 2892 43 view .LVU441
 1362 0038 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1363              		.loc 1 2891 59 view .LVU442
 1364 003a 43EAC013 		orr	r3, r3, r0, lsl #7
2893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1365              		.loc 1 2893 43 view .LVU443
 1366 003e A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1367              		.loc 1 2892 71 view .LVU444
 1368 0040 43EA8013 		orr	r3, r3, r0, lsl #6
2894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 1369              		.loc 1 2894 32 view .LVU445
 1370 0044 206A     		ldr	r0, [r4, #32]
2893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1371              		.loc 1 2893 80 view .LVU446
 1372 0046 0343     		orrs	r3, r3, r0
2895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1373              		.loc 1 2895 43 view .LVU447
 1374 0048 94F82400 		ldrb	r0, [r4, #36]	@ zero_extendqisi2
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1375              		.loc 1 2887 14 view .LVU448
 1376 004c 43EA8003 		orr	r3, r3, r0, lsl #2
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1377              		.loc 1 2887 11 view .LVU449
 1378 0050 0B43     		orrs	r3, r3, r1
 1379              	.LVL114:
2898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1380              		.loc 1 2898 3 is_stmt 1 view .LVU450
2898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1381              		.loc 1 2898 28 is_stmt 0 view .LVU451
 1382 0052 02F58052 		add	r2, r2, #4096
 1383 0056 9361     		str	r3, [r2, #24]
2902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1384              		.loc 1 2902 3 is_stmt 1 view .LVU452
2902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1385              		.loc 1 2902 18 is_stmt 0 view .LVU453
 1386 0058 2B68     		ldr	r3, [r5]
 1387              	.LVL115:
2902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1388              		.loc 1 2902 11 view .LVU454
 1389 005a 03F58053 		add	r3, r3, #4096
 1390 005e 9E69     		ldr	r6, [r3, #24]
 1391              	.LVL116:
2903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 1392              		.loc 1 2903 3 is_stmt 1 view .LVU455
 1393 0060 0120     		movs	r0, #1
 1394 0062 FFF7FEFF 		bl	HAL_Delay
 1395              	.LVL117:
2904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1396              		.loc 1 2904 3 view .LVU456
2904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1397              		.loc 1 2904 8 is_stmt 0 view .LVU457
 1398 0066 2B68     		ldr	r3, [r5]
ARM GAS  /tmp/ccz78ux8.s 			page 104


2904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1399              		.loc 1 2904 28 view .LVU458
 1400 0068 03F58053 		add	r3, r3, #4096
 1401 006c 9E61     		str	r6, [r3, #24]
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1402              		.loc 1 2907 3 is_stmt 1 view .LVU459
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1403              		.loc 1 2907 59 is_stmt 0 view .LVU460
 1404 006e 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
2908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1405              		.loc 1 2908 48 view .LVU461
 1406 0070 A368     		ldr	r3, [r4, #8]
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1407              		.loc 1 2907 89 view .LVU462
 1408 0072 43EA4263 		orr	r3, r3, r2, lsl #25
2909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1409              		.loc 1 2909 48 view .LVU463
 1410 0076 A269     		ldr	r2, [r4, #24]
2908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1411              		.loc 1 2908 60 view .LVU464
 1412 0078 1343     		orrs	r3, r3, r2
2911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1413              		.loc 1 2911 48 view .LVU465
 1414 007a 2269     		ldr	r2, [r4, #16]
2909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1415              		.loc 1 2909 67 view .LVU466
 1416 007c 1343     		orrs	r3, r3, r2
2912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1417              		.loc 1 2912 59 view .LVU467
 1418 007e 94F82520 		ldrb	r2, [r4, #37]	@ zero_extendqisi2
2911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1419              		.loc 1 2911 67 view .LVU468
 1420 0082 43EAC213 		orr	r3, r3, r2, lsl #7
2913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1421              		.loc 1 2913 49 view .LVU469
 1422 0086 A26A     		ldr	r2, [r4, #40]
2912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1423              		.loc 1 2912 93 view .LVU470
 1424 0088 43EA8203 		orr	r3, r3, r2, lsl #2
2914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
 1425              		.loc 1 2914 48 view .LVU471
 1426 008c 2268     		ldr	r2, [r4]
2913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1427              		.loc 1 2913 79 view .LVU472
 1428 008e 1343     		orrs	r3, r3, r2
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1429              		.loc 1 2907 8 view .LVU473
 1430 0090 2A68     		ldr	r2, [r5]
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1431              		.loc 1 2907 30 view .LVU474
 1432 0092 43F40003 		orr	r3, r3, #8388608
2907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1433              		.loc 1 2907 28 view .LVU475
 1434 0096 02F58052 		add	r2, r2, #4096
 1435 009a 1360     		str	r3, [r2]
2919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1436              		.loc 1 2919 3 is_stmt 1 view .LVU476
ARM GAS  /tmp/ccz78ux8.s 			page 105


2919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1437              		.loc 1 2919 18 is_stmt 0 view .LVU477
 1438 009c 2B68     		ldr	r3, [r5]
2919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1439              		.loc 1 2919 11 view .LVU478
 1440 009e 03F58053 		add	r3, r3, #4096
 1441 00a2 1C68     		ldr	r4, [r3]
 1442              	.LVL118:
2920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 1443              		.loc 1 2920 3 is_stmt 1 view .LVU479
 1444 00a4 0120     		movs	r0, #1
 1445 00a6 FFF7FEFF 		bl	HAL_Delay
 1446              	.LVL119:
2921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1447              		.loc 1 2921 3 view .LVU480
2921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1448              		.loc 1 2921 8 is_stmt 0 view .LVU481
 1449 00aa 2B68     		ldr	r3, [r5]
2921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1450              		.loc 1 2921 28 view .LVU482
 1451 00ac 03F58053 		add	r3, r3, #4096
 1452 00b0 1C60     		str	r4, [r3]
2922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1453              		.loc 1 2922 1 view .LVU483
 1454 00b2 70BD     		pop	{r4, r5, r6, pc}
 1455              	.LVL120:
 1456              	.L85:
2887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1457              		.loc 1 2887 98 discriminator 2 view .LVU484
 1458 00b4 0023     		movs	r3, #0
 1459 00b6 B1E7     		b	.L83
 1460              	.LVL121:
 1461              	.L86:
2889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1462              		.loc 1 2889 84 discriminator 2 view .LVU485
 1463 00b8 0020     		movs	r0, #0
 1464 00ba B7E7     		b	.L84
 1465              	.L89:
 1466              		.align	2
 1467              	.L88:
 1468 00bc 233FDEF8 		.word	-119652573
 1469              		.cfi_endproc
 1470              	.LFE193:
 1472              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 1473              		.align	1
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1478              	ETH_MACDMAConfig:
 1479              	.LVL122:
 1480              	.LFB194:
2932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1481              		.loc 1 2932 1 is_stmt 1 view -0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 144
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
2932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
ARM GAS  /tmp/ccz78ux8.s 			page 106


 1485              		.loc 1 2932 1 is_stmt 0 view .LVU487
 1486 0000 70B5     		push	{r4, r5, r6, lr}
 1487              	.LCFI10:
 1488              		.cfi_def_cfa_offset 16
 1489              		.cfi_offset 4, -16
 1490              		.cfi_offset 5, -12
 1491              		.cfi_offset 6, -8
 1492              		.cfi_offset 14, -4
 1493 0002 A4B0     		sub	sp, sp, #144
 1494              	.LCFI11:
 1495              		.cfi_def_cfa_offset 160
 1496 0004 0646     		mov	r6, r0
2933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
 1497              		.loc 1 2933 3 is_stmt 1 view .LVU488
2934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1498              		.loc 1 2934 3 view .LVU489
2937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1499              		.loc 1 2937 3 view .LVU490
2937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1500              		.loc 1 2937 27 is_stmt 0 view .LVU491
 1501 0006 0125     		movs	r5, #1
 1502 0008 8DF83C50 		strb	r5, [sp, #60]
2938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1503              		.loc 1 2938 3 is_stmt 1 view .LVU492
2938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1504              		.loc 1 2938 25 is_stmt 0 view .LVU493
 1505 000c 8DF83D50 		strb	r5, [sp, #61]
2939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1506              		.loc 1 2939 3 is_stmt 1 view .LVU494
2939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1507              		.loc 1 2939 36 is_stmt 0 view .LVU495
 1508 0010 0024     		movs	r4, #0
 1509 0012 0D94     		str	r4, [sp, #52]
2940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1510              		.loc 1 2940 3 is_stmt 1 view .LVU496
2940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1511              		.loc 1 2940 45 is_stmt 0 view .LVU497
 1512 0014 8DF84B40 		strb	r4, [sp, #75]
2941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1513              		.loc 1 2941 3 is_stmt 1 view .LVU498
2941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1514              		.loc 1 2941 29 is_stmt 0 view .LVU499
 1515 0018 8DF84A50 		strb	r5, [sp, #74]
2942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
 1516              		.loc 1 2942 3 is_stmt 1 view .LVU500
2942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.CRCStripTypePacket = ENABLE;
 1517              		.loc 1 2942 31 is_stmt 0 view .LVU501
 1518 001c 8DF84840 		strb	r4, [sp, #72]
2943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1519              		.loc 1 2943 3 is_stmt 1 view .LVU502
2943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1520              		.loc 1 2943 37 is_stmt 0 view .LVU503
 1521 0020 8DF83A50 		strb	r5, [sp, #58]
2944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1522              		.loc 1 2944 3 is_stmt 1 view .LVU504
2944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1523              		.loc 1 2944 34 is_stmt 0 view .LVU505
ARM GAS  /tmp/ccz78ux8.s 			page 107


 1524 0024 8DF83050 		strb	r5, [sp, #48]
2945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1525              		.loc 1 2945 3 is_stmt 1 view .LVU506
2945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1526              		.loc 1 2945 36 is_stmt 0 view .LVU507
 1527 0028 8DF84C40 		strb	r4, [sp, #76]
2946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1528              		.loc 1 2946 3 is_stmt 1 view .LVU508
2946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1529              		.loc 1 2946 39 is_stmt 0 view .LVU509
 1530 002c 8DF83B40 		strb	r4, [sp, #59]
2947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1531              		.loc 1 2947 3 is_stmt 1 view .LVU510
2947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1532              		.loc 1 2947 31 is_stmt 0 view .LVU511
 1533 0030 1494     		str	r4, [sp, #80]
2948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1534              		.loc 1 2948 3 is_stmt 1 view .LVU512
2948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1535              		.loc 1 2948 32 is_stmt 0 view .LVU513
 1536 0032 8DF85440 		strb	r4, [sp, #84]
2949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1537              		.loc 1 2949 3 is_stmt 1 view .LVU514
2949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1538              		.loc 1 2949 28 is_stmt 0 view .LVU515
 1539 0036 1D94     		str	r4, [sp, #116]
2950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1540              		.loc 1 2950 3 is_stmt 1 view .LVU516
2950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1541              		.loc 1 2950 34 is_stmt 0 view .LVU517
 1542 0038 8DF87840 		strb	r4, [sp, #120]
2951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1543              		.loc 1 2951 3 is_stmt 1 view .LVU518
2951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1544              		.loc 1 2951 36 is_stmt 0 view .LVU519
 1545 003c 1F94     		str	r4, [sp, #124]
2952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1546              		.loc 1 2952 3 is_stmt 1 view .LVU520
2952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1547              		.loc 1 2952 37 is_stmt 0 view .LVU521
 1548 003e 8DF88240 		strb	r4, [sp, #130]
2953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1549              		.loc 1 2953 3 is_stmt 1 view .LVU522
2953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1550              		.loc 1 2953 38 is_stmt 0 view .LVU523
 1551 0042 8DF88040 		strb	r4, [sp, #128]
2954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1552              		.loc 1 2954 3 is_stmt 1 view .LVU524
2954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1553              		.loc 1 2954 24 is_stmt 0 view .LVU525
 1554 0046 4FF48043 		mov	r3, #16384
 1555 004a 1093     		str	r3, [sp, #64]
2955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1556              		.loc 1 2955 3 is_stmt 1 view .LVU526
2955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1557              		.loc 1 2955 29 is_stmt 0 view .LVU527
 1558 004c 4FF40063 		mov	r3, #2048
ARM GAS  /tmp/ccz78ux8.s 			page 108


 1559 0050 1193     		str	r3, [sp, #68]
2956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1560              		.loc 1 2956 3 is_stmt 1 view .LVU528
2956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1561              		.loc 1 2956 43 is_stmt 0 view .LVU529
 1562 0052 8DF88140 		strb	r4, [sp, #129]
2959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1563              		.loc 1 2959 3 is_stmt 1 view .LVU530
 1564 0056 0BA9     		add	r1, sp, #44
 1565 0058 FFF7FEFF 		bl	ETH_SetMACConfig
 1566              	.LVL123:
2962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1567              		.loc 1 2962 3 view .LVU531
2962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1568              		.loc 1 2962 46 is_stmt 0 view .LVU532
 1569 005c 8DF80C50 		strb	r5, [sp, #12]
2963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1570              		.loc 1 2963 3 is_stmt 1 view .LVU533
2963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1571              		.loc 1 2963 38 is_stmt 0 view .LVU534
 1572 0060 8DF80D50 		strb	r5, [sp, #13]
2964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1573              		.loc 1 2964 3 is_stmt 1 view .LVU535
2964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1574              		.loc 1 2964 32 is_stmt 0 view .LVU536
 1575 0064 8DF81D50 		strb	r5, [sp, #29]
2965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1576              		.loc 1 2965 3 is_stmt 1 view .LVU537
2965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1577              		.loc 1 2965 39 is_stmt 0 view .LVU538
 1578 0068 8DF80E50 		strb	r5, [sp, #14]
2966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1579              		.loc 1 2966 3 is_stmt 1 view .LVU539
2966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1580              		.loc 1 2966 43 is_stmt 0 view .LVU540
 1581 006c 0594     		str	r4, [sp, #20]
2967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1582              		.loc 1 2967 3 is_stmt 1 view .LVU541
2967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1583              		.loc 1 2967 37 is_stmt 0 view .LVU542
 1584 006e 8DF81C40 		strb	r4, [sp, #28]
2968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1585              		.loc 1 2968 3 is_stmt 1 view .LVU543
2968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1586              		.loc 1 2968 46 is_stmt 0 view .LVU544
 1587 0072 8DF81E40 		strb	r4, [sp, #30]
2969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1588              		.loc 1 2969 3 is_stmt 1 view .LVU545
2969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1589              		.loc 1 2969 42 is_stmt 0 view .LVU546
 1590 0076 0894     		str	r4, [sp, #32]
2970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1591              		.loc 1 2970 3 is_stmt 1 view .LVU547
2970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1592              		.loc 1 2970 37 is_stmt 0 view .LVU548
 1593 0078 8DF82450 		strb	r5, [sp, #36]
2971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
ARM GAS  /tmp/ccz78ux8.s 			page 109


 1594              		.loc 1 2971 3 is_stmt 1 view .LVU549
2971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1595              		.loc 1 2971 38 is_stmt 0 view .LVU550
 1596 007c 8DF80450 		strb	r5, [sp, #4]
2972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1597              		.loc 1 2972 3 is_stmt 1 view .LVU551
2972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1598              		.loc 1 2972 28 is_stmt 0 view .LVU552
 1599 0080 4FF48033 		mov	r3, #65536
 1600 0084 0293     		str	r3, [sp, #8]
2973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1601              		.loc 1 2973 3 is_stmt 1 view .LVU553
2973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1602              		.loc 1 2973 35 is_stmt 0 view .LVU554
 1603 0086 4FF48003 		mov	r3, #4194304
 1604 008a 0693     		str	r3, [sp, #24]
2974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1605              		.loc 1 2974 3 is_stmt 1 view .LVU555
2974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1606              		.loc 1 2974 35 is_stmt 0 view .LVU556
 1607 008c 4FF40053 		mov	r3, #8192
 1608 0090 0493     		str	r3, [sp, #16]
2975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1609              		.loc 1 2975 3 is_stmt 1 view .LVU557
2975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1610              		.loc 1 2975 43 is_stmt 0 view .LVU558
 1611 0092 8DF82550 		strb	r5, [sp, #37]
2976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1612              		.loc 1 2976 3 is_stmt 1 view .LVU559
2976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1613              		.loc 1 2976 39 is_stmt 0 view .LVU560
 1614 0096 0A94     		str	r4, [sp, #40]
2977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1615              		.loc 1 2977 3 is_stmt 1 view .LVU561
2977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1616              		.loc 1 2977 33 is_stmt 0 view .LVU562
 1617 0098 0094     		str	r4, [sp]
2980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1618              		.loc 1 2980 3 is_stmt 1 view .LVU563
 1619 009a 6946     		mov	r1, sp
 1620 009c 3046     		mov	r0, r6
 1621 009e FFF7FEFF 		bl	ETH_SetDMAConfig
 1622              	.LVL124:
2981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 1623              		.loc 1 2981 1 is_stmt 0 view .LVU564
 1624 00a2 24B0     		add	sp, sp, #144
 1625              	.LCFI12:
 1626              		.cfi_def_cfa_offset 16
 1627              		@ sp needed
 1628 00a4 70BD     		pop	{r4, r5, r6, pc}
2981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 1629              		.loc 1 2981 1 view .LVU565
 1630              		.cfi_endproc
 1631              	.LFE194:
 1633              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 1634              		.align	1
 1635              		.syntax unified
ARM GAS  /tmp/ccz78ux8.s 			page 110


 1636              		.thumb
 1637              		.thumb_func
 1639              	ETH_FlushTransmitFIFO:
 1640              	.LVL125:
 1641              	.LFB191:
2806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1642              		.loc 1 2806 1 is_stmt 1 view -0
 1643              		.cfi_startproc
 1644              		@ args = 0, pretend = 0, frame = 8
 1645              		@ frame_needed = 0, uses_anonymous_args = 0
2806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1646              		.loc 1 2806 1 is_stmt 0 view .LVU567
 1647 0000 10B5     		push	{r4, lr}
 1648              	.LCFI13:
 1649              		.cfi_def_cfa_offset 8
 1650              		.cfi_offset 4, -8
 1651              		.cfi_offset 14, -4
 1652 0002 82B0     		sub	sp, sp, #8
 1653              	.LCFI14:
 1654              		.cfi_def_cfa_offset 16
 1655 0004 0446     		mov	r4, r0
2807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1656              		.loc 1 2807 3 is_stmt 1 view .LVU568
2807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1657              		.loc 1 2807 17 is_stmt 0 view .LVU569
 1658 0006 0023     		movs	r3, #0
 1659 0008 0193     		str	r3, [sp, #4]
2810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1660              		.loc 1 2810 3 is_stmt 1 view .LVU570
2810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1661              		.loc 1 2810 8 is_stmt 0 view .LVU571
 1662 000a 0368     		ldr	r3, [r0]
2810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1663              		.loc 1 2810 19 view .LVU572
 1664 000c 03F58053 		add	r3, r3, #4096
 1665 0010 9A69     		ldr	r2, [r3, #24]
2810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1666              		.loc 1 2810 28 view .LVU573
 1667 0012 42F48012 		orr	r2, r2, #1048576
 1668 0016 9A61     		str	r2, [r3, #24]
2814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1669              		.loc 1 2814 3 is_stmt 1 view .LVU574
2814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1670              		.loc 1 2814 17 is_stmt 0 view .LVU575
 1671 0018 0368     		ldr	r3, [r0]
2814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1672              		.loc 1 2814 28 view .LVU576
 1673 001a 03F58053 		add	r3, r3, #4096
 1674 001e 9B69     		ldr	r3, [r3, #24]
2814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1675              		.loc 1 2814 10 view .LVU577
 1676 0020 0193     		str	r3, [sp, #4]
2815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1677              		.loc 1 2815 3 is_stmt 1 view .LVU578
 1678 0022 0120     		movs	r0, #1
 1679              	.LVL126:
2815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
ARM GAS  /tmp/ccz78ux8.s 			page 111


 1680              		.loc 1 2815 3 is_stmt 0 view .LVU579
 1681 0024 FFF7FEFF 		bl	HAL_Delay
 1682              	.LVL127:
2816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1683              		.loc 1 2816 3 is_stmt 1 view .LVU580
2816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1684              		.loc 1 2816 8 is_stmt 0 view .LVU581
 1685 0028 2368     		ldr	r3, [r4]
2816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1686              		.loc 1 2816 28 view .LVU582
 1687 002a 019A     		ldr	r2, [sp, #4]
 1688 002c 03F58053 		add	r3, r3, #4096
 1689 0030 9A61     		str	r2, [r3, #24]
2817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1690              		.loc 1 2817 1 view .LVU583
 1691 0032 02B0     		add	sp, sp, #8
 1692              	.LCFI15:
 1693              		.cfi_def_cfa_offset 8
 1694              		@ sp needed
 1695 0034 10BD     		pop	{r4, pc}
2817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1696              		.loc 1 2817 1 view .LVU584
 1697              		.cfi_endproc
 1698              	.LFE191:
 1700              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1701              		.align	1
 1702              		.weak	HAL_ETH_MspInit
 1703              		.syntax unified
 1704              		.thumb
 1705              		.thumb_func
 1707              	HAL_ETH_MspInit:
 1708              	.LVL128:
 1709              	.LFB143:
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1710              		.loc 1 473 1 is_stmt 1 view -0
 1711              		.cfi_startproc
 1712              		@ args = 0, pretend = 0, frame = 0
 1713              		@ frame_needed = 0, uses_anonymous_args = 0
 1714              		@ link register save eliminated.
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1715              		.loc 1 475 3 view .LVU586
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1716              		.loc 1 479 1 is_stmt 0 view .LVU587
 1717 0000 7047     		bx	lr
 1718              		.cfi_endproc
 1719              	.LFE143:
 1721              		.section	.text.HAL_ETH_Init,"ax",%progbits
 1722              		.align	1
 1723              		.global	HAL_ETH_Init
 1724              		.syntax unified
 1725              		.thumb
 1726              		.thumb_func
 1728              	HAL_ETH_Init:
 1729              	.LVL129:
 1730              	.LFB141:
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 1731              		.loc 1 343 1 is_stmt 1 view -0
ARM GAS  /tmp/ccz78ux8.s 			page 112


 1732              		.cfi_startproc
 1733              		@ args = 0, pretend = 0, frame = 8
 1734              		@ frame_needed = 0, uses_anonymous_args = 0
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1735              		.loc 1 344 3 view .LVU589
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1736              		.loc 1 346 3 view .LVU590
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1737              		.loc 1 346 6 is_stmt 0 view .LVU591
 1738 0000 0028     		cmp	r0, #0
 1739 0002 68D0     		beq	.L100
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 1740              		.loc 1 343 1 view .LVU592
 1741 0004 30B5     		push	{r4, r5, lr}
 1742              	.LCFI16:
 1743              		.cfi_def_cfa_offset 12
 1744              		.cfi_offset 4, -12
 1745              		.cfi_offset 5, -8
 1746              		.cfi_offset 14, -4
 1747 0006 83B0     		sub	sp, sp, #12
 1748              	.LCFI17:
 1749              		.cfi_def_cfa_offset 24
 1750 0008 0446     		mov	r4, r0
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1751              		.loc 1 350 3 is_stmt 1 view .LVU593
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1752              		.loc 1 350 11 is_stmt 0 view .LVU594
 1753 000a D0F88430 		ldr	r3, [r0, #132]
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1754              		.loc 1 350 6 view .LVU595
 1755 000e 002B     		cmp	r3, #0
 1756 0010 32D0     		beq	.L105
 1757              	.LVL130:
 1758              	.L97:
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1759              		.loc 1 372 3 is_stmt 1 view .LVU596
 1760              	.LBB34:
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1761              		.loc 1 372 3 view .LVU597
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1762              		.loc 1 372 3 view .LVU598
 1763 0012 324B     		ldr	r3, .L107
 1764 0014 5A6C     		ldr	r2, [r3, #68]
 1765 0016 42F48042 		orr	r2, r2, #16384
 1766 001a 5A64     		str	r2, [r3, #68]
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1767              		.loc 1 372 3 view .LVU599
 1768 001c 5B6C     		ldr	r3, [r3, #68]
 1769 001e 03F48043 		and	r3, r3, #16384
 1770 0022 0193     		str	r3, [sp, #4]
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1771              		.loc 1 372 3 view .LVU600
 1772 0024 019B     		ldr	r3, [sp, #4]
 1773              	.LBE34:
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1774              		.loc 1 372 3 view .LVU601
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
ARM GAS  /tmp/ccz78ux8.s 			page 113


 1775              		.loc 1 375 3 view .LVU602
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1776              		.loc 1 375 9 is_stmt 0 view .LVU603
 1777 0026 2E4B     		ldr	r3, .L107+4
 1778 0028 5A68     		ldr	r2, [r3, #4]
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1779              		.loc 1 375 15 view .LVU604
 1780 002a 22F40002 		bic	r2, r2, #8388608
 1781 002e 5A60     		str	r2, [r3, #4]
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1782              		.loc 1 376 3 is_stmt 1 view .LVU605
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1783              		.loc 1 376 9 is_stmt 0 view .LVU606
 1784 0030 5A68     		ldr	r2, [r3, #4]
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1785              		.loc 1 376 38 view .LVU607
 1786 0032 A168     		ldr	r1, [r4, #8]
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1787              		.loc 1 376 15 view .LVU608
 1788 0034 0A43     		orrs	r2, r2, r1
 1789 0036 5A60     		str	r2, [r3, #4]
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1790              		.loc 1 378 3 is_stmt 1 view .LVU609
 1791 0038 5B68     		ldr	r3, [r3, #4]
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1792              		.loc 1 383 3 view .LVU610
 1793 003a 2368     		ldr	r3, [r4]
 1794 003c 03F58053 		add	r3, r3, #4096
 1795 0040 1A68     		ldr	r2, [r3]
 1796 0042 42F00102 		orr	r2, r2, #1
 1797 0046 1A60     		str	r2, [r3]
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1798              		.loc 1 386 3 view .LVU611
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1799              		.loc 1 386 15 is_stmt 0 view .LVU612
 1800 0048 FFF7FEFF 		bl	HAL_GetTick
 1801              	.LVL131:
 1802 004c 0546     		mov	r5, r0
 1803              	.LVL132:
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1804              		.loc 1 389 3 is_stmt 1 view .LVU613
 1805              	.L98:
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1806              		.loc 1 389 58 view .LVU614
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1807              		.loc 1 389 10 is_stmt 0 view .LVU615
 1808 004e 2368     		ldr	r3, [r4]
 1809 0050 03F58053 		add	r3, r3, #4096
 1810 0054 1B68     		ldr	r3, [r3]
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 1811              		.loc 1 389 58 view .LVU616
 1812 0056 13F0010F 		tst	r3, #1
 1813 005a 13D0     		beq	.L106
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1814              		.loc 1 391 5 is_stmt 1 view .LVU617
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1815              		.loc 1 391 11 is_stmt 0 view .LVU618
ARM GAS  /tmp/ccz78ux8.s 			page 114


 1816 005c FFF7FEFF 		bl	HAL_GetTick
 1817              	.LVL133:
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1818              		.loc 1 391 25 discriminator 1 view .LVU619
 1819 0060 401B     		subs	r0, r0, r5
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 1820              		.loc 1 391 8 discriminator 1 view .LVU620
 1821 0062 B0F5FA7F 		cmp	r0, #500
 1822 0066 F2D9     		bls	.L98
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set State as Error */
 1823              		.loc 1 394 7 is_stmt 1 view .LVU621
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Set State as Error */
 1824              		.loc 1 394 23 is_stmt 0 view .LVU622
 1825 0068 0423     		movs	r3, #4
 1826 006a C4F88830 		str	r3, [r4, #136]
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return Error */
 1827              		.loc 1 396 7 is_stmt 1 view .LVU623
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Return Error */
 1828              		.loc 1 396 20 is_stmt 0 view .LVU624
 1829 006e E023     		movs	r3, #224
 1830 0070 C4F88430 		str	r3, [r4, #132]
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1831              		.loc 1 398 7 is_stmt 1 view .LVU625
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 1832              		.loc 1 398 14 is_stmt 0 view .LVU626
 1833 0074 0120     		movs	r0, #1
 1834 0076 2CE0     		b	.L96
 1835              	.LVL134:
 1836              	.L105:
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1837              		.loc 1 352 5 is_stmt 1 view .LVU627
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1838              		.loc 1 352 18 is_stmt 0 view .LVU628
 1839 0078 2023     		movs	r3, #32
 1840 007a C0F88430 		str	r3, [r0, #132]
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1841              		.loc 1 367 5 is_stmt 1 view .LVU629
 1842 007e FFF7FEFF 		bl	HAL_ETH_MspInit
 1843              	.LVL135:
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1844              		.loc 1 367 5 is_stmt 0 view .LVU630
 1845 0082 C6E7     		b	.L97
 1846              	.LVL136:
 1847              	.L106:
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1848              		.loc 1 404 3 is_stmt 1 view .LVU631
 1849 0084 2046     		mov	r0, r4
 1850 0086 FFF7FEFF 		bl	ETH_MACDMAConfig
 1851              	.LVL137:
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1852              		.loc 1 408 3 view .LVU632
 1853 008a 2046     		mov	r0, r4
 1854 008c FFF7FEFF 		bl	ETH_DMATxDescListInit
 1855              	.LVL138:
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1856              		.loc 1 411 3 view .LVU633
 1857 0090 2046     		mov	r0, r4
ARM GAS  /tmp/ccz78ux8.s 			page 115


 1858 0092 FFF7FEFF 		bl	ETH_DMARxDescListInit
 1859              	.LVL139:
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1860              		.loc 1 414 3 view .LVU634
 1861 0096 6268     		ldr	r2, [r4, #4]
 1862 0098 0021     		movs	r1, #0
 1863 009a 2046     		mov	r0, r4
 1864 009c FFF7FEFF 		bl	ETH_MACAddressConfig
 1865              	.LVL140:
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1866              		.loc 1 417 3 view .LVU635
 1867 00a0 2268     		ldr	r2, [r4]
 1868 00a2 D36B     		ldr	r3, [r2, #60]
 1869 00a4 43F40273 		orr	r3, r3, #520
 1870 00a8 D363     		str	r3, [r2, #60]
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           ETH_MMCRIMR_RFCEM);
 1871              		.loc 1 420 3 view .LVU636
 1872 00aa 2268     		ldr	r2, [r4]
 1873 00ac D2F80C11 		ldr	r1, [r2, #268]
 1874 00b0 0C4B     		ldr	r3, .L107+8
 1875 00b2 0B43     		orrs	r3, r3, r1
 1876 00b4 C2F80C31 		str	r3, [r2, #268]
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           ETH_MMCTIMR_TGFSCM);
 1877              		.loc 1 424 3 view .LVU637
 1878 00b8 2268     		ldr	r2, [r4]
 1879 00ba D2F81031 		ldr	r3, [r2, #272]
 1880 00be 43F40313 		orr	r3, r3, #2146304
 1881 00c2 C2F81031 		str	r3, [r2, #272]
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1882              		.loc 1 427 3 view .LVU638
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1883              		.loc 1 427 19 is_stmt 0 view .LVU639
 1884 00c6 0020     		movs	r0, #0
 1885 00c8 C4F88800 		str	r0, [r4, #136]
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1886              		.loc 1 428 3 is_stmt 1 view .LVU640
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1887              		.loc 1 428 16 is_stmt 0 view .LVU641
 1888 00cc 1023     		movs	r3, #16
 1889 00ce C4F88430 		str	r3, [r4, #132]
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1890              		.loc 1 430 3 is_stmt 1 view .LVU642
 1891              	.L96:
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1892              		.loc 1 431 1 is_stmt 0 view .LVU643
 1893 00d2 03B0     		add	sp, sp, #12
 1894              	.LCFI18:
 1895              		.cfi_def_cfa_offset 12
 1896              		@ sp needed
 1897 00d4 30BD     		pop	{r4, r5, pc}
 1898              	.LVL141:
 1899              	.L100:
 1900              	.LCFI19:
 1901              		.cfi_def_cfa_offset 0
 1902              		.cfi_restore 4
 1903              		.cfi_restore 5
 1904              		.cfi_restore 14
ARM GAS  /tmp/ccz78ux8.s 			page 116


 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 1905              		.loc 1 348 12 view .LVU644
 1906 00d6 0120     		movs	r0, #1
 1907              	.LVL142:
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1908              		.loc 1 431 1 view .LVU645
 1909 00d8 7047     		bx	lr
 1910              	.L108:
 1911 00da 00BF     		.align	2
 1912              	.L107:
 1913 00dc 00380240 		.word	1073887232
 1914 00e0 00380140 		.word	1073821696
 1915 00e4 60000200 		.word	131168
 1916              		.cfi_endproc
 1917              	.LFE141:
 1919              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1920              		.align	1
 1921              		.weak	HAL_ETH_MspDeInit
 1922              		.syntax unified
 1923              		.thumb
 1924              		.thumb_func
 1926              	HAL_ETH_MspDeInit:
 1927              	.LVL143:
 1928              	.LFB144:
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1929              		.loc 1 488 1 is_stmt 1 view -0
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 0
 1932              		@ frame_needed = 0, uses_anonymous_args = 0
 1933              		@ link register save eliminated.
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1934              		.loc 1 490 3 view .LVU647
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1935              		.loc 1 494 1 is_stmt 0 view .LVU648
 1936 0000 7047     		bx	lr
 1937              		.cfi_endproc
 1938              	.LFE144:
 1940              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1941              		.align	1
 1942              		.global	HAL_ETH_DeInit
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1947              	HAL_ETH_DeInit:
 1948              	.LVL144:
 1949              	.LFB142:
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1950              		.loc 1 440 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1954              		.loc 1 440 1 is_stmt 0 view .LVU650
 1955 0000 10B5     		push	{r4, lr}
 1956              	.LCFI20:
 1957              		.cfi_def_cfa_offset 8
 1958              		.cfi_offset 4, -8
ARM GAS  /tmp/ccz78ux8.s 			page 117


 1959              		.cfi_offset 14, -4
 1960 0002 0446     		mov	r4, r0
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1961              		.loc 1 442 3 is_stmt 1 view .LVU651
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1962              		.loc 1 442 16 is_stmt 0 view .LVU652
 1963 0004 2023     		movs	r3, #32
 1964 0006 C0F88430 		str	r3, [r0, #132]
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1965              		.loc 1 455 3 is_stmt 1 view .LVU653
 1966 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1967              	.LVL145:
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1968              		.loc 1 460 3 view .LVU654
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1969              		.loc 1 460 16 is_stmt 0 view .LVU655
 1970 000e 0020     		movs	r0, #0
 1971 0010 C4F88400 		str	r0, [r4, #132]
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 1972              		.loc 1 463 3 is_stmt 1 view .LVU656
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1973              		.loc 1 464 1 is_stmt 0 view .LVU657
 1974 0014 10BD     		pop	{r4, pc}
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 1975              		.loc 1 464 1 view .LVU658
 1976              		.cfi_endproc
 1977              	.LFE142:
 1979              		.section	.text.HAL_ETH_Start,"ax",%progbits
 1980              		.align	1
 1981              		.global	HAL_ETH_Start
 1982              		.syntax unified
 1983              		.thumb
 1984              		.thumb_func
 1986              	HAL_ETH_Start:
 1987              	.LVL146:
 1988              	.LFB145:
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1989              		.loc 1 715 1 is_stmt 1 view -0
 1990              		.cfi_startproc
 1991              		@ args = 0, pretend = 0, frame = 0
 1992              		@ frame_needed = 0, uses_anonymous_args = 0
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 1993              		.loc 1 715 1 is_stmt 0 view .LVU660
 1994 0000 38B5     		push	{r3, r4, r5, lr}
 1995              	.LCFI21:
 1996              		.cfi_def_cfa_offset 16
 1997              		.cfi_offset 3, -16
 1998              		.cfi_offset 4, -12
 1999              		.cfi_offset 5, -8
 2000              		.cfi_offset 14, -4
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2001              		.loc 1 716 3 is_stmt 1 view .LVU661
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2002              		.loc 1 718 3 view .LVU662
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2003              		.loc 1 718 11 is_stmt 0 view .LVU663
 2004 0002 D0F88430 		ldr	r3, [r0, #132]
ARM GAS  /tmp/ccz78ux8.s 			page 118


 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2005              		.loc 1 718 6 view .LVU664
 2006 0006 102B     		cmp	r3, #16
 2007 0008 01D0     		beq	.L116
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2008              		.loc 1 761 12 view .LVU665
 2009 000a 0120     		movs	r0, #1
 2010              	.LVL147:
 2011              	.L113:
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2012              		.loc 1 763 1 view .LVU666
 2013 000c 38BD     		pop	{r3, r4, r5, pc}
 2014              	.LVL148:
 2015              	.L116:
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2016              		.loc 1 763 1 view .LVU667
 2017 000e 0446     		mov	r4, r0
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2018              		.loc 1 720 5 is_stmt 1 view .LVU668
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2019              		.loc 1 720 18 is_stmt 0 view .LVU669
 2020 0010 2023     		movs	r3, #32
 2021 0012 C0F88430 		str	r3, [r0, #132]
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2022              		.loc 1 723 5 is_stmt 1 view .LVU670
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2023              		.loc 1 723 37 is_stmt 0 view .LVU671
 2024 0016 0423     		movs	r3, #4
 2025 0018 C366     		str	r3, [r0, #108]
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2026              		.loc 1 726 5 is_stmt 1 view .LVU672
 2027 001a FFF7FEFF 		bl	ETH_UpdateDescriptor
 2028              	.LVL149:
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2029              		.loc 1 729 5 view .LVU673
 2030 001e 2268     		ldr	r2, [r4]
 2031 0020 1368     		ldr	r3, [r2]
 2032 0022 43F00803 		orr	r3, r3, #8
 2033 0026 1360     		str	r3, [r2]
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2034              		.loc 1 733 5 view .LVU674
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2035              		.loc 1 733 20 is_stmt 0 view .LVU675
 2036 0028 2368     		ldr	r3, [r4]
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2037              		.loc 1 733 13 view .LVU676
 2038 002a 1D68     		ldr	r5, [r3]
 2039              	.LVL150:
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2040              		.loc 1 734 5 is_stmt 1 view .LVU677
 2041 002c 0120     		movs	r0, #1
 2042 002e FFF7FEFF 		bl	HAL_Delay
 2043              	.LVL151:
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2044              		.loc 1 735 5 view .LVU678
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2045              		.loc 1 735 10 is_stmt 0 view .LVU679
ARM GAS  /tmp/ccz78ux8.s 			page 119


 2046 0032 2368     		ldr	r3, [r4]
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2047              		.loc 1 735 29 view .LVU680
 2048 0034 1D60     		str	r5, [r3]
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2049              		.loc 1 738 5 is_stmt 1 view .LVU681
 2050 0036 2268     		ldr	r2, [r4]
 2051 0038 1368     		ldr	r3, [r2]
 2052 003a 43F00403 		orr	r3, r3, #4
 2053 003e 1360     		str	r3, [r2]
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2054              		.loc 1 742 5 view .LVU682
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2055              		.loc 1 742 20 is_stmt 0 view .LVU683
 2056 0040 2368     		ldr	r3, [r4]
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2057              		.loc 1 742 13 view .LVU684
 2058 0042 1D68     		ldr	r5, [r3]
 2059              	.LVL152:
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2060              		.loc 1 743 5 is_stmt 1 view .LVU685
 2061 0044 0120     		movs	r0, #1
 2062 0046 FFF7FEFF 		bl	HAL_Delay
 2063              	.LVL153:
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2064              		.loc 1 744 5 view .LVU686
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2065              		.loc 1 744 10 is_stmt 0 view .LVU687
 2066 004a 2368     		ldr	r3, [r4]
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2067              		.loc 1 744 29 view .LVU688
 2068 004c 1D60     		str	r5, [r3]
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2069              		.loc 1 747 5 is_stmt 1 view .LVU689
 2070 004e 2046     		mov	r0, r4
 2071 0050 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2072              	.LVL154:
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2073              		.loc 1 750 5 view .LVU690
 2074 0054 2368     		ldr	r3, [r4]
 2075 0056 03F58053 		add	r3, r3, #4096
 2076 005a 9A69     		ldr	r2, [r3, #24]
 2077 005c 42F40052 		orr	r2, r2, #8192
 2078 0060 9A61     		str	r2, [r3, #24]
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2079              		.loc 1 753 5 view .LVU691
 2080 0062 2368     		ldr	r3, [r4]
 2081 0064 03F58053 		add	r3, r3, #4096
 2082 0068 9A69     		ldr	r2, [r3, #24]
 2083 006a 42F00202 		orr	r2, r2, #2
 2084 006e 9A61     		str	r2, [r3, #24]
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2085              		.loc 1 755 5 view .LVU692
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2086              		.loc 1 755 18 is_stmt 0 view .LVU693
 2087 0070 4023     		movs	r3, #64
 2088 0072 C4F88430 		str	r3, [r4, #132]
ARM GAS  /tmp/ccz78ux8.s 			page 120


 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2089              		.loc 1 757 5 is_stmt 1 view .LVU694
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2090              		.loc 1 757 12 is_stmt 0 view .LVU695
 2091 0076 0020     		movs	r0, #0
 2092 0078 C8E7     		b	.L113
 2093              		.cfi_endproc
 2094              	.LFE145:
 2096              		.section	.text.HAL_ETH_Start_IT,"ax",%progbits
 2097              		.align	1
 2098              		.global	HAL_ETH_Start_IT
 2099              		.syntax unified
 2100              		.thumb
 2101              		.thumb_func
 2103              	HAL_ETH_Start_IT:
 2104              	.LVL155:
 2105              	.LFB146:
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 2106              		.loc 1 772 1 is_stmt 1 view -0
 2107              		.cfi_startproc
 2108              		@ args = 0, pretend = 0, frame = 0
 2109              		@ frame_needed = 0, uses_anonymous_args = 0
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2110              		.loc 1 773 3 view .LVU697
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2111              		.loc 1 775 3 view .LVU698
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2112              		.loc 1 775 11 is_stmt 0 view .LVU699
 2113 0000 D0F88430 		ldr	r3, [r0, #132]
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2114              		.loc 1 775 6 view .LVU700
 2115 0004 102B     		cmp	r3, #16
 2116 0006 01D0     		beq	.L124
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2117              		.loc 1 829 12 view .LVU701
 2118 0008 0120     		movs	r0, #1
 2119              	.LVL156:
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2120              		.loc 1 831 1 view .LVU702
 2121 000a 7047     		bx	lr
 2122              	.LVL157:
 2123              	.L124:
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 2124              		.loc 1 772 1 view .LVU703
 2125 000c 70B5     		push	{r4, r5, r6, lr}
 2126              	.LCFI22:
 2127              		.cfi_def_cfa_offset 16
 2128              		.cfi_offset 4, -16
 2129              		.cfi_offset 5, -12
 2130              		.cfi_offset 6, -8
 2131              		.cfi_offset 14, -4
 2132 000e 0446     		mov	r4, r0
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2133              		.loc 1 777 5 is_stmt 1 view .LVU704
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2134              		.loc 1 777 18 is_stmt 0 view .LVU705
 2135 0010 2023     		movs	r3, #32
ARM GAS  /tmp/ccz78ux8.s 			page 121


 2136 0012 C0F88430 		str	r3, [r0, #132]
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2137              		.loc 1 780 5 is_stmt 1 view .LVU706
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2138              		.loc 1 780 29 is_stmt 0 view .LVU707
 2139 0016 0125     		movs	r5, #1
 2140 0018 8565     		str	r5, [r0, #88]
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2141              		.loc 1 783 5 is_stmt 1 view .LVU708
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2142              		.loc 1 783 37 is_stmt 0 view .LVU709
 2143 001a 0423     		movs	r3, #4
 2144 001c C366     		str	r3, [r0, #108]
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2145              		.loc 1 786 5 is_stmt 1 view .LVU710
 2146 001e FFF7FEFF 		bl	ETH_UpdateDescriptor
 2147              	.LVL158:
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2148              		.loc 1 790 5 view .LVU711
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2149              		.loc 1 790 20 is_stmt 0 view .LVU712
 2150 0022 2368     		ldr	r3, [r4]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2151              		.loc 1 790 13 view .LVU713
 2152 0024 1E68     		ldr	r6, [r3]
 2153              	.LVL159:
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2154              		.loc 1 791 5 is_stmt 1 view .LVU714
 2155 0026 2846     		mov	r0, r5
 2156 0028 FFF7FEFF 		bl	HAL_Delay
 2157              	.LVL160:
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2158              		.loc 1 792 5 view .LVU715
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2159              		.loc 1 792 10 is_stmt 0 view .LVU716
 2160 002c 2368     		ldr	r3, [r4]
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2161              		.loc 1 792 29 view .LVU717
 2162 002e 1E60     		str	r6, [r3]
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2163              		.loc 1 795 5 is_stmt 1 view .LVU718
 2164 0030 2368     		ldr	r3, [r4]
 2165 0032 03F58053 		add	r3, r3, #4096
 2166 0036 9A69     		ldr	r2, [r3, #24]
 2167 0038 42F40052 		orr	r2, r2, #8192
 2168 003c 9A61     		str	r2, [r3, #24]
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2169              		.loc 1 798 5 view .LVU719
 2170 003e 2368     		ldr	r3, [r4]
 2171 0040 03F58053 		add	r3, r3, #4096
 2172 0044 9A69     		ldr	r2, [r3, #24]
 2173 0046 42F00202 		orr	r2, r2, #2
 2174 004a 9A61     		str	r2, [r3, #24]
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2175              		.loc 1 801 5 view .LVU720
 2176 004c 2046     		mov	r0, r4
 2177 004e FFF7FEFF 		bl	ETH_FlushTransmitFIFO
ARM GAS  /tmp/ccz78ux8.s 			page 122


 2178              	.LVL161:
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2179              		.loc 1 805 5 view .LVU721
 2180 0052 2268     		ldr	r2, [r4]
 2181 0054 1368     		ldr	r3, [r2]
 2182 0056 43F00803 		orr	r3, r3, #8
 2183 005a 1360     		str	r3, [r2]
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2184              		.loc 1 809 5 view .LVU722
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2185              		.loc 1 809 20 is_stmt 0 view .LVU723
 2186 005c 2368     		ldr	r3, [r4]
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2187              		.loc 1 809 13 view .LVU724
 2188 005e 1E68     		ldr	r6, [r3]
 2189              	.LVL162:
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2190              		.loc 1 810 5 is_stmt 1 view .LVU725
 2191 0060 2846     		mov	r0, r5
 2192 0062 FFF7FEFF 		bl	HAL_Delay
 2193              	.LVL163:
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2194              		.loc 1 811 5 view .LVU726
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2195              		.loc 1 811 10 is_stmt 0 view .LVU727
 2196 0066 2368     		ldr	r3, [r4]
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2197              		.loc 1 811 29 view .LVU728
 2198 0068 1E60     		str	r6, [r3]
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2199              		.loc 1 814 5 is_stmt 1 view .LVU729
 2200 006a 2268     		ldr	r2, [r4]
 2201 006c 1368     		ldr	r3, [r2]
 2202 006e 43F00403 		orr	r3, r3, #4
 2203 0072 1360     		str	r3, [r2]
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2204              		.loc 1 821 5 view .LVU730
 2205 0074 2368     		ldr	r3, [r4]
 2206 0076 03F58053 		add	r3, r3, #4096
 2207 007a D969     		ldr	r1, [r3, #28]
 2208 007c 034A     		ldr	r2, .L125
 2209 007e 0A43     		orrs	r2, r2, r1
 2210 0080 DA61     		str	r2, [r3, #28]
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 2211              		.loc 1 824 5 view .LVU731
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_OK;
 2212              		.loc 1 824 18 is_stmt 0 view .LVU732
 2213 0082 4023     		movs	r3, #64
 2214 0084 C4F88430 		str	r3, [r4, #132]
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2215              		.loc 1 825 5 is_stmt 1 view .LVU733
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2216              		.loc 1 825 12 is_stmt 0 view .LVU734
 2217 0088 0020     		movs	r0, #0
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2218              		.loc 1 831 1 view .LVU735
 2219 008a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccz78ux8.s 			page 123


 2220              	.LVL164:
 2221              	.L126:
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2222              		.loc 1 831 1 view .LVU736
 2223              		.align	2
 2224              	.L125:
 2225 008c C1A00100 		.word	106689
 2226              		.cfi_endproc
 2227              	.LFE146:
 2229              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2230              		.align	1
 2231              		.global	HAL_ETH_Stop
 2232              		.syntax unified
 2233              		.thumb
 2234              		.thumb_func
 2236              	HAL_ETH_Stop:
 2237              	.LVL165:
 2238              	.LFB147:
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 2239              		.loc 1 840 1 is_stmt 1 view -0
 2240              		.cfi_startproc
 2241              		@ args = 0, pretend = 0, frame = 0
 2242              		@ frame_needed = 0, uses_anonymous_args = 0
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 2243              		.loc 1 840 1 is_stmt 0 view .LVU738
 2244 0000 38B5     		push	{r3, r4, r5, lr}
 2245              	.LCFI23:
 2246              		.cfi_def_cfa_offset 16
 2247              		.cfi_offset 3, -16
 2248              		.cfi_offset 4, -12
 2249              		.cfi_offset 5, -8
 2250              		.cfi_offset 14, -4
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2251              		.loc 1 841 3 is_stmt 1 view .LVU739
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2252              		.loc 1 843 3 view .LVU740
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2253              		.loc 1 843 11 is_stmt 0 view .LVU741
 2254 0002 D0F88430 		ldr	r3, [r0, #132]
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2255              		.loc 1 843 6 view .LVU742
 2256 0006 402B     		cmp	r3, #64
 2257 0008 01D0     		beq	.L131
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2258              		.loc 1 882 12 view .LVU743
 2259 000a 0120     		movs	r0, #1
 2260              	.LVL166:
 2261              	.L128:
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2262              		.loc 1 884 1 view .LVU744
 2263 000c 38BD     		pop	{r3, r4, r5, pc}
 2264              	.LVL167:
 2265              	.L131:
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2266              		.loc 1 884 1 view .LVU745
 2267 000e 0446     		mov	r4, r0
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 124


 2268              		.loc 1 846 5 is_stmt 1 view .LVU746
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2269              		.loc 1 846 18 is_stmt 0 view .LVU747
 2270 0010 2023     		movs	r3, #32
 2271 0012 C0F88430 		str	r3, [r0, #132]
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2272              		.loc 1 849 5 is_stmt 1 view .LVU748
 2273 0016 0368     		ldr	r3, [r0]
 2274 0018 03F58053 		add	r3, r3, #4096
 2275 001c 9A69     		ldr	r2, [r3, #24]
 2276 001e 22F40052 		bic	r2, r2, #8192
 2277 0022 9A61     		str	r2, [r3, #24]
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2278              		.loc 1 852 5 view .LVU749
 2279 0024 0368     		ldr	r3, [r0]
 2280 0026 03F58053 		add	r3, r3, #4096
 2281 002a 9A69     		ldr	r2, [r3, #24]
 2282 002c 22F00202 		bic	r2, r2, #2
 2283 0030 9A61     		str	r2, [r3, #24]
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2284              		.loc 1 855 5 view .LVU750
 2285 0032 0268     		ldr	r2, [r0]
 2286 0034 1368     		ldr	r3, [r2]
 2287 0036 23F00403 		bic	r3, r3, #4
 2288 003a 1360     		str	r3, [r2]
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2289              		.loc 1 859 5 view .LVU751
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2290              		.loc 1 859 20 is_stmt 0 view .LVU752
 2291 003c 0368     		ldr	r3, [r0]
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2292              		.loc 1 859 13 view .LVU753
 2293 003e 1D68     		ldr	r5, [r3]
 2294              	.LVL168:
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2295              		.loc 1 860 5 is_stmt 1 view .LVU754
 2296 0040 0120     		movs	r0, #1
 2297              	.LVL169:
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2298              		.loc 1 860 5 is_stmt 0 view .LVU755
 2299 0042 FFF7FEFF 		bl	HAL_Delay
 2300              	.LVL170:
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2301              		.loc 1 861 5 is_stmt 1 view .LVU756
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2302              		.loc 1 861 10 is_stmt 0 view .LVU757
 2303 0046 2368     		ldr	r3, [r4]
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2304              		.loc 1 861 29 view .LVU758
 2305 0048 1D60     		str	r5, [r3]
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2306              		.loc 1 864 5 is_stmt 1 view .LVU759
 2307 004a 2046     		mov	r0, r4
 2308 004c FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2309              	.LVL171:
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2310              		.loc 1 867 5 view .LVU760
ARM GAS  /tmp/ccz78ux8.s 			page 125


 2311 0050 2268     		ldr	r2, [r4]
 2312 0052 1368     		ldr	r3, [r2]
 2313 0054 23F00803 		bic	r3, r3, #8
 2314 0058 1360     		str	r3, [r2]
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2315              		.loc 1 871 5 view .LVU761
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2316              		.loc 1 871 20 is_stmt 0 view .LVU762
 2317 005a 2368     		ldr	r3, [r4]
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2318              		.loc 1 871 13 view .LVU763
 2319 005c 1D68     		ldr	r5, [r3]
 2320              	.LVL172:
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2321              		.loc 1 872 5 is_stmt 1 view .LVU764
 2322 005e 0120     		movs	r0, #1
 2323 0060 FFF7FEFF 		bl	HAL_Delay
 2324              	.LVL173:
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2325              		.loc 1 873 5 view .LVU765
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2326              		.loc 1 873 10 is_stmt 0 view .LVU766
 2327 0064 2368     		ldr	r3, [r4]
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2328              		.loc 1 873 29 view .LVU767
 2329 0066 1D60     		str	r5, [r3]
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2330              		.loc 1 875 5 is_stmt 1 view .LVU768
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2331              		.loc 1 875 18 is_stmt 0 view .LVU769
 2332 0068 1023     		movs	r3, #16
 2333 006a C4F88430 		str	r3, [r4, #132]
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2334              		.loc 1 878 5 is_stmt 1 view .LVU770
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2335              		.loc 1 878 12 is_stmt 0 view .LVU771
 2336 006e 0020     		movs	r0, #0
 2337 0070 CCE7     		b	.L128
 2338              		.cfi_endproc
 2339              	.LFE147:
 2341              		.section	.text.HAL_ETH_Stop_IT,"ax",%progbits
 2342              		.align	1
 2343              		.global	HAL_ETH_Stop_IT
 2344              		.syntax unified
 2345              		.thumb
 2346              		.thumb_func
 2348              	HAL_ETH_Stop_IT:
 2349              	.LVL174:
 2350              	.LFB148:
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2351              		.loc 1 893 1 is_stmt 1 view -0
 2352              		.cfi_startproc
 2353              		@ args = 0, pretend = 0, frame = 0
 2354              		@ frame_needed = 0, uses_anonymous_args = 0
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2355              		.loc 1 893 1 is_stmt 0 view .LVU773
 2356 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/ccz78ux8.s 			page 126


 2357              	.LCFI24:
 2358              		.cfi_def_cfa_offset 16
 2359              		.cfi_offset 3, -16
 2360              		.cfi_offset 4, -12
 2361              		.cfi_offset 5, -8
 2362              		.cfi_offset 14, -4
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descindex;
 2363              		.loc 1 894 3 is_stmt 1 view .LVU774
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 2364              		.loc 1 895 3 view .LVU775
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2365              		.loc 1 896 3 view .LVU776
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2366              		.loc 1 898 3 view .LVU777
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2367              		.loc 1 898 11 is_stmt 0 view .LVU778
 2368 0002 D0F88430 		ldr	r3, [r0, #132]
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2369              		.loc 1 898 6 view .LVU779
 2370 0006 402B     		cmp	r3, #64
 2371 0008 01D0     		beq	.L138
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2372              		.loc 1 950 12 view .LVU780
 2373 000a 0120     		movs	r0, #1
 2374              	.LVL175:
 2375              	.L133:
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2376              		.loc 1 952 1 view .LVU781
 2377 000c 38BD     		pop	{r3, r4, r5, pc}
 2378              	.LVL176:
 2379              	.L138:
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2380              		.loc 1 952 1 view .LVU782
 2381 000e 0446     		mov	r4, r0
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2382              		.loc 1 901 5 is_stmt 1 view .LVU783
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2383              		.loc 1 901 18 is_stmt 0 view .LVU784
 2384 0010 2023     		movs	r3, #32
 2385 0012 C0F88430 		str	r3, [r0, #132]
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2386              		.loc 1 903 5 is_stmt 1 view .LVU785
 2387 0016 0368     		ldr	r3, [r0]
 2388 0018 03F58053 		add	r3, r3, #4096
 2389 001c D969     		ldr	r1, [r3, #28]
 2390 001e 1F4A     		ldr	r2, .L139
 2391 0020 0A40     		ands	r2, r2, r1
 2392 0022 DA61     		str	r2, [r3, #28]
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2393              		.loc 1 907 5 view .LVU786
 2394 0024 0368     		ldr	r3, [r0]
 2395 0026 03F58053 		add	r3, r3, #4096
 2396 002a 9A69     		ldr	r2, [r3, #24]
 2397 002c 22F40052 		bic	r2, r2, #8192
 2398 0030 9A61     		str	r2, [r3, #24]
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2399              		.loc 1 910 5 view .LVU787
ARM GAS  /tmp/ccz78ux8.s 			page 127


 2400 0032 0368     		ldr	r3, [r0]
 2401 0034 03F58053 		add	r3, r3, #4096
 2402 0038 9A69     		ldr	r2, [r3, #24]
 2403 003a 22F00202 		bic	r2, r2, #2
 2404 003e 9A61     		str	r2, [r3, #24]
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2405              		.loc 1 913 5 view .LVU788
 2406 0040 0268     		ldr	r2, [r0]
 2407 0042 1368     		ldr	r3, [r2]
 2408 0044 23F00403 		bic	r3, r3, #4
 2409 0048 1360     		str	r3, [r2]
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2410              		.loc 1 918 5 view .LVU789
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2411              		.loc 1 918 20 is_stmt 0 view .LVU790
 2412 004a 0368     		ldr	r3, [r0]
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2413              		.loc 1 918 13 view .LVU791
 2414 004c 1D68     		ldr	r5, [r3]
 2415              	.LVL177:
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2416              		.loc 1 919 5 is_stmt 1 view .LVU792
 2417 004e 0120     		movs	r0, #1
 2418              	.LVL178:
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2419              		.loc 1 919 5 is_stmt 0 view .LVU793
 2420 0050 FFF7FEFF 		bl	HAL_Delay
 2421              	.LVL179:
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2422              		.loc 1 920 5 is_stmt 1 view .LVU794
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2423              		.loc 1 920 10 is_stmt 0 view .LVU795
 2424 0054 2368     		ldr	r3, [r4]
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2425              		.loc 1 920 29 view .LVU796
 2426 0056 1D60     		str	r5, [r3]
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2427              		.loc 1 923 5 is_stmt 1 view .LVU797
 2428 0058 2046     		mov	r0, r4
 2429 005a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2430              	.LVL180:
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2431              		.loc 1 926 5 view .LVU798
 2432 005e 2268     		ldr	r2, [r4]
 2433 0060 1368     		ldr	r3, [r2]
 2434 0062 23F00803 		bic	r3, r3, #8
 2435 0066 1360     		str	r3, [r2]
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2436              		.loc 1 930 5 view .LVU799
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2437              		.loc 1 930 20 is_stmt 0 view .LVU800
 2438 0068 2368     		ldr	r3, [r4]
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2439              		.loc 1 930 13 view .LVU801
 2440 006a 1D68     		ldr	r5, [r3]
 2441              	.LVL181:
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
ARM GAS  /tmp/ccz78ux8.s 			page 128


 2442              		.loc 1 931 5 is_stmt 1 view .LVU802
 2443 006c 0120     		movs	r0, #1
 2444 006e FFF7FEFF 		bl	HAL_Delay
 2445              	.LVL182:
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2446              		.loc 1 932 5 view .LVU803
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2447              		.loc 1 932 10 is_stmt 0 view .LVU804
 2448 0072 2368     		ldr	r3, [r4]
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2449              		.loc 1 932 29 view .LVU805
 2450 0074 1D60     		str	r5, [r3]
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2451              		.loc 1 935 5 is_stmt 1 view .LVU806
 2452              	.LVL183:
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2453              		.loc 1 935 20 is_stmt 0 view .LVU807
 2454 0076 0023     		movs	r3, #0
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2455              		.loc 1 935 5 view .LVU808
 2456 0078 08E0     		b	.L134
 2457              	.LVL184:
 2458              	.L135:
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2459              		.loc 1 937 7 is_stmt 1 view .LVU809
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2460              		.loc 1 937 64 is_stmt 0 view .LVU810
 2461 007a 03F11202 		add	r2, r3, #18
 2462 007e 54F82210 		ldr	r1, [r4, r2, lsl #2]
 2463              	.LVL185:
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2464              		.loc 1 938 7 is_stmt 1 view .LVU811
 2465 0082 4A68     		ldr	r2, [r1, #4]
 2466 0084 42F00042 		orr	r2, r2, #-2147483648
 2467 0088 4A60     		str	r2, [r1, #4]
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2468              		.loc 1 935 73 discriminator 3 view .LVU812
 2469 008a 0133     		adds	r3, r3, #1
 2470              	.LVL186:
 2471              	.L134:
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2472              		.loc 1 935 35 discriminator 1 view .LVU813
 2473 008c 032B     		cmp	r3, #3
 2474 008e F4D9     		bls	.L135
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2475              		.loc 1 941 5 view .LVU814
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2476              		.loc 1 941 29 is_stmt 0 view .LVU815
 2477 0090 0020     		movs	r0, #0
 2478 0092 A065     		str	r0, [r4, #88]
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2479              		.loc 1 943 5 is_stmt 1 view .LVU816
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2480              		.loc 1 943 18 is_stmt 0 view .LVU817
 2481 0094 1023     		movs	r3, #16
 2482              	.LVL187:
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
ARM GAS  /tmp/ccz78ux8.s 			page 129


 2483              		.loc 1 943 18 view .LVU818
 2484 0096 C4F88430 		str	r3, [r4, #132]
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2485              		.loc 1 946 5 is_stmt 1 view .LVU819
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2486              		.loc 1 946 12 is_stmt 0 view .LVU820
 2487 009a B7E7     		b	.L133
 2488              	.L140:
 2489              		.align	2
 2490              	.L139:
 2491 009c 3E5FFEFF 		.word	-106690
 2492              		.cfi_endproc
 2493              	.LFE148:
 2495              		.section	.text.HAL_ETH_Transmit,"ax",%progbits
 2496              		.align	1
 2497              		.global	HAL_ETH_Transmit
 2498              		.syntax unified
 2499              		.thumb
 2500              		.thumb_func
 2502              	HAL_ETH_Transmit:
 2503              	.LVL188:
 2504              	.LFB149:
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 2505              		.loc 1 963 1 is_stmt 1 view -0
 2506              		.cfi_startproc
 2507              		@ args = 0, pretend = 0, frame = 0
 2508              		@ frame_needed = 0, uses_anonymous_args = 0
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 2509              		.loc 1 963 1 is_stmt 0 view .LVU822
 2510 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2511              	.LCFI25:
 2512              		.cfi_def_cfa_offset 24
 2513              		.cfi_offset 3, -24
 2514              		.cfi_offset 4, -20
 2515              		.cfi_offset 5, -16
 2516              		.cfi_offset 6, -12
 2517              		.cfi_offset 7, -8
 2518              		.cfi_offset 14, -4
 2519 0002 0446     		mov	r4, r0
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 2520              		.loc 1 964 3 is_stmt 1 view .LVU823
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2521              		.loc 1 965 3 view .LVU824
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2522              		.loc 1 967 3 view .LVU825
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2523              		.loc 1 967 6 is_stmt 0 view .LVU826
 2524 0004 31B1     		cbz	r1, .L153
 2525 0006 1546     		mov	r5, r2
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2526              		.loc 1 973 3 is_stmt 1 view .LVU827
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2527              		.loc 1 973 11 is_stmt 0 view .LVU828
 2528 0008 D4F88430 		ldr	r3, [r4, #132]
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2529              		.loc 1 973 6 view .LVU829
 2530 000c 402B     		cmp	r3, #64
ARM GAS  /tmp/ccz78ux8.s 			page 130


 2531 000e 09D0     		beq	.L154
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2532              		.loc 1 1026 12 view .LVU830
 2533 0010 0120     		movs	r0, #1
 2534              	.LVL189:
 2535              	.L143:
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2536              		.loc 1 1028 1 view .LVU831
 2537 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2538              	.LVL190:
 2539              	.L153:
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2540              		.loc 1 969 5 is_stmt 1 view .LVU832
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2541              		.loc 1 969 9 is_stmt 0 view .LVU833
 2542 0014 D0F88830 		ldr	r3, [r0, #136]
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2543              		.loc 1 969 21 view .LVU834
 2544 0018 43F00103 		orr	r3, r3, #1
 2545 001c C0F88830 		str	r3, [r0, #136]
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2546              		.loc 1 970 5 is_stmt 1 view .LVU835
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2547              		.loc 1 970 12 is_stmt 0 view .LVU836
 2548 0020 0120     		movs	r0, #1
 2549              	.LVL191:
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2550              		.loc 1 970 12 view .LVU837
 2551 0022 F6E7     		b	.L143
 2552              	.LVL192:
 2553              	.L154:
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2554              		.loc 1 976 5 is_stmt 1 view .LVU838
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2555              		.loc 1 976 9 is_stmt 0 view .LVU839
 2556 0024 0022     		movs	r2, #0
 2557              	.LVL193:
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2558              		.loc 1 976 9 view .LVU840
 2559 0026 2046     		mov	r0, r4
 2560              	.LVL194:
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2561              		.loc 1 976 9 view .LVU841
 2562 0028 FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2563              	.LVL195:
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2564              		.loc 1 976 8 discriminator 1 view .LVU842
 2565 002c 0028     		cmp	r0, #0
 2566 002e 35D1     		bne	.L155
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2567              		.loc 1 984 5 is_stmt 1 view .LVU843
 2568              	.LBB35:
 2569              	.LBI35:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2570              		.loc 2 877 27 view .LVU844
 2571              	.LBB36:
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccz78ux8.s 			page 131


 2572              		.loc 2 879 3 view .LVU845
 2573              		.syntax unified
 2574              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2575 0030 BFF34F8F 		dsb 0xF
 2576              	@ 0 "" 2
 2577              		.thumb
 2578              		.syntax unified
 2579              	.LBE36:
 2580              	.LBE35:
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2581              		.loc 1 986 5 view .LVU846
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2582              		.loc 1 986 83 is_stmt 0 view .LVU847
 2583 0034 A36A     		ldr	r3, [r4, #40]
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2584              		.loc 1 986 66 view .LVU848
 2585 0036 9A1D     		adds	r2, r3, #6
 2586 0038 54F82260 		ldr	r6, [r4, r2, lsl #2]
 2587              	.LVL196:
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2588              		.loc 1 989 5 is_stmt 1 view .LVU849
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2589              		.loc 1 989 5 view .LVU850
 2590 003c 5A1C     		adds	r2, r3, #1
 2591 003e A262     		str	r2, [r4, #40]
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2592              		.loc 1 989 5 view .LVU851
 2593 0040 032A     		cmp	r2, #3
 2594 0042 01D9     		bls	.L145
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2595              		.loc 1 989 5 discriminator 1 view .LVU852
 2596 0044 033B     		subs	r3, r3, #3
 2597 0046 A362     		str	r3, [r4, #40]
 2598              	.L145:
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2599              		.loc 1 989 5 discriminator 3 view .LVU853
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2600              		.loc 1 993 5 view .LVU854
 2601 0048 A26A     		ldr	r2, [r4, #40]
 2602 004a 2368     		ldr	r3, [r4]
 2603 004c 0632     		adds	r2, r2, #6
 2604 004e 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2605 0052 03F58053 		add	r3, r3, #4096
 2606 0056 5A60     		str	r2, [r3, #4]
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2607              		.loc 1 995 5 view .LVU855
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2608              		.loc 1 995 17 is_stmt 0 view .LVU856
 2609 0058 FFF7FEFF 		bl	HAL_GetTick
 2610              	.LVL197:
 2611 005c 0746     		mov	r7, r0
 2612              	.LVL198:
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2613              		.loc 1 998 5 is_stmt 1 view .LVU857
 2614              	.L148:
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2615              		.loc 1 998 51 view .LVU858
ARM GAS  /tmp/ccz78ux8.s 			page 132


 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2616              		.loc 1 998 22 is_stmt 0 view .LVU859
 2617 005e 3368     		ldr	r3, [r6]
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2618              		.loc 1 998 51 view .LVU860
 2619 0060 002B     		cmp	r3, #0
 2620 0062 30DA     		bge	.L156
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2621              		.loc 1 1000 7 is_stmt 1 view .LVU861
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2622              		.loc 1 1000 16 is_stmt 0 view .LVU862
 2623 0064 2368     		ldr	r3, [r4]
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2624              		.loc 1 1000 26 view .LVU863
 2625 0066 03F58052 		add	r2, r3, #4096
 2626 006a 5269     		ldr	r2, [r2, #20]
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2627              		.loc 1 1000 10 view .LVU864
 2628 006c 12F4005F 		tst	r2, #8192
 2629 0070 1CD1     		bne	.L157
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2630              		.loc 1 1009 7 is_stmt 1 view .LVU865
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2631              		.loc 1 1009 10 is_stmt 0 view .LVU866
 2632 0072 B5F1FF3F 		cmp	r5, #-1
 2633 0076 F2D0     		beq	.L148
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
 2634              		.loc 1 1011 9 is_stmt 1 view .LVU867
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
 2635              		.loc 1 1011 15 is_stmt 0 view .LVU868
 2636 0078 FFF7FEFF 		bl	HAL_GetTick
 2637              	.LVL199:
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
 2638              		.loc 1 1011 29 discriminator 1 view .LVU869
 2639 007c C01B     		subs	r0, r0, r7
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
 2640              		.loc 1 1011 12 discriminator 1 view .LVU870
 2641 007e A842     		cmp	r0, r5
 2642 0080 01D8     		bhi	.L149
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         {
 2643              		.loc 1 1011 53 discriminator 1 view .LVU871
 2644 0082 002D     		cmp	r5, #0
 2645 0084 EBD1     		bne	.L148
 2646              	.L149:
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2647              		.loc 1 1013 11 is_stmt 1 view .LVU872
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2648              		.loc 1 1013 15 is_stmt 0 view .LVU873
 2649 0086 D4F88830 		ldr	r3, [r4, #136]
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2650              		.loc 1 1013 27 view .LVU874
 2651 008a 43F00403 		orr	r3, r3, #4
 2652 008e C4F88830 		str	r3, [r4, #136]
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           return HAL_ERROR;
 2653              		.loc 1 1015 11 is_stmt 1 view .LVU875
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****           return HAL_ERROR;
 2654              		.loc 1 1015 28 is_stmt 0 view .LVU876
ARM GAS  /tmp/ccz78ux8.s 			page 133


 2655 0092 4FF04053 		mov	r3, #805306368
 2656 0096 3360     		str	r3, [r6]
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
 2657              		.loc 1 1016 11 is_stmt 1 view .LVU877
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         }
 2658              		.loc 1 1016 18 is_stmt 0 view .LVU878
 2659 0098 0120     		movs	r0, #1
 2660 009a BAE7     		b	.L143
 2661              	.LVL200:
 2662              	.L155:
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2663              		.loc 1 979 7 is_stmt 1 view .LVU879
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2664              		.loc 1 979 11 is_stmt 0 view .LVU880
 2665 009c D4F88830 		ldr	r3, [r4, #136]
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2666              		.loc 1 979 23 view .LVU881
 2667 00a0 43F00203 		orr	r3, r3, #2
 2668 00a4 C4F88830 		str	r3, [r4, #136]
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2669              		.loc 1 980 7 is_stmt 1 view .LVU882
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2670              		.loc 1 980 14 is_stmt 0 view .LVU883
 2671 00a8 0120     		movs	r0, #1
 2672 00aa B2E7     		b	.L143
 2673              	.LVL201:
 2674              	.L157:
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2675              		.loc 1 1002 9 is_stmt 1 view .LVU884
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2676              		.loc 1 1002 13 is_stmt 0 view .LVU885
 2677 00ac D4F88820 		ldr	r2, [r4, #136]
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2678              		.loc 1 1002 25 view .LVU886
 2679 00b0 42F00802 		orr	r2, r2, #8
 2680 00b4 C4F88820 		str	r2, [r4, #136]
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return function status */
 2681              		.loc 1 1003 9 is_stmt 1 view .LVU887
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return function status */
 2682              		.loc 1 1003 44 is_stmt 0 view .LVU888
 2683 00b8 03F58053 		add	r3, r3, #4096
 2684 00bc 5B69     		ldr	r3, [r3, #20]
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         /* Return function status */
 2685              		.loc 1 1003 28 view .LVU889
 2686 00be C4F88C30 		str	r3, [r4, #140]
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2687              		.loc 1 1005 9 is_stmt 1 view .LVU890
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2688              		.loc 1 1005 16 is_stmt 0 view .LVU891
 2689 00c2 0120     		movs	r0, #1
 2690 00c4 A5E7     		b	.L143
 2691              	.L156:
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2692              		.loc 1 1022 12 view .LVU892
 2693 00c6 0020     		movs	r0, #0
 2694 00c8 A3E7     		b	.L143
 2695              		.cfi_endproc
ARM GAS  /tmp/ccz78ux8.s 			page 134


 2696              	.LFE149:
 2698              		.section	.text.HAL_ETH_Transmit_IT,"ax",%progbits
 2699              		.align	1
 2700              		.global	HAL_ETH_Transmit_IT
 2701              		.syntax unified
 2702              		.thumb
 2703              		.thumb_func
 2705              	HAL_ETH_Transmit_IT:
 2706              	.LVL202:
 2707              	.LFB150:
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pTxConfig == NULL)
 2708              		.loc 1 1038 1 is_stmt 1 view -0
 2709              		.cfi_startproc
 2710              		@ args = 0, pretend = 0, frame = 0
 2711              		@ frame_needed = 0, uses_anonymous_args = 0
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pTxConfig == NULL)
 2712              		.loc 1 1038 1 is_stmt 0 view .LVU894
 2713 0000 10B5     		push	{r4, lr}
 2714              	.LCFI26:
 2715              		.cfi_def_cfa_offset 8
 2716              		.cfi_offset 4, -8
 2717              		.cfi_offset 14, -4
 2718 0002 0446     		mov	r4, r0
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2719              		.loc 1 1039 3 is_stmt 1 view .LVU895
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2720              		.loc 1 1039 6 is_stmt 0 view .LVU896
 2721 0004 29B1     		cbz	r1, .L166
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2722              		.loc 1 1045 3 is_stmt 1 view .LVU897
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2723              		.loc 1 1045 11 is_stmt 0 view .LVU898
 2724 0006 D4F88430 		ldr	r3, [r4, #132]
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2725              		.loc 1 1045 6 view .LVU899
 2726 000a 402B     		cmp	r3, #64
 2727 000c 09D0     		beq	.L167
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2728              		.loc 1 1078 12 view .LVU900
 2729 000e 0120     		movs	r0, #1
 2730              	.LVL203:
 2731              	.L160:
1080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2732              		.loc 1 1080 1 view .LVU901
 2733 0010 10BD     		pop	{r4, pc}
 2734              	.LVL204:
 2735              	.L166:
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2736              		.loc 1 1041 5 is_stmt 1 view .LVU902
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2737              		.loc 1 1041 9 is_stmt 0 view .LVU903
 2738 0012 D0F88830 		ldr	r3, [r0, #136]
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2739              		.loc 1 1041 21 view .LVU904
 2740 0016 43F00103 		orr	r3, r3, #1
 2741 001a C0F88830 		str	r3, [r0, #136]
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 135


 2742              		.loc 1 1042 5 is_stmt 1 view .LVU905
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2743              		.loc 1 1042 12 is_stmt 0 view .LVU906
 2744 001e 0120     		movs	r0, #1
 2745              	.LVL205:
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2746              		.loc 1 1042 12 view .LVU907
 2747 0020 F6E7     		b	.L160
 2748              	.LVL206:
 2749              	.L167:
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2750              		.loc 1 1048 5 is_stmt 1 view .LVU908
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2751              		.loc 1 1048 66 is_stmt 0 view .LVU909
 2752 0022 4B6B     		ldr	r3, [r1, #52]
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2753              		.loc 1 1048 43 view .LVU910
 2754 0024 E363     		str	r3, [r4, #60]
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2755              		.loc 1 1051 5 is_stmt 1 view .LVU911
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2756              		.loc 1 1051 9 is_stmt 0 view .LVU912
 2757 0026 0122     		movs	r2, #1
 2758 0028 2046     		mov	r0, r4
 2759              	.LVL207:
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2760              		.loc 1 1051 9 view .LVU913
 2761 002a FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2762              	.LVL208:
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2763              		.loc 1 1051 8 discriminator 1 view .LVU914
 2764 002e 38B1     		cbz	r0, .L161
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2765              		.loc 1 1053 7 is_stmt 1 view .LVU915
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2766              		.loc 1 1053 11 is_stmt 0 view .LVU916
 2767 0030 D4F88830 		ldr	r3, [r4, #136]
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       return HAL_ERROR;
 2768              		.loc 1 1053 23 view .LVU917
 2769 0034 43F00203 		orr	r3, r3, #2
 2770 0038 C4F88830 		str	r3, [r4, #136]
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2771              		.loc 1 1054 7 is_stmt 1 view .LVU918
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2772              		.loc 1 1054 14 is_stmt 0 view .LVU919
 2773 003c 0120     		movs	r0, #1
 2774 003e E7E7     		b	.L160
 2775              	.L161:
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2776              		.loc 1 1058 5 is_stmt 1 view .LVU920
 2777              	.LBB37:
 2778              	.LBI37:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2779              		.loc 2 877 27 view .LVU921
 2780              	.LBB38:
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2781              		.loc 2 879 3 view .LVU922
ARM GAS  /tmp/ccz78ux8.s 			page 136


 2782              		.syntax unified
 2783              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2784 0040 BFF34F8F 		dsb 0xF
 2785              	@ 0 "" 2
 2786              		.thumb
 2787              		.syntax unified
 2788              	.LBE38:
 2789              	.LBE37:
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2790              		.loc 1 1061 5 view .LVU923
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2791              		.loc 1 1061 5 view .LVU924
 2792 0044 A36A     		ldr	r3, [r4, #40]
 2793 0046 5A1C     		adds	r2, r3, #1
 2794 0048 A262     		str	r2, [r4, #40]
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2795              		.loc 1 1061 5 view .LVU925
 2796 004a 032A     		cmp	r2, #3
 2797 004c 01D9     		bls	.L162
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2798              		.loc 1 1061 5 discriminator 1 view .LVU926
 2799 004e 033B     		subs	r3, r3, #3
 2800 0050 A362     		str	r3, [r4, #40]
 2801              	.L162:
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2802              		.loc 1 1061 5 discriminator 3 view .LVU927
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2803              		.loc 1 1065 5 view .LVU928
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2804              		.loc 1 1065 15 is_stmt 0 view .LVU929
 2805 0052 2368     		ldr	r3, [r4]
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2806              		.loc 1 1065 26 view .LVU930
 2807 0054 03F58052 		add	r2, r3, #4096
 2808 0058 5269     		ldr	r2, [r2, #20]
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 2809              		.loc 1 1065 8 view .LVU931
 2810 005a 12F0040F 		tst	r2, #4
 2811 005e 08D0     		beq	.L163
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Resume DMA transmission*/
 2812              		.loc 1 1068 7 is_stmt 1 view .LVU932
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Resume DMA transmission*/
 2813              		.loc 1 1068 31 is_stmt 0 view .LVU933
 2814 0060 03F58053 		add	r3, r3, #4096
 2815 0064 0422     		movs	r2, #4
 2816 0066 5A61     		str	r2, [r3, #20]
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2817              		.loc 1 1070 7 is_stmt 1 view .LVU934
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2818              		.loc 1 1070 12 is_stmt 0 view .LVU935
 2819 0068 2368     		ldr	r3, [r4]
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2820              		.loc 1 1070 33 view .LVU936
 2821 006a 03F58053 		add	r3, r3, #4096
 2822 006e 0022     		movs	r2, #0
 2823 0070 5A60     		str	r2, [r3, #4]
 2824              	.L163:
ARM GAS  /tmp/ccz78ux8.s 			page 137


1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2825              		.loc 1 1073 5 is_stmt 1 view .LVU937
1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2826              		.loc 1 1073 12 is_stmt 0 view .LVU938
 2827 0072 0020     		movs	r0, #0
 2828 0074 CCE7     		b	.L160
 2829              		.cfi_endproc
 2830              	.LFE150:
 2832              		.section	.text.HAL_ETH_ReadData,"ax",%progbits
 2833              		.align	1
 2834              		.global	HAL_ETH_ReadData
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2839              	HAL_ETH_ReadData:
 2840              	.LVL209:
 2841              	.LFB151:
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
 2842              		.loc 1 1090 1 is_stmt 1 view -0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 0
 2845              		@ frame_needed = 0, uses_anonymous_args = 0
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t descidx;
 2846              		.loc 1 1090 1 is_stmt 0 view .LVU940
 2847 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2848              	.LCFI27:
 2849              		.cfi_def_cfa_offset 40
 2850              		.cfi_offset 3, -40
 2851              		.cfi_offset 4, -36
 2852              		.cfi_offset 5, -32
 2853              		.cfi_offset 6, -28
 2854              		.cfi_offset 7, -24
 2855              		.cfi_offset 8, -20
 2856              		.cfi_offset 9, -16
 2857              		.cfi_offset 10, -12
 2858              		.cfi_offset 11, -8
 2859              		.cfi_offset 14, -4
 2860 0004 0446     		mov	r4, r0
1091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2861              		.loc 1 1091 3 is_stmt 1 view .LVU941
1092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccnt = 0U;
 2862              		.loc 1 1092 3 view .LVU942
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccntmax;
 2863              		.loc 1 1093 3 view .LVU943
 2864              	.LVL210:
1094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t bufflength;
 2865              		.loc 1 1094 3 view .LVU944
1095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t rxdataready = 0U;
 2866              		.loc 1 1095 3 view .LVU945
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2867              		.loc 1 1096 3 view .LVU946
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2868              		.loc 1 1098 3 view .LVU947
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2869              		.loc 1 1098 6 is_stmt 0 view .LVU948
 2870 0006 81B1     		cbz	r1, .L185
 2871 0008 8A46     		mov	r10, r1
ARM GAS  /tmp/ccz78ux8.s 			page 138


1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2872              		.loc 1 1104 3 is_stmt 1 view .LVU949
1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2873              		.loc 1 1104 11 is_stmt 0 view .LVU950
 2874 000a D0F88430 		ldr	r3, [r0, #132]
1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 2875              		.loc 1 1104 6 view .LVU951
 2876 000e 402B     		cmp	r3, #64
 2877 0010 6CD1     		bne	.L182
1109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2878              		.loc 1 1109 3 is_stmt 1 view .LVU952
1109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2879              		.loc 1 1109 11 is_stmt 0 view .LVU953
 2880 0012 C76D     		ldr	r7, [r0, #92]
 2881              	.LVL211:
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2882              		.loc 1 1110 3 is_stmt 1 view .LVU954
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2883              		.loc 1 1110 60 is_stmt 0 view .LVU955
 2884 0014 07F11203 		add	r3, r7, #18
 2885 0018 50F82350 		ldr	r5, [r0, r3, lsl #2]
 2886              	.LVL212:
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2887              		.loc 1 1111 3 is_stmt 1 view .LVU956
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2888              		.loc 1 1111 50 is_stmt 0 view .LVU957
 2889 001c C36E     		ldr	r3, [r0, #108]
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2890              		.loc 1 1111 14 view .LVU958
 2891 001e C3F10409 		rsb	r9, r3, #4
 2892              	.LVL213:
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          && (rxdataready == 0U))
 2893              		.loc 1 1114 3 is_stmt 1 view .LVU959
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2894              		.loc 1 1096 11 is_stmt 0 view .LVU960
 2895 0022 4FF00008 		mov	r8, #0
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t desccntmax;
 2896              		.loc 1 1093 12 view .LVU961
 2897 0026 4646     		mov	r6, r8
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          && (rxdataready == 0U))
 2898              		.loc 1 1114 9 view .LVU962
 2899 0028 34E0     		b	.L171
 2900              	.LVL214:
 2901              	.L185:
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2902              		.loc 1 1100 5 is_stmt 1 view .LVU963
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2903              		.loc 1 1100 9 is_stmt 0 view .LVU964
 2904 002a D0F88830 		ldr	r3, [r0, #136]
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     return HAL_ERROR;
 2905              		.loc 1 1100 21 view .LVU965
 2906 002e 43F00103 		orr	r3, r3, #1
 2907 0032 C0F88830 		str	r3, [r0, #136]
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2908              		.loc 1 1101 5 is_stmt 1 view .LVU966
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2909              		.loc 1 1101 12 is_stmt 0 view .LVU967
ARM GAS  /tmp/ccz78ux8.s 			page 139


 2910 0036 0120     		movs	r0, #1
 2911              	.LVL215:
1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2912              		.loc 1 1101 12 view .LVU968
 2913 0038 59E0     		b	.L170
 2914              	.LVL216:
 2915              	.L173:
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2916              		.loc 1 1127 7 is_stmt 1 view .LVU969
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2917              		.loc 1 1127 11 is_stmt 0 view .LVU970
 2918 003a 2B68     		ldr	r3, [r5]
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2919              		.loc 1 1127 10 view .LVU971
 2920 003c 13F4007F 		tst	r3, #512
 2921 0040 02D0     		beq	.L175
1129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2922              		.loc 1 1129 9 is_stmt 1 view .LVU972
1129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2923              		.loc 1 1129 36 is_stmt 0 view .LVU973
 2924 0042 0023     		movs	r3, #0
 2925 0044 2366     		str	r3, [r4, #96]
1130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2926              		.loc 1 1130 9 is_stmt 1 view .LVU974
1130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2927              		.loc 1 1130 39 is_stmt 0 view .LVU975
 2928 0046 6366     		str	r3, [r4, #100]
 2929              	.L175:
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2930              		.loc 1 1134 7 is_stmt 1 view .LVU976
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2931              		.loc 1 1134 31 is_stmt 0 view .LVU977
 2932 0048 2B68     		ldr	r3, [r5]
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2933              		.loc 1 1134 18 view .LVU978
 2934 004a C3F30D4B 		ubfx	fp, r3, #16, #14
 2935              	.LVL217:
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2936              		.loc 1 1137 7 is_stmt 1 view .LVU979
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2937              		.loc 1 1137 11 is_stmt 0 view .LVU980
 2938 004e 2B68     		ldr	r3, [r5]
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 2939              		.loc 1 1137 10 view .LVU981
 2940 0050 13F4807F 		tst	r3, #256
 2941 0054 03D0     		beq	.L176
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2942              		.loc 1 1140 9 is_stmt 1 view .LVU982
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2943              		.loc 1 1140 51 is_stmt 0 view .LVU983
 2944 0056 2B68     		ldr	r3, [r5]
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2945              		.loc 1 1140 40 view .LVU984
 2946 0058 2367     		str	r3, [r4, #112]
1143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2947              		.loc 1 1143 9 is_stmt 1 view .LVU985
 2948              	.LVL218:
ARM GAS  /tmp/ccz78ux8.s 			page 140


1143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 2949              		.loc 1 1143 21 is_stmt 0 view .LVU986
 2950 005a 4FF00108 		mov	r8, #1
 2951              	.LVL219:
 2952              	.L176:
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2953              		.loc 1 1147 7 is_stmt 1 view .LVU987
 2954 005e AA68     		ldr	r2, [r5, #8]
 2955 0060 2A62     		str	r2, [r5, #32]
1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 2956              		.loc 1 1154 7 view .LVU988
 2957 0062 5B46     		mov	r3, fp
 2958 0064 04F18001 		add	r1, r4, #128
 2959 0068 04F17C00 		add	r0, r4, #124
 2960 006c FFF7FEFF 		bl	HAL_ETH_RxLinkCallback
 2961              	.LVL220:
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2962              		.loc 1 1157 7 view .LVU989
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2963              		.loc 1 1157 23 is_stmt 0 view .LVU990
 2964 0070 236E     		ldr	r3, [r4, #96]
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2965              		.loc 1 1157 33 view .LVU991
 2966 0072 0133     		adds	r3, r3, #1
 2967 0074 2366     		str	r3, [r4, #96]
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2968              		.loc 1 1158 7 is_stmt 1 view .LVU992
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2969              		.loc 1 1158 23 is_stmt 0 view .LVU993
 2970 0076 636E     		ldr	r3, [r4, #100]
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 2971              		.loc 1 1158 37 view .LVU994
 2972 0078 5B44     		add	r3, r3, fp
 2973 007a 6366     		str	r3, [r4, #100]
1161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2974              		.loc 1 1161 7 is_stmt 1 view .LVU995
1161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 2975              		.loc 1 1161 30 is_stmt 0 view .LVU996
 2976 007c 0023     		movs	r3, #0
 2977 007e 2B62     		str	r3, [r5, #32]
 2978              	.LVL221:
 2979              	.L174:
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 2980              		.loc 1 1165 5 is_stmt 1 view .LVU997
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 2981              		.loc 1 1165 5 view .LVU998
 2982 0080 7B1C     		adds	r3, r7, #1
 2983              	.LVL222:
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 2984              		.loc 1 1165 5 view .LVU999
 2985 0082 032B     		cmp	r3, #3
 2986 0084 00D9     		bls	.L177
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 2987              		.loc 1 1165 5 discriminator 1 view .LVU1000
 2988 0086 FB1E     		subs	r3, r7, #3
 2989              	.LVL223:
 2990              	.L177:
ARM GAS  /tmp/ccz78ux8.s 			page 141


1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Get current descriptor address */
 2991              		.loc 1 1165 5 discriminator 3 view .LVU1001
1167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     desccnt++;
 2992              		.loc 1 1167 5 view .LVU1002
1167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     desccnt++;
 2993              		.loc 1 1167 62 is_stmt 0 view .LVU1003
 2994 0088 03F11202 		add	r2, r3, #18
 2995 008c 54F82250 		ldr	r5, [r4, r2, lsl #2]
 2996              	.LVL224:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2997              		.loc 1 1168 5 is_stmt 1 view .LVU1004
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 2998              		.loc 1 1168 12 is_stmt 0 view .LVU1005
 2999 0090 0136     		adds	r6, r6, #1
 3000              	.LVL225:
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3001              		.loc 1 1168 12 view .LVU1006
 3002 0092 1F46     		mov	r7, r3
 3003              	.LVL226:
 3004              	.L171:
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3005              		.loc 1 1115 10 is_stmt 1 view .LVU1007
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****          && (rxdataready == 0U))
 3006              		.loc 1 1114 11 is_stmt 0 view .LVU1008
 3007 0094 2B68     		ldr	r3, [r5]
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3008              		.loc 1 1115 10 view .LVU1009
 3009 0096 002B     		cmp	r3, #0
 3010 0098 14DB     		blt	.L178
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3011              		.loc 1 1115 26 discriminator 1 view .LVU1010
 3012 009a 88F00103 		eor	r3, r8, #1
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3013              		.loc 1 1115 10 discriminator 1 view .LVU1011
 3014 009e 4E45     		cmp	r6, r9
 3015 00a0 10D2     		bcs	.L178
 3016 00a2 7BB1     		cbz	r3, .L178
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3017              		.loc 1 1117 5 is_stmt 1 view .LVU1012
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3018              		.loc 1 1117 9 is_stmt 0 view .LVU1013
 3019 00a4 2B68     		ldr	r3, [r5]
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3020              		.loc 1 1117 8 view .LVU1014
 3021 00a6 13F4807F 		tst	r3, #256
 3022 00aa 03D0     		beq	.L172
1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get timestamp low */
 3023              		.loc 1 1120 7 is_stmt 1 view .LVU1015
1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get timestamp low */
 3024              		.loc 1 1120 59 is_stmt 0 view .LVU1016
 3025 00ac EB69     		ldr	r3, [r5, #28]
1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       /* Get timestamp low */
 3026              		.loc 1 1120 48 view .LVU1017
 3027 00ae A367     		str	r3, [r4, #120]
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3028              		.loc 1 1122 7 is_stmt 1 view .LVU1018
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
ARM GAS  /tmp/ccz78ux8.s 			page 142


 3029              		.loc 1 1122 59 is_stmt 0 view .LVU1019
 3030 00b0 AB69     		ldr	r3, [r5, #24]
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3031              		.loc 1 1122 48 view .LVU1020
 3032 00b2 6367     		str	r3, [r4, #116]
 3033              	.L172:
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3034              		.loc 1 1124 5 is_stmt 1 view .LVU1021
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3035              		.loc 1 1124 10 is_stmt 0 view .LVU1022
 3036 00b4 2B68     		ldr	r3, [r5]
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3037              		.loc 1 1124 8 view .LVU1023
 3038 00b6 13F4007F 		tst	r3, #512
 3039 00ba BED1     		bne	.L173
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3040              		.loc 1 1124 95 discriminator 1 view .LVU1024
 3041 00bc E36F     		ldr	r3, [r4, #124]
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3042              		.loc 1 1124 75 discriminator 1 view .LVU1025
 3043 00be 002B     		cmp	r3, #0
 3044 00c0 BBD1     		bne	.L173
 3045 00c2 DDE7     		b	.L174
 3046              	.L178:
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3047              		.loc 1 1171 3 is_stmt 1 view .LVU1026
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3048              		.loc 1 1171 19 is_stmt 0 view .LVU1027
 3049 00c4 E36E     		ldr	r3, [r4, #108]
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 3050              		.loc 1 1171 35 view .LVU1028
 3051 00c6 3344     		add	r3, r3, r6
 3052 00c8 E366     		str	r3, [r4, #108]
1172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3053              		.loc 1 1172 3 is_stmt 1 view .LVU1029
1172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3054              		.loc 1 1172 6 is_stmt 0 view .LVU1030
 3055 00ca 2BB9     		cbnz	r3, .L186
 3056              	.L181:
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3057              		.loc 1 1178 3 is_stmt 1 view .LVU1031
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3058              		.loc 1 1178 30 is_stmt 0 view .LVU1032
 3059 00cc E765     		str	r7, [r4, #92]
1180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3060              		.loc 1 1180 3 is_stmt 1 view .LVU1033
1180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3061              		.loc 1 1180 6 is_stmt 0 view .LVU1034
 3062 00ce B8F1000F 		cmp	r8, #0
 3063 00d2 05D1     		bne	.L187
1191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3064              		.loc 1 1191 10 view .LVU1035
 3065 00d4 0120     		movs	r0, #1
 3066 00d6 0AE0     		b	.L170
 3067              	.L186:
1175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3068              		.loc 1 1175 5 is_stmt 1 view .LVU1036
ARM GAS  /tmp/ccz78ux8.s 			page 143


 3069 00d8 2046     		mov	r0, r4
 3070 00da FFF7FEFF 		bl	ETH_UpdateDescriptor
 3071              	.LVL227:
 3072 00de F5E7     		b	.L181
 3073              	.L187:
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Reset first element */
 3074              		.loc 1 1183 5 view .LVU1037
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Reset first element */
 3075              		.loc 1 1183 33 is_stmt 0 view .LVU1038
 3076 00e0 E36F     		ldr	r3, [r4, #124]
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* Reset first element */
 3077              		.loc 1 1183 15 view .LVU1039
 3078 00e2 CAF80030 		str	r3, [r10]
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3079              		.loc 1 1185 5 is_stmt 1 view .LVU1040
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3080              		.loc 1 1185 31 is_stmt 0 view .LVU1041
 3081 00e6 0020     		movs	r0, #0
 3082 00e8 E067     		str	r0, [r4, #124]
1187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3083              		.loc 1 1187 5 is_stmt 1 view .LVU1042
1187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3084              		.loc 1 1187 12 is_stmt 0 view .LVU1043
 3085 00ea 00E0     		b	.L170
 3086              	.LVL228:
 3087              	.L182:
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3088              		.loc 1 1106 12 view .LVU1044
 3089 00ec 0120     		movs	r0, #1
 3090              	.LVL229:
 3091              	.L170:
1192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3092              		.loc 1 1192 1 view .LVU1045
 3093 00ee BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
1192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3094              		.loc 1 1192 1 view .LVU1046
 3095              		.cfi_endproc
 3096              	.LFE151:
 3098              		.section	.text.HAL_ETH_RegisterRxAllocateCallback,"ax",%progbits
 3099              		.align	1
 3100              		.global	HAL_ETH_RegisterRxAllocateCallback
 3101              		.syntax unified
 3102              		.thumb
 3103              		.thumb_func
 3105              	HAL_ETH_RegisterRxAllocateCallback:
 3106              	.LVL230:
 3107              	.LFB153:
1285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
 3108              		.loc 1 1285 1 is_stmt 1 view -0
 3109              		.cfi_startproc
 3110              		@ args = 0, pretend = 0, frame = 0
 3111              		@ frame_needed = 0, uses_anonymous_args = 0
 3112              		@ link register save eliminated.
1286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3113              		.loc 1 1286 3 view .LVU1048
1286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3114              		.loc 1 1286 6 is_stmt 0 view .LVU1049
ARM GAS  /tmp/ccz78ux8.s 			page 144


 3115 0000 19B1     		cbz	r1, .L190
1293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3116              		.loc 1 1293 3 is_stmt 1 view .LVU1050
1293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3117              		.loc 1 1293 28 is_stmt 0 view .LVU1051
 3118 0002 C0F8A010 		str	r1, [r0, #160]
1295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3119              		.loc 1 1295 3 is_stmt 1 view .LVU1052
1295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3120              		.loc 1 1295 10 is_stmt 0 view .LVU1053
 3121 0006 0020     		movs	r0, #0
 3122              	.LVL231:
1295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3123              		.loc 1 1295 10 view .LVU1054
 3124 0008 7047     		bx	lr
 3125              	.LVL232:
 3126              	.L190:
1289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3127              		.loc 1 1289 12 view .LVU1055
 3128 000a 0120     		movs	r0, #1
 3129              	.LVL233:
1296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3130              		.loc 1 1296 1 view .LVU1056
 3131 000c 7047     		bx	lr
 3132              		.cfi_endproc
 3133              	.LFE153:
 3135              		.section	.text.HAL_ETH_UnRegisterRxAllocateCallback,"ax",%progbits
 3136              		.align	1
 3137              		.global	HAL_ETH_UnRegisterRxAllocateCallback
 3138              		.syntax unified
 3139              		.thumb
 3140              		.thumb_func
 3142              	HAL_ETH_UnRegisterRxAllocateCallback:
 3143              	.LVL234:
 3144              	.LFB154:
1305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
 3145              		.loc 1 1305 1 is_stmt 1 view -0
 3146              		.cfi_startproc
 3147              		@ args = 0, pretend = 0, frame = 0
 3148              		@ frame_needed = 0, uses_anonymous_args = 0
 3149              		@ link register save eliminated.
1307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3150              		.loc 1 1307 3 view .LVU1058
1307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3151              		.loc 1 1307 28 is_stmt 0 view .LVU1059
 3152 0000 024B     		ldr	r3, .L192
 3153 0002 C0F8A030 		str	r3, [r0, #160]
1309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3154              		.loc 1 1309 3 is_stmt 1 view .LVU1060
1310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3155              		.loc 1 1310 1 is_stmt 0 view .LVU1061
 3156 0006 0020     		movs	r0, #0
 3157              	.LVL235:
1310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3158              		.loc 1 1310 1 view .LVU1062
 3159 0008 7047     		bx	lr
 3160              	.L193:
ARM GAS  /tmp/ccz78ux8.s 			page 145


 3161 000a 00BF     		.align	2
 3162              	.L192:
 3163 000c 00000000 		.word	HAL_ETH_RxAllocateCallback
 3164              		.cfi_endproc
 3165              	.LFE154:
 3167              		.section	.text.HAL_ETH_RegisterRxLinkCallback,"ax",%progbits
 3168              		.align	1
 3169              		.global	HAL_ETH_RegisterRxLinkCallback
 3170              		.syntax unified
 3171              		.thumb
 3172              		.thumb_func
 3174              	HAL_ETH_RegisterRxLinkCallback:
 3175              	.LVL236:
 3176              	.LFB157:
1354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (rxLinkCallback == NULL)
 3177              		.loc 1 1354 1 is_stmt 1 view -0
 3178              		.cfi_startproc
 3179              		@ args = 0, pretend = 0, frame = 0
 3180              		@ frame_needed = 0, uses_anonymous_args = 0
 3181              		@ link register save eliminated.
1355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3182              		.loc 1 1355 3 view .LVU1064
1355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3183              		.loc 1 1355 6 is_stmt 0 view .LVU1065
 3184 0000 19B1     		cbz	r1, .L196
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3185              		.loc 1 1362 3 is_stmt 1 view .LVU1066
1362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3186              		.loc 1 1362 24 is_stmt 0 view .LVU1067
 3187 0002 C0F8A410 		str	r1, [r0, #164]
1364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3188              		.loc 1 1364 3 is_stmt 1 view .LVU1068
1364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3189              		.loc 1 1364 10 is_stmt 0 view .LVU1069
 3190 0006 0020     		movs	r0, #0
 3191              	.LVL237:
1364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3192              		.loc 1 1364 10 view .LVU1070
 3193 0008 7047     		bx	lr
 3194              	.LVL238:
 3195              	.L196:
1358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3196              		.loc 1 1358 12 view .LVU1071
 3197 000a 0120     		movs	r0, #1
 3198              	.LVL239:
1365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3199              		.loc 1 1365 1 view .LVU1072
 3200 000c 7047     		bx	lr
 3201              		.cfi_endproc
 3202              	.LFE157:
 3204              		.section	.text.HAL_ETH_UnRegisterRxLinkCallback,"ax",%progbits
 3205              		.align	1
 3206              		.global	HAL_ETH_UnRegisterRxLinkCallback
 3207              		.syntax unified
 3208              		.thumb
 3209              		.thumb_func
 3211              	HAL_ETH_UnRegisterRxLinkCallback:
ARM GAS  /tmp/ccz78ux8.s 			page 146


 3212              	.LVL240:
 3213              	.LFB158:
1374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
 3214              		.loc 1 1374 1 is_stmt 1 view -0
 3215              		.cfi_startproc
 3216              		@ args = 0, pretend = 0, frame = 0
 3217              		@ frame_needed = 0, uses_anonymous_args = 0
 3218              		@ link register save eliminated.
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3219              		.loc 1 1376 3 view .LVU1074
1376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3220              		.loc 1 1376 24 is_stmt 0 view .LVU1075
 3221 0000 024B     		ldr	r3, .L198
 3222 0002 C0F8A430 		str	r3, [r0, #164]
1378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3223              		.loc 1 1378 3 is_stmt 1 view .LVU1076
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3224              		.loc 1 1379 1 is_stmt 0 view .LVU1077
 3225 0006 0020     		movs	r0, #0
 3226              	.LVL241:
1379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3227              		.loc 1 1379 1 view .LVU1078
 3228 0008 7047     		bx	lr
 3229              	.L199:
 3230 000a 00BF     		.align	2
 3231              	.L198:
 3232 000c 00000000 		.word	HAL_ETH_RxLinkCallback
 3233              		.cfi_endproc
 3234              	.LFE158:
 3236              		.section	.text.HAL_ETH_GetRxDataErrorCode,"ax",%progbits
 3237              		.align	1
 3238              		.global	HAL_ETH_GetRxDataErrorCode
 3239              		.syntax unified
 3240              		.thumb
 3241              		.thumb_func
 3243              	HAL_ETH_GetRxDataErrorCode:
 3244              	.LVL242:
 3245              	.LFB159:
1389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get error bits. */
 3246              		.loc 1 1389 1 is_stmt 1 view -0
 3247              		.cfi_startproc
 3248              		@ args = 0, pretend = 0, frame = 0
 3249              		@ frame_needed = 0, uses_anonymous_args = 0
 3250              		@ link register save eliminated.
1391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3251              		.loc 1 1391 3 view .LVU1080
1391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3252              		.loc 1 1391 17 is_stmt 0 view .LVU1081
 3253 0000 036F     		ldr	r3, [r0, #112]
 3254 0002 23F45C53 		bic	r3, r3, #14080
 3255 0006 23F02103 		bic	r3, r3, #33
 3256 000a 5B04     		lsls	r3, r3, #17
 3257 000c 5B0C     		lsrs	r3, r3, #17
1391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3258              		.loc 1 1391 15 view .LVU1082
 3259 000e 0B60     		str	r3, [r1]
1393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
ARM GAS  /tmp/ccz78ux8.s 			page 147


 3260              		.loc 1 1393 3 is_stmt 1 view .LVU1083
1394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3261              		.loc 1 1394 1 is_stmt 0 view .LVU1084
 3262 0010 0020     		movs	r0, #0
 3263              	.LVL243:
1394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3264              		.loc 1 1394 1 view .LVU1085
 3265 0012 7047     		bx	lr
 3266              		.cfi_endproc
 3267              	.LFE159:
 3269              		.section	.text.HAL_ETH_RegisterTxFreeCallback,"ax",%progbits
 3270              		.align	1
 3271              		.global	HAL_ETH_RegisterTxFreeCallback
 3272              		.syntax unified
 3273              		.thumb
 3274              		.thumb_func
 3276              	HAL_ETH_RegisterTxFreeCallback:
 3277              	.LVL244:
 3278              	.LFB160:
1404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (txFreeCallback == NULL)
 3279              		.loc 1 1404 1 is_stmt 1 view -0
 3280              		.cfi_startproc
 3281              		@ args = 0, pretend = 0, frame = 0
 3282              		@ frame_needed = 0, uses_anonymous_args = 0
 3283              		@ link register save eliminated.
1405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3284              		.loc 1 1405 3 view .LVU1087
1405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3285              		.loc 1 1405 6 is_stmt 0 view .LVU1088
 3286 0000 19B1     		cbz	r1, .L203
1412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3287              		.loc 1 1412 3 is_stmt 1 view .LVU1089
1412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3288              		.loc 1 1412 24 is_stmt 0 view .LVU1090
 3289 0002 C0F8A810 		str	r1, [r0, #168]
1414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3290              		.loc 1 1414 3 is_stmt 1 view .LVU1091
1414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3291              		.loc 1 1414 10 is_stmt 0 view .LVU1092
 3292 0006 0020     		movs	r0, #0
 3293              	.LVL245:
1414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3294              		.loc 1 1414 10 view .LVU1093
 3295 0008 7047     		bx	lr
 3296              	.LVL246:
 3297              	.L203:
1408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3298              		.loc 1 1408 12 view .LVU1094
 3299 000a 0120     		movs	r0, #1
 3300              	.LVL247:
1415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3301              		.loc 1 1415 1 view .LVU1095
 3302 000c 7047     		bx	lr
 3303              		.cfi_endproc
 3304              	.LFE160:
 3306              		.section	.text.HAL_ETH_UnRegisterTxFreeCallback,"ax",%progbits
 3307              		.align	1
ARM GAS  /tmp/ccz78ux8.s 			page 148


 3308              		.global	HAL_ETH_UnRegisterTxFreeCallback
 3309              		.syntax unified
 3310              		.thumb
 3311              		.thumb_func
 3313              	HAL_ETH_UnRegisterTxFreeCallback:
 3314              	.LVL248:
 3315              	.LFB161:
1424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set function to allocate buffer */
 3316              		.loc 1 1424 1 is_stmt 1 view -0
 3317              		.cfi_startproc
 3318              		@ args = 0, pretend = 0, frame = 0
 3319              		@ frame_needed = 0, uses_anonymous_args = 0
 3320              		@ link register save eliminated.
1426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3321              		.loc 1 1426 3 view .LVU1097
1426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3322              		.loc 1 1426 24 is_stmt 0 view .LVU1098
 3323 0000 024B     		ldr	r3, .L205
 3324 0002 C0F8A830 		str	r3, [r0, #168]
1428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3325              		.loc 1 1428 3 is_stmt 1 view .LVU1099
1429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3326              		.loc 1 1429 1 is_stmt 0 view .LVU1100
 3327 0006 0020     		movs	r0, #0
 3328              	.LVL249:
1429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3329              		.loc 1 1429 1 view .LVU1101
 3330 0008 7047     		bx	lr
 3331              	.L206:
 3332 000a 00BF     		.align	2
 3333              	.L205:
 3334 000c 00000000 		.word	HAL_ETH_TxFreeCallback
 3335              		.cfi_endproc
 3336              	.LFE161:
 3338              		.section	.text.HAL_ETH_ReleaseTxPacket,"ax",%progbits
 3339              		.align	1
 3340              		.global	HAL_ETH_ReleaseTxPacket
 3341              		.syntax unified
 3342              		.thumb
 3343              		.thumb_func
 3345              	HAL_ETH_ReleaseTxPacket:
 3346              	.LVL250:
 3347              	.LFB163:
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3348              		.loc 1 1452 1 is_stmt 1 view -0
 3349              		.cfi_startproc
 3350              		@ args = 0, pretend = 0, frame = 0
 3351              		@ frame_needed = 0, uses_anonymous_args = 0
1452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3352              		.loc 1 1452 1 is_stmt 0 view .LVU1103
 3353 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3354              	.LCFI28:
 3355              		.cfi_def_cfa_offset 24
 3356              		.cfi_offset 3, -24
 3357              		.cfi_offset 4, -20
 3358              		.cfi_offset 5, -16
 3359              		.cfi_offset 6, -12
ARM GAS  /tmp/ccz78ux8.s 			page 149


 3360              		.cfi_offset 7, -8
 3361              		.cfi_offset 14, -4
 3362 0002 0646     		mov	r6, r0
1453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 3363              		.loc 1 1453 3 is_stmt 1 view .LVU1104
 3364              	.LVL251:
1454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3365              		.loc 1 1454 3 view .LVU1105
1454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3366              		.loc 1 1454 12 is_stmt 0 view .LVU1106
 3367 0004 056C     		ldr	r5, [r0, #64]
 3368              	.LVL252:
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3369              		.loc 1 1455 3 is_stmt 1 view .LVU1107
1455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3370              		.loc 1 1455 12 is_stmt 0 view .LVU1108
 3371 0006 446C     		ldr	r4, [r0, #68]
 3372              	.LVL253:
1456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktInUse;
 3373              		.loc 1 1456 3 is_stmt 1 view .LVU1109
1457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 3374              		.loc 1 1457 3 view .LVU1110
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3375              		.loc 1 1463 3 view .LVU1111
1456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint8_t pktInUse;
 3376              		.loc 1 1456 11 is_stmt 0 view .LVU1112
 3377 0008 0127     		movs	r7, #1
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3378              		.loc 1 1463 9 view .LVU1113
 3379 000a 12E0     		b	.L208
 3380              	.LVL254:
 3381              	.L218:
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
 3382              		.loc 1 1471 7 is_stmt 1 view .LVU1114
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
 3383              		.loc 1 1471 7 view .LVU1115
 3384 000c 631C     		adds	r3, r4, #1
 3385              	.LVL255:
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
 3386              		.loc 1 1471 7 view .LVU1116
 3387 000e 032B     		cmp	r3, #3
 3388 0010 21D9     		bls	.L214
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
 3389              		.loc 1 1471 7 discriminator 1 view .LVU1117
 3390 0012 033C     		subs	r4, r4, #3
 3391 0014 0DE0     		b	.L208
 3392              	.LVL256:
 3393              	.L219:
1516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3394              		.loc 1 1516 9 view .LVU1118
 3395 0016 FFF7FEFF 		bl	HAL_ETH_TxFreeCallback
 3396              	.LVL257:
1520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3397              		.loc 1 1520 9 view .LVU1119
1520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3398              		.loc 1 1520 43 is_stmt 0 view .LVU1120
 3399 001a 231D     		adds	r3, r4, #4
ARM GAS  /tmp/ccz78ux8.s 			page 150


 3400 001c 06EB8303 		add	r3, r6, r3, lsl #2
 3401 0020 0022     		movs	r2, #0
 3402 0022 DA61     		str	r2, [r3, #28]
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3403              		.loc 1 1523 9 is_stmt 1 view .LVU1121
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3404              		.loc 1 1523 9 view .LVU1122
 3405 0024 631C     		adds	r3, r4, #1
 3406              	.LVL258:
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3407              		.loc 1 1523 9 view .LVU1123
 3408 0026 032B     		cmp	r3, #3
 3409 0028 00D9     		bls	.L211
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3410              		.loc 1 1523 9 discriminator 1 view .LVU1124
 3411 002a E31E     		subs	r3, r4, #3
 3412              	.LVL259:
 3413              	.L211:
1523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3414              		.loc 1 1523 9 discriminator 3 view .LVU1125
1524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3415              		.loc 1 1524 9 view .LVU1126
1524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3416              		.loc 1 1524 37 is_stmt 0 view .LVU1127
 3417 002c 3564     		str	r5, [r6, #64]
1525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 3418              		.loc 1 1525 9 is_stmt 1 view .LVU1128
1525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 3419              		.loc 1 1525 37 is_stmt 0 view .LVU1129
 3420 002e 7364     		str	r3, [r6, #68]
 3421 0030 1C46     		mov	r4, r3
 3422              	.LVL260:
 3423              	.L208:
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3424              		.loc 1 1463 27 is_stmt 1 view .LVU1130
 3425 0032 95B1     		cbz	r5, .L216
1463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3426              		.loc 1 1463 27 is_stmt 0 view .LVU1131
 3427 0034 8FB1     		cbz	r7, .L216
1465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     numOfBuf--;
 3428              		.loc 1 1465 5 is_stmt 1 view .LVU1132
 3429              	.LVL261:
1466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3430              		.loc 1 1466 5 view .LVU1133
1466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3431              		.loc 1 1466 13 is_stmt 0 view .LVU1134
 3432 0036 013D     		subs	r5, r5, #1
 3433              	.LVL262:
1468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3434              		.loc 1 1468 5 is_stmt 1 view .LVU1135
1468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3435              		.loc 1 1468 37 is_stmt 0 view .LVU1136
 3436 0038 231D     		adds	r3, r4, #4
 3437 003a 06EB8303 		add	r3, r6, r3, lsl #2
 3438 003e D869     		ldr	r0, [r3, #28]
1468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3439              		.loc 1 1468 8 view .LVU1137
ARM GAS  /tmp/ccz78ux8.s 			page 151


 3440 0040 0028     		cmp	r0, #0
 3441 0042 E3D0     		beq	.L218
1475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3442              		.loc 1 1475 5 is_stmt 1 view .LVU1138
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 3443              		.loc 1 1478 7 view .LVU1139
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 3444              		.loc 1 1478 22 is_stmt 0 view .LVU1140
 3445 0044 F268     		ldr	r2, [r6, #12]
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 3446              		.loc 1 1478 29 view .LVU1141
 3447 0046 04EB8403 		add	r3, r4, r4, lsl #2
 3448 004a DB00     		lsls	r3, r3, #3
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 3449              		.loc 1 1478 34 view .LVU1142
 3450 004c D358     		ldr	r3, [r2, r3]
1478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       {
 3451              		.loc 1 1478 10 view .LVU1143
 3452 004e 002B     		cmp	r3, #0
 3453 0050 E1DA     		bge	.L219
1530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 3454              		.loc 1 1530 21 view .LVU1144
 3455 0052 0027     		movs	r7, #0
 3456              	.LVL263:
1530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       }
 3457              		.loc 1 1530 21 view .LVU1145
 3458 0054 EDE7     		b	.L208
 3459              	.LVL264:
 3460              	.L214:
1471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****       pktInUse = 0U;
 3461              		.loc 1 1471 7 view .LVU1146
 3462 0056 1C46     		mov	r4, r3
 3463 0058 EBE7     		b	.L208
 3464              	.LVL265:
 3465              	.L216:
1534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3466              		.loc 1 1534 3 is_stmt 1 view .LVU1147
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3467              		.loc 1 1535 1 is_stmt 0 view .LVU1148
 3468 005a 0020     		movs	r0, #0
 3469 005c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
1535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3470              		.loc 1 1535 1 view .LVU1149
 3471              		.cfi_endproc
 3472              	.LFE163:
 3474              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 3475              		.align	1
 3476              		.weak	HAL_ETH_TxCpltCallback
 3477              		.syntax unified
 3478              		.thumb
 3479              		.thumb_func
 3481              	HAL_ETH_TxCpltCallback:
 3482              	.LVL266:
 3483              	.LFB165:
2063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3484              		.loc 1 2063 1 is_stmt 1 view -0
 3485              		.cfi_startproc
ARM GAS  /tmp/ccz78ux8.s 			page 152


 3486              		@ args = 0, pretend = 0, frame = 0
 3487              		@ frame_needed = 0, uses_anonymous_args = 0
 3488              		@ link register save eliminated.
2065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3489              		.loc 1 2065 3 view .LVU1151
2069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3490              		.loc 1 2069 1 is_stmt 0 view .LVU1152
 3491 0000 7047     		bx	lr
 3492              		.cfi_endproc
 3493              	.LFE165:
 3495              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 3496              		.align	1
 3497              		.weak	HAL_ETH_RxCpltCallback
 3498              		.syntax unified
 3499              		.thumb
 3500              		.thumb_func
 3502              	HAL_ETH_RxCpltCallback:
 3503              	.LVL267:
 3504              	.LFB166:
2078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3505              		.loc 1 2078 1 is_stmt 1 view -0
 3506              		.cfi_startproc
 3507              		@ args = 0, pretend = 0, frame = 0
 3508              		@ frame_needed = 0, uses_anonymous_args = 0
 3509              		@ link register save eliminated.
2080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3510              		.loc 1 2080 3 view .LVU1154
2084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3511              		.loc 1 2084 1 is_stmt 0 view .LVU1155
 3512 0000 7047     		bx	lr
 3513              		.cfi_endproc
 3514              	.LFE166:
 3516              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 3517              		.align	1
 3518              		.weak	HAL_ETH_ErrorCallback
 3519              		.syntax unified
 3520              		.thumb
 3521              		.thumb_func
 3523              	HAL_ETH_ErrorCallback:
 3524              	.LVL268:
 3525              	.LFB167:
2093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3526              		.loc 1 2093 1 is_stmt 1 view -0
 3527              		.cfi_startproc
 3528              		@ args = 0, pretend = 0, frame = 0
 3529              		@ frame_needed = 0, uses_anonymous_args = 0
 3530              		@ link register save eliminated.
2095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3531              		.loc 1 2095 3 view .LVU1157
2099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3532              		.loc 1 2099 1 is_stmt 0 view .LVU1158
 3533 0000 7047     		bx	lr
 3534              		.cfi_endproc
 3535              	.LFE167:
 3537              		.section	.text.HAL_ETH_PMTCallback,"ax",%progbits
 3538              		.align	1
 3539              		.weak	HAL_ETH_PMTCallback
ARM GAS  /tmp/ccz78ux8.s 			page 153


 3540              		.syntax unified
 3541              		.thumb
 3542              		.thumb_func
 3544              	HAL_ETH_PMTCallback:
 3545              	.LVL269:
 3546              	.LFB168:
2108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3547              		.loc 1 2108 1 is_stmt 1 view -0
 3548              		.cfi_startproc
 3549              		@ args = 0, pretend = 0, frame = 0
 3550              		@ frame_needed = 0, uses_anonymous_args = 0
 3551              		@ link register save eliminated.
2110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3552              		.loc 1 2110 3 view .LVU1160
2114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3553              		.loc 1 2114 1 is_stmt 0 view .LVU1161
 3554 0000 7047     		bx	lr
 3555              		.cfi_endproc
 3556              	.LFE168:
 3558              		.section	.text.HAL_ETH_WakeUpCallback,"ax",%progbits
 3559              		.align	1
 3560              		.weak	HAL_ETH_WakeUpCallback
 3561              		.syntax unified
 3562              		.thumb
 3563              		.thumb_func
 3565              	HAL_ETH_WakeUpCallback:
 3566              	.LVL270:
 3567              	.LFB169:
2124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3568              		.loc 1 2124 1 is_stmt 1 view -0
 3569              		.cfi_startproc
 3570              		@ args = 0, pretend = 0, frame = 0
 3571              		@ frame_needed = 0, uses_anonymous_args = 0
 3572              		@ link register save eliminated.
2126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3573              		.loc 1 2126 3 view .LVU1163
2130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3574              		.loc 1 2130 1 is_stmt 0 view .LVU1164
 3575 0000 7047     		bx	lr
 3576              		.cfi_endproc
 3577              	.LFE169:
 3579              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 3580              		.align	1
 3581              		.global	HAL_ETH_IRQHandler
 3582              		.syntax unified
 3583              		.thumb
 3584              		.thumb_func
 3586              	HAL_ETH_IRQHandler:
 3587              	.LVL271:
 3588              	.LFB164:
1951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 3589              		.loc 1 1951 1 is_stmt 1 view -0
 3590              		.cfi_startproc
 3591              		@ args = 0, pretend = 0, frame = 0
 3592              		@ frame_needed = 0, uses_anonymous_args = 0
1951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 3593              		.loc 1 1951 1 is_stmt 0 view .LVU1166
ARM GAS  /tmp/ccz78ux8.s 			page 154


 3594 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3595              	.LCFI29:
 3596              		.cfi_def_cfa_offset 24
 3597              		.cfi_offset 4, -24
 3598              		.cfi_offset 5, -20
 3599              		.cfi_offset 6, -16
 3600              		.cfi_offset 7, -12
 3601              		.cfi_offset 8, -8
 3602              		.cfi_offset 14, -4
 3603 0004 0446     		mov	r4, r0
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3604              		.loc 1 1952 3 is_stmt 1 view .LVU1167
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3605              		.loc 1 1952 23 is_stmt 0 view .LVU1168
 3606 0006 0368     		ldr	r3, [r0]
1952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 3607              		.loc 1 1952 12 view .LVU1169
 3608 0008 D3F83880 		ldr	r8, [r3, #56]
 3609              	.LVL272:
1953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 3610              		.loc 1 1953 3 is_stmt 1 view .LVU1170
1953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 3611              		.loc 1 1953 12 is_stmt 0 view .LVU1171
 3612 000c 03F58052 		add	r2, r3, #4096
 3613 0010 5569     		ldr	r5, [r2, #20]
 3614              	.LVL273:
1954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
 3615              		.loc 1 1954 3 is_stmt 1 view .LVU1172
1954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t exti_flag = READ_REG(EXTI->PR);
 3616              		.loc 1 1954 12 is_stmt 0 view .LVU1173
 3617 0012 D669     		ldr	r6, [r2, #28]
 3618              	.LVL274:
1955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3619              		.loc 1 1955 3 is_stmt 1 view .LVU1174
1955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3620              		.loc 1 1955 12 is_stmt 0 view .LVU1175
 3621 0014 364A     		ldr	r2, .L238
 3622 0016 5769     		ldr	r7, [r2, #20]
 3623              	.LVL275:
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3624              		.loc 1 1958 3 is_stmt 1 view .LVU1176
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3625              		.loc 1 1958 6 is_stmt 0 view .LVU1177
 3626 0018 15F0400F 		tst	r5, #64
 3627 001c 02D0     		beq	.L226
1958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3628              		.loc 1 1958 41 discriminator 1 view .LVU1178
 3629 001e 16F0400F 		tst	r6, #64
 3630 0022 34D1     		bne	.L234
 3631              	.LVL276:
 3632              	.L226:
1973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3633              		.loc 1 1973 3 is_stmt 1 view .LVU1179
1973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3634              		.loc 1 1973 6 is_stmt 0 view .LVU1180
 3635 0024 15F0010F 		tst	r5, #1
 3636 0028 02D0     		beq	.L227
ARM GAS  /tmp/ccz78ux8.s 			page 155


1973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3637              		.loc 1 1973 41 discriminator 1 view .LVU1181
 3638 002a 16F0010F 		tst	r6, #1
 3639 002e 35D1     		bne	.L235
 3640              	.L227:
1988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3641              		.loc 1 1988 3 is_stmt 1 view .LVU1182
1988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3642              		.loc 1 1988 6 is_stmt 0 view .LVU1183
 3643 0030 15F4004F 		tst	r5, #32768
 3644 0034 23D0     		beq	.L228
1988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3645              		.loc 1 1988 42 discriminator 1 view .LVU1184
 3646 0036 16F4004F 		tst	r6, #32768
 3647 003a 20D0     		beq	.L228
1990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* if fatal bus error occurred */
 3648              		.loc 1 1990 5 is_stmt 1 view .LVU1185
1990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* if fatal bus error occurred */
 3649              		.loc 1 1990 9 is_stmt 0 view .LVU1186
 3650 003c D4F88830 		ldr	r3, [r4, #136]
1990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     /* if fatal bus error occurred */
 3651              		.loc 1 1990 21 view .LVU1187
 3652 0040 43F00803 		orr	r3, r3, #8
 3653 0044 C4F88830 		str	r3, [r4, #136]
1992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3654              		.loc 1 1992 5 is_stmt 1 view .LVU1188
1992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3655              		.loc 1 1992 8 is_stmt 0 view .LVU1189
 3656 0048 15F4005F 		tst	r5, #8192
 3657 004c 30D0     		beq	.L229
1995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3658              		.loc 1 1995 7 is_stmt 1 view .LVU1190
1995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3659              		.loc 1 1995 28 is_stmt 0 view .LVU1191
 3660 004e 2368     		ldr	r3, [r4]
 3661 0050 03F58053 		add	r3, r3, #4096
 3662 0054 5A69     		ldr	r2, [r3, #20]
 3663 0056 22F07F42 		bic	r2, r2, #-16777216
 3664 005a 22F40102 		bic	r2, r2, #8454144
 3665 005e 22F45F42 		bic	r2, r2, #57088
 3666 0062 22F0FF02 		bic	r2, r2, #255
1995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3667              		.loc 1 1995 26 view .LVU1192
 3668 0066 C4F88C20 		str	r2, [r4, #140]
1998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3669              		.loc 1 1998 7 is_stmt 1 view .LVU1193
 3670 006a DA69     		ldr	r2, [r3, #28]
 3671 006c 22F4C032 		bic	r2, r2, #98304
 3672 0070 DA61     		str	r2, [r3, #28]
2001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3673              		.loc 1 2001 7 view .LVU1194
2001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3674              		.loc 1 2001 20 is_stmt 0 view .LVU1195
 3675 0072 E023     		movs	r3, #224
 3676 0074 C4F88430 		str	r3, [r4, #132]
 3677              	.L230:
2018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
ARM GAS  /tmp/ccz78ux8.s 			page 156


 3678              		.loc 1 2018 5 is_stmt 1 view .LVU1196
 3679 0078 2046     		mov	r0, r4
 3680 007a FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 3681              	.LVL277:
 3682              	.L228:
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3683              		.loc 1 2024 3 view .LVU1197
2024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3684              		.loc 1 2024 6 is_stmt 0 view .LVU1198
 3685 007e 18F0080F 		tst	r8, #8
 3686 0082 20D1     		bne	.L236
 3687              	.L231:
2042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3688              		.loc 1 2042 3 is_stmt 1 view .LVU1199
2042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3689              		.loc 1 2042 6 is_stmt 0 view .LVU1200
 3690 0084 17F4002F 		tst	r7, #524288
 3691 0088 2AD1     		bne	.L237
 3692              	.L225:
2054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3693              		.loc 1 2054 1 view .LVU1201
 3694 008a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3695              	.LVL278:
 3696              	.L234:
1961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3697              		.loc 1 1961 5 is_stmt 1 view .LVU1202
 3698 008e 03F58053 		add	r3, r3, #4096
 3699 0092 184A     		ldr	r2, .L238+4
 3700 0094 5A61     		str	r2, [r3, #20]
1968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3701              		.loc 1 1968 5 view .LVU1203
 3702 0096 FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 3703              	.LVL279:
1968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3704              		.loc 1 1968 5 is_stmt 0 view .LVU1204
 3705 009a C3E7     		b	.L226
 3706              	.L235:
1976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3707              		.loc 1 1976 5 is_stmt 1 view .LVU1205
 3708 009c 2368     		ldr	r3, [r4]
 3709 009e 03F58053 		add	r3, r3, #4096
 3710 00a2 4FF00112 		mov	r2, #65537
 3711 00a6 5A61     		str	r2, [r3, #20]
1983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3712              		.loc 1 1983 5 view .LVU1206
 3713 00a8 2046     		mov	r0, r4
 3714 00aa FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 3715              	.LVL280:
 3716 00ae BFE7     		b	.L227
 3717              	.L229:
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3718              		.loc 1 2006 7 view .LVU1207
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3719              		.loc 1 2006 28 is_stmt 0 view .LVU1208
 3720 00b0 2368     		ldr	r3, [r4]
 3721 00b2 03F58053 		add	r3, r3, #4096
 3722 00b6 5A69     		ldr	r2, [r3, #20]
ARM GAS  /tmp/ccz78ux8.s 			page 157


 3723 00b8 48F28061 		movw	r1, #34432
 3724 00bc 0A40     		ands	r2, r2, r1
2006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                             ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3725              		.loc 1 2006 26 view .LVU1209
 3726 00be C4F88C20 		str	r2, [r4, #140]
2010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                     ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3727              		.loc 1 2010 7 is_stmt 1 view .LVU1210
 3728 00c2 5961     		str	r1, [r3, #20]
 3729 00c4 D8E7     		b	.L230
 3730              	.L236:
2027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3731              		.loc 1 2027 5 view .LVU1211
2027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3732              		.loc 1 2027 28 is_stmt 0 view .LVU1212
 3733 00c6 2368     		ldr	r3, [r4]
 3734 00c8 DB6A     		ldr	r3, [r3, #44]
 3735 00ca 03F06003 		and	r3, r3, #96
2027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3736              		.loc 1 2027 26 view .LVU1213
 3737 00ce C4F89430 		str	r3, [r4, #148]
2034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3738              		.loc 1 2034 5 is_stmt 1 view .LVU1214
 3739 00d2 2046     		mov	r0, r4
 3740 00d4 FFF7FEFF 		bl	HAL_ETH_PMTCallback
 3741              	.LVL281:
2037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3742              		.loc 1 2037 5 view .LVU1215
2037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3743              		.loc 1 2037 26 is_stmt 0 view .LVU1216
 3744 00d8 0023     		movs	r3, #0
 3745 00da C4F89430 		str	r3, [r4, #148]
 3746 00de D1E7     		b	.L231
 3747              	.L237:
2045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 3748              		.loc 1 2045 5 is_stmt 1 view .LVU1217
 3749 00e0 034B     		ldr	r3, .L238
 3750 00e2 4FF40022 		mov	r2, #524288
 3751 00e6 5A61     		str	r2, [r3, #20]
2051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3752              		.loc 1 2051 5 view .LVU1218
 3753 00e8 2046     		mov	r0, r4
 3754 00ea FFF7FEFF 		bl	HAL_ETH_WakeUpCallback
 3755              	.LVL282:
2054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3756              		.loc 1 2054 1 is_stmt 0 view .LVU1219
 3757 00ee CCE7     		b	.L225
 3758              	.L239:
 3759              		.align	2
 3760              	.L238:
 3761 00f0 003C0140 		.word	1073822720
 3762 00f4 40000100 		.word	65600
 3763              		.cfi_endproc
 3764              	.LFE164:
 3766              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 3767              		.align	1
 3768              		.global	HAL_ETH_ReadPHYRegister
 3769              		.syntax unified
ARM GAS  /tmp/ccz78ux8.s 			page 158


 3770              		.thumb
 3771              		.thumb_func
 3773              	HAL_ETH_ReadPHYRegister:
 3774              	.LVL283:
 3775              	.LFB170:
2143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 3776              		.loc 1 2143 1 is_stmt 1 view -0
 3777              		.cfi_startproc
 3778              		@ args = 0, pretend = 0, frame = 0
 3779              		@ frame_needed = 0, uses_anonymous_args = 0
2143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 3780              		.loc 1 2143 1 is_stmt 0 view .LVU1221
 3781 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3782              	.LCFI30:
 3783              		.cfi_def_cfa_offset 24
 3784              		.cfi_offset 3, -24
 3785              		.cfi_offset 4, -20
 3786              		.cfi_offset 5, -16
 3787              		.cfi_offset 6, -12
 3788              		.cfi_offset 7, -8
 3789              		.cfi_offset 14, -4
 3790 0002 0546     		mov	r5, r0
 3791 0004 1E46     		mov	r6, r3
2144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 3792              		.loc 1 2144 3 is_stmt 1 view .LVU1222
2145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3793              		.loc 1 2145 3 view .LVU1223
2148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3794              		.loc 1 2148 3 view .LVU1224
2148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3795              		.loc 1 2148 17 is_stmt 0 view .LVU1225
 3796 0006 0068     		ldr	r0, [r0]
 3797              	.LVL284:
2148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3798              		.loc 1 2148 11 view .LVU1226
 3799 0008 0369     		ldr	r3, [r0, #16]
 3800              	.LVL285:
2151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3801              		.loc 1 2151 3 is_stmt 1 view .LVU1227
2151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3802              		.loc 1 2151 11 is_stmt 0 view .LVU1228
 3803 000a 03F01C03 		and	r3, r3, #28
 3804              	.LVL286:
2154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3805              		.loc 1 2154 3 is_stmt 1 view .LVU1229
2154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3806              		.loc 1 2154 24 is_stmt 0 view .LVU1230
 3807 000e C902     		lsls	r1, r1, #11
 3808              	.LVL287:
2154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3809              		.loc 1 2154 32 view .LVU1231
 3810 0010 89B2     		uxth	r1, r1
2154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3811              		.loc 1 2154 11 view .LVU1232
 3812 0012 1943     		orrs	r1, r1, r3
 3813              	.LVL288:
2155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
ARM GAS  /tmp/ccz78ux8.s 			page 159


 3814              		.loc 1 2155 3 is_stmt 1 view .LVU1233
2155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3815              		.loc 1 2155 33 is_stmt 0 view .LVU1234
 3816 0014 9401     		lsls	r4, r2, #6
2155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3817              		.loc 1 2155 40 view .LVU1235
 3818 0016 04F4F864 		and	r4, r4, #1984
 3819              	.LVL289:
2156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3820              		.loc 1 2156 3 is_stmt 1 view .LVU1236
2156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3821              		.loc 1 2156 11 is_stmt 0 view .LVU1237
 3822 001a 0C43     		orrs	r4, r4, r1
 3823              	.LVL290:
2157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3824              		.loc 1 2157 3 is_stmt 1 view .LVU1238
2157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3825              		.loc 1 2157 11 is_stmt 0 view .LVU1239
 3826 001c 44F00104 		orr	r4, r4, #1
 3827              	.LVL291:
2160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3828              		.loc 1 2160 3 is_stmt 1 view .LVU1240
2160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3829              		.loc 1 2160 28 is_stmt 0 view .LVU1241
 3830 0020 0461     		str	r4, [r0, #16]
2163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3831              		.loc 1 2163 3 is_stmt 1 view .LVU1242
2163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3832              		.loc 1 2163 15 is_stmt 0 view .LVU1243
 3833 0022 FFF7FEFF 		bl	HAL_GetTick
 3834              	.LVL292:
2163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3835              		.loc 1 2163 15 view .LVU1244
 3836 0026 0746     		mov	r7, r0
 3837              	.LVL293:
2166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3838              		.loc 1 2166 3 is_stmt 1 view .LVU1245
2166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3839              		.loc 1 2166 9 is_stmt 0 view .LVU1246
 3840 0028 01E0     		b	.L241
 3841              	.LVL294:
 3842              	.L247:
2174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3843              		.loc 1 2174 5 is_stmt 1 view .LVU1247
2174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3844              		.loc 1 2174 19 is_stmt 0 view .LVU1248
 3845 002a 2B68     		ldr	r3, [r5]
2174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3846              		.loc 1 2174 13 view .LVU1249
 3847 002c 1C69     		ldr	r4, [r3, #16]
 3848              	.LVL295:
 3849              	.L241:
2166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3850              		.loc 1 2166 38 is_stmt 1 view .LVU1250
 3851 002e 14F0010F 		tst	r4, #1
 3852 0032 07D0     		beq	.L246
2169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
ARM GAS  /tmp/ccz78ux8.s 			page 160


 3853              		.loc 1 2169 5 view .LVU1251
2169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3854              		.loc 1 2169 10 is_stmt 0 view .LVU1252
 3855 0034 FFF7FEFF 		bl	HAL_GetTick
 3856              	.LVL296:
2169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3857              		.loc 1 2169 24 discriminator 1 view .LVU1253
 3858 0038 C01B     		subs	r0, r0, r7
2169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3859              		.loc 1 2169 8 discriminator 1 view .LVU1254
 3860 003a B0F5803F 		cmp	r0, #65536
 3861 003e F4D3     		bcc	.L247
2171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3862              		.loc 1 2171 14 view .LVU1255
 3863 0040 0120     		movs	r0, #1
 3864 0042 04E0     		b	.L242
 3865              	.L246:
2178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3866              		.loc 1 2178 3 is_stmt 1 view .LVU1256
2178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3867              		.loc 1 2178 31 is_stmt 0 view .LVU1257
 3868 0044 2B68     		ldr	r3, [r5]
2178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3869              		.loc 1 2178 41 view .LVU1258
 3870 0046 5B69     		ldr	r3, [r3, #20]
2178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3871              		.loc 1 2178 14 view .LVU1259
 3872 0048 9BB2     		uxth	r3, r3
 3873 004a 3360     		str	r3, [r6]
2180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3874              		.loc 1 2180 3 is_stmt 1 view .LVU1260
2180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3875              		.loc 1 2180 10 is_stmt 0 view .LVU1261
 3876 004c 0020     		movs	r0, #0
 3877              	.L242:
2181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3878              		.loc 1 2181 1 view .LVU1262
 3879 004e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
2181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3880              		.loc 1 2181 1 view .LVU1263
 3881              		.cfi_endproc
 3882              	.LFE170:
 3884              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 3885              		.align	1
 3886              		.global	HAL_ETH_WritePHYRegister
 3887              		.syntax unified
 3888              		.thumb
 3889              		.thumb_func
 3891              	HAL_ETH_WritePHYRegister:
 3892              	.LVL297:
 3893              	.LFB171:
2194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 3894              		.loc 1 2194 1 is_stmt 1 view -0
 3895              		.cfi_startproc
 3896              		@ args = 0, pretend = 0, frame = 0
 3897              		@ frame_needed = 0, uses_anonymous_args = 0
2194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
ARM GAS  /tmp/ccz78ux8.s 			page 161


 3898              		.loc 1 2194 1 is_stmt 0 view .LVU1265
 3899 0000 70B5     		push	{r4, r5, r6, lr}
 3900              	.LCFI31:
 3901              		.cfi_def_cfa_offset 16
 3902              		.cfi_offset 4, -16
 3903              		.cfi_offset 5, -12
 3904              		.cfi_offset 6, -8
 3905              		.cfi_offset 14, -4
 3906 0002 0546     		mov	r5, r0
2195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tickstart;
 3907              		.loc 1 2195 3 is_stmt 1 view .LVU1266
2196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3908              		.loc 1 2196 3 view .LVU1267
2199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3909              		.loc 1 2199 3 view .LVU1268
2199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3910              		.loc 1 2199 17 is_stmt 0 view .LVU1269
 3911 0004 0668     		ldr	r6, [r0]
2199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3912              		.loc 1 2199 11 view .LVU1270
 3913 0006 3069     		ldr	r0, [r6, #16]
 3914              	.LVL298:
2202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3915              		.loc 1 2202 3 is_stmt 1 view .LVU1271
2202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3916              		.loc 1 2202 11 is_stmt 0 view .LVU1272
 3917 0008 00F01C00 		and	r0, r0, #28
 3918              	.LVL299:
2205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3919              		.loc 1 2205 3 is_stmt 1 view .LVU1273
2205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3920              		.loc 1 2205 24 is_stmt 0 view .LVU1274
 3921 000c C902     		lsls	r1, r1, #11
 3922              	.LVL300:
2205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3923              		.loc 1 2205 32 view .LVU1275
 3924 000e 89B2     		uxth	r1, r1
2205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3925              		.loc 1 2205 11 view .LVU1276
 3926 0010 0143     		orrs	r1, r1, r0
 3927              	.LVL301:
2206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3928              		.loc 1 2206 3 is_stmt 1 view .LVU1277
2206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3929              		.loc 1 2206 33 is_stmt 0 view .LVU1278
 3930 0012 9401     		lsls	r4, r2, #6
2206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3931              		.loc 1 2206 40 view .LVU1279
 3932 0014 04F4F864 		and	r4, r4, #1984
2206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3933              		.loc 1 2206 11 view .LVU1280
 3934 0018 0C43     		orrs	r4, r4, r1
 3935              	.LVL302:
2207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 3936              		.loc 1 2207 3 is_stmt 1 view .LVU1281
2208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3937              		.loc 1 2208 3 view .LVU1282
ARM GAS  /tmp/ccz78ux8.s 			page 162


2208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3938              		.loc 1 2208 11 is_stmt 0 view .LVU1283
 3939 001a 44F00304 		orr	r4, r4, #3
 3940              	.LVL303:
2211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3941              		.loc 1 2211 3 is_stmt 1 view .LVU1284
 3942 001e 9BB2     		uxth	r3, r3
 3943              	.LVL304:
2211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3944              		.loc 1 2211 28 is_stmt 0 view .LVU1285
 3945 0020 7361     		str	r3, [r6, #20]
2214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3946              		.loc 1 2214 3 is_stmt 1 view .LVU1286
2214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3947              		.loc 1 2214 7 is_stmt 0 view .LVU1287
 3948 0022 2B68     		ldr	r3, [r5]
2214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3949              		.loc 1 2214 28 view .LVU1288
 3950 0024 1C61     		str	r4, [r3, #16]
2217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3951              		.loc 1 2217 3 is_stmt 1 view .LVU1289
2217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3952              		.loc 1 2217 15 is_stmt 0 view .LVU1290
 3953 0026 FFF7FEFF 		bl	HAL_GetTick
 3954              	.LVL305:
2217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3955              		.loc 1 2217 15 view .LVU1291
 3956 002a 0646     		mov	r6, r0
 3957              	.LVL306:
2220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3958              		.loc 1 2220 3 is_stmt 1 view .LVU1292
2220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3959              		.loc 1 2220 9 is_stmt 0 view .LVU1293
 3960 002c 01E0     		b	.L249
 3961              	.LVL307:
 3962              	.L255:
2228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3963              		.loc 1 2228 5 is_stmt 1 view .LVU1294
2228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3964              		.loc 1 2228 19 is_stmt 0 view .LVU1295
 3965 002e 2B68     		ldr	r3, [r5]
2228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 3966              		.loc 1 2228 13 view .LVU1296
 3967 0030 1C69     		ldr	r4, [r3, #16]
 3968              	.LVL308:
 3969              	.L249:
2220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 3970              		.loc 1 2220 38 is_stmt 1 view .LVU1297
 3971 0032 14F0010F 		tst	r4, #1
 3972 0036 07D0     		beq	.L254
2223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3973              		.loc 1 2223 5 view .LVU1298
2223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3974              		.loc 1 2223 10 is_stmt 0 view .LVU1299
 3975 0038 FFF7FEFF 		bl	HAL_GetTick
 3976              	.LVL309:
2223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
ARM GAS  /tmp/ccz78ux8.s 			page 163


 3977              		.loc 1 2223 24 discriminator 1 view .LVU1300
 3978 003c 801B     		subs	r0, r0, r6
2223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     {
 3979              		.loc 1 2223 8 discriminator 1 view .LVU1301
 3980 003e B0F5803F 		cmp	r0, #65536
 3981 0042 F4D3     		bcc	.L255
2225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     }
 3982              		.loc 1 2225 14 view .LVU1302
 3983 0044 0120     		movs	r0, #1
 3984 0046 00E0     		b	.L250
 3985              	.L254:
2231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 3986              		.loc 1 2231 10 view .LVU1303
 3987 0048 0020     		movs	r0, #0
 3988              	.L250:
2232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3989              		.loc 1 2232 1 view .LVU1304
 3990 004a 70BD     		pop	{r4, r5, r6, pc}
2232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 3991              		.loc 1 2232 1 view .LVU1305
 3992              		.cfi_endproc
 3993              	.LFE171:
 3995              		.section	.text.HAL_ETH_GetMACConfig,"ax",%progbits
 3996              		.align	1
 3997              		.global	HAL_ETH_GetMACConfig
 3998              		.syntax unified
 3999              		.thumb
 4000              		.thumb_func
 4002              	HAL_ETH_GetMACConfig:
 4003              	.LVL310:
 4004              	.LFB172:
2261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf == NULL)
 4005              		.loc 1 2261 1 is_stmt 1 view -0
 4006              		.cfi_startproc
 4007              		@ args = 0, pretend = 0, frame = 0
 4008              		@ frame_needed = 0, uses_anonymous_args = 0
 4009              		@ link register save eliminated.
2262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4010              		.loc 1 2262 3 view .LVU1307
2262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4011              		.loc 1 2262 6 is_stmt 0 view .LVU1308
 4012 0000 0029     		cmp	r1, #0
 4013 0002 79D0     		beq	.L258
2268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4014              		.loc 1 2268 3 is_stmt 1 view .LVU1309
2268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4015              		.loc 1 2268 30 is_stmt 0 view .LVU1310
 4016 0004 0268     		ldr	r2, [r0]
 4017 0006 1268     		ldr	r2, [r2]
2268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4018              		.loc 1 2268 97 view .LVU1311
 4019 0008 C2F30012 		ubfx	r2, r2, #4, #1
2268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 4020              		.loc 1 2268 26 view .LVU1312
 4021 000c 81F82820 		strb	r2, [r1, #40]
2269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 4022              		.loc 1 2269 3 is_stmt 1 view .LVU1313
ARM GAS  /tmp/ccz78ux8.s 			page 164


2269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 4023              		.loc 1 2269 27 is_stmt 0 view .LVU1314
 4024 0010 0268     		ldr	r2, [r0]
 4025 0012 1268     		ldr	r2, [r2]
 4026 0014 02F06002 		and	r2, r2, #96
2269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 4027              		.loc 1 2269 25 view .LVU1315
 4028 0018 4A62     		str	r2, [r1, #36]
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4029              		.loc 1 2270 3 is_stmt 1 view .LVU1316
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4030              		.loc 1 2270 34 is_stmt 0 view .LVU1317
 4031 001a 0268     		ldr	r2, [r0]
 4032 001c 1268     		ldr	r2, [r2]
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4033              		.loc 1 2270 86 view .LVU1318
 4034 001e 02F40072 		and	r2, r2, #512
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4035              		.loc 1 2270 102 view .LVU1319
 4036 0022 B2FA82F2 		clz	r2, r2
 4037 0026 5209     		lsrs	r2, r2, #5
2270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 4038              		.loc 1 2270 30 view .LVU1320
 4039 0028 81F82020 		strb	r2, [r1, #32]
2271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4040              		.loc 1 2271 3 is_stmt 1 view .LVU1321
2271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4041              		.loc 1 2271 43 is_stmt 0 view .LVU1322
 4042 002c 0268     		ldr	r2, [r0]
 4043 002e 1268     		ldr	r2, [r2]
2272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
 4044              		.loc 1 2272 50 view .LVU1323
 4045 0030 C2F30042 		ubfx	r2, r2, #16, #1
2271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 4046              		.loc 1 2271 39 view .LVU1324
 4047 0034 CA77     		strb	r2, [r1, #31]
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4048              		.loc 1 2273 3 is_stmt 1 view .LVU1325
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4049              		.loc 1 2273 27 is_stmt 0 view .LVU1326
 4050 0036 0268     		ldr	r2, [r0]
 4051 0038 1268     		ldr	r2, [r2]
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4052              		.loc 1 2273 81 view .LVU1327
 4053 003a 02F40052 		and	r2, r2, #8192
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4054              		.loc 1 2273 97 view .LVU1328
 4055 003e B2FA82F2 		clz	r2, r2
 4056 0042 5209     		lsrs	r2, r2, #5
2273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 4057              		.loc 1 2273 23 view .LVU1329
 4058 0044 8A77     		strb	r2, [r1, #30]
2274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4059              		.loc 1 2274 3 is_stmt 1 view .LVU1330
2274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4060              		.loc 1 2274 29 is_stmt 0 view .LVU1331
 4061 0046 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccz78ux8.s 			page 165


 4062 0048 1268     		ldr	r2, [r2]
2274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4063              		.loc 1 2274 97 view .LVU1332
 4064 004a C2F30032 		ubfx	r2, r2, #12, #1
2274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 4065              		.loc 1 2274 25 view .LVU1333
 4066 004e 0A77     		strb	r2, [r1, #28]
2275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4067              		.loc 1 2275 3 is_stmt 1 view .LVU1334
2275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4068              		.loc 1 2275 25 is_stmt 0 view .LVU1335
 4069 0050 0268     		ldr	r2, [r0]
 4070 0052 1268     		ldr	r2, [r2]
 4071 0054 02F40062 		and	r2, r2, #2048
2275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4072              		.loc 1 2275 23 view .LVU1336
 4073 0058 8A61     		str	r2, [r1, #24]
2276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4074              		.loc 1 2276 3 is_stmt 1 view .LVU1337
2276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4075              		.loc 1 2276 20 is_stmt 0 view .LVU1338
 4076 005a 0268     		ldr	r2, [r0]
 4077 005c 1268     		ldr	r2, [r2]
 4078 005e 02F48042 		and	r2, r2, #16384
2276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4079              		.loc 1 2276 18 view .LVU1339
 4080 0062 4A61     		str	r2, [r1, #20]
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4081              		.loc 1 2277 3 is_stmt 1 view .LVU1340
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4082              		.loc 1 2277 23 is_stmt 0 view .LVU1341
 4083 0064 0268     		ldr	r2, [r0]
 4084 0066 1268     		ldr	r2, [r2]
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4085              		.loc 1 2277 76 view .LVU1342
 4086 0068 02F48002 		and	r2, r2, #4194304
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4087              		.loc 1 2277 92 view .LVU1343
 4088 006c B2FA82F2 		clz	r2, r2
 4089 0070 5209     		lsrs	r2, r2, #5
2277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4090              		.loc 1 2277 19 view .LVU1344
 4091 0072 4A74     		strb	r2, [r1, #17]
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4092              		.loc 1 2278 3 is_stmt 1 view .LVU1345
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4093              		.loc 1 2278 25 is_stmt 0 view .LVU1346
 4094 0074 0268     		ldr	r2, [r0]
 4095 0076 1268     		ldr	r2, [r2]
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4096              		.loc 1 2278 78 view .LVU1347
 4097 0078 02F40002 		and	r2, r2, #8388608
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4098              		.loc 1 2278 94 view .LVU1348
 4099 007c B2FA82F2 		clz	r2, r2
 4100 0080 5209     		lsrs	r2, r2, #5
2278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
ARM GAS  /tmp/ccz78ux8.s 			page 166


 4101              		.loc 1 2278 21 view .LVU1349
 4102 0082 0A74     		strb	r2, [r1, #16]
2279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4103              		.loc 1 2279 3 is_stmt 1 view .LVU1350
2279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4104              		.loc 1 2279 37 is_stmt 0 view .LVU1351
 4105 0084 0268     		ldr	r2, [r0]
 4106 0086 1268     		ldr	r2, [r2]
2279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4107              		.loc 1 2279 106 view .LVU1352
 4108 0088 C2F3C012 		ubfx	r2, r2, #7, #1
2279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4109              		.loc 1 2279 33 view .LVU1353
 4110 008c CA73     		strb	r2, [r1, #15]
2280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4111              		.loc 1 2280 3 is_stmt 1 view .LVU1354
2280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4112              		.loc 1 2280 32 is_stmt 0 view .LVU1355
 4113 008e 0268     		ldr	r2, [r0]
 4114 0090 1268     		ldr	r2, [r2]
 4115 0092 02F46022 		and	r2, r2, #917504
2280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4116              		.loc 1 2280 30 view .LVU1356
 4117 0096 8A60     		str	r2, [r1, #8]
2281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4118              		.loc 1 2281 3 is_stmt 1 view .LVU1357
2281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4119              		.loc 1 2281 32 is_stmt 0 view .LVU1358
 4120 0098 0268     		ldr	r2, [r0]
 4121 009a 1268     		ldr	r2, [r2]
2281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4122              		.loc 1 2281 103 view .LVU1359
 4123 009c C2F38022 		ubfx	r2, r2, #10, #1
2281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? E
 4124              		.loc 1 2281 28 view .LVU1360
 4125 00a0 0A71     		strb	r2, [r1, #4]
2282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4126              		.loc 1 2282 3 is_stmt 1 view .LVU1361
2282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4127              		.loc 1 2282 35 is_stmt 0 view .LVU1362
 4128 00a2 0268     		ldr	r2, [r0]
 4129 00a4 1268     		ldr	r2, [r2]
2282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4130              		.loc 1 2282 106 view .LVU1363
 4131 00a6 C2F34062 		ubfx	r2, r2, #25, #1
2282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4132              		.loc 1 2282 31 view .LVU1364
 4133 00aa 8A73     		strb	r2, [r1, #14]
2284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4134              		.loc 1 2284 3 is_stmt 1 view .LVU1365
2284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4135              		.loc 1 2284 36 is_stmt 0 view .LVU1366
 4136 00ac 0268     		ldr	r2, [r0]
 4137 00ae 9269     		ldr	r2, [r2, #24]
2284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4138              		.loc 1 2284 107 view .LVU1367
 4139 00b0 C2F34002 		ubfx	r2, r2, #1, #1
ARM GAS  /tmp/ccz78ux8.s 			page 167


2284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4140              		.loc 1 2284 32 view .LVU1368
 4141 00b4 81F85420 		strb	r2, [r1, #84]
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4142              		.loc 1 2285 3 is_stmt 1 view .LVU1369
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4143              		.loc 1 2285 32 is_stmt 0 view .LVU1370
 4144 00b8 0268     		ldr	r2, [r0]
 4145 00ba 9269     		ldr	r2, [r2, #24]
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4146              		.loc 1 2285 88 view .LVU1371
 4147 00bc 02F08002 		and	r2, r2, #128
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4148              		.loc 1 2285 104 view .LVU1372
 4149 00c0 B2FA82F2 		clz	r2, r2
 4150 00c4 5209     		lsrs	r2, r2, #5
2285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4151              		.loc 1 2285 28 view .LVU1373
 4152 00c6 81F84C20 		strb	r2, [r1, #76]
2286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4153              		.loc 1 2286 3 is_stmt 1 view .LVU1374
2286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4154              		.loc 1 2286 32 is_stmt 0 view .LVU1375
 4155 00ca 0268     		ldr	r2, [r0]
 4156 00cc 9269     		ldr	r2, [r2, #24]
 4157 00ce 02F03002 		and	r2, r2, #48
2286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4158              		.loc 1 2286 30 view .LVU1376
 4159 00d2 0A65     		str	r2, [r1, #80]
2287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4160              		.loc 1 2287 3 is_stmt 1 view .LVU1377
2287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4161              		.loc 1 2287 25 is_stmt 0 view .LVU1378
 4162 00d4 0268     		ldr	r2, [r0]
 4163 00d6 9269     		ldr	r2, [r2, #24]
2287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4164              		.loc 1 2287 73 view .LVU1379
 4165 00d8 120C     		lsrs	r2, r2, #16
2287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4166              		.loc 1 2287 22 view .LVU1380
 4167 00da 8A64     		str	r2, [r1, #72]
2288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4168              		.loc 1 2288 3 is_stmt 1 view .LVU1381
2288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4169              		.loc 1 2288 35 is_stmt 0 view .LVU1382
 4170 00dc 0268     		ldr	r2, [r0]
 4171 00de 9269     		ldr	r2, [r2, #24]
2288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4172              		.loc 1 2288 107 view .LVU1383
 4173 00e0 C2F38002 		ubfx	r2, r2, #2, #1
2288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4174              		.loc 1 2288 31 view .LVU1384
 4175 00e4 81F85620 		strb	r2, [r1, #86]
2289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4176              		.loc 1 2289 3 is_stmt 1 view .LVU1385
2289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4177              		.loc 1 2289 41 is_stmt 0 view .LVU1386
ARM GAS  /tmp/ccz78ux8.s 			page 168


 4178 00e8 0268     		ldr	r2, [r0]
 4179 00ea 9269     		ldr	r2, [r2, #24]
2290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4180              		.loc 1 2290 48 view .LVU1387
 4181 00ec C2F3C002 		ubfx	r2, r2, #3, #1
2289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4182              		.loc 1 2289 37 view .LVU1388
 4183 00f0 81F85520 		strb	r2, [r1, #85]
2292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4184              		.loc 1 2292 3 is_stmt 1 view .LVU1389
2292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4185              		.loc 1 2292 10 is_stmt 0 view .LVU1390
 4186 00f4 0020     		movs	r0, #0
 4187              	.LVL311:
2292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4188              		.loc 1 2292 10 view .LVU1391
 4189 00f6 7047     		bx	lr
 4190              	.LVL312:
 4191              	.L258:
2264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4192              		.loc 1 2264 12 view .LVU1392
 4193 00f8 0120     		movs	r0, #1
 4194              	.LVL313:
2293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4195              		.loc 1 2293 1 view .LVU1393
 4196 00fa 7047     		bx	lr
 4197              		.cfi_endproc
 4198              	.LFE172:
 4200              		.section	.text.HAL_ETH_GetDMAConfig,"ax",%progbits
 4201              		.align	1
 4202              		.global	HAL_ETH_GetDMAConfig
 4203              		.syntax unified
 4204              		.thumb
 4205              		.thumb_func
 4207              	HAL_ETH_GetDMAConfig:
 4208              	.LVL314:
 4209              	.LFB173:
2304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (dmaconf == NULL)
 4210              		.loc 1 2304 1 is_stmt 1 view -0
 4211              		.cfi_startproc
 4212              		@ args = 0, pretend = 0, frame = 0
 4213              		@ frame_needed = 0, uses_anonymous_args = 0
 4214              		@ link register save eliminated.
2305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4215              		.loc 1 2305 3 view .LVU1395
2305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4216              		.loc 1 2305 6 is_stmt 0 view .LVU1396
 4217 0000 0029     		cmp	r1, #0
 4218 0002 00F08280 		beq	.L261
2310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
 4219              		.loc 1 2310 3 is_stmt 1 view .LVU1397
2310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
 4220              		.loc 1 2310 29 is_stmt 0 view .LVU1398
 4221 0006 0268     		ldr	r2, [r0]
 4222 0008 02F58052 		add	r2, r2, #4096
 4223 000c 1268     		ldr	r2, [r2]
 4224 000e 22F47F52 		bic	r2, r2, #16320
ARM GAS  /tmp/ccz78ux8.s 			page 169


 4225 0012 22F03D02 		bic	r2, r2, #61
 4226 0016 1204     		lsls	r2, r2, #16
 4227 0018 120C     		lsrs	r2, r2, #16
2310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                      (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_
 4228              		.loc 1 2310 27 view .LVU1399
 4229 001a 0A60     		str	r2, [r1]
2312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4230              		.loc 1 2312 3 is_stmt 1 view .LVU1400
2312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4231              		.loc 1 2312 36 is_stmt 0 view .LVU1401
 4232 001c 0268     		ldr	r2, [r0]
 4233 001e 02F58052 		add	r2, r2, #4096
 4234 0022 1268     		ldr	r2, [r2]
2312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4235              		.loc 1 2312 108 view .LVU1402
 4236 0024 C2F34062 		ubfx	r2, r2, #25, #1
2312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4237              		.loc 1 2312 32 view .LVU1403
 4238 0028 0A71     		strb	r2, [r1, #4]
2313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4239              		.loc 1 2313 3 is_stmt 1 view .LVU1404
2313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4240              		.loc 1 2313 24 is_stmt 0 view .LVU1405
 4241 002a 0268     		ldr	r2, [r0]
 4242 002c 02F58052 		add	r2, r2, #4096
 4243 0030 1268     		ldr	r2, [r2]
 4244 0032 22F07B42 		bic	r2, r2, #-83886080
 4245 0036 22F47E02 		bic	r2, r2, #16646144
 4246 003a 120C     		lsrs	r2, r2, #16
 4247 003c 1204     		lsls	r2, r2, #16
2313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4248              		.loc 1 2313 22 view .LVU1406
 4249 003e 8A60     		str	r2, [r1, #8]
2314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4250              		.loc 1 2314 3 is_stmt 1 view .LVU1407
2314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4251              		.loc 1 2314 31 is_stmt 0 view .LVU1408
 4252 0040 0268     		ldr	r2, [r0]
 4253 0042 02F58052 		add	r2, r2, #4096
 4254 0046 1268     		ldr	r2, [r2]
 4255 0048 02F4FC02 		and	r2, r2, #8257536
2314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4256              		.loc 1 2314 29 view .LVU1409
 4257 004c 8A61     		str	r2, [r1, #24]
2315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4258              		.loc 1 2315 3 is_stmt 1 view .LVU1410
2315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4259              		.loc 1 2315 31 is_stmt 0 view .LVU1411
 4260 004e 0268     		ldr	r2, [r0]
 4261 0050 02F58052 		add	r2, r2, #4096
 4262 0054 1268     		ldr	r2, [r2]
 4263 0056 02F47C52 		and	r2, r2, #16128
2315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4264              		.loc 1 2315 29 view .LVU1412
 4265 005a 0A61     		str	r2, [r1, #16]
2316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4266              		.loc 1 2316 3 is_stmt 1 view .LVU1413
ARM GAS  /tmp/ccz78ux8.s 			page 170


2316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4267              		.loc 1 2316 41 is_stmt 0 view .LVU1414
 4268 005c 0268     		ldr	r2, [r0]
 4269 005e 02F58052 		add	r2, r2, #4096
 4270 0062 1268     		ldr	r2, [r2]
2316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4271              		.loc 1 2316 111 view .LVU1415
 4272 0064 C2F3C012 		ubfx	r2, r2, #7, #1
2316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4273              		.loc 1 2316 37 view .LVU1416
 4274 0068 81F82520 		strb	r2, [r1, #37]
2317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4275              		.loc 1 2317 3 is_stmt 1 view .LVU1417
2317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4276              		.loc 1 2317 35 is_stmt 0 view .LVU1418
 4277 006c 0268     		ldr	r2, [r0]
 4278 006e 02F58052 		add	r2, r2, #4096
 4279 0072 1268     		ldr	r2, [r2]
2317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4280              		.loc 1 2317 84 view .LVU1419
 4281 0074 C2F38402 		ubfx	r2, r2, #2, #5
2317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4282              		.loc 1 2317 33 view .LVU1420
 4283 0078 8A62     		str	r2, [r1, #40]
2319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4284              		.loc 1 2319 3 is_stmt 1 view .LVU1421
2319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4285              		.loc 1 2319 44 is_stmt 0 view .LVU1422
 4286 007a 0268     		ldr	r2, [r0]
 4287 007c 02F58052 		add	r2, r2, #4096
 4288 0080 9269     		ldr	r2, [r2, #24]
2320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
 4289              		.loc 1 2320 79 view .LVU1423
 4290 0082 02F08062 		and	r2, r2, #67108864
2320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
 4291              		.loc 1 2320 95 view .LVU1424
 4292 0086 B2FA82F2 		clz	r2, r2
 4293 008a 5209     		lsrs	r2, r2, #5
2319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4294              		.loc 1 2319 40 view .LVU1425
 4295 008c 0A73     		strb	r2, [r1, #12]
2321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4296              		.loc 1 2321 3 is_stmt 1 view .LVU1426
2321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4297              		.loc 1 2321 36 is_stmt 0 view .LVU1427
 4298 008e 0268     		ldr	r2, [r0]
 4299 0090 02F58052 		add	r2, r2, #4096
 4300 0094 9269     		ldr	r2, [r2, #24]
2321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4301              		.loc 1 2321 107 view .LVU1428
 4302 0096 C2F34062 		ubfx	r2, r2, #25, #1
2321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4303              		.loc 1 2321 32 view .LVU1429
 4304 009a 4A73     		strb	r2, [r1, #13]
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4305              		.loc 1 2322 3 is_stmt 1 view .LVU1430
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
ARM GAS  /tmp/ccz78ux8.s 			page 171


 4306              		.loc 1 2322 30 is_stmt 0 view .LVU1431
 4307 009c 0268     		ldr	r2, [r0]
 4308 009e 02F58052 		add	r2, r2, #4096
 4309 00a2 9269     		ldr	r2, [r2, #24]
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4310              		.loc 1 2322 86 view .LVU1432
 4311 00a4 02F48012 		and	r2, r2, #1048576
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4312              		.loc 1 2322 102 view .LVU1433
 4313 00a8 B2FA82F2 		clz	r2, r2
 4314 00ac 5209     		lsrs	r2, r2, #5
2322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4315              		.loc 1 2322 26 view .LVU1434
 4316 00ae 4A77     		strb	r2, [r1, #29]
2323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4317              		.loc 1 2323 3 is_stmt 1 view .LVU1435
2323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4318              		.loc 1 2323 37 is_stmt 0 view .LVU1436
 4319 00b0 0268     		ldr	r2, [r0]
 4320 00b2 02F58052 		add	r2, r2, #4096
 4321 00b6 9269     		ldr	r2, [r2, #24]
2323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4322              		.loc 1 2323 108 view .LVU1437
 4323 00b8 C2F34052 		ubfx	r2, r2, #21, #1
2323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4324              		.loc 1 2323 33 view .LVU1438
 4325 00bc 8A73     		strb	r2, [r1, #14]
2324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4326              		.loc 1 2324 3 is_stmt 1 view .LVU1439
2324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4327              		.loc 1 2324 39 is_stmt 0 view .LVU1440
 4328 00be 0268     		ldr	r2, [r0]
 4329 00c0 02F58052 		add	r2, r2, #4096
 4330 00c4 9269     		ldr	r2, [r2, #24]
 4331 00c6 02F4E032 		and	r2, r2, #114688
2324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4332              		.loc 1 2324 37 view .LVU1441
 4333 00ca 4A61     		str	r2, [r1, #20]
2325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4334              		.loc 1 2325 3 is_stmt 1 view .LVU1442
2325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4335              		.loc 1 2325 35 is_stmt 0 view .LVU1443
 4336 00cc 0268     		ldr	r2, [r0]
 4337 00ce 02F58052 		add	r2, r2, #4096
 4338 00d2 9269     		ldr	r2, [r2, #24]
2325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4339              		.loc 1 2325 105 view .LVU1444
 4340 00d4 C2F3C012 		ubfx	r2, r2, #7, #1
2325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4341              		.loc 1 2325 31 view .LVU1445
 4342 00d8 0A77     		strb	r2, [r1, #28]
2326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4343              		.loc 1 2326 3 is_stmt 1 view .LVU1446
2326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4344              		.loc 1 2326 44 is_stmt 0 view .LVU1447
 4345 00da 0268     		ldr	r2, [r0]
 4346 00dc 02F58052 		add	r2, r2, #4096
ARM GAS  /tmp/ccz78ux8.s 			page 172


 4347 00e0 9269     		ldr	r2, [r2, #24]
2327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 4348              		.loc 1 2327 91 view .LVU1448
 4349 00e2 C2F38012 		ubfx	r2, r2, #6, #1
2326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4350              		.loc 1 2326 40 view .LVU1449
 4351 00e6 8A77     		strb	r2, [r1, #30]
2328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4352              		.loc 1 2328 3 is_stmt 1 view .LVU1450
2328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4353              		.loc 1 2328 38 is_stmt 0 view .LVU1451
 4354 00e8 0268     		ldr	r2, [r0]
 4355 00ea 02F58052 		add	r2, r2, #4096
 4356 00ee 9269     		ldr	r2, [r2, #24]
 4357 00f0 02F01802 		and	r2, r2, #24
2328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4358              		.loc 1 2328 36 view .LVU1452
 4359 00f4 0A62     		str	r2, [r1, #32]
2329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4360              		.loc 1 2329 3 is_stmt 1 view .LVU1453
2329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4361              		.loc 1 2329 35 is_stmt 0 view .LVU1454
 4362 00f6 0268     		ldr	r2, [r0]
 4363 00f8 02F58052 		add	r2, r2, #4096
 4364 00fc 9269     		ldr	r2, [r2, #24]
2329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4365              		.loc 1 2329 105 view .LVU1455
 4366 00fe C2F38002 		ubfx	r2, r2, #2, #1
2329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4367              		.loc 1 2329 31 view .LVU1456
 4368 0102 81F82420 		strb	r2, [r1, #36]
2331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4369              		.loc 1 2331 3 is_stmt 1 view .LVU1457
2331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4370              		.loc 1 2331 10 is_stmt 0 view .LVU1458
 4371 0106 0020     		movs	r0, #0
 4372              	.LVL315:
2331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4373              		.loc 1 2331 10 view .LVU1459
 4374 0108 7047     		bx	lr
 4375              	.LVL316:
 4376              	.L261:
2307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4377              		.loc 1 2307 12 view .LVU1460
 4378 010a 0120     		movs	r0, #1
 4379              	.LVL317:
2332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4380              		.loc 1 2332 1 view .LVU1461
 4381 010c 7047     		bx	lr
 4382              		.cfi_endproc
 4383              	.LFE173:
 4385              		.section	.text.HAL_ETH_SetMACConfig,"ax",%progbits
 4386              		.align	1
 4387              		.global	HAL_ETH_SetMACConfig
 4388              		.syntax unified
 4389              		.thumb
 4390              		.thumb_func
ARM GAS  /tmp/ccz78ux8.s 			page 173


 4392              	HAL_ETH_SetMACConfig:
 4393              	.LVL318:
 4394              	.LFB174:
2343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf == NULL)
 4395              		.loc 1 2343 1 is_stmt 1 view -0
 4396              		.cfi_startproc
 4397              		@ args = 0, pretend = 0, frame = 0
 4398              		@ frame_needed = 0, uses_anonymous_args = 0
2344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4399              		.loc 1 2344 3 view .LVU1463
2344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4400              		.loc 1 2344 6 is_stmt 0 view .LVU1464
 4401 0000 51B1     		cbz	r1, .L264
2343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (macconf == NULL)
 4402              		.loc 1 2343 1 view .LVU1465
 4403 0002 08B5     		push	{r3, lr}
 4404              	.LCFI32:
 4405              		.cfi_def_cfa_offset 8
 4406              		.cfi_offset 3, -8
 4407              		.cfi_offset 14, -4
2349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4408              		.loc 1 2349 3 is_stmt 1 view .LVU1466
2349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4409              		.loc 1 2349 11 is_stmt 0 view .LVU1467
 4410 0004 D0F88430 		ldr	r3, [r0, #132]
2349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4411              		.loc 1 2349 6 view .LVU1468
 4412 0008 102B     		cmp	r3, #16
 4413 000a 01D0     		beq	.L270
2357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4414              		.loc 1 2357 12 view .LVU1469
 4415 000c 0120     		movs	r0, #1
 4416              	.LVL319:
 4417              	.L263:
2359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4418              		.loc 1 2359 1 view .LVU1470
 4419 000e 08BD     		pop	{r3, pc}
 4420              	.LVL320:
 4421              	.L270:
2351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4422              		.loc 1 2351 5 is_stmt 1 view .LVU1471
 4423 0010 FFF7FEFF 		bl	ETH_SetMACConfig
 4424              	.LVL321:
2353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4425              		.loc 1 2353 5 view .LVU1472
2353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4426              		.loc 1 2353 12 is_stmt 0 view .LVU1473
 4427 0014 0020     		movs	r0, #0
 4428 0016 FAE7     		b	.L263
 4429              	.LVL322:
 4430              	.L264:
 4431              	.LCFI33:
 4432              		.cfi_def_cfa_offset 0
 4433              		.cfi_restore 3
 4434              		.cfi_restore 14
2346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4435              		.loc 1 2346 12 view .LVU1474
ARM GAS  /tmp/ccz78ux8.s 			page 174


 4436 0018 0120     		movs	r0, #1
 4437              	.LVL323:
2359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4438              		.loc 1 2359 1 view .LVU1475
 4439 001a 7047     		bx	lr
 4440              		.cfi_endproc
 4441              	.LFE174:
 4443              		.section	.text.HAL_ETH_SetDMAConfig,"ax",%progbits
 4444              		.align	1
 4445              		.global	HAL_ETH_SetDMAConfig
 4446              		.syntax unified
 4447              		.thumb
 4448              		.thumb_func
 4450              	HAL_ETH_SetDMAConfig:
 4451              	.LVL324:
 4452              	.LFB175:
2370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (dmaconf == NULL)
 4453              		.loc 1 2370 1 is_stmt 1 view -0
 4454              		.cfi_startproc
 4455              		@ args = 0, pretend = 0, frame = 0
 4456              		@ frame_needed = 0, uses_anonymous_args = 0
2371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4457              		.loc 1 2371 3 view .LVU1477
2371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4458              		.loc 1 2371 6 is_stmt 0 view .LVU1478
 4459 0000 51B1     		cbz	r1, .L273
2370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (dmaconf == NULL)
 4460              		.loc 1 2370 1 view .LVU1479
 4461 0002 08B5     		push	{r3, lr}
 4462              	.LCFI34:
 4463              		.cfi_def_cfa_offset 8
 4464              		.cfi_offset 3, -8
 4465              		.cfi_offset 14, -4
2376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4466              		.loc 1 2376 3 is_stmt 1 view .LVU1480
2376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4467              		.loc 1 2376 11 is_stmt 0 view .LVU1481
 4468 0004 D0F88430 		ldr	r3, [r0, #132]
2376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4469              		.loc 1 2376 6 view .LVU1482
 4470 0008 102B     		cmp	r3, #16
 4471 000a 01D0     		beq	.L279
2384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4472              		.loc 1 2384 12 view .LVU1483
 4473 000c 0120     		movs	r0, #1
 4474              	.LVL325:
 4475              	.L272:
2386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4476              		.loc 1 2386 1 view .LVU1484
 4477 000e 08BD     		pop	{r3, pc}
 4478              	.LVL326:
 4479              	.L279:
2378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4480              		.loc 1 2378 5 is_stmt 1 view .LVU1485
 4481 0010 FFF7FEFF 		bl	ETH_SetDMAConfig
 4482              	.LVL327:
2380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 175


 4483              		.loc 1 2380 5 view .LVU1486
2380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4484              		.loc 1 2380 12 is_stmt 0 view .LVU1487
 4485 0014 0020     		movs	r0, #0
 4486 0016 FAE7     		b	.L272
 4487              	.LVL328:
 4488              	.L273:
 4489              	.LCFI35:
 4490              		.cfi_def_cfa_offset 0
 4491              		.cfi_restore 3
 4492              		.cfi_restore 14
2373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4493              		.loc 1 2373 12 view .LVU1488
 4494 0018 0120     		movs	r0, #1
 4495              	.LVL329:
2386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4496              		.loc 1 2386 1 view .LVU1489
 4497 001a 7047     		bx	lr
 4498              		.cfi_endproc
 4499              	.LFE175:
 4501              		.section	.text.HAL_ETH_SetMDIOClockRange,"ax",%progbits
 4502              		.align	1
 4503              		.global	HAL_ETH_SetMDIOClockRange
 4504              		.syntax unified
 4505              		.thumb
 4506              		.thumb_func
 4508              	HAL_ETH_SetMDIOClockRange:
 4509              	.LVL330:
 4510              	.LFB176:
2395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t hclk;
 4511              		.loc 1 2395 1 is_stmt 1 view -0
 4512              		.cfi_startproc
 4513              		@ args = 0, pretend = 0, frame = 0
 4514              		@ frame_needed = 0, uses_anonymous_args = 0
2395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t hclk;
 4515              		.loc 1 2395 1 is_stmt 0 view .LVU1491
 4516 0000 38B5     		push	{r3, r4, r5, lr}
 4517              	.LCFI36:
 4518              		.cfi_def_cfa_offset 16
 4519              		.cfi_offset 3, -16
 4520              		.cfi_offset 4, -12
 4521              		.cfi_offset 5, -8
 4522              		.cfi_offset 14, -4
 4523 0002 0546     		mov	r5, r0
2396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg;
 4524              		.loc 1 2396 3 is_stmt 1 view .LVU1492
2397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4525              		.loc 1 2397 3 view .LVU1493
2400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4526              		.loc 1 2400 3 view .LVU1494
2400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4527              		.loc 1 2400 17 is_stmt 0 view .LVU1495
 4528 0004 0368     		ldr	r3, [r0]
2400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4529              		.loc 1 2400 10 view .LVU1496
 4530 0006 1C69     		ldr	r4, [r3, #16]
 4531              	.LVL331:
ARM GAS  /tmp/ccz78ux8.s 			page 176


2402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4532              		.loc 1 2402 3 is_stmt 1 view .LVU1497
2402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4533              		.loc 1 2402 10 is_stmt 0 view .LVU1498
 4534 0008 24F01C04 		bic	r4, r4, #28
 4535              	.LVL332:
2405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4536              		.loc 1 2405 3 is_stmt 1 view .LVU1499
2405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4537              		.loc 1 2405 10 is_stmt 0 view .LVU1500
 4538 000c FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4539              	.LVL333:
2408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4540              		.loc 1 2408 3 is_stmt 1 view .LVU1501
2408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4541              		.loc 1 2408 6 is_stmt 0 view .LVU1502
 4542 0010 0C4B     		ldr	r3, .L286
 4543 0012 9842     		cmp	r0, r3
 4544 0014 04D8     		bhi	.L281
2411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4545              		.loc 1 2411 5 is_stmt 1 view .LVU1503
2411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4546              		.loc 1 2411 12 is_stmt 0 view .LVU1504
 4547 0016 44F00804 		orr	r4, r4, #8
 4548              	.LVL334:
 4549              	.L282:
2435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4550              		.loc 1 2435 3 is_stmt 1 view .LVU1505
2435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4551              		.loc 1 2435 8 is_stmt 0 view .LVU1506
 4552 001a 2B68     		ldr	r3, [r5]
2435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4553              		.loc 1 2435 30 view .LVU1507
 4554 001c 1C61     		str	r4, [r3, #16]
2436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4555              		.loc 1 2436 1 view .LVU1508
 4556 001e 38BD     		pop	{r3, r4, r5, pc}
 4557              	.LVL335:
 4558              	.L281:
2413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4559              		.loc 1 2413 8 is_stmt 1 view .LVU1509
2413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4560              		.loc 1 2413 11 is_stmt 0 view .LVU1510
 4561 0020 094B     		ldr	r3, .L286+4
 4562 0022 9842     		cmp	r0, r3
 4563 0024 02D2     		bcs	.L283
2416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4564              		.loc 1 2416 5 is_stmt 1 view .LVU1511
2416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4565              		.loc 1 2416 12 is_stmt 0 view .LVU1512
 4566 0026 44F00C04 		orr	r4, r4, #12
 4567              	.LVL336:
2416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4568              		.loc 1 2416 12 view .LVU1513
 4569 002a F6E7     		b	.L282
 4570              	.L283:
2418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
ARM GAS  /tmp/ccz78ux8.s 			page 177


 4571              		.loc 1 2418 8 is_stmt 1 view .LVU1514
2418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4572              		.loc 1 2418 11 is_stmt 0 view .LVU1515
 4573 002c 074B     		ldr	r3, .L286+8
 4574 002e 9842     		cmp	r0, r3
 4575 0030 F3D9     		bls	.L282
2423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4576              		.loc 1 2423 8 is_stmt 1 view .LVU1516
2423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4577              		.loc 1 2423 11 is_stmt 0 view .LVU1517
 4578 0032 074B     		ldr	r3, .L286+12
 4579 0034 9842     		cmp	r0, r3
 4580 0036 02D8     		bhi	.L284
2426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4581              		.loc 1 2426 5 is_stmt 1 view .LVU1518
2426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4582              		.loc 1 2426 12 is_stmt 0 view .LVU1519
 4583 0038 44F00404 		orr	r4, r4, #4
 4584              	.LVL337:
2426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4585              		.loc 1 2426 12 view .LVU1520
 4586 003c EDE7     		b	.L282
 4587              	.L284:
2431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4588              		.loc 1 2431 5 is_stmt 1 view .LVU1521
2431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4589              		.loc 1 2431 12 is_stmt 0 view .LVU1522
 4590 003e 44F01004 		orr	r4, r4, #16
 4591              	.LVL338:
2431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4592              		.loc 1 2431 12 view .LVU1523
 4593 0042 EAE7     		b	.L282
 4594              	.L287:
 4595              		.align	2
 4596              	.L286:
 4597 0044 BF0E1602 		.word	34999999
 4598 0048 00879303 		.word	60000000
 4599 004c FFE0F505 		.word	99999999
 4600 0050 7FD1F008 		.word	149999999
 4601              		.cfi_endproc
 4602              	.LFE176:
 4604              		.section	.text.HAL_ETH_SetMACFilterConfig,"ax",%progbits
 4605              		.align	1
 4606              		.global	HAL_ETH_SetMACFilterConfig
 4607              		.syntax unified
 4608              		.thumb
 4609              		.thumb_func
 4611              	HAL_ETH_SetMACFilterConfig:
 4612              	.LVL339:
 4613              	.LFB177:
2447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t filterconfig;
 4614              		.loc 1 2447 1 is_stmt 1 view -0
 4615              		.cfi_startproc
 4616              		@ args = 0, pretend = 0, frame = 0
 4617              		@ frame_needed = 0, uses_anonymous_args = 0
2448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 4618              		.loc 1 2448 3 view .LVU1525
ARM GAS  /tmp/ccz78ux8.s 			page 178


2449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4619              		.loc 1 2449 3 view .LVU1526
2451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4620              		.loc 1 2451 3 view .LVU1527
2451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4621              		.loc 1 2451 6 is_stmt 0 view .LVU1528
 4622 0000 0029     		cmp	r1, #0
 4623 0002 33D0     		beq	.L291
2447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t filterconfig;
 4624              		.loc 1 2447 1 view .LVU1529
 4625 0004 38B5     		push	{r3, r4, r5, lr}
 4626              	.LCFI37:
 4627              		.cfi_def_cfa_offset 16
 4628              		.cfi_offset 3, -16
 4629              		.cfi_offset 4, -12
 4630              		.cfi_offset 5, -8
 4631              		.cfi_offset 14, -4
 4632 0006 0446     		mov	r4, r0
 4633 0008 0A46     		mov	r2, r1
2456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4634              		.loc 1 2456 3 is_stmt 1 view .LVU1530
2456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4635              		.loc 1 2456 42 is_stmt 0 view .LVU1531
 4636 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4637              		.loc 1 2457 43 view .LVU1532
 4638 000c C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 4639              	.LVL340:
2456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4640              		.loc 1 2456 60 view .LVU1533
 4641 000e 43EA4103 		orr	r3, r3, r1, lsl #1
2458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4642              		.loc 1 2458 43 view .LVU1534
 4643 0012 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
2457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4644              		.loc 1 2457 63 view .LVU1535
 4645 0014 43EA8103 		orr	r3, r3, r1, lsl #2
2459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4646              		.loc 1 2459 43 view .LVU1536
 4647 0018 117A     		ldrb	r1, [r2, #8]	@ zero_extendqisi2
2458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4648              		.loc 1 2458 66 view .LVU1537
 4649 001a 43EAC103 		orr	r3, r3, r1, lsl #3
2460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 4650              		.loc 1 2460 43 view .LVU1538
 4651 001e 5179     		ldrb	r1, [r2, #5]	@ zero_extendqisi2
2459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4652              		.loc 1 2459 76 view .LVU1539
 4653 0020 43EA0113 		orr	r3, r3, r1, lsl #4
2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4654              		.loc 1 2461 45 view .LVU1540
 4655 0024 517A     		ldrb	r1, [r2, #9]	@ zero_extendqisi2
2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4656              		.loc 1 2461 85 view .LVU1541
 4657 0026 0129     		cmp	r1, #1
 4658 0028 1ED0     		beq	.L297
2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
ARM GAS  /tmp/ccz78ux8.s 			page 179


 4659              		.loc 1 2461 85 discriminator 2 view .LVU1542
 4660 002a 0021     		movs	r1, #0
 4661              	.L290:
2460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 4662              		.loc 1 2460 68 view .LVU1543
 4663 002c 0B43     		orrs	r3, r3, r1
2462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4664              		.loc 1 2462 43 view .LVU1544
 4665 002e D179     		ldrb	r1, [r2, #7]	@ zero_extendqisi2
2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4666              		.loc 1 2461 91 view .LVU1545
 4667 0030 43EA0123 		orr	r3, r3, r1, lsl #8
2463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4668              		.loc 1 2463 43 view .LVU1546
 4669 0034 9179     		ldrb	r1, [r2, #6]	@ zero_extendqisi2
2462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4670              		.loc 1 2462 75 view .LVU1547
 4671 0036 43EA4123 		orr	r3, r3, r1, lsl #9
2464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4672              		.loc 1 2464 43 view .LVU1548
 4673 003a 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
2463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4674              		.loc 1 2463 68 view .LVU1549
 4675 003c 43EA8123 		orr	r3, r3, r1, lsl #10
2465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
 4676              		.loc 1 2465 43 view .LVU1550
 4677 0040 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
2464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4678              		.loc 1 2464 72 view .LVU1551
 4679 0042 43EAC173 		orr	r3, r3, r1, lsl #31
2466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4680              		.loc 1 2466 32 view .LVU1552
 4681 0046 D268     		ldr	r2, [r2, #12]
 4682              	.LVL341:
2456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4683              		.loc 1 2456 16 view .LVU1553
 4684 0048 1343     		orrs	r3, r3, r2
 4685              	.LVL342:
2468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4686              		.loc 1 2468 3 is_stmt 1 view .LVU1554
 4687 004a 2168     		ldr	r1, [r4]
 4688 004c 4868     		ldr	r0, [r1, #4]
 4689              	.LVL343:
2468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4690              		.loc 1 2468 3 is_stmt 0 view .LVU1555
 4691 004e 084A     		ldr	r2, .L298
 4692 0050 0240     		ands	r2, r2, r0
 4693 0052 1A43     		orrs	r2, r2, r3
 4694 0054 4A60     		str	r2, [r1, #4]
2472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4695              		.loc 1 2472 3 is_stmt 1 view .LVU1556
2472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4696              		.loc 1 2472 18 is_stmt 0 view .LVU1557
 4697 0056 2368     		ldr	r3, [r4]
 4698              	.LVL344:
2472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4699              		.loc 1 2472 11 view .LVU1558
ARM GAS  /tmp/ccz78ux8.s 			page 180


 4700 0058 5D68     		ldr	r5, [r3, #4]
 4701              	.LVL345:
2473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
 4702              		.loc 1 2473 3 is_stmt 1 view .LVU1559
 4703 005a 0120     		movs	r0, #1
 4704 005c FFF7FEFF 		bl	HAL_Delay
 4705              	.LVL346:
2474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4706              		.loc 1 2474 3 view .LVU1560
2474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4707              		.loc 1 2474 8 is_stmt 0 view .LVU1561
 4708 0060 2368     		ldr	r3, [r4]
2474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4709              		.loc 1 2474 28 view .LVU1562
 4710 0062 5D60     		str	r5, [r3, #4]
2476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4711              		.loc 1 2476 3 is_stmt 1 view .LVU1563
2476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4712              		.loc 1 2476 10 is_stmt 0 view .LVU1564
 4713 0064 0020     		movs	r0, #0
2477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4714              		.loc 1 2477 1 view .LVU1565
 4715 0066 38BD     		pop	{r3, r4, r5, pc}
 4716              	.LVL347:
 4717              	.L297:
2461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4718              		.loc 1 2461 85 discriminator 1 view .LVU1566
 4719 0068 2021     		movs	r1, #32
 4720 006a DFE7     		b	.L290
 4721              	.LVL348:
 4722              	.L291:
 4723              	.LCFI38:
 4724              		.cfi_def_cfa_offset 0
 4725              		.cfi_restore 3
 4726              		.cfi_restore 4
 4727              		.cfi_restore 5
 4728              		.cfi_restore 14
2453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4729              		.loc 1 2453 12 view .LVU1567
 4730 006c 0120     		movs	r0, #1
 4731              	.LVL349:
2477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4732              		.loc 1 2477 1 view .LVU1568
 4733 006e 7047     		bx	lr
 4734              	.L299:
 4735              		.align	2
 4736              	.L298:
 4737 0070 00F8FF7F 		.word	2147481600
 4738              		.cfi_endproc
 4739              	.LFE177:
 4741              		.section	.text.HAL_ETH_GetMACFilterConfig,"ax",%progbits
 4742              		.align	1
 4743              		.global	HAL_ETH_GetMACFilterConfig
 4744              		.syntax unified
 4745              		.thumb
 4746              		.thumb_func
 4748              	HAL_ETH_GetMACFilterConfig:
ARM GAS  /tmp/ccz78ux8.s 			page 181


 4749              	.LVL350:
 4750              	.LFB178:
2488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pFilterConfig == NULL)
 4751              		.loc 1 2488 1 is_stmt 1 view -0
 4752              		.cfi_startproc
 4753              		@ args = 0, pretend = 0, frame = 0
 4754              		@ frame_needed = 0, uses_anonymous_args = 0
 4755              		@ link register save eliminated.
2489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4756              		.loc 1 2489 3 view .LVU1570
2489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4757              		.loc 1 2489 6 is_stmt 0 view .LVU1571
 4758 0000 0029     		cmp	r1, #0
 4759 0002 37D0     		beq	.L302
2494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4760              		.loc 1 2494 3 is_stmt 1 view .LVU1572
2494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4761              		.loc 1 2494 38 is_stmt 0 view .LVU1573
 4762 0004 0268     		ldr	r2, [r0]
 4763 0006 5268     		ldr	r2, [r2, #4]
2494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4764              		.loc 1 2494 102 view .LVU1574
 4765 0008 02F00102 		and	r2, r2, #1
2494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4766              		.loc 1 2494 34 view .LVU1575
 4767 000c 0A70     		strb	r2, [r1]
2495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4768              		.loc 1 2495 3 is_stmt 1 view .LVU1576
2495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4769              		.loc 1 2495 34 is_stmt 0 view .LVU1577
 4770 000e 0268     		ldr	r2, [r0]
 4771 0010 5268     		ldr	r2, [r2, #4]
2495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4772              		.loc 1 2495 103 view .LVU1578
 4773 0012 C2F34002 		ubfx	r2, r2, #1, #1
2495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4774              		.loc 1 2495 30 view .LVU1579
 4775 0016 CA70     		strb	r2, [r1, #3]
2496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4776              		.loc 1 2496 3 is_stmt 1 view .LVU1580
2496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4777              		.loc 1 2496 36 is_stmt 0 view .LVU1581
 4778 0018 0268     		ldr	r2, [r0]
 4779 001a 5268     		ldr	r2, [r2, #4]
2496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4780              		.loc 1 2496 105 view .LVU1582
 4781 001c C2F38002 		ubfx	r2, r2, #2, #1
2496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4782              		.loc 1 2496 32 view .LVU1583
 4783 0020 0A71     		strb	r2, [r1, #4]
2497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4784              		.loc 1 2497 3 is_stmt 1 view .LVU1584
2497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4785              		.loc 1 2497 47 is_stmt 0 view .LVU1585
 4786 0022 0268     		ldr	r2, [r0]
 4787 0024 5268     		ldr	r2, [r2, #4]
2498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
ARM GAS  /tmp/ccz78ux8.s 			page 182


 4788              		.loc 1 2498 94 view .LVU1586
 4789 0026 C2F3C002 		ubfx	r2, r2, #3, #1
2497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4790              		.loc 1 2497 43 view .LVU1587
 4791 002a 0A72     		strb	r2, [r1, #8]
2499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4792              		.loc 1 2499 3 is_stmt 1 view .LVU1588
2499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4793              		.loc 1 2499 39 is_stmt 0 view .LVU1589
 4794 002c 0268     		ldr	r2, [r0]
 4795 002e 5268     		ldr	r2, [r2, #4]
2499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4796              		.loc 1 2499 109 view .LVU1590
 4797 0030 C2F30012 		ubfx	r2, r2, #4, #1
2499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ?
 4798              		.loc 1 2499 35 view .LVU1591
 4799 0034 4A71     		strb	r2, [r1, #5]
2500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4800              		.loc 1 2500 3 is_stmt 1 view .LVU1592
2500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4801              		.loc 1 2500 38 is_stmt 0 view .LVU1593
 4802 0036 0268     		ldr	r2, [r0]
 4803 0038 5268     		ldr	r2, [r2, #4]
2500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4804              		.loc 1 2500 108 view .LVU1594
 4805 003a C2F34012 		ubfx	r2, r2, #5, #1
2500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4806              		.loc 1 2500 34 view .LVU1595
 4807 003e 4A72     		strb	r2, [r1, #9]
2501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4808              		.loc 1 2501 3 is_stmt 1 view .LVU1596
2501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4809              		.loc 1 2501 41 is_stmt 0 view .LVU1597
 4810 0040 0268     		ldr	r2, [r0]
 4811 0042 5268     		ldr	r2, [r2, #4]
 4812 0044 02F0C002 		and	r2, r2, #192
2501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4813              		.loc 1 2501 39 view .LVU1598
 4814 0048 CA60     		str	r2, [r1, #12]
2502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4815              		.loc 1 2502 3 is_stmt 1 view .LVU1599
2502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4816              		.loc 1 2502 46 is_stmt 0 view .LVU1600
 4817 004a 0268     		ldr	r2, [r0]
 4818 004c 5268     		ldr	r2, [r2, #4]
2503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
 4819              		.loc 1 2503 93 view .LVU1601
 4820 004e C2F30022 		ubfx	r2, r2, #8, #1
2502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4821              		.loc 1 2502 42 view .LVU1602
 4822 0052 CA71     		strb	r2, [r1, #7]
2504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4823              		.loc 1 2504 3 is_stmt 1 view .LVU1603
2504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4824              		.loc 1 2504 39 is_stmt 0 view .LVU1604
 4825 0054 0268     		ldr	r2, [r0]
 4826 0056 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/ccz78ux8.s 			page 183


2504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4827              		.loc 1 2504 109 view .LVU1605
 4828 0058 C2F34022 		ubfx	r2, r2, #9, #1
2504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4829              		.loc 1 2504 35 view .LVU1606
 4830 005c 8A71     		strb	r2, [r1, #6]
2505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4831              		.loc 1 2505 3 is_stmt 1 view .LVU1607
2505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4832              		.loc 1 2505 42 is_stmt 0 view .LVU1608
 4833 005e 0268     		ldr	r2, [r0]
 4834 0060 5268     		ldr	r2, [r2, #4]
2506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
 4835              		.loc 1 2506 49 view .LVU1609
 4836 0062 C2F38022 		ubfx	r2, r2, #10, #1
2505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4837              		.loc 1 2505 38 view .LVU1610
 4838 0066 8A70     		strb	r2, [r1, #2]
2507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4839              		.loc 1 2507 3 is_stmt 1 view .LVU1611
2507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4840              		.loc 1 2507 37 is_stmt 0 view .LVU1612
 4841 0068 0268     		ldr	r2, [r0]
 4842 006a 5268     		ldr	r2, [r2, #4]
2507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4843              		.loc 1 2507 107 view .LVU1613
 4844 006c D20F     		lsrs	r2, r2, #31
2507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4845              		.loc 1 2507 33 view .LVU1614
 4846 006e 4A70     		strb	r2, [r1, #1]
2509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4847              		.loc 1 2509 3 is_stmt 1 view .LVU1615
2509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4848              		.loc 1 2509 10 is_stmt 0 view .LVU1616
 4849 0070 0020     		movs	r0, #0
 4850              	.LVL351:
2509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4851              		.loc 1 2509 10 view .LVU1617
 4852 0072 7047     		bx	lr
 4853              	.LVL352:
 4854              	.L302:
2491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4855              		.loc 1 2491 12 view .LVU1618
 4856 0074 0120     		movs	r0, #1
 4857              	.LVL353:
2510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4858              		.loc 1 2510 1 view .LVU1619
 4859 0076 7047     		bx	lr
 4860              		.cfi_endproc
 4861              	.LFE178:
 4863              		.section	.text.HAL_ETH_SetSourceMACAddrMatch,"ax",%progbits
 4864              		.align	1
 4865              		.global	HAL_ETH_SetSourceMACAddrMatch
 4866              		.syntax unified
 4867              		.thumb
 4868              		.thumb_func
 4870              	HAL_ETH_SetSourceMACAddrMatch:
ARM GAS  /tmp/ccz78ux8.s 			page 184


 4871              	.LVL354:
 4872              	.LFB179:
2526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t macaddrlr;
 4873              		.loc 1 2526 1 is_stmt 1 view -0
 4874              		.cfi_startproc
 4875              		@ args = 0, pretend = 0, frame = 0
 4876              		@ frame_needed = 0, uses_anonymous_args = 0
2527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t macaddrhr;
 4877              		.loc 1 2527 3 view .LVU1621
2528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4878              		.loc 1 2528 3 view .LVU1622
2530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4879              		.loc 1 2530 3 view .LVU1623
2530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4880              		.loc 1 2530 6 is_stmt 0 view .LVU1624
 4881 0000 1AB3     		cbz	r2, .L305
2526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t macaddrlr;
 4882              		.loc 1 2526 1 view .LVU1625
 4883 0002 00B5     		push	{lr}
 4884              	.LCFI39:
 4885              		.cfi_def_cfa_offset 4
 4886              		.cfi_offset 14, -4
 4887 0004 9446     		mov	ip, r2
2536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4888              		.loc 1 2536 3 is_stmt 1 view .LVU1626
2536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4889              		.loc 1 2536 33 is_stmt 0 view .LVU1627
 4890 0006 0268     		ldr	r2, [r0]
 4891              	.LVL355:
2536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4892              		.loc 1 2536 27 view .LVU1628
 4893 0008 02F14000 		add	r0, r2, #64
 4894              	.LVL356:
2538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4895              		.loc 1 2538 3 is_stmt 1 view .LVU1629
2538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4896              		.loc 1 2538 27 is_stmt 0 view .LVU1630
 4897 000c 4432     		adds	r2, r2, #68
 4898              	.LVL357:
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4899              		.loc 1 2541 3 is_stmt 1 view .LVU1631
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4900              		.loc 1 2541 56 is_stmt 0 view .LVU1632
 4901 000e 9CF805E0 		ldrb	lr, [ip, #5]	@ zero_extendqisi2
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4902              		.loc 1 2541 87 view .LVU1633
 4903 0012 9CF80430 		ldrb	r3, [ip, #4]	@ zero_extendqisi2
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4904              		.loc 1 2541 67 view .LVU1634
 4905 0016 43EA0E23 		orr	r3, r3, lr, lsl #8
2541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4906              		.loc 1 2541 33 view .LVU1635
 4907 001a 4350     		str	r3, [r0, r1]
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4908              		.loc 1 2543 3 is_stmt 1 view .LVU1636
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4909              		.loc 1 2543 56 is_stmt 0 view .LVU1637
ARM GAS  /tmp/ccz78ux8.s 			page 185


 4910 001c 9CF803E0 		ldrb	lr, [ip, #3]	@ zero_extendqisi2
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4911              		.loc 1 2543 90 view .LVU1638
 4912 0020 9CF80230 		ldrb	r3, [ip, #2]	@ zero_extendqisi2
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4913              		.loc 1 2543 95 view .LVU1639
 4914 0024 1B04     		lsls	r3, r3, #16
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4915              		.loc 1 2543 68 view .LVU1640
 4916 0026 43EA0E63 		orr	r3, r3, lr, lsl #24
2544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4917              		.loc 1 2544 56 view .LVU1641
 4918 002a 9CF801E0 		ldrb	lr, [ip, #1]	@ zero_extendqisi2
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4919              		.loc 1 2543 102 view .LVU1642
 4920 002e 43EA0E23 		orr	r3, r3, lr, lsl #8
2544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4921              		.loc 1 2544 87 view .LVU1643
 4922 0032 9CF800C0 		ldrb	ip, [ip]	@ zero_extendqisi2
 4923              	.LVL358:
2544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4924              		.loc 1 2544 67 view .LVU1644
 4925 0036 43EA0C03 		orr	r3, r3, ip
2543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4926              		.loc 1 2543 33 view .LVU1645
 4927 003a 5350     		str	r3, [r2, r1]
2547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4928              		.loc 1 2547 3 is_stmt 1 view .LVU1646
2547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4929              		.loc 1 2547 4 is_stmt 0 view .LVU1647
 4930 003c 4358     		ldr	r3, [r0, r1]
2547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4931              		.loc 1 2547 33 view .LVU1648
 4932 003e 43F04043 		orr	r3, r3, #-1073741824
 4933 0042 4350     		str	r3, [r0, r1]
2549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4934              		.loc 1 2549 3 is_stmt 1 view .LVU1649
2549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 4935              		.loc 1 2549 10 is_stmt 0 view .LVU1650
 4936 0044 0020     		movs	r0, #0
 4937              	.LVL359:
2550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4938              		.loc 1 2550 1 view .LVU1651
 4939 0046 5DF804FB 		ldr	pc, [sp], #4
 4940              	.LVL360:
 4941              	.L305:
 4942              	.LCFI40:
 4943              		.cfi_def_cfa_offset 0
 4944              		.cfi_restore 14
2532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 4945              		.loc 1 2532 12 view .LVU1652
 4946 004a 0120     		movs	r0, #1
 4947              	.LVL361:
2550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4948              		.loc 1 2550 1 view .LVU1653
 4949 004c 7047     		bx	lr
 4950              		.cfi_endproc
ARM GAS  /tmp/ccz78ux8.s 			page 186


 4951              	.LFE179:
 4953              		.section	.text.HAL_ETH_SetHashTable,"ax",%progbits
 4954              		.align	1
 4955              		.global	HAL_ETH_SetHashTable
 4956              		.syntax unified
 4957              		.thumb
 4958              		.thumb_func
 4960              	HAL_ETH_SetHashTable:
 4961              	.LVL362:
 4962              	.LFB180:
2561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 4963              		.loc 1 2561 1 is_stmt 1 view -0
 4964              		.cfi_startproc
 4965              		@ args = 0, pretend = 0, frame = 0
 4966              		@ frame_needed = 0, uses_anonymous_args = 0
2562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (pHashTable == NULL)
 4967              		.loc 1 2562 3 view .LVU1655
2563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4968              		.loc 1 2563 3 view .LVU1656
2563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 4969              		.loc 1 2563 6 is_stmt 0 view .LVU1657
 4970 0000 C1B1     		cbz	r1, .L312
2561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 4971              		.loc 1 2561 1 view .LVU1658
 4972 0002 70B5     		push	{r4, r5, r6, lr}
 4973              	.LCFI41:
 4974              		.cfi_def_cfa_offset 16
 4975              		.cfi_offset 4, -16
 4976              		.cfi_offset 5, -12
 4977              		.cfi_offset 6, -8
 4978              		.cfi_offset 14, -4
 4979 0004 0446     		mov	r4, r0
 4980 0006 0D46     		mov	r5, r1
2568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4981              		.loc 1 2568 3 is_stmt 1 view .LVU1659
2568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4982              		.loc 1 2568 7 is_stmt 0 view .LVU1660
 4983 0008 0368     		ldr	r3, [r0]
2568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4984              		.loc 1 2568 39 view .LVU1661
 4985 000a 0A68     		ldr	r2, [r1]
2568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 4986              		.loc 1 2568 27 view .LVU1662
 4987 000c 9A60     		str	r2, [r3, #8]
2572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4988              		.loc 1 2572 3 is_stmt 1 view .LVU1663
2572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4989              		.loc 1 2572 18 is_stmt 0 view .LVU1664
 4990 000e 0368     		ldr	r3, [r0]
2572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4991              		.loc 1 2572 11 view .LVU1665
 4992 0010 9E68     		ldr	r6, [r3, #8]
 4993              	.LVL363:
2573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4994              		.loc 1 2573 3 is_stmt 1 view .LVU1666
 4995 0012 0120     		movs	r0, #1
 4996              	.LVL364:
ARM GAS  /tmp/ccz78ux8.s 			page 187


2573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4997              		.loc 1 2573 3 is_stmt 0 view .LVU1667
 4998 0014 FFF7FEFF 		bl	HAL_Delay
 4999              	.LVL365:
2574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5000              		.loc 1 2574 3 is_stmt 1 view .LVU1668
2574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5001              		.loc 1 2574 8 is_stmt 0 view .LVU1669
 5002 0018 2368     		ldr	r3, [r4]
2574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5003              		.loc 1 2574 29 view .LVU1670
 5004 001a 9E60     		str	r6, [r3, #8]
2576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5005              		.loc 1 2576 3 is_stmt 1 view .LVU1671
2576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5006              		.loc 1 2576 7 is_stmt 0 view .LVU1672
 5007 001c 2368     		ldr	r3, [r4]
2576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5008              		.loc 1 2576 27 view .LVU1673
 5009 001e 6A68     		ldr	r2, [r5, #4]
 5010 0020 DA60     		str	r2, [r3, #12]
2580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5011              		.loc 1 2580 3 is_stmt 1 view .LVU1674
2580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5012              		.loc 1 2580 18 is_stmt 0 view .LVU1675
 5013 0022 2368     		ldr	r3, [r4]
2580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5014              		.loc 1 2580 11 view .LVU1676
 5015 0024 DD68     		ldr	r5, [r3, #12]
 5016              	.LVL366:
2581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
 5017              		.loc 1 2581 3 is_stmt 1 view .LVU1677
 5018 0026 0120     		movs	r0, #1
 5019 0028 FFF7FEFF 		bl	HAL_Delay
 5020              	.LVL367:
2582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5021              		.loc 1 2582 3 view .LVU1678
2582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5022              		.loc 1 2582 8 is_stmt 0 view .LVU1679
 5023 002c 2368     		ldr	r3, [r4]
2582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5024              		.loc 1 2582 29 view .LVU1680
 5025 002e DD60     		str	r5, [r3, #12]
2584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5026              		.loc 1 2584 3 is_stmt 1 view .LVU1681
2584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5027              		.loc 1 2584 10 is_stmt 0 view .LVU1682
 5028 0030 0020     		movs	r0, #0
2585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5029              		.loc 1 2585 1 view .LVU1683
 5030 0032 70BD     		pop	{r4, r5, r6, pc}
 5031              	.LVL368:
 5032              	.L312:
 5033              	.LCFI42:
 5034              		.cfi_def_cfa_offset 0
 5035              		.cfi_restore 4
 5036              		.cfi_restore 5
ARM GAS  /tmp/ccz78ux8.s 			page 188


 5037              		.cfi_restore 6
 5038              		.cfi_restore 14
2565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5039              		.loc 1 2565 12 view .LVU1684
 5040 0034 0120     		movs	r0, #1
 5041              	.LVL369:
2585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5042              		.loc 1 2585 1 view .LVU1685
 5043 0036 7047     		bx	lr
 5044              		.cfi_endproc
 5045              	.LFE180:
 5047              		.section	.text.HAL_ETH_SetRxVLANIdentifier,"ax",%progbits
 5048              		.align	1
 5049              		.global	HAL_ETH_SetRxVLANIdentifier
 5050              		.syntax unified
 5051              		.thumb
 5052              		.thumb_func
 5054              	HAL_ETH_SetRxVLANIdentifier:
 5055              	.LVL370:
 5056              	.LFB181:
2597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 5057              		.loc 1 2597 1 is_stmt 1 view -0
 5058              		.cfi_startproc
 5059              		@ args = 0, pretend = 0, frame = 0
 5060              		@ frame_needed = 0, uses_anonymous_args = 0
2597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 5061              		.loc 1 2597 1 is_stmt 0 view .LVU1687
 5062 0000 38B5     		push	{r3, r4, r5, lr}
 5063              	.LCFI43:
 5064              		.cfi_def_cfa_offset 16
 5065              		.cfi_offset 3, -16
 5066              		.cfi_offset 4, -12
 5067              		.cfi_offset 5, -8
 5068              		.cfi_offset 14, -4
 5069 0002 0446     		mov	r4, r0
2598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
 5070              		.loc 1 2598 3 is_stmt 1 view .LVU1688
2599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5071              		.loc 1 2599 3 view .LVU1689
 5072 0004 0068     		ldr	r0, [r0]
 5073              	.LVL371:
2599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5074              		.loc 1 2599 3 is_stmt 0 view .LVU1690
 5075 0006 C369     		ldr	r3, [r0, #28]
 5076 0008 6FF30F03 		bfc	r3, #0, #16
 5077 000c 1343     		orrs	r3, r3, r2
 5078 000e C361     		str	r3, [r0, #28]
2600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5079              		.loc 1 2600 3 is_stmt 1 view .LVU1691
2600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5080              		.loc 1 2600 6 is_stmt 0 view .LVU1692
 5081 0010 61B9     		cbnz	r1, .L318
2602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5082              		.loc 1 2602 5 is_stmt 1 view .LVU1693
 5083 0012 2268     		ldr	r2, [r4]
 5084              	.LVL372:
2602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
ARM GAS  /tmp/ccz78ux8.s 			page 189


 5085              		.loc 1 2602 5 is_stmt 0 view .LVU1694
 5086 0014 D369     		ldr	r3, [r2, #28]
 5087 0016 23F48033 		bic	r3, r3, #65536
 5088 001a D361     		str	r3, [r2, #28]
 5089              	.L319:
2611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5090              		.loc 1 2611 3 is_stmt 1 view .LVU1695
2611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5091              		.loc 1 2611 18 is_stmt 0 view .LVU1696
 5092 001c 2368     		ldr	r3, [r4]
2611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5093              		.loc 1 2611 11 view .LVU1697
 5094 001e DD69     		ldr	r5, [r3, #28]
 5095              	.LVL373:
2612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
 5096              		.loc 1 2612 3 is_stmt 1 view .LVU1698
 5097 0020 0120     		movs	r0, #1
 5098 0022 FFF7FEFF 		bl	HAL_Delay
 5099              	.LVL374:
2613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5100              		.loc 1 2613 3 view .LVU1699
2613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5101              		.loc 1 2613 8 is_stmt 0 view .LVU1700
 5102 0026 2368     		ldr	r3, [r4]
2613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5103              		.loc 1 2613 31 view .LVU1701
 5104 0028 DD61     		str	r5, [r3, #28]
2614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5105              		.loc 1 2614 1 view .LVU1702
 5106 002a 38BD     		pop	{r3, r4, r5, pc}
 5107              	.LVL375:
 5108              	.L318:
2606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5109              		.loc 1 2606 5 is_stmt 1 view .LVU1703
 5110 002c 2268     		ldr	r2, [r4]
 5111              	.LVL376:
2606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5112              		.loc 1 2606 5 is_stmt 0 view .LVU1704
 5113 002e D369     		ldr	r3, [r2, #28]
 5114 0030 43F48033 		orr	r3, r3, #65536
 5115 0034 D361     		str	r3, [r2, #28]
 5116 0036 F1E7     		b	.L319
 5117              		.cfi_endproc
 5118              	.LFE181:
 5120              		.section	.text.HAL_ETH_EnterPowerDownMode,"ax",%progbits
 5121              		.align	1
 5122              		.global	HAL_ETH_EnterPowerDownMode
 5123              		.syntax unified
 5124              		.thumb
 5125              		.thumb_func
 5127              	HAL_ETH_EnterPowerDownMode:
 5128              	.LVL377:
 5129              	.LFB182:
2625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t powerdownconfig;
 5130              		.loc 1 2625 1 is_stmt 1 view -0
 5131              		.cfi_startproc
 5132              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccz78ux8.s 			page 190


 5133              		@ frame_needed = 0, uses_anonymous_args = 0
 5134              		@ link register save eliminated.
2626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5135              		.loc 1 2626 3 view .LVU1706
2628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5136              		.loc 1 2628 3 view .LVU1707
2628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5137              		.loc 1 2628 49 is_stmt 0 view .LVU1708
 5138 0000 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
2629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5139              		.loc 1 2629 49 view .LVU1709
 5140 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5141              		.loc 1 2629 64 view .LVU1710
 5142 0004 9B00     		lsls	r3, r3, #2
2628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5143              		.loc 1 2628 89 view .LVU1711
 5144 0006 43EA4203 		orr	r3, r3, r2, lsl #1
2630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
 5145              		.loc 1 2630 49 view .LVU1712
 5146 000a 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
2629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5147              		.loc 1 2629 90 view .LVU1713
 5148 000c 43EA4223 		orr	r3, r3, r2, lsl #9
2628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5149              		.loc 1 2628 19 view .LVU1714
 5150 0010 43F00103 		orr	r3, r3, #1
 5151              	.LVL378:
2633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5152              		.loc 1 2633 3 is_stmt 1 view .LVU1715
 5153 0014 0168     		ldr	r1, [r0]
 5154              	.LVL379:
2633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5155              		.loc 1 2633 3 is_stmt 0 view .LVU1716
 5156 0016 C86A     		ldr	r0, [r1, #44]
 5157              	.LVL380:
2633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5158              		.loc 1 2633 3 view .LVU1717
 5159 0018 024A     		ldr	r2, .L322
 5160 001a 0240     		ands	r2, r2, r0
 5161 001c 1A43     		orrs	r2, r2, r3
 5162 001e CA62     		str	r2, [r1, #44]
2634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5163              		.loc 1 2634 1 view .LVU1718
 5164 0020 7047     		bx	lr
 5165              	.L323:
 5166 0022 00BF     		.align	2
 5167              	.L322:
 5168 0024 F8FDFFFF 		.word	-520
 5169              		.cfi_endproc
 5170              	.LFE182:
 5172              		.section	.text.HAL_ETH_ExitPowerDownMode,"ax",%progbits
 5173              		.align	1
 5174              		.global	HAL_ETH_ExitPowerDownMode
 5175              		.syntax unified
 5176              		.thumb
 5177              		.thumb_func
ARM GAS  /tmp/ccz78ux8.s 			page 191


 5179              	HAL_ETH_ExitPowerDownMode:
 5180              	.LVL381:
 5181              	.LFB183:
2643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 5182              		.loc 1 2643 1 is_stmt 1 view -0
 5183              		.cfi_startproc
 5184              		@ args = 0, pretend = 0, frame = 0
 5185              		@ frame_needed = 0, uses_anonymous_args = 0
2643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t tmpreg1;
 5186              		.loc 1 2643 1 is_stmt 0 view .LVU1720
 5187 0000 38B5     		push	{r3, r4, r5, lr}
 5188              	.LCFI44:
 5189              		.cfi_def_cfa_offset 16
 5190              		.cfi_offset 3, -16
 5191              		.cfi_offset 4, -12
 5192              		.cfi_offset 5, -8
 5193              		.cfi_offset 14, -4
 5194 0002 0446     		mov	r4, r0
2644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5195              		.loc 1 2644 3 is_stmt 1 view .LVU1721
2647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5196              		.loc 1 2647 3 view .LVU1722
 5197 0004 0268     		ldr	r2, [r0]
 5198 0006 D16A     		ldr	r1, [r2, #44]
 5199 0008 104B     		ldr	r3, .L328
 5200 000a 0B40     		ands	r3, r3, r1
 5201 000c D362     		str	r3, [r2, #44]
2651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5202              		.loc 1 2651 3 view .LVU1723
2651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5203              		.loc 1 2651 18 is_stmt 0 view .LVU1724
 5204 000e 0368     		ldr	r3, [r0]
2651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5205              		.loc 1 2651 11 view .LVU1725
 5206 0010 DD6A     		ldr	r5, [r3, #44]
 5207              	.LVL382:
2652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5208              		.loc 1 2652 3 is_stmt 1 view .LVU1726
 5209 0012 0120     		movs	r0, #1
 5210              	.LVL383:
2652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5211              		.loc 1 2652 3 is_stmt 0 view .LVU1727
 5212 0014 FFF7FEFF 		bl	HAL_Delay
 5213              	.LVL384:
2653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5214              		.loc 1 2653 3 is_stmt 1 view .LVU1728
2653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5215              		.loc 1 2653 8 is_stmt 0 view .LVU1729
 5216 0018 2368     		ldr	r3, [r4]
2653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5217              		.loc 1 2653 31 view .LVU1730
 5218 001a DD62     		str	r5, [r3, #44]
2655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5219              		.loc 1 2655 3 is_stmt 1 view .LVU1731
2655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5220              		.loc 1 2655 7 is_stmt 0 view .LVU1732
 5221 001c 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccz78ux8.s 			page 192


 5222 001e DA6A     		ldr	r2, [r3, #44]
2655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5223              		.loc 1 2655 6 view .LVU1733
 5224 0020 12F0010F 		tst	r2, #1
 5225 0024 05D1     		bne	.L327
 5226              	.L325:
2668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5227              		.loc 1 2668 3 is_stmt 1 view .LVU1734
 5228 0026 2268     		ldr	r2, [r4]
 5229 0028 D36B     		ldr	r3, [r2, #60]
 5230 002a 43F00803 		orr	r3, r3, #8
 5231 002e D363     		str	r3, [r2, #60]
2669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5232              		.loc 1 2669 1 is_stmt 0 view .LVU1735
 5233 0030 38BD     		pop	{r3, r4, r5, pc}
 5234              	.LVL385:
 5235              	.L327:
2658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5236              		.loc 1 2658 5 is_stmt 1 view .LVU1736
 5237 0032 DA6A     		ldr	r2, [r3, #44]
 5238 0034 22F00102 		bic	r2, r2, #1
 5239 0038 DA62     		str	r2, [r3, #44]
2662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5240              		.loc 1 2662 5 view .LVU1737
2662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5241              		.loc 1 2662 20 is_stmt 0 view .LVU1738
 5242 003a 2368     		ldr	r3, [r4]
2662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5243              		.loc 1 2662 13 view .LVU1739
 5244 003c DD6A     		ldr	r5, [r3, #44]
 5245              	.LVL386:
2663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
 5246              		.loc 1 2663 5 is_stmt 1 view .LVU1740
 5247 003e 0120     		movs	r0, #1
 5248 0040 FFF7FEFF 		bl	HAL_Delay
 5249              	.LVL387:
2664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5250              		.loc 1 2664 5 view .LVU1741
2664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5251              		.loc 1 2664 10 is_stmt 0 view .LVU1742
 5252 0044 2368     		ldr	r3, [r4]
2664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5253              		.loc 1 2664 33 view .LVU1743
 5254 0046 DD62     		str	r5, [r3, #44]
 5255 0048 EDE7     		b	.L325
 5256              	.L329:
 5257 004a 00BF     		.align	2
 5258              	.L328:
 5259 004c F9FDFFFF 		.word	-519
 5260              		.cfi_endproc
 5261              	.LFE183:
 5263              		.section	.text.HAL_ETH_SetWakeUpFilter,"ax",%progbits
 5264              		.align	1
 5265              		.global	HAL_ETH_SetWakeUpFilter
 5266              		.syntax unified
 5267              		.thumb
 5268              		.thumb_func
ARM GAS  /tmp/ccz78ux8.s 			page 193


 5270              	HAL_ETH_SetWakeUpFilter:
 5271              	.LVL388:
 5272              	.LFB184:
2680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t regindex;
 5273              		.loc 1 2680 1 is_stmt 1 view -0
 5274              		.cfi_startproc
 5275              		@ args = 0, pretend = 0, frame = 0
 5276              		@ frame_needed = 0, uses_anonymous_args = 0
 5277              		@ link register save eliminated.
2681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5278              		.loc 1 2681 3 view .LVU1745
2683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5279              		.loc 1 2683 3 view .LVU1746
2683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5280              		.loc 1 2683 6 is_stmt 0 view .LVU1747
 5281 0000 A1B1     		cbz	r1, .L334
 5282 0002 8C46     		mov	ip, r1
2689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5283              		.loc 1 2689 3 is_stmt 1 view .LVU1748
 5284 0004 0168     		ldr	r1, [r0]
 5285              	.LVL389:
2689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5286              		.loc 1 2689 3 is_stmt 0 view .LVU1749
 5287 0006 CB6A     		ldr	r3, [r1, #44]
 5288 0008 43F00043 		orr	r3, r3, #-2147483648
 5289 000c CB62     		str	r3, [r1, #44]
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5290              		.loc 1 2692 3 is_stmt 1 view .LVU1750
 5291              	.LVL390:
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5292              		.loc 1 2692 17 is_stmt 0 view .LVU1751
 5293 000e 0023     		movs	r3, #0
 5294              	.LVL391:
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5295              		.loc 1 2692 31 is_stmt 1 discriminator 1 view .LVU1752
 5296 0010 9342     		cmp	r3, r2
 5297 0012 0DD2     		bcs	.L341
2680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   uint32_t regindex;
 5298              		.loc 1 2680 1 is_stmt 0 view .LVU1753
 5299 0014 10B4     		push	{r4}
 5300              	.LCFI45:
 5301              		.cfi_def_cfa_offset 4
 5302              		.cfi_offset 4, -4
 5303              	.L333:
2695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5304              		.loc 1 2695 5 is_stmt 1 view .LVU1754
 5305 0016 0168     		ldr	r1, [r0]
 5306 0018 5CF82340 		ldr	r4, [ip, r3, lsl #2]
 5307 001c 8C62     		str	r4, [r1, #40]
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5308              		.loc 1 2692 48 discriminator 3 view .LVU1755
 5309 001e 0133     		adds	r3, r3, #1
 5310              	.LVL392:
2692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   {
 5311              		.loc 1 2692 31 discriminator 1 view .LVU1756
 5312 0020 9342     		cmp	r3, r2
 5313 0022 F8D3     		bcc	.L333
ARM GAS  /tmp/ccz78ux8.s 			page 194


2698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5314              		.loc 1 2698 10 is_stmt 0 view .LVU1757
 5315 0024 0020     		movs	r0, #0
 5316              	.LVL393:
2699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5317              		.loc 1 2699 1 view .LVU1758
 5318 0026 5DF8044B 		ldr	r4, [sp], #4
 5319              	.LCFI46:
 5320              		.cfi_restore 4
 5321              		.cfi_def_cfa_offset 0
 5322 002a 7047     		bx	lr
 5323              	.LVL394:
 5324              	.L334:
2685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5325              		.loc 1 2685 12 view .LVU1759
 5326 002c 0120     		movs	r0, #1
 5327              	.LVL395:
2685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   }
 5328              		.loc 1 2685 12 view .LVU1760
 5329 002e 7047     		bx	lr
 5330              	.LVL396:
 5331              	.L341:
2698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5332              		.loc 1 2698 10 view .LVU1761
 5333 0030 0020     		movs	r0, #0
 5334              	.LVL397:
2699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5335              		.loc 1 2699 1 view .LVU1762
 5336 0032 7047     		bx	lr
 5337              		.cfi_endproc
 5338              	.LFE184:
 5340              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 5341              		.align	1
 5342              		.global	HAL_ETH_GetState
 5343              		.syntax unified
 5344              		.thumb
 5345              		.thumb_func
 5347              	HAL_ETH_GetState:
 5348              	.LVL398:
 5349              	.LFB185:
2729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->gState;
 5350              		.loc 1 2729 1 is_stmt 1 view -0
 5351              		.cfi_startproc
 5352              		@ args = 0, pretend = 0, frame = 0
 5353              		@ frame_needed = 0, uses_anonymous_args = 0
 5354              		@ link register save eliminated.
2730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5355              		.loc 1 2730 3 view .LVU1764
2730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5356              		.loc 1 2730 14 is_stmt 0 view .LVU1765
 5357 0000 D0F88400 		ldr	r0, [r0, #132]
 5358              	.LVL399:
2731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5359              		.loc 1 2731 1 view .LVU1766
 5360 0004 7047     		bx	lr
 5361              		.cfi_endproc
 5362              	.LFE185:
ARM GAS  /tmp/ccz78ux8.s 			page 195


 5364              		.section	.text.HAL_ETH_GetError,"ax",%progbits
 5365              		.align	1
 5366              		.global	HAL_ETH_GetError
 5367              		.syntax unified
 5368              		.thumb
 5369              		.thumb_func
 5371              	HAL_ETH_GetError:
 5372              	.LVL400:
 5373              	.LFB186:
2740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->ErrorCode;
 5374              		.loc 1 2740 1 is_stmt 1 view -0
 5375              		.cfi_startproc
 5376              		@ args = 0, pretend = 0, frame = 0
 5377              		@ frame_needed = 0, uses_anonymous_args = 0
 5378              		@ link register save eliminated.
2741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5379              		.loc 1 2741 3 view .LVU1768
2741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5380              		.loc 1 2741 14 is_stmt 0 view .LVU1769
 5381 0000 D0F88800 		ldr	r0, [r0, #136]
 5382              	.LVL401:
2742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5383              		.loc 1 2742 1 view .LVU1770
 5384 0004 7047     		bx	lr
 5385              		.cfi_endproc
 5386              	.LFE186:
 5388              		.section	.text.HAL_ETH_GetDMAError,"ax",%progbits
 5389              		.align	1
 5390              		.global	HAL_ETH_GetDMAError
 5391              		.syntax unified
 5392              		.thumb
 5393              		.thumb_func
 5395              	HAL_ETH_GetDMAError:
 5396              	.LVL402:
 5397              	.LFB187:
2751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->DMAErrorCode;
 5398              		.loc 1 2751 1 is_stmt 1 view -0
 5399              		.cfi_startproc
 5400              		@ args = 0, pretend = 0, frame = 0
 5401              		@ frame_needed = 0, uses_anonymous_args = 0
 5402              		@ link register save eliminated.
2752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5403              		.loc 1 2752 3 view .LVU1772
2752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5404              		.loc 1 2752 14 is_stmt 0 view .LVU1773
 5405 0000 D0F88C00 		ldr	r0, [r0, #140]
 5406              	.LVL403:
2753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5407              		.loc 1 2753 1 view .LVU1774
 5408 0004 7047     		bx	lr
 5409              		.cfi_endproc
 5410              	.LFE187:
 5412              		.section	.text.HAL_ETH_GetMACError,"ax",%progbits
 5413              		.align	1
 5414              		.global	HAL_ETH_GetMACError
 5415              		.syntax unified
 5416              		.thumb
ARM GAS  /tmp/ccz78ux8.s 			page 196


 5417              		.thumb_func
 5419              	HAL_ETH_GetMACError:
 5420              	.LVL404:
 5421              	.LFB188:
2762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->MACErrorCode;
 5422              		.loc 1 2762 1 is_stmt 1 view -0
 5423              		.cfi_startproc
 5424              		@ args = 0, pretend = 0, frame = 0
 5425              		@ frame_needed = 0, uses_anonymous_args = 0
 5426              		@ link register save eliminated.
2763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5427              		.loc 1 2763 3 view .LVU1776
2763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5428              		.loc 1 2763 14 is_stmt 0 view .LVU1777
 5429 0000 D0F89000 		ldr	r0, [r0, #144]
 5430              	.LVL405:
2764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5431              		.loc 1 2764 1 view .LVU1778
 5432 0004 7047     		bx	lr
 5433              		.cfi_endproc
 5434              	.LFE188:
 5436              		.section	.text.HAL_ETH_GetMACWakeUpSource,"ax",%progbits
 5437              		.align	1
 5438              		.global	HAL_ETH_GetMACWakeUpSource
 5439              		.syntax unified
 5440              		.thumb
 5441              		.thumb_func
 5443              	HAL_ETH_GetMACWakeUpSource:
 5444              	.LVL406:
 5445              	.LFB189:
2773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->MACWakeUpEvent;
 5446              		.loc 1 2773 1 is_stmt 1 view -0
 5447              		.cfi_startproc
 5448              		@ args = 0, pretend = 0, frame = 0
 5449              		@ frame_needed = 0, uses_anonymous_args = 0
 5450              		@ link register save eliminated.
2774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5451              		.loc 1 2774 3 view .LVU1780
2774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5452              		.loc 1 2774 14 is_stmt 0 view .LVU1781
 5453 0000 D0F89400 		ldr	r0, [r0, #148]
 5454              	.LVL407:
2775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** 
 5455              		.loc 1 2775 1 view .LVU1782
 5456 0004 7047     		bx	lr
 5457              		.cfi_endproc
 5458              	.LFE189:
 5460              		.section	.text.HAL_ETH_GetTxBuffersNumber,"ax",%progbits
 5461              		.align	1
 5462              		.global	HAL_ETH_GetTxBuffersNumber
 5463              		.syntax unified
 5464              		.thumb
 5465              		.thumb_func
 5467              	HAL_ETH_GetTxBuffersNumber:
 5468              	.LVL408:
 5469              	.LFB190:
2784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c ****   return heth->TxDescList.BuffersInUse;
ARM GAS  /tmp/ccz78ux8.s 			page 197


 5470              		.loc 1 2784 1 is_stmt 1 view -0
 5471              		.cfi_startproc
 5472              		@ args = 0, pretend = 0, frame = 0
 5473              		@ frame_needed = 0, uses_anonymous_args = 0
 5474              		@ link register save eliminated.
2785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** }
 5475              		.loc 1 2785 3 view .LVU1784
2786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 5476              		.loc 1 2786 1 is_stmt 0 view .LVU1785
 5477 0000 006C     		ldr	r0, [r0, #64]
 5478              	.LVL409:
2786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_eth.c **** /**
 5479              		.loc 1 2786 1 view .LVU1786
 5480 0002 7047     		bx	lr
 5481              		.cfi_endproc
 5482              	.LFE190:
 5484              		.text
 5485              	.Letext0:
 5486              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 5487              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 5488              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 5489              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 5490              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 5491              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 5492              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 5493              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccz78ux8.s 			page 198


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_eth.c
     /tmp/ccz78ux8.s:21     .text.HAL_ETH_RxAllocateCallback:00000000 $t
     /tmp/ccz78ux8.s:27     .text.HAL_ETH_RxAllocateCallback:00000000 HAL_ETH_RxAllocateCallback
     /tmp/ccz78ux8.s:42     .text.ETH_UpdateDescriptor:00000000 $t
     /tmp/ccz78ux8.s:47     .text.ETH_UpdateDescriptor:00000000 ETH_UpdateDescriptor
     /tmp/ccz78ux8.s:242    .text.ETH_UpdateDescriptor:000000ac $d
     /tmp/ccz78ux8.s:247    .text.HAL_ETH_RxLinkCallback:00000000 $t
     /tmp/ccz78ux8.s:253    .text.HAL_ETH_RxLinkCallback:00000000 HAL_ETH_RxLinkCallback
     /tmp/ccz78ux8.s:271    .text.HAL_ETH_TxFreeCallback:00000000 $t
     /tmp/ccz78ux8.s:277    .text.HAL_ETH_TxFreeCallback:00000000 HAL_ETH_TxFreeCallback
     /tmp/ccz78ux8.s:292    .text.ETH_MACAddressConfig:00000000 $t
     /tmp/ccz78ux8.s:297    .text.ETH_MACAddressConfig:00000000 ETH_MACAddressConfig
     /tmp/ccz78ux8.s:351    .text.ETH_MACAddressConfig:00000028 $d
     /tmp/ccz78ux8.s:357    .text.ETH_DMATxDescListInit:00000000 $t
     /tmp/ccz78ux8.s:362    .text.ETH_DMATxDescListInit:00000000 ETH_DMATxDescListInit
     /tmp/ccz78ux8.s:463    .text.ETH_DMARxDescListInit:00000000 $t
     /tmp/ccz78ux8.s:468    .text.ETH_DMARxDescListInit:00000000 ETH_DMARxDescListInit
     /tmp/ccz78ux8.s:585    .text.ETH_Prepare_Tx_Descriptors:00000000 $t
     /tmp/ccz78ux8.s:590    .text.ETH_Prepare_Tx_Descriptors:00000000 ETH_Prepare_Tx_Descriptors
     /tmp/ccz78ux8.s:1024   .text.ETH_SetMACConfig:00000000 $t
     /tmp/ccz78ux8.s:1029   .text.ETH_SetMACConfig:00000000 ETH_SetMACConfig
     /tmp/ccz78ux8.s:1287   .text.ETH_SetMACConfig:000000fc $d
     /tmp/ccz78ux8.s:1292   .text.ETH_SetDMAConfig:00000000 $t
     /tmp/ccz78ux8.s:1297   .text.ETH_SetDMAConfig:00000000 ETH_SetDMAConfig
     /tmp/ccz78ux8.s:1468   .text.ETH_SetDMAConfig:000000bc $d
     /tmp/ccz78ux8.s:1473   .text.ETH_MACDMAConfig:00000000 $t
     /tmp/ccz78ux8.s:1478   .text.ETH_MACDMAConfig:00000000 ETH_MACDMAConfig
     /tmp/ccz78ux8.s:1634   .text.ETH_FlushTransmitFIFO:00000000 $t
     /tmp/ccz78ux8.s:1639   .text.ETH_FlushTransmitFIFO:00000000 ETH_FlushTransmitFIFO
     /tmp/ccz78ux8.s:1701   .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccz78ux8.s:1707   .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccz78ux8.s:1722   .text.HAL_ETH_Init:00000000 $t
     /tmp/ccz78ux8.s:1728   .text.HAL_ETH_Init:00000000 HAL_ETH_Init
     /tmp/ccz78ux8.s:1913   .text.HAL_ETH_Init:000000dc $d
     /tmp/ccz78ux8.s:1920   .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccz78ux8.s:1926   .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccz78ux8.s:1941   .text.HAL_ETH_DeInit:00000000 $t
     /tmp/ccz78ux8.s:1947   .text.HAL_ETH_DeInit:00000000 HAL_ETH_DeInit
     /tmp/ccz78ux8.s:1980   .text.HAL_ETH_Start:00000000 $t
     /tmp/ccz78ux8.s:1986   .text.HAL_ETH_Start:00000000 HAL_ETH_Start
     /tmp/ccz78ux8.s:2097   .text.HAL_ETH_Start_IT:00000000 $t
     /tmp/ccz78ux8.s:2103   .text.HAL_ETH_Start_IT:00000000 HAL_ETH_Start_IT
     /tmp/ccz78ux8.s:2225   .text.HAL_ETH_Start_IT:0000008c $d
     /tmp/ccz78ux8.s:2230   .text.HAL_ETH_Stop:00000000 $t
     /tmp/ccz78ux8.s:2236   .text.HAL_ETH_Stop:00000000 HAL_ETH_Stop
     /tmp/ccz78ux8.s:2342   .text.HAL_ETH_Stop_IT:00000000 $t
     /tmp/ccz78ux8.s:2348   .text.HAL_ETH_Stop_IT:00000000 HAL_ETH_Stop_IT
     /tmp/ccz78ux8.s:2491   .text.HAL_ETH_Stop_IT:0000009c $d
     /tmp/ccz78ux8.s:2496   .text.HAL_ETH_Transmit:00000000 $t
     /tmp/ccz78ux8.s:2502   .text.HAL_ETH_Transmit:00000000 HAL_ETH_Transmit
     /tmp/ccz78ux8.s:2699   .text.HAL_ETH_Transmit_IT:00000000 $t
     /tmp/ccz78ux8.s:2705   .text.HAL_ETH_Transmit_IT:00000000 HAL_ETH_Transmit_IT
     /tmp/ccz78ux8.s:2833   .text.HAL_ETH_ReadData:00000000 $t
     /tmp/ccz78ux8.s:2839   .text.HAL_ETH_ReadData:00000000 HAL_ETH_ReadData
     /tmp/ccz78ux8.s:3099   .text.HAL_ETH_RegisterRxAllocateCallback:00000000 $t
     /tmp/ccz78ux8.s:3105   .text.HAL_ETH_RegisterRxAllocateCallback:00000000 HAL_ETH_RegisterRxAllocateCallback
ARM GAS  /tmp/ccz78ux8.s 			page 199


     /tmp/ccz78ux8.s:3136   .text.HAL_ETH_UnRegisterRxAllocateCallback:00000000 $t
     /tmp/ccz78ux8.s:3142   .text.HAL_ETH_UnRegisterRxAllocateCallback:00000000 HAL_ETH_UnRegisterRxAllocateCallback
     /tmp/ccz78ux8.s:3163   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000c $d
     /tmp/ccz78ux8.s:3168   .text.HAL_ETH_RegisterRxLinkCallback:00000000 $t
     /tmp/ccz78ux8.s:3174   .text.HAL_ETH_RegisterRxLinkCallback:00000000 HAL_ETH_RegisterRxLinkCallback
     /tmp/ccz78ux8.s:3205   .text.HAL_ETH_UnRegisterRxLinkCallback:00000000 $t
     /tmp/ccz78ux8.s:3211   .text.HAL_ETH_UnRegisterRxLinkCallback:00000000 HAL_ETH_UnRegisterRxLinkCallback
     /tmp/ccz78ux8.s:3232   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000c $d
     /tmp/ccz78ux8.s:3237   .text.HAL_ETH_GetRxDataErrorCode:00000000 $t
     /tmp/ccz78ux8.s:3243   .text.HAL_ETH_GetRxDataErrorCode:00000000 HAL_ETH_GetRxDataErrorCode
     /tmp/ccz78ux8.s:3270   .text.HAL_ETH_RegisterTxFreeCallback:00000000 $t
     /tmp/ccz78ux8.s:3276   .text.HAL_ETH_RegisterTxFreeCallback:00000000 HAL_ETH_RegisterTxFreeCallback
     /tmp/ccz78ux8.s:3307   .text.HAL_ETH_UnRegisterTxFreeCallback:00000000 $t
     /tmp/ccz78ux8.s:3313   .text.HAL_ETH_UnRegisterTxFreeCallback:00000000 HAL_ETH_UnRegisterTxFreeCallback
     /tmp/ccz78ux8.s:3334   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000c $d
     /tmp/ccz78ux8.s:3339   .text.HAL_ETH_ReleaseTxPacket:00000000 $t
     /tmp/ccz78ux8.s:3345   .text.HAL_ETH_ReleaseTxPacket:00000000 HAL_ETH_ReleaseTxPacket
     /tmp/ccz78ux8.s:3475   .text.HAL_ETH_TxCpltCallback:00000000 $t
     /tmp/ccz78ux8.s:3481   .text.HAL_ETH_TxCpltCallback:00000000 HAL_ETH_TxCpltCallback
     /tmp/ccz78ux8.s:3496   .text.HAL_ETH_RxCpltCallback:00000000 $t
     /tmp/ccz78ux8.s:3502   .text.HAL_ETH_RxCpltCallback:00000000 HAL_ETH_RxCpltCallback
     /tmp/ccz78ux8.s:3517   .text.HAL_ETH_ErrorCallback:00000000 $t
     /tmp/ccz78ux8.s:3523   .text.HAL_ETH_ErrorCallback:00000000 HAL_ETH_ErrorCallback
     /tmp/ccz78ux8.s:3538   .text.HAL_ETH_PMTCallback:00000000 $t
     /tmp/ccz78ux8.s:3544   .text.HAL_ETH_PMTCallback:00000000 HAL_ETH_PMTCallback
     /tmp/ccz78ux8.s:3559   .text.HAL_ETH_WakeUpCallback:00000000 $t
     /tmp/ccz78ux8.s:3565   .text.HAL_ETH_WakeUpCallback:00000000 HAL_ETH_WakeUpCallback
     /tmp/ccz78ux8.s:3580   .text.HAL_ETH_IRQHandler:00000000 $t
     /tmp/ccz78ux8.s:3586   .text.HAL_ETH_IRQHandler:00000000 HAL_ETH_IRQHandler
     /tmp/ccz78ux8.s:3761   .text.HAL_ETH_IRQHandler:000000f0 $d
     /tmp/ccz78ux8.s:3767   .text.HAL_ETH_ReadPHYRegister:00000000 $t
     /tmp/ccz78ux8.s:3773   .text.HAL_ETH_ReadPHYRegister:00000000 HAL_ETH_ReadPHYRegister
     /tmp/ccz78ux8.s:3885   .text.HAL_ETH_WritePHYRegister:00000000 $t
     /tmp/ccz78ux8.s:3891   .text.HAL_ETH_WritePHYRegister:00000000 HAL_ETH_WritePHYRegister
     /tmp/ccz78ux8.s:3996   .text.HAL_ETH_GetMACConfig:00000000 $t
     /tmp/ccz78ux8.s:4002   .text.HAL_ETH_GetMACConfig:00000000 HAL_ETH_GetMACConfig
     /tmp/ccz78ux8.s:4201   .text.HAL_ETH_GetDMAConfig:00000000 $t
     /tmp/ccz78ux8.s:4207   .text.HAL_ETH_GetDMAConfig:00000000 HAL_ETH_GetDMAConfig
     /tmp/ccz78ux8.s:4386   .text.HAL_ETH_SetMACConfig:00000000 $t
     /tmp/ccz78ux8.s:4392   .text.HAL_ETH_SetMACConfig:00000000 HAL_ETH_SetMACConfig
     /tmp/ccz78ux8.s:4444   .text.HAL_ETH_SetDMAConfig:00000000 $t
     /tmp/ccz78ux8.s:4450   .text.HAL_ETH_SetDMAConfig:00000000 HAL_ETH_SetDMAConfig
     /tmp/ccz78ux8.s:4502   .text.HAL_ETH_SetMDIOClockRange:00000000 $t
     /tmp/ccz78ux8.s:4508   .text.HAL_ETH_SetMDIOClockRange:00000000 HAL_ETH_SetMDIOClockRange
     /tmp/ccz78ux8.s:4597   .text.HAL_ETH_SetMDIOClockRange:00000044 $d
     /tmp/ccz78ux8.s:4605   .text.HAL_ETH_SetMACFilterConfig:00000000 $t
     /tmp/ccz78ux8.s:4611   .text.HAL_ETH_SetMACFilterConfig:00000000 HAL_ETH_SetMACFilterConfig
     /tmp/ccz78ux8.s:4737   .text.HAL_ETH_SetMACFilterConfig:00000070 $d
     /tmp/ccz78ux8.s:4742   .text.HAL_ETH_GetMACFilterConfig:00000000 $t
     /tmp/ccz78ux8.s:4748   .text.HAL_ETH_GetMACFilterConfig:00000000 HAL_ETH_GetMACFilterConfig
     /tmp/ccz78ux8.s:4864   .text.HAL_ETH_SetSourceMACAddrMatch:00000000 $t
     /tmp/ccz78ux8.s:4870   .text.HAL_ETH_SetSourceMACAddrMatch:00000000 HAL_ETH_SetSourceMACAddrMatch
     /tmp/ccz78ux8.s:4954   .text.HAL_ETH_SetHashTable:00000000 $t
     /tmp/ccz78ux8.s:4960   .text.HAL_ETH_SetHashTable:00000000 HAL_ETH_SetHashTable
     /tmp/ccz78ux8.s:5048   .text.HAL_ETH_SetRxVLANIdentifier:00000000 $t
     /tmp/ccz78ux8.s:5054   .text.HAL_ETH_SetRxVLANIdentifier:00000000 HAL_ETH_SetRxVLANIdentifier
     /tmp/ccz78ux8.s:5121   .text.HAL_ETH_EnterPowerDownMode:00000000 $t
ARM GAS  /tmp/ccz78ux8.s 			page 200


     /tmp/ccz78ux8.s:5127   .text.HAL_ETH_EnterPowerDownMode:00000000 HAL_ETH_EnterPowerDownMode
     /tmp/ccz78ux8.s:5168   .text.HAL_ETH_EnterPowerDownMode:00000024 $d
     /tmp/ccz78ux8.s:5173   .text.HAL_ETH_ExitPowerDownMode:00000000 $t
     /tmp/ccz78ux8.s:5179   .text.HAL_ETH_ExitPowerDownMode:00000000 HAL_ETH_ExitPowerDownMode
     /tmp/ccz78ux8.s:5259   .text.HAL_ETH_ExitPowerDownMode:0000004c $d
     /tmp/ccz78ux8.s:5264   .text.HAL_ETH_SetWakeUpFilter:00000000 $t
     /tmp/ccz78ux8.s:5270   .text.HAL_ETH_SetWakeUpFilter:00000000 HAL_ETH_SetWakeUpFilter
     /tmp/ccz78ux8.s:5341   .text.HAL_ETH_GetState:00000000 $t
     /tmp/ccz78ux8.s:5347   .text.HAL_ETH_GetState:00000000 HAL_ETH_GetState
     /tmp/ccz78ux8.s:5365   .text.HAL_ETH_GetError:00000000 $t
     /tmp/ccz78ux8.s:5371   .text.HAL_ETH_GetError:00000000 HAL_ETH_GetError
     /tmp/ccz78ux8.s:5389   .text.HAL_ETH_GetDMAError:00000000 $t
     /tmp/ccz78ux8.s:5395   .text.HAL_ETH_GetDMAError:00000000 HAL_ETH_GetDMAError
     /tmp/ccz78ux8.s:5413   .text.HAL_ETH_GetMACError:00000000 $t
     /tmp/ccz78ux8.s:5419   .text.HAL_ETH_GetMACError:00000000 HAL_ETH_GetMACError
     /tmp/ccz78ux8.s:5437   .text.HAL_ETH_GetMACWakeUpSource:00000000 $t
     /tmp/ccz78ux8.s:5443   .text.HAL_ETH_GetMACWakeUpSource:00000000 HAL_ETH_GetMACWakeUpSource
     /tmp/ccz78ux8.s:5461   .text.HAL_ETH_GetTxBuffersNumber:00000000 $t
     /tmp/ccz78ux8.s:5467   .text.HAL_ETH_GetTxBuffersNumber:00000000 HAL_ETH_GetTxBuffersNumber

UNDEFINED SYMBOLS
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
