<stg><name>adder_top</name>


<trans_list>

<trans id="406" from="1" to="2">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="7">
<condition id="345">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="2" to="3">
<condition id="346">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="2" to="6">
<condition id="347">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="3" to="4">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="5" to="6">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="6" to="2">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="7" to="9">
<condition id="454">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="7" to="8">
<condition id="456">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="8" to="7">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="9" to="24">
<condition id="457">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="9" to="10">
<condition id="472">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="10" to="11">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="11" to="12">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="12" to="13">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="13" to="14">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="14" to="15">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="15" to="16">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="16" to="17">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="17" to="18">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="18" to="19">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="19" to="20">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="20" to="21">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="21" to="22">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="22" to="23">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="23" to="9">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n) nounwind

]]></node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %arrayA_0 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %arrayA_1 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8  %arrayA_2 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9  %arrayA_3 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:10  %arrayA_4 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:11  %arrayA_5 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:12  %arrayA_6 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
:13  %arrayA_7 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="64">
<![CDATA[
:14  %arrayA_8 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="64">
<![CDATA[
:15  %arrayA_9 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
:16  %arrayB_0 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="64">
<![CDATA[
:17  %arrayB_1 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
:18  %arrayB_2 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:19  %arrayB_3 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="64">
<![CDATA[
:20  %arrayB_4 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:21  %arrayB_5 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:22  %arrayB_6 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:23  %arrayB_7 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:24  %arrayB_8 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
:25  %arrayB_9 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="64">
<![CDATA[
:26  %arrayC_0 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
:27  %arrayC_1 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:28  %arrayC_2 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
:29  %arrayC_3 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:30  %arrayC_4 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:31  %arrayC_5 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:32  %arrayC_6 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="64">
<![CDATA[
:33  %arrayC_7 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="64">
<![CDATA[
:34  %arrayC_8 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="64">
<![CDATA[
:35  %arrayC_9 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayC_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %c, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_3, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i21 [ 0, %0 ], [ %next_mul, %._crit_edge ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="10">
<![CDATA[
:2  %i_cast3 = zext i10 %i to i32

]]></node>
<StgValue><ssdm name="i_cast3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond2 = icmp eq i10 %i, -24

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %i_3 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %.preheader3.0, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = icmp slt i32 %i_cast3, %n_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:2  %next_mul = add i21 %phi_mul, 1639

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %3, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="14" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %arrayNo = urem i10 %i, 10

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="7" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i21.i32.i32(i21 %phi_mul, i32 14, i32 20)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %a_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %a) nounwind

]]></node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %arrayNo = urem i10 %i, 10

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="5" op_0_bw="10">
<![CDATA[
:2  %tmp_1 = trunc i10 %arrayNo to i5

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="7">
<![CDATA[
:4  %newIndex3 = zext i7 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayA_0_addr = getelementptr [100 x i32]* %arrayA_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayA_1_addr = getelementptr [100 x i32]* %arrayA_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayA_2_addr = getelementptr [100 x i32]* %arrayA_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayA_3_addr = getelementptr [100 x i32]* %arrayA_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arrayA_4_addr = getelementptr [100 x i32]* %arrayA_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_4_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayA_5_addr = getelementptr [100 x i32]* %arrayA_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_5_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %arrayA_6_addr = getelementptr [100 x i32]* %arrayA_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_6_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %arrayA_7_addr = getelementptr [100 x i32]* %arrayA_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_7_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %arrayA_8_addr = getelementptr [100 x i32]* %arrayA_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_8_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %arrayA_9_addr = getelementptr [100 x i32]* %arrayA_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayA_9_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
:15  switch i5 %tmp_1, label %branch9 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch8:0  store i32 %a_read, i32* %arrayA_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch7:0  store i32 %a_read, i32* %arrayA_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch6:0  store i32 %a_read, i32* %arrayA_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch5:0  store i32 %a_read, i32* %arrayA_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch4:0  store i32 %a_read, i32* %arrayA_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3:0  store i32 %a_read, i32* %arrayA_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2:0  store i32 %a_read, i32* %arrayA_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch1:0  store i32 %a_read, i32* %arrayA_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0:0  store i32 %a_read, i32* %arrayA_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch9:0  store i32 %a_read, i32* %arrayA_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %b) nounwind

]]></node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayB_0_addr_1 = getelementptr [100 x i32]* %arrayB_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_0_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayB_1_addr_1 = getelementptr [100 x i32]* %arrayB_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_1_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_2_addr = getelementptr [100 x i32]* %arrayB_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_2_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayB_3_addr = getelementptr [100 x i32]* %arrayB_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_3_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayB_4_addr = getelementptr [100 x i32]* %arrayB_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayB_5_addr = getelementptr [100 x i32]* %arrayB_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_5_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayB_6_addr = getelementptr [100 x i32]* %arrayB_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_6_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayB_7_addr = getelementptr [100 x i32]* %arrayB_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_7_addr"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arrayB_8_addr = getelementptr [100 x i32]* %arrayB_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_8_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayB_9_addr = getelementptr [100 x i32]* %arrayB_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayB_9_addr"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
:11  switch i5 %tmp_1, label %branch19 [
    i5 0, label %branch10
    i5 1, label %branch11
    i5 2, label %branch12
    i5 3, label %branch13
    i5 4, label %branch14
    i5 5, label %branch15
    i5 6, label %branch16
    i5 7, label %branch17
    i5 8, label %branch18
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch18:0  store i32 %b_read, i32* %arrayB_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch17:0  store i32 %b_read, i32* %arrayB_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch16:0  store i32 %b_read, i32* %arrayB_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch15:0  store i32 %b_read, i32* %arrayB_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch14:0  store i32 %b_read, i32* %arrayB_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch13:0  store i32 %b_read, i32* %arrayB_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch12:0  store i32 %b_read, i32* %arrayB_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch11:0  store i32 %b_read, i32* %arrayB_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch10:0  store i32 %b_read, i32* %arrayB_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch19:0  store i32 %b_read, i32* %arrayB_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %arrayC_0_addr_1 = getelementptr [100 x i32]* %arrayC_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_0_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayC_1_addr_1 = getelementptr [100 x i32]* %arrayC_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_1_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arrayC_2_addr_1 = getelementptr [100 x i32]* %arrayC_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_2_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayC_3_addr_1 = getelementptr [100 x i32]* %arrayC_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_3_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayC_4_addr = getelementptr [100 x i32]* %arrayC_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_4_addr"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayC_5_addr = getelementptr [100 x i32]* %arrayC_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_5_addr"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_6_addr = getelementptr [100 x i32]* %arrayC_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_6_addr"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayC_7_addr = getelementptr [100 x i32]* %arrayC_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_7_addr"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayC_8_addr = getelementptr [100 x i32]* %arrayC_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_8_addr"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arrayC_9_addr = getelementptr [100 x i32]* %arrayC_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="arrayC_9_addr"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0">
<![CDATA[
:10  switch i5 %tmp_1, label %branch29 [
    i5 0, label %branch20
    i5 1, label %branch21
    i5 2, label %branch22
    i5 3, label %branch23
    i5 4, label %branch24
    i5 5, label %branch25
    i5 6, label %branch26
    i5 7, label %branch27
    i5 8, label %branch28
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch28:0  store i32 0, i32* %arrayC_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_1" val="8"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch27:0  store i32 0, i32* %arrayC_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch26:0  store i32 0, i32* %arrayC_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch25:0  store i32 0, i32* %arrayC_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch24:0  store i32 0, i32* %arrayC_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch23:0  store i32 0, i32* %arrayC_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch22:0  store i32 0, i32* %arrayC_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch21:0  store i32 0, i32* %arrayC_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch20:0  store i32 0, i32* %arrayC_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch29:0  store i32 0, i32* %arrayC_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_1" val="!8"/>
<literal name="tmp_1" val="!7"/>
<literal name="tmp_1" val="!6"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader3.0:0  %indvars_iv2 = phi i7 [ %indvars_iv_next9, %._crit_edge4.9 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader3.0:1  %i_1 = phi i10 [ %i_4_9, %._crit_edge4.9 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3.0:2  %exitcond1 = icmp eq i10 %i_1, -24

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.0:3  %indvars_iv_next9 = add i7 %indvars_iv2, 1

]]></node>
<StgValue><ssdm name="indvars_iv_next9"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0:4  br i1 %exitcond1, label %.preheader, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="10">
<![CDATA[
:0  %i_1_cast2 = zext i10 %i_1 to i32

]]></node>
<StgValue><ssdm name="i_1_cast2"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = icmp slt i32 %i_1_cast2, %n_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_s, label %8, label %._crit_edge4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex5 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_0_addr_1 = getelementptr [100 x i32]* %arrayA_0, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="arrayA_0_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_0_load"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_0_addr = getelementptr [100 x i32]* %arrayB_0, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="arrayB_0_addr"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_0_load = load i32* %arrayB_0_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_0_load"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge4.0:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.0:1  %i_4_s = or i10 %i_1, 1

]]></node>
<StgValue><ssdm name="i_4_s"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.0:2  %i_4_cast = zext i10 %i_4_s to i32

]]></node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.0:3  %tmp_3_1 = icmp slt i32 %i_4_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.0:4  br i1 %tmp_3_1, label %9, label %._crit_edge4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex9 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_1_addr_1 = getelementptr [100 x i32]* %arrayA_1, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="arrayA_1_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_1_addr = getelementptr [100 x i32]* %arrayB_1, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="arrayB_1_addr"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_1_load = load i32* %arrayB_1_addr, align 4

]]></node>
<StgValue><ssdm name="arrayB_1_load"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.1:0  %i_4_1 = add i10 %i_1, 2

]]></node>
<StgValue><ssdm name="i_4_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.1:1  %i_4_1_cast = zext i10 %i_4_1 to i32

]]></node>
<StgValue><ssdm name="i_4_1_cast"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.1:2  %tmp_3_2 = icmp slt i32 %i_4_1_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.1:3  br i1 %tmp_3_2, label %10, label %._crit_edge4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_2_addr_1 = getelementptr [100 x i32]* %arrayA_2, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="arrayA_2_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_2_load = load i32* %arrayA_2_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_2_load"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_2_addr_1 = getelementptr [100 x i32]* %arrayB_2, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="arrayB_2_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_2_load = load i32* %arrayB_2_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_2_load"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.2:0  %i_4_2 = add i10 %i_1, 3

]]></node>
<StgValue><ssdm name="i_4_2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.2:1  %i_4_2_cast = zext i10 %i_4_2 to i32

]]></node>
<StgValue><ssdm name="i_4_2_cast"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.2:2  %tmp_3_3 = icmp slt i32 %i_4_2_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.2:3  br i1 %tmp_3_3, label %11, label %._crit_edge4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex4 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_3_addr_1 = getelementptr [100 x i32]* %arrayA_3, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="arrayA_3_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_3_load = load i32* %arrayA_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_3_load"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_3_addr_1 = getelementptr [100 x i32]* %arrayB_3, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="arrayB_3_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_3_load = load i32* %arrayB_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_3_load"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.3:0  %i_4_3 = add i10 %i_1, 4

]]></node>
<StgValue><ssdm name="i_4_3"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.3:1  %i_4_3_cast = zext i10 %i_4_3 to i32

]]></node>
<StgValue><ssdm name="i_4_3_cast"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.3:2  %tmp_3_4 = icmp slt i32 %i_4_3_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.3:3  br i1 %tmp_3_4, label %12, label %._crit_edge4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex8 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_4_addr_1 = getelementptr [100 x i32]* %arrayA_4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="arrayA_4_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_4_load = load i32* %arrayA_4_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_4_load"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_4_addr_1 = getelementptr [100 x i32]* %arrayB_4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="arrayB_4_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_4_load = load i32* %arrayB_4_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_4_load"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.4:0  %i_4_4 = add i10 %i_1, 5

]]></node>
<StgValue><ssdm name="i_4_4"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.4:1  %i_4_4_cast = zext i10 %i_4_4 to i32

]]></node>
<StgValue><ssdm name="i_4_4_cast"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.4:2  %tmp_3_5 = icmp slt i32 %i_4_4_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.4:3  br i1 %tmp_3_5, label %13, label %._crit_edge4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex1 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_5_addr_1 = getelementptr [100 x i32]* %arrayA_5, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="arrayA_5_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_5_load = load i32* %arrayA_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_5_load"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_5_addr_1 = getelementptr [100 x i32]* %arrayB_5, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="arrayB_5_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_5_load = load i32* %arrayB_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_5_load"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.5:0  %i_4_5 = add i10 %i_1, 6

]]></node>
<StgValue><ssdm name="i_4_5"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.5:1  %i_4_5_cast = zext i10 %i_4_5 to i32

]]></node>
<StgValue><ssdm name="i_4_5_cast"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.5:2  %tmp_3_6 = icmp slt i32 %i_4_5_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.5:3  br i1 %tmp_3_6, label %14, label %._crit_edge4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex6 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_6_addr_1 = getelementptr [100 x i32]* %arrayA_6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="arrayA_6_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_6_load = load i32* %arrayA_6_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_6_load"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_6_addr_1 = getelementptr [100 x i32]* %arrayB_6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="arrayB_6_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_6_load = load i32* %arrayB_6_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_6_load"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.6:0  %i_4_6 = add i10 %i_1, 7

]]></node>
<StgValue><ssdm name="i_4_6"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.6:1  %i_4_6_cast = zext i10 %i_4_6 to i32

]]></node>
<StgValue><ssdm name="i_4_6_cast"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.6:2  %tmp_3_7 = icmp slt i32 %i_4_6_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.6:3  br i1 %tmp_3_7, label %15, label %._crit_edge4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex10 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_7_addr_1 = getelementptr [100 x i32]* %arrayA_7, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="arrayA_7_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_7_load = load i32* %arrayA_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_7_load"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_7_addr_1 = getelementptr [100 x i32]* %arrayB_7, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="arrayB_7_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_7_load = load i32* %arrayB_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_7_load"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.7:0  %i_4_7 = add i10 %i_1, 8

]]></node>
<StgValue><ssdm name="i_4_7"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.7:1  %i_4_7_cast = zext i10 %i_4_7 to i32

]]></node>
<StgValue><ssdm name="i_4_7_cast"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.7:2  %tmp_3_8 = icmp slt i32 %i_4_7_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.7:3  br i1 %tmp_3_8, label %16, label %._crit_edge4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex11 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_8_addr_1 = getelementptr [100 x i32]* %arrayA_8, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="arrayA_8_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_8_load = load i32* %arrayA_8_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_8_load"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_8_addr_1 = getelementptr [100 x i32]* %arrayB_8, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="arrayB_8_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_8_load = load i32* %arrayB_8_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_8_load"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.8:0  %i_4_8 = add i10 %i_1, 9

]]></node>
<StgValue><ssdm name="i_4_8"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge4.8:1  %i_4_8_cast = zext i10 %i_4_8 to i32

]]></node>
<StgValue><ssdm name="i_4_8_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.8:2  %tmp_3_9 = icmp slt i32 %i_4_8_cast, %n_read

]]></node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.8:3  br i1 %tmp_3_9, label %17, label %._crit_edge4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="64" op_0_bw="7">
<![CDATA[
:0  %newIndex2 = zext i7 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayA_9_addr_1 = getelementptr [100 x i32]* %arrayA_9, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="arrayA_9_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_9_load = load i32* %arrayA_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_9_load"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arrayB_9_addr_1 = getelementptr [100 x i32]* %arrayB_9, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="arrayB_9_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_9_load = load i32* %arrayB_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_9_load"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge4.9:0  %i_4_9 = add i10 %i_1, 10

]]></node>
<StgValue><ssdm name="i_4_9"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.9:1  br label %.preheader3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="280" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_0_load"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_0_load = load i32* %arrayB_0_addr, align 8

]]></node>
<StgValue><ssdm name="arrayB_0_load"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5 = add nsw i32 %arrayA_0_load, %arrayB_0_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_0_addr = getelementptr [100 x i32]* %arrayC_0, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="arrayC_0_addr"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5, i32* %arrayC_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_1_load = load i32* %arrayB_1_addr, align 4

]]></node>
<StgValue><ssdm name="arrayB_1_load"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_1 = add nsw i32 %arrayA_1_load, %arrayB_1_load

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_1_addr = getelementptr [100 x i32]* %arrayC_1, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="arrayC_1_addr"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_1, i32* %arrayC_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_2_load = load i32* %arrayA_2_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_2_load"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_2_load = load i32* %arrayB_2_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_2_load"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_2 = add nsw i32 %arrayA_2_load, %arrayB_2_load

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_2_addr = getelementptr [100 x i32]* %arrayC_2, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="arrayC_2_addr"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_2, i32* %arrayC_2_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_3_load = load i32* %arrayA_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_3_load"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_3_load = load i32* %arrayB_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_3_load"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_3 = add nsw i32 %arrayA_3_load, %arrayB_3_load

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_3_addr = getelementptr [100 x i32]* %arrayC_3, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="arrayC_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_3, i32* %arrayC_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_4_load = load i32* %arrayA_4_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_4_load"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_4_load = load i32* %arrayB_4_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_4_load"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_4 = add nsw i32 %arrayA_4_load, %arrayB_4_load

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_4_addr_1 = getelementptr [100 x i32]* %arrayC_4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="arrayC_4_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_4, i32* %arrayC_4_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_5_load = load i32* %arrayA_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_5_load"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_5_load = load i32* %arrayB_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_5_load"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_5 = add nsw i32 %arrayA_5_load, %arrayB_5_load

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_5_addr_1 = getelementptr [100 x i32]* %arrayC_5, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="arrayC_5_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_5, i32* %arrayC_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_6_load = load i32* %arrayA_6_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_6_load"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_6_load = load i32* %arrayB_6_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_6_load"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_6 = add nsw i32 %arrayA_6_load, %arrayB_6_load

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_6_addr_1 = getelementptr [100 x i32]* %arrayC_6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="arrayC_6_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_6, i32* %arrayC_6_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_7_load = load i32* %arrayA_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_7_load"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_7_load = load i32* %arrayB_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_7_load"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_7 = add nsw i32 %arrayA_7_load, %arrayB_7_load

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_7_addr_1 = getelementptr [100 x i32]* %arrayC_7, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="arrayC_7_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_7, i32* %arrayC_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_8_load = load i32* %arrayA_8_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayA_8_load"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_8_load = load i32* %arrayB_8_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_8_load"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_8 = add nsw i32 %arrayA_8_load, %arrayB_8_load

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_8_addr_1 = getelementptr [100 x i32]* %arrayC_8, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="arrayC_8_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_8, i32* %arrayC_8_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="7">
<![CDATA[
:2  %arrayA_9_load = load i32* %arrayA_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_9_load"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="7">
<![CDATA[
:4  %arrayB_9_load = load i32* %arrayB_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayB_9_load"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_9 = add nsw i32 %arrayA_9_load, %arrayB_9_load

]]></node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_9_addr_1 = getelementptr [100 x i32]* %arrayC_9, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="arrayC_9_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %tmp_5_9, i32* %arrayC_9_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i10 [ %i_4, %._crit_edge5 ], [ 0, %.preheader3.0 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul1 = phi i21 [ %next_mul1, %._crit_edge5 ], [ 0, %.preheader3.0 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %exitcond = icmp eq i10 %i_2, -24

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_4 = add i10 %i_2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %20, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="10">
<![CDATA[
:0  %i_2_cast1 = zext i10 %i_2 to i32

]]></node>
<StgValue><ssdm name="i_2_cast1"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_7 = icmp slt i32 %i_2_cast1, %n_read

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %next_mul1 = add i21 %phi_mul1, 1639

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_7, label %19, label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="9" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="7" op_0_bw="7" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i21.i32.i32(i21 %phi_mul1, i32 14, i32 20)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge5:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="357" st_id="10" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="358" st_id="11" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="359" st_id="12" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="360" st_id="13" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="361" st_id="14" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="362" st_id="15" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="363" st_id="16" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="364" st_id="17" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="365" st_id="18" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="366" st_id="19" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="367" st_id="20" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="368" st_id="21" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="64" op_0_bw="7">
<![CDATA[
:3  %newIndex7 = zext i7 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayC_0_addr_2 = getelementptr [100 x i32]* %arrayC_0, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_0_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="7">
<![CDATA[
:5  %arrayC_0_load = load i32* %arrayC_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_1_addr_2 = getelementptr [100 x i32]* %arrayC_1, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_1_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="7">
<![CDATA[
:7  %arrayC_1_load = load i32* %arrayC_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayC_2_addr_2 = getelementptr [100 x i32]* %arrayC_2, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_2_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="7">
<![CDATA[
:9  %arrayC_2_load = load i32* %arrayC_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_2_load"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayC_3_addr_2 = getelementptr [100 x i32]* %arrayC_3, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_3_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="7">
<![CDATA[
:11  %arrayC_3_load = load i32* %arrayC_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_3_load"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %arrayC_4_addr_2 = getelementptr [100 x i32]* %arrayC_4, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_4_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
:13  %arrayC_4_load = load i32* %arrayC_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_4_load"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %arrayC_5_addr_2 = getelementptr [100 x i32]* %arrayC_5, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_5_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="7">
<![CDATA[
:15  %arrayC_5_load = load i32* %arrayC_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_5_load"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %arrayC_6_addr_2 = getelementptr [100 x i32]* %arrayC_6, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_6_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="7">
<![CDATA[
:17  %arrayC_6_load = load i32* %arrayC_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_6_load"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %arrayC_7_addr_2 = getelementptr [100 x i32]* %arrayC_7, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_7_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="7">
<![CDATA[
:19  %arrayC_7_load = load i32* %arrayC_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_7_load"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %arrayC_8_addr_2 = getelementptr [100 x i32]* %arrayC_8, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_8_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="7">
<![CDATA[
:21  %arrayC_8_load = load i32* %arrayC_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_8_load"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %arrayC_9_addr_2 = getelementptr [100 x i32]* %arrayC_9, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="arrayC_9_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="7">
<![CDATA[
:23  %arrayC_9_load = load i32* %arrayC_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_9_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="390" st_id="22" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %arrayNo1 = urem i10 %i_2, 10

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="10">
<![CDATA[
:1  %arrayNo1_cast = zext i10 %arrayNo1 to i32

]]></node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="7">
<![CDATA[
:5  %arrayC_0_load = load i32* %arrayC_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="7">
<![CDATA[
:7  %arrayC_1_load = load i32* %arrayC_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="7">
<![CDATA[
:9  %arrayC_2_load = load i32* %arrayC_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_2_load"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="7">
<![CDATA[
:11  %arrayC_3_load = load i32* %arrayC_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_3_load"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
:13  %arrayC_4_load = load i32* %arrayC_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_4_load"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="7">
<![CDATA[
:15  %arrayC_5_load = load i32* %arrayC_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_5_load"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="7">
<![CDATA[
:17  %arrayC_6_load = load i32* %arrayC_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_6_load"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="7">
<![CDATA[
:19  %arrayC_7_load = load i32* %arrayC_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_7_load"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="7">
<![CDATA[
:21  %arrayC_8_load = load i32* %arrayC_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_8_load"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="7">
<![CDATA[
:23  %arrayC_9_load = load i32* %arrayC_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayC_9_load"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
:24  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i32(i32 %arrayC_0_load, i32 %arrayC_1_load, i32 %arrayC_2_load, i32 %arrayC_3_load, i32 %arrayC_4_load, i32 %arrayC_5_load, i32 %arrayC_6_load, i32 %arrayC_7_load, i32 %arrayC_8_load, i32 %arrayC_9_load, i32 %arrayNo1_cast) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="403" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %c, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
