/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  wire [15:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_9z ? out_data[34] : celloutsig_0_3z[2]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_2z : _01_);
  assign celloutsig_1_13z = !(celloutsig_1_8z[8] ? celloutsig_1_10z : celloutsig_1_7z[0]);
  assign celloutsig_1_14z = !(celloutsig_1_4z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z | celloutsig_0_1z[6]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | in_data[110]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[7] ^ celloutsig_0_1z[6]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[5] ^ _02_);
  assign celloutsig_0_9z = ~(celloutsig_0_1z[2] ^ celloutsig_0_2z);
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _04_[3:2], _02_, _04_[0] } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 5'h00;
    else _18_ <= { _04_[2], _02_, _04_[0], celloutsig_0_5z, celloutsig_0_7z };
  assign out_data[36:32] = _18_;
  reg [15:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 16'h0000;
    else _19_ <= { in_data[102], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign { _05_[15:14], _01_, _05_[12:11], _00_, _05_[9:8], _03_, _05_[4:0] } = _19_;
  assign celloutsig_1_8z = { in_data[142:126], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[179:161], celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_19z = ! { celloutsig_1_13z, _05_[15:14], _01_, _05_[12:11], _00_, _05_[9:8], _03_, _05_[4:0] };
  assign celloutsig_1_1z = { in_data[106:97], celloutsig_1_0z } < in_data[143:133];
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_14z);
  assign celloutsig_0_2z = celloutsig_0_1z[6] & ~(in_data[70]);
  assign celloutsig_0_0z = ~ in_data[76:71];
  assign celloutsig_0_1z = in_data[31:22] | in_data[74:65];
  assign celloutsig_1_7z = { in_data[131:129], celloutsig_1_4z, celloutsig_1_0z } | { _03_, _05_[4:3] };
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_0z;
  assign celloutsig_1_0z = | in_data[143:125];
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_0z));
  assign _04_[1] = _02_;
  assign { _05_[13], _05_[10], _05_[7:5] } = { _01_, _00_, _03_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
