// Seed: 2529211297
module module_0 (
    output wor  id_0,
    input  wire id_1
);
  logic id_3;
  ;
  assign id_0 = 1 + 1'b0;
  function logic id_4;
    logic id_5;
    ;
    @(1 or 1)
      if (1)
        if (1'd0) id_5 <= -1;
        else id_5 <= id_1;
      else;
  endfunction
  assign id_3[-1 : ""] = 1;
  initial begin
    id_4();
  end
endmodule
program module_1 #(
    parameter id_2 = 32'd99
) (
    input tri0 id_0,
    output tri0 id_1,
    output supply0 _id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5[id_2  !==  -1 : 1]
);
  wire id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_7;
endprogram
