git clone --depth 1 --no-tags https://github.com/AizazLarik/ADSD_Project_Fall_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342773891
git clone --depth 1 --no-tags https://github.com/RW-FPGA-devel-Team/cbm_sid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342505467
git clone --depth 1 --no-tags https://github.com/TCristian1998/-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342856545
git clone --depth 1 --no-tags https://github.com/IoanaMarin1106/RISC_V_Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342894679
git clone --depth 1 --no-tags https://github.com/yczheng-hit/Vending-Machine-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349905081
git clone --depth 1 --no-tags https://github.com/mwolak07/HackFRee-Workshop-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351283142
git clone --depth 1 --no-tags https://github.com/seancourtney271/CSE490.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350133490
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Full-Scan-Design-For-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349375119
git clone --depth 1 --no-tags https://github.com/TeddyJack/ast_upum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351464392
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul_10-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351534364
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/Image-Processing-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351702075
git clone --depth 1 --no-tags https://github.com/liaukovv/single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352363233
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343659307
git clone --depth 1 --no-tags https://github.com/nerdynewt/coincidence-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342238142
git clone --depth 1 --no-tags https://github.com/ashutoshkr997/verilogpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342263519
git clone --depth 1 --no-tags https://github.com/truongit-htb/CE434_project_group7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346083198
git clone --depth 1 --no-tags https://github.com/paeulaa/LD_term_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346095678
git clone --depth 1 --no-tags https://github.com/ArmanSh7/MIDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347259989
git clone --depth 1 --no-tags https://github.com/nicoletasima/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344584830
git clone --depth 1 --no-tags https://github.com/gvin773/CSED273_Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348037286
git clone --depth 1 --no-tags https://github.com/raoulsuli/RISC-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341626267
git clone --depth 1 --no-tags https://github.com/ei9/cheat_sheet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341872845
git clone --depth 1 --no-tags https://github.com/Thanh2602/EEL-TEAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343693516
git clone --depth 1 --no-tags https://github.com/PhilipWee/Shenjing-RTL-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342492883
git clone --depth 1 --no-tags https://github.com/SarwarRahoojo/DSD_LAB_Spring2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342234306
git clone --depth 1 --no-tags https://github.com/6357o31337/ucb-eecs150-sp20-fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344852862
git clone --depth 1 --no-tags https://github.com/AmirjonQodirov/Circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346078890
git clone --depth 1 --no-tags https://github.com/zhaolaoge/my_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349644941
git clone --depth 1 --no-tags https://github.com/StefanoBrunori/Tesi-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345611236
git clone --depth 1 --no-tags https://github.com/TimothyQuark/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347609353
git clone --depth 1 --no-tags https://github.com/adwranovsky/clkdiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347716135
git clone --depth 1 --no-tags https://github.com/gurbanj/ComputerOrganizationLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347729961
git clone --depth 1 --no-tags https://github.com/brktnc/FB-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345070803
git clone --depth 1 --no-tags https://github.com/geon1234/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345061314
git clone --depth 1 --no-tags https://github.com/omid-ghl/DigitalCircuitLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347366560
git clone --depth 1 --no-tags https://github.com/ngodaniel/digital_design_ngo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344377209
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349064169
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349068582
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/FaultDictionary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349365902
git clone --depth 1 --no-tags https://github.com/Augustogp/TP-Final_Arquitectura_de_computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349099300
git clone --depth 1 --no-tags https://github.com/nowakkuba99/improved-fortnight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350610539
git clone --depth 1 --no-tags https://github.com/xandyliu/flattened_butterfly_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350550971
git clone --depth 1 --no-tags https://github.com/ChrisAndrea2011/UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351033986
git clone --depth 1 --no-tags https://github.com/tnhoaibao/otp_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351037432
git clone --depth 1 --no-tags https://github.com/mativironi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350868035
git clone --depth 1 --no-tags https://github.com/RezaAbbaszadeh/Mano-Basic-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350789826
git clone --depth 1 --no-tags https://github.com/sharmasnkr/Custom_AES_128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350191824
git clone --depth 1 --no-tags https://github.com/posibabu13/HPCA-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351740876
git clone --depth 1 --no-tags https://github.com/Ramit31-cyber/NCGPythonCocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351784514
git clone --depth 1 --no-tags https://github.com/BalaDhinesh/Shaastra-FPGA-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352388299
git clone --depth 1 --no-tags https://github.com/bilaldurgut/VLSI2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351153532
git clone --depth 1 --no-tags https://github.com/Keegankelp/Project-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351240691
git clone --depth 1 --no-tags https://github.com/liyuan-chang/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351080654
git clone --depth 1 --no-tags https://github.com/ax3ghazy/caravel_project_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351178795
git clone --depth 1 --no-tags https://github.com/rrrjjj2019/2021_03_26_layer2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351668845
git clone --depth 1 --no-tags https://github.com/mifiscus/Design-of-Digital-Circuits-and-Systems-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352508058
git clone --depth 1 --no-tags https://github.com/TeddyJack/bos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351445236
git clone --depth 1 --no-tags https://github.com/Kyp069/eg2000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347763420
git clone --depth 1 --no-tags https://github.com/tzuyi126/Cross_the_Road.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349028393
git clone --depth 1 --no-tags https://github.com/netohd/mips_oc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344980798
git clone --depth 1 --no-tags https://github.com/teamwong111/Computer-Composition-Principle-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343796408
git clone --depth 1 --no-tags https://github.com/IagorSs/pratica_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342414402
git clone --depth 1 --no-tags https://github.com/idanzaguri/clustering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344253925
git clone --depth 1 --no-tags https://github.com/2000knguyen/Array-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344215555
git clone --depth 1 --no-tags https://github.com/farkoo/Serial-Transmitter-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342632792
git clone --depth 1 --no-tags https://github.com/rajutges/Simple-voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342663471
git clone --depth 1 --no-tags https://github.com/zhliuworks/Verilog-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343071312
git clone --depth 1 --no-tags https://github.com/Q-b1t/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344484825
git clone --depth 1 --no-tags https://github.com/karim-benlghalia/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344432220
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343659821
git clone --depth 1 --no-tags https://github.com/mariamashraf00/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346317208
git clone --depth 1 --no-tags https://github.com/HojunCho/ComputerArchitectureAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347365311
git clone --depth 1 --no-tags https://github.com/ntwong0/auto_simple_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345264858
git clone --depth 1 --no-tags https://github.com/krsandwich/Cryptochip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345428632
git clone --depth 1 --no-tags https://github.com/Jankd90/sensors_and_healthcare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345668549
git clone --depth 1 --no-tags https://github.com/muratyldzxc/CSE331-Computer-Organizations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345630340
git clone --depth 1 --no-tags https://github.com/Gting6/Serpent_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345891232
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-EstefanyB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346384967
git clone --depth 1 --no-tags https://github.com/srgbastos/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346419463
git clone --depth 1 --no-tags https://github.com/dreamking60/CPU_Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346611031
git clone --depth 1 --no-tags https://github.com/dahliazhou13/led-remote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348137589
git clone --depth 1 --no-tags https://github.com/game-610006/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348265623
git clone --depth 1 --no-tags https://github.com/mahsaabeedi/fualt-torelance-algoritms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345195808
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-odacostaz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348536375
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349064546
git clone --depth 1 --no-tags https://github.com/theotheruser2/schemelab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348806644
git clone --depth 1 --no-tags https://github.com/majeedullah/DSD2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346698587
git clone --depth 1 --no-tags https://github.com/alle99101/Ratatouille.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347684034
git clone --depth 1 --no-tags https://github.com/rcardenes/CPUs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349004056
git clone --depth 1 --no-tags https://github.com/no111u3/icebreaker_games.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349344890
git clone --depth 1 --no-tags https://github.com/repelliuss/32-bit-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349200075
git clone --depth 1 --no-tags https://github.com/chungmin-yu/CPU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349964051
git clone --depth 1 --no-tags https://github.com/romiromi/Whack-a-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351509394
git clone --depth 1 --no-tags https://github.com/alpha0879/EE705-Bellman-Ford.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350599355
git clone --depth 1 --no-tags https://github.com/abnermtj/KnightRun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350593666
git clone --depth 1 --no-tags https://github.com/xinoip/mips32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351196924
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-aojedao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346388937
git clone --depth 1 --no-tags https://github.com/keesj/8bitworkshop_fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346279659
