
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b18  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000202c  08012cf8  08012cf8  00013cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d24  08014d24  00016368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014d24  08014d24  00015d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d2c  08014d2c  00016368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014d2c  08014d2c  00015d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014d30  08014d30  00015d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08014d34  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000034dc  20000368  0801509c  00016368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003844  0801509c  00016844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028172  00000000  00000000  00016398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000641d  00000000  00000000  0003e50a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f40  00000000  00000000  00044928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017ad  00000000  00000000  00046868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e4b6  00000000  00000000  00048015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dd9b  00000000  00000000  000564cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd4a2  00000000  00000000  00084266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161708  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009184  00000000  00000000  0016174c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0016a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012ce0 	.word	0x08012ce0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08012ce0 	.word	0x08012ce0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8000f28:	f000 fbf0 	bl	800170c <ssd1306_Init>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <display_Boot>:

void display_Boot(void) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8000f36:	2000      	movs	r0, #0
 8000f38:	f000 fc52 	bl	80017e0 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8000f3c:	2114      	movs	r1, #20
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f000 fd9a 	bl	8001a78 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8000f44:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <display_Boot+0x44>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	9200      	str	r2, [sp, #0]
 8000f4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f4c:	480a      	ldr	r0, [pc, #40]	@ (8000f78 <display_Boot+0x48>)
 8000f4e:	f000 fd6d 	bl	8001a2c <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 8000f52:	212d      	movs	r1, #45	@ 0x2d
 8000f54:	2019      	movs	r0, #25
 8000f56:	f000 fd8f 	bl	8001a78 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <display_Boot+0x4c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	9200      	str	r2, [sp, #0]
 8000f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f62:	4807      	ldr	r0, [pc, #28]	@ (8000f80 <display_Boot+0x50>)
 8000f64:	f000 fd62 	bl	8001a2c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000f68:	f000 fc52 	bl	8001810 <ssd1306_UpdateScreen>
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	08014964 	.word	0x08014964
 8000f78:	08012cf8 	.word	0x08012cf8
 8000f7c:	08014958 	.word	0x08014958
 8000f80:	08012d04 	.word	0x08012d04

08000f84 <display_StatusPage>:

void display_StatusPage(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	@ 0x30
 8000f88:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8000f8a:	4bb2      	ldr	r3, [pc, #712]	@ (8001254 <display_StatusPage+0x2d0>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	f200 821e 	bhi.w	80013d0 <display_StatusPage+0x44c>
 8000f94:	a201      	add	r2, pc, #4	@ (adr r2, 8000f9c <display_StatusPage+0x18>)
 8000f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f9a:	bf00      	nop
 8000f9c:	08000fb1 	.word	0x08000fb1
 8000fa0:	08001087 	.word	0x08001087
 8000fa4:	0800116d 	.word	0x0800116d
 8000fa8:	08001299 	.word	0x08001299
 8000fac:	0800130b 	.word	0x0800130b
		case 0:
			ssd1306_Fill(Black);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f000 fc15 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	2019      	movs	r0, #25
 8000fba:	f000 fd5d 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8000fbe:	4ba6      	ldr	r3, [pc, #664]	@ (8001258 <display_StatusPage+0x2d4>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	9200      	str	r2, [sp, #0]
 8000fc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fc6:	48a5      	ldr	r0, [pc, #660]	@ (800125c <display_StatusPage+0x2d8>)
 8000fc8:	f000 fd30 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8000fcc:	2119      	movs	r1, #25
 8000fce:	2002      	movs	r0, #2
 8000fd0:	f000 fd52 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8000fd4:	f002 fe1e 	bl	8003c14 <modbusGetSlaveAddress>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	461a      	mov	r2, r3
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	49a0      	ldr	r1, [pc, #640]	@ (8001260 <display_StatusPage+0x2dc>)
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00f fd4b 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8000fe6:	4b9f      	ldr	r3, [pc, #636]	@ (8001264 <display_StatusPage+0x2e0>)
 8000fe8:	1d38      	adds	r0, r7, #4
 8000fea:	2201      	movs	r2, #1
 8000fec:	9200      	str	r2, [sp, #0]
 8000fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff0:	f000 fd1c 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8000ff4:	2128      	movs	r1, #40	@ 0x28
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 fd3e 	bl	8001a78 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8000ffc:	f000 fb18 	bl	8001630 <INA226_ReadBusVoltage>
 8001000:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001004:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001008:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800100c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001014:	dd09      	ble.n	800102a <display_StatusPage+0xa6>
 8001016:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001018:	f7ff fabe 	bl	8000598 <__aeabi_f2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	1d38      	adds	r0, r7, #4
 8001022:	4991      	ldr	r1, [pc, #580]	@ (8001268 <display_StatusPage+0x2e4>)
 8001024:	f00f fd2a 	bl	8010a7c <siprintf>
 8001028:	e008      	b.n	800103c <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800102a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800102c:	f7ff fab4 	bl	8000598 <__aeabi_f2d>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	1d38      	adds	r0, r7, #4
 8001036:	498d      	ldr	r1, [pc, #564]	@ (800126c <display_StatusPage+0x2e8>)
 8001038:	f00f fd20 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800103c:	4b89      	ldr	r3, [pc, #548]	@ (8001264 <display_StatusPage+0x2e0>)
 800103e:	1d38      	adds	r0, r7, #4
 8001040:	2201      	movs	r2, #1
 8001042:	9200      	str	r2, [sp, #0]
 8001044:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001046:	f000 fcf1 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800104a:	2137      	movs	r1, #55	@ 0x37
 800104c:	2002      	movs	r0, #2
 800104e:	f000 fd13 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001052:	f000 fb0d 	bl	8001670 <INA226_ReadCurrent>
 8001056:	eef0 7a40 	vmov.f32	s15, s0
 800105a:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001270 <display_StatusPage+0x2ec>
 800105e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001062:	ee17 0a90 	vmov	r0, s15
 8001066:	f7ff fa97 	bl	8000598 <__aeabi_f2d>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	1d38      	adds	r0, r7, #4
 8001070:	4980      	ldr	r1, [pc, #512]	@ (8001274 <display_StatusPage+0x2f0>)
 8001072:	f00f fd03 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001076:	4b7b      	ldr	r3, [pc, #492]	@ (8001264 <display_StatusPage+0x2e0>)
 8001078:	1d38      	adds	r0, r7, #4
 800107a:	2201      	movs	r2, #1
 800107c:	9200      	str	r2, [sp, #0]
 800107e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001080:	f000 fcd4 	bl	8001a2c <ssd1306_WriteString>
			break;
 8001084:	e1a4      	b.n	80013d0 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 8001086:	2000      	movs	r0, #0
 8001088:	f000 fbaa 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800108c:	2100      	movs	r1, #0
 800108e:	201e      	movs	r0, #30
 8001090:	f000 fcf2 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001094:	4b70      	ldr	r3, [pc, #448]	@ (8001258 <display_StatusPage+0x2d4>)
 8001096:	2201      	movs	r2, #1
 8001098:	9200      	str	r2, [sp, #0]
 800109a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800109c:	4876      	ldr	r0, [pc, #472]	@ (8001278 <display_StatusPage+0x2f4>)
 800109e:	f000 fcc5 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80010a2:	2119      	movs	r1, #25
 80010a4:	2002      	movs	r0, #2
 80010a6:	f000 fce7 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80010aa:	2000      	movs	r0, #0
 80010ac:	f000 fd5e 	bl	8001b6c <io_coil_read>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <display_StatusPage+0x136>
 80010b6:	4a71      	ldr	r2, [pc, #452]	@ (800127c <display_StatusPage+0x2f8>)
 80010b8:	e000      	b.n	80010bc <display_StatusPage+0x138>
 80010ba:	4a71      	ldr	r2, [pc, #452]	@ (8001280 <display_StatusPage+0x2fc>)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4971      	ldr	r1, [pc, #452]	@ (8001284 <display_StatusPage+0x300>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f00f fcdb 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80010c6:	4b67      	ldr	r3, [pc, #412]	@ (8001264 <display_StatusPage+0x2e0>)
 80010c8:	1d38      	adds	r0, r7, #4
 80010ca:	2201      	movs	r2, #1
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010d0:	f000 fcac 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80010d4:	2128      	movs	r1, #40	@ 0x28
 80010d6:	2002      	movs	r0, #2
 80010d8:	f000 fcce 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 fd45 	bl	8001b6c <io_coil_read>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <display_StatusPage+0x168>
 80010e8:	4a64      	ldr	r2, [pc, #400]	@ (800127c <display_StatusPage+0x2f8>)
 80010ea:	e000      	b.n	80010ee <display_StatusPage+0x16a>
 80010ec:	4a64      	ldr	r2, [pc, #400]	@ (8001280 <display_StatusPage+0x2fc>)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4965      	ldr	r1, [pc, #404]	@ (8001288 <display_StatusPage+0x304>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f00f fcc2 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80010f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001264 <display_StatusPage+0x2e0>)
 80010fa:	1d38      	adds	r0, r7, #4
 80010fc:	2201      	movs	r2, #1
 80010fe:	9200      	str	r2, [sp, #0]
 8001100:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001102:	f000 fc93 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001106:	2119      	movs	r1, #25
 8001108:	203c      	movs	r0, #60	@ 0x3c
 800110a:	f000 fcb5 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800110e:	2002      	movs	r0, #2
 8001110:	f000 fd2c 	bl	8001b6c <io_coil_read>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <display_StatusPage+0x19a>
 800111a:	4a58      	ldr	r2, [pc, #352]	@ (800127c <display_StatusPage+0x2f8>)
 800111c:	e000      	b.n	8001120 <display_StatusPage+0x19c>
 800111e:	4a58      	ldr	r2, [pc, #352]	@ (8001280 <display_StatusPage+0x2fc>)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	495a      	ldr	r1, [pc, #360]	@ (800128c <display_StatusPage+0x308>)
 8001124:	4618      	mov	r0, r3
 8001126:	f00f fca9 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800112a:	4b4e      	ldr	r3, [pc, #312]	@ (8001264 <display_StatusPage+0x2e0>)
 800112c:	1d38      	adds	r0, r7, #4
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001134:	f000 fc7a 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001138:	2128      	movs	r1, #40	@ 0x28
 800113a:	203c      	movs	r0, #60	@ 0x3c
 800113c:	f000 fc9c 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001140:	2003      	movs	r0, #3
 8001142:	f000 fd13 	bl	8001b6c <io_coil_read>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <display_StatusPage+0x1cc>
 800114c:	4a4b      	ldr	r2, [pc, #300]	@ (800127c <display_StatusPage+0x2f8>)
 800114e:	e000      	b.n	8001152 <display_StatusPage+0x1ce>
 8001150:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <display_StatusPage+0x2fc>)
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	494e      	ldr	r1, [pc, #312]	@ (8001290 <display_StatusPage+0x30c>)
 8001156:	4618      	mov	r0, r3
 8001158:	f00f fc90 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800115c:	4b41      	ldr	r3, [pc, #260]	@ (8001264 <display_StatusPage+0x2e0>)
 800115e:	1d38      	adds	r0, r7, #4
 8001160:	2201      	movs	r2, #1
 8001162:	9200      	str	r2, [sp, #0]
 8001164:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001166:	f000 fc61 	bl	8001a2c <ssd1306_WriteString>
			break;
 800116a:	e131      	b.n	80013d0 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 800116c:	2000      	movs	r0, #0
 800116e:	f000 fb37 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001172:	2100      	movs	r1, #0
 8001174:	2004      	movs	r0, #4
 8001176:	f000 fc7f 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800117a:	4b37      	ldr	r3, [pc, #220]	@ (8001258 <display_StatusPage+0x2d4>)
 800117c:	2201      	movs	r2, #1
 800117e:	9200      	str	r2, [sp, #0]
 8001180:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001182:	4844      	ldr	r0, [pc, #272]	@ (8001294 <display_StatusPage+0x310>)
 8001184:	f000 fc52 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001188:	2119      	movs	r1, #25
 800118a:	2002      	movs	r0, #2
 800118c:	f000 fc74 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fd65 	bl	8001c60 <io_discrete_in_read>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <display_StatusPage+0x21c>
 800119c:	4a37      	ldr	r2, [pc, #220]	@ (800127c <display_StatusPage+0x2f8>)
 800119e:	e000      	b.n	80011a2 <display_StatusPage+0x21e>
 80011a0:	4a37      	ldr	r2, [pc, #220]	@ (8001280 <display_StatusPage+0x2fc>)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4937      	ldr	r1, [pc, #220]	@ (8001284 <display_StatusPage+0x300>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f00f fc68 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80011ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001264 <display_StatusPage+0x2e0>)
 80011ae:	1d38      	adds	r0, r7, #4
 80011b0:	2201      	movs	r2, #1
 80011b2:	9200      	str	r2, [sp, #0]
 80011b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b6:	f000 fc39 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80011ba:	2128      	movs	r1, #40	@ 0x28
 80011bc:	2002      	movs	r0, #2
 80011be:	f000 fc5b 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80011c2:	2001      	movs	r0, #1
 80011c4:	f000 fd4c 	bl	8001c60 <io_discrete_in_read>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <display_StatusPage+0x24e>
 80011ce:	4a2b      	ldr	r2, [pc, #172]	@ (800127c <display_StatusPage+0x2f8>)
 80011d0:	e000      	b.n	80011d4 <display_StatusPage+0x250>
 80011d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001280 <display_StatusPage+0x2fc>)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	492c      	ldr	r1, [pc, #176]	@ (8001288 <display_StatusPage+0x304>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f00f fc4f 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80011de:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <display_StatusPage+0x2e0>)
 80011e0:	1d38      	adds	r0, r7, #4
 80011e2:	2201      	movs	r2, #1
 80011e4:	9200      	str	r2, [sp, #0]
 80011e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011e8:	f000 fc20 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80011ec:	2119      	movs	r1, #25
 80011ee:	203c      	movs	r0, #60	@ 0x3c
 80011f0:	f000 fc42 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80011f4:	2002      	movs	r0, #2
 80011f6:	f000 fd33 	bl	8001c60 <io_discrete_in_read>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <display_StatusPage+0x280>
 8001200:	4a1e      	ldr	r2, [pc, #120]	@ (800127c <display_StatusPage+0x2f8>)
 8001202:	e000      	b.n	8001206 <display_StatusPage+0x282>
 8001204:	4a1e      	ldr	r2, [pc, #120]	@ (8001280 <display_StatusPage+0x2fc>)
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4920      	ldr	r1, [pc, #128]	@ (800128c <display_StatusPage+0x308>)
 800120a:	4618      	mov	r0, r3
 800120c:	f00f fc36 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001210:	4b14      	ldr	r3, [pc, #80]	@ (8001264 <display_StatusPage+0x2e0>)
 8001212:	1d38      	adds	r0, r7, #4
 8001214:	2201      	movs	r2, #1
 8001216:	9200      	str	r2, [sp, #0]
 8001218:	cb0e      	ldmia	r3, {r1, r2, r3}
 800121a:	f000 fc07 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800121e:	2128      	movs	r1, #40	@ 0x28
 8001220:	203c      	movs	r0, #60	@ 0x3c
 8001222:	f000 fc29 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001226:	2003      	movs	r0, #3
 8001228:	f000 fd1a 	bl	8001c60 <io_discrete_in_read>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <display_StatusPage+0x2b2>
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <display_StatusPage+0x2f8>)
 8001234:	e000      	b.n	8001238 <display_StatusPage+0x2b4>
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <display_StatusPage+0x2fc>)
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	4915      	ldr	r1, [pc, #84]	@ (8001290 <display_StatusPage+0x30c>)
 800123c:	4618      	mov	r0, r3
 800123e:	f00f fc1d 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <display_StatusPage+0x2e0>)
 8001244:	1d38      	adds	r0, r7, #4
 8001246:	2201      	movs	r2, #1
 8001248:	9200      	str	r2, [sp, #0]
 800124a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800124c:	f000 fbee 	bl	8001a2c <ssd1306_WriteString>
			break;
 8001250:	e0be      	b.n	80013d0 <display_StatusPage+0x44c>
 8001252:	bf00      	nop
 8001254:	20000384 	.word	0x20000384
 8001258:	08014964 	.word	0x08014964
 800125c:	08012d10 	.word	0x08012d10
 8001260:	08012d18 	.word	0x08012d18
 8001264:	0801494c 	.word	0x0801494c
 8001268:	08012d2c 	.word	0x08012d2c
 800126c:	08012d3c 	.word	0x08012d3c
 8001270:	447a0000 	.word	0x447a0000
 8001274:	08012d4c 	.word	0x08012d4c
 8001278:	08012d5c 	.word	0x08012d5c
 800127c:	08012d64 	.word	0x08012d64
 8001280:	08012d68 	.word	0x08012d68
 8001284:	08012d6c 	.word	0x08012d6c
 8001288:	08012d74 	.word	0x08012d74
 800128c:	08012d7c 	.word	0x08012d7c
 8001290:	08012d84 	.word	0x08012d84
 8001294:	08012d8c 	.word	0x08012d8c
		case 3:
			ssd1306_Fill(Black);
 8001298:	2000      	movs	r0, #0
 800129a:	f000 faa1 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 800129e:	2100      	movs	r1, #0
 80012a0:	2002      	movs	r0, #2
 80012a2:	f000 fbe9 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80012a6:	4b57      	ldr	r3, [pc, #348]	@ (8001404 <display_StatusPage+0x480>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	9200      	str	r2, [sp, #0]
 80012ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ae:	4856      	ldr	r0, [pc, #344]	@ (8001408 <display_StatusPage+0x484>)
 80012b0:	f000 fbbc 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80012b4:	2119      	movs	r1, #25
 80012b6:	2002      	movs	r0, #2
 80012b8:	f000 fbde 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fd41 	bl	8001d44 <io_holding_reg_read>
 80012c2:	4603      	mov	r3, r0
 80012c4:	461a      	mov	r2, r3
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	4950      	ldr	r1, [pc, #320]	@ (800140c <display_StatusPage+0x488>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f00f fbd6 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001410 <display_StatusPage+0x48c>)
 80012d2:	1d38      	adds	r0, r7, #4
 80012d4:	2201      	movs	r2, #1
 80012d6:	9200      	str	r2, [sp, #0]
 80012d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012da:	f000 fba7 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80012de:	2128      	movs	r1, #40	@ 0x28
 80012e0:	2002      	movs	r0, #2
 80012e2:	f000 fbc9 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 80012e6:	2001      	movs	r0, #1
 80012e8:	f000 fd2c 	bl	8001d44 <io_holding_reg_read>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	4948      	ldr	r1, [pc, #288]	@ (8001414 <display_StatusPage+0x490>)
 80012f4:	4618      	mov	r0, r3
 80012f6:	f00f fbc1 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012fa:	4b45      	ldr	r3, [pc, #276]	@ (8001410 <display_StatusPage+0x48c>)
 80012fc:	1d38      	adds	r0, r7, #4
 80012fe:	2201      	movs	r2, #1
 8001300:	9200      	str	r2, [sp, #0]
 8001302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001304:	f000 fb92 	bl	8001a2c <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001308:	e062      	b.n	80013d0 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 800130a:	2000      	movs	r0, #0
 800130c:	f000 fa68 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001310:	2100      	movs	r1, #0
 8001312:	200c      	movs	r0, #12
 8001314:	f000 fbb0 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001318:	4b3a      	ldr	r3, [pc, #232]	@ (8001404 <display_StatusPage+0x480>)
 800131a:	2201      	movs	r2, #1
 800131c:	9200      	str	r2, [sp, #0]
 800131e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001320:	483d      	ldr	r0, [pc, #244]	@ (8001418 <display_StatusPage+0x494>)
 8001322:	f000 fb83 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001326:	2119      	movs	r1, #25
 8001328:	2002      	movs	r0, #2
 800132a:	f000 fba5 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 800132e:	2000      	movs	r0, #0
 8001330:	f000 fdac 	bl	8001e8c <io_input_reg_read>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	4934      	ldr	r1, [pc, #208]	@ (800140c <display_StatusPage+0x488>)
 800133c:	4618      	mov	r0, r3
 800133e:	f00f fb9d 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001342:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <display_StatusPage+0x48c>)
 8001344:	1d38      	adds	r0, r7, #4
 8001346:	2201      	movs	r2, #1
 8001348:	9200      	str	r2, [sp, #0]
 800134a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800134c:	f000 fb6e 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001350:	2128      	movs	r1, #40	@ 0x28
 8001352:	2002      	movs	r0, #2
 8001354:	f000 fb90 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001358:	2001      	movs	r0, #1
 800135a:	f000 fd97 	bl	8001e8c <io_input_reg_read>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	492b      	ldr	r1, [pc, #172]	@ (8001414 <display_StatusPage+0x490>)
 8001366:	4618      	mov	r0, r3
 8001368:	f00f fb88 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800136c:	4b28      	ldr	r3, [pc, #160]	@ (8001410 <display_StatusPage+0x48c>)
 800136e:	1d38      	adds	r0, r7, #4
 8001370:	2201      	movs	r2, #1
 8001372:	9200      	str	r2, [sp, #0]
 8001374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001376:	f000 fb59 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800137a:	2119      	movs	r1, #25
 800137c:	203c      	movs	r0, #60	@ 0x3c
 800137e:	f000 fb7b 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001382:	2002      	movs	r0, #2
 8001384:	f000 fd82 	bl	8001e8c <io_input_reg_read>
 8001388:	4603      	mov	r3, r0
 800138a:	461a      	mov	r2, r3
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4923      	ldr	r1, [pc, #140]	@ (800141c <display_StatusPage+0x498>)
 8001390:	4618      	mov	r0, r3
 8001392:	f00f fb73 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001396:	4b1e      	ldr	r3, [pc, #120]	@ (8001410 <display_StatusPage+0x48c>)
 8001398:	1d38      	adds	r0, r7, #4
 800139a:	2201      	movs	r2, #1
 800139c:	9200      	str	r2, [sp, #0]
 800139e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013a0:	f000 fb44 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80013a4:	2128      	movs	r1, #40	@ 0x28
 80013a6:	203c      	movs	r0, #60	@ 0x3c
 80013a8:	f000 fb66 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 fd6d 	bl	8001e8c <io_input_reg_read>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4919      	ldr	r1, [pc, #100]	@ (8001420 <display_StatusPage+0x49c>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00f fb5e 	bl	8010a7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013c0:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <display_StatusPage+0x48c>)
 80013c2:	1d38      	adds	r0, r7, #4
 80013c4:	2201      	movs	r2, #1
 80013c6:	9200      	str	r2, [sp, #0]
 80013c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013ca:	f000 fb2f 	bl	8001a2c <ssd1306_WriteString>
			break;
 80013ce:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 80013d0:	2138      	movs	r1, #56	@ 0x38
 80013d2:	206e      	movs	r0, #110	@ 0x6e
 80013d4:	f000 fb50 	bl	8001a78 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <display_StatusPage+0x4a0>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	4b12      	ldr	r3, [pc, #72]	@ (8001428 <display_StatusPage+0x4a4>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	1d38      	adds	r0, r7, #4
 80013e4:	4911      	ldr	r1, [pc, #68]	@ (800142c <display_StatusPage+0x4a8>)
 80013e6:	f00f fb49 	bl	8010a7c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <display_StatusPage+0x48c>)
 80013ec:	1d38      	adds	r0, r7, #4
 80013ee:	2201      	movs	r2, #1
 80013f0:	9200      	str	r2, [sp, #0]
 80013f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f4:	f000 fb1a 	bl	8001a2c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80013f8:	f000 fa0a 	bl	8001810 <ssd1306_UpdateScreen>
}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	@ 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	08014964 	.word	0x08014964
 8001408:	08012d98 	.word	0x08012d98
 800140c:	08012da4 	.word	0x08012da4
 8001410:	0801494c 	.word	0x0801494c
 8001414:	08012dac 	.word	0x08012dac
 8001418:	08012db4 	.word	0x08012db4
 800141c:	08012dc0 	.word	0x08012dc0
 8001420:	08012dc8 	.word	0x08012dc8
 8001424:	20000384 	.word	0x20000384
 8001428:	20000000 	.word	0x20000000
 800142c:	08012dd0 	.word	0x08012dd0

08001430 <display_BtnPress>:

void display_BtnPress() {
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <display_BtnPress+0x2c>)
 8001436:	881a      	ldrh	r2, [r3, #0]
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <display_BtnPress+0x30>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d103      	bne.n	8001448 <display_BtnPress+0x18>
		currentPage = 0;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <display_BtnPress+0x2c>)
 8001442:	2200      	movs	r2, #0
 8001444:	801a      	strh	r2, [r3, #0]
 8001446:	e005      	b.n	8001454 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <display_BtnPress+0x2c>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b02      	ldr	r3, [pc, #8]	@ (800145c <display_BtnPress+0x2c>)
 8001452:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001454:	f7ff fd96 	bl	8000f84 <display_StatusPage>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000384 	.word	0x20000384
 8001460:	20000000 	.word	0x20000000

08001464 <display_setPage>:

void display_setPage(uint16_t page) {
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800146e:	4b07      	ldr	r3, [pc, #28]	@ (800148c <display_setPage+0x28>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	88fa      	ldrh	r2, [r7, #6]
 8001474:	429a      	cmp	r2, r3
 8001476:	d803      	bhi.n	8001480 <display_setPage+0x1c>
	currentPage = page;
 8001478:	4a05      	ldr	r2, [pc, #20]	@ (8001490 <display_setPage+0x2c>)
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	8013      	strh	r3, [r2, #0]
 800147e:	e000      	b.n	8001482 <display_setPage+0x1e>
	if (page > endPage) return;
 8001480:	bf00      	nop
}
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	20000000 	.word	0x20000000
 8001490:	20000384 	.word	0x20000384

08001494 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 800149c:	4a04      	ldr	r2, [pc, #16]	@ (80014b0 <I2C_Setup+0x1c>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6013      	str	r3, [r2, #0]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000388 	.word	0x20000388

080014b4 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af02      	add	r7, sp, #8
 80014ba:	4603      	mov	r3, r0
 80014bc:	6039      	str	r1, [r7, #0]
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	4613      	mov	r3, r2
 80014c2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80014c4:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <I2C_Transmit+0x30>)
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	88bb      	ldrh	r3, [r7, #4]
 80014ca:	88f9      	ldrh	r1, [r7, #6]
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	9200      	str	r2, [sp, #0]
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	f005 fb86 	bl	8006be4 <HAL_I2C_Master_Transmit>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000388 	.word	0x20000388

080014e8 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	4603      	mov	r3, r0
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	80fb      	strh	r3, [r7, #6]
 80014f4:	4613      	mov	r3, r2
 80014f6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80014f8:	4b07      	ldr	r3, [pc, #28]	@ (8001518 <I2C_Receive+0x30>)
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	88bb      	ldrh	r3, [r7, #4]
 80014fe:	88f9      	ldrh	r1, [r7, #6]
 8001500:	f04f 32ff 	mov.w	r2, #4294967295
 8001504:	9200      	str	r2, [sp, #0]
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	f005 fc84 	bl	8006e14 <HAL_I2C_Master_Receive>
 800150c:	4603      	mov	r3, r0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000388 	.word	0x20000388

0800151c <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	817b      	strh	r3, [r7, #10]
 800152e:	460b      	mov	r3, r1
 8001530:	727b      	strb	r3, [r7, #9]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001536:	897b      	ldrh	r3, [r7, #10]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	b29b      	uxth	r3, r3
 800153c:	f107 0109 	add.w	r1, r7, #9
 8001540:	2201      	movs	r2, #1
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff ffb6 	bl	80014b4 <I2C_Transmit>
 8001548:	4603      	mov	r3, r0
 800154a:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800154c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	b21b      	sxth	r3, r3
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	b21b      	sxth	r3, r3
 800155a:	b29b      	uxth	r3, r3
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	68f9      	ldr	r1, [r7, #12]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ffc1 	bl	80014e8 <I2C_Receive>
 8001566:	4603      	mov	r3, r0
 8001568:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800156a:	bf00      	nop
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	460a      	mov	r2, r1
 800157c:	71fb      	strb	r3, [r7, #7]
 800157e:	4613      	mov	r3, r2
 8001580:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001586:	88bb      	ldrh	r3, [r7, #4]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	b29b      	uxth	r3, r3
 800158c:	b2db      	uxtb	r3, r3
 800158e:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001590:	88bb      	ldrh	r3, [r7, #4]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	2203      	movs	r2, #3
 800159c:	4619      	mov	r1, r3
 800159e:	2080      	movs	r0, #128	@ 0x80
 80015a0:	f7ff ff88 	bl	80014b4 <I2C_Transmit>
}
 80015a4:	bf00      	nop
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	f107 000c 	add.w	r0, r7, #12
 80015bc:	2302      	movs	r3, #2
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	f7ff ffac 	bl	800151c <I2C_Read>
    return (data[0] << 8) | data[1];
 80015c4:	7b3b      	ldrb	r3, [r7, #12]
 80015c6:	b21b      	sxth	r3, r3
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	b21a      	sxth	r2, r3
 80015cc:	7b7b      	ldrb	r3, [r7, #13]
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	4313      	orrs	r3, r2
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	b29b      	uxth	r3, r3
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80015e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001614 <INA226_Init+0x34>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4610      	mov	r0, r2
 80015ee:	4619      	mov	r1, r3
 80015f0:	2354      	movs	r3, #84	@ 0x54
 80015f2:	461a      	mov	r2, r3
 80015f4:	f00f fb41 	bl	8010c7a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80015f8:	f244 1127 	movw	r1, #16679	@ 0x4127
 80015fc:	2000      	movs	r0, #0
 80015fe:	f7ff ffb8 	bl	8001572 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001602:	f240 1155 	movw	r1, #341	@ 0x155
 8001606:	2005      	movs	r0, #5
 8001608:	f7ff ffb3 	bl	8001572 <INA226_WriteRegister>
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	2000038c 	.word	0x2000038c

08001618 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001620:	2002      	movs	r0, #2
 8001622:	f7ff ffc3 	bl	80015ac <INA226_ReadRegister>
 8001626:	4603      	mov	r3, r0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001634:	2000      	movs	r0, #0
 8001636:	f7ff ffef 	bl	8001618 <INA226_ReadBusVoltageRaw>
 800163a:	4603      	mov	r3, r0
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001654 <INA226_ReadBusVoltage+0x24>
 8001648:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	3aa3d70a 	.word	0x3aa3d70a

08001658 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001660:	2004      	movs	r0, #4
 8001662:	f7ff ffa3 	bl	80015ac <INA226_ReadRegister>
 8001666:	4603      	mov	r3, r0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff ffef 	bl	8001658 <INA226_ReadCurrentRaw>
 800167a:	4603      	mov	r3, r0
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001684:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001694 <INA226_ReadCurrent+0x24>
 8001688:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800168c:	eeb0 0a67 	vmov.f32	s0, s15
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	391d4952 	.word	0x391d4952

08001698 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af04      	add	r7, sp, #16
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	2301      	movs	r3, #1
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	1dfb      	adds	r3, r7, #7
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2301      	movs	r3, #1
 80016c2:	2200      	movs	r2, #0
 80016c4:	2178      	movs	r1, #120	@ 0x78
 80016c6:	4803      	ldr	r0, [pc, #12]	@ (80016d4 <ssd1306_WriteCommand+0x2c>)
 80016c8:	f005 fc9a 	bl	8007000 <HAL_I2C_Mem_Write>
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200010d0 	.word	0x200010d0

080016d8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af04      	add	r7, sp, #16
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f04f 32ff 	mov.w	r2, #4294967295
 80016ea:	9202      	str	r2, [sp, #8]
 80016ec:	9301      	str	r3, [sp, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	2240      	movs	r2, #64	@ 0x40
 80016f6:	2178      	movs	r1, #120	@ 0x78
 80016f8:	4803      	ldr	r0, [pc, #12]	@ (8001708 <ssd1306_WriteData+0x30>)
 80016fa:	f005 fc81 	bl	8007000 <HAL_I2C_Mem_Write>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200010d0 	.word	0x200010d0

0800170c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001710:	f7ff ffc2 	bl	8001698 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001714:	2064      	movs	r0, #100	@ 0x64
 8001716:	f002 fd0d 	bl	8004134 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800171a:	2000      	movs	r0, #0
 800171c:	f000 f9d8 	bl	8001ad0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001720:	2020      	movs	r0, #32
 8001722:	f7ff ffc1 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff ffbe 	bl	80016a8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800172c:	20b0      	movs	r0, #176	@ 0xb0
 800172e:	f7ff ffbb 	bl	80016a8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001732:	20c8      	movs	r0, #200	@ 0xc8
 8001734:	f7ff ffb8 	bl	80016a8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001738:	2000      	movs	r0, #0
 800173a:	f7ff ffb5 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800173e:	2010      	movs	r0, #16
 8001740:	f7ff ffb2 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001744:	2040      	movs	r0, #64	@ 0x40
 8001746:	f7ff ffaf 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800174a:	20ff      	movs	r0, #255	@ 0xff
 800174c:	f000 f9ac 	bl	8001aa8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001750:	20a1      	movs	r0, #161	@ 0xa1
 8001752:	f7ff ffa9 	bl	80016a8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001756:	20a6      	movs	r0, #166	@ 0xa6
 8001758:	f7ff ffa6 	bl	80016a8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800175c:	20a8      	movs	r0, #168	@ 0xa8
 800175e:	f7ff ffa3 	bl	80016a8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001762:	203f      	movs	r0, #63	@ 0x3f
 8001764:	f7ff ffa0 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001768:	20a4      	movs	r0, #164	@ 0xa4
 800176a:	f7ff ff9d 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800176e:	20d3      	movs	r0, #211	@ 0xd3
 8001770:	f7ff ff9a 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff ff97 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800177a:	20d5      	movs	r0, #213	@ 0xd5
 800177c:	f7ff ff94 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001780:	20f0      	movs	r0, #240	@ 0xf0
 8001782:	f7ff ff91 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001786:	20d9      	movs	r0, #217	@ 0xd9
 8001788:	f7ff ff8e 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800178c:	2022      	movs	r0, #34	@ 0x22
 800178e:	f7ff ff8b 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001792:	20da      	movs	r0, #218	@ 0xda
 8001794:	f7ff ff88 	bl	80016a8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001798:	2012      	movs	r0, #18
 800179a:	f7ff ff85 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800179e:	20db      	movs	r0, #219	@ 0xdb
 80017a0:	f7ff ff82 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80017a4:	2020      	movs	r0, #32
 80017a6:	f7ff ff7f 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80017aa:	208d      	movs	r0, #141	@ 0x8d
 80017ac:	f7ff ff7c 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80017b0:	2014      	movs	r0, #20
 80017b2:	f7ff ff79 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80017b6:	2001      	movs	r0, #1
 80017b8:	f000 f98a 	bl	8001ad0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80017bc:	2000      	movs	r0, #0
 80017be:	f000 f80f 	bl	80017e0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80017c2:	f000 f825 	bl	8001810 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80017c6:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <ssd1306_Init+0xd0>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <ssd1306_Init+0xd0>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80017d2:	4b02      	ldr	r3, [pc, #8]	@ (80017dc <ssd1306_Init+0xd0>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	711a      	strb	r2, [r3, #4]
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200007e0 	.word	0x200007e0

080017e0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <ssd1306_Fill+0x14>
 80017f0:	2300      	movs	r3, #0
 80017f2:	e000      	b.n	80017f6 <ssd1306_Fill+0x16>
 80017f4:	23ff      	movs	r3, #255	@ 0xff
 80017f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017fa:	4619      	mov	r1, r3
 80017fc:	4803      	ldr	r0, [pc, #12]	@ (800180c <ssd1306_Fill+0x2c>)
 80017fe:	f00f f9bc 	bl	8010b7a <memset>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200003e0 	.word	0x200003e0

08001810 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001816:	2300      	movs	r3, #0
 8001818:	71fb      	strb	r3, [r7, #7]
 800181a:	e016      	b.n	800184a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	3b50      	subs	r3, #80	@ 0x50
 8001820:	b2db      	uxtb	r3, r3
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff ff40 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff ff3d 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800182e:	2010      	movs	r0, #16
 8001830:	f7ff ff3a 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	01db      	lsls	r3, r3, #7
 8001838:	4a08      	ldr	r2, [pc, #32]	@ (800185c <ssd1306_UpdateScreen+0x4c>)
 800183a:	4413      	add	r3, r2
 800183c:	2180      	movs	r1, #128	@ 0x80
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff ff4a 	bl	80016d8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	3301      	adds	r3, #1
 8001848:	71fb      	strb	r3, [r7, #7]
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b07      	cmp	r3, #7
 800184e:	d9e5      	bls.n	800181c <ssd1306_UpdateScreen+0xc>
    }
}
 8001850:	bf00      	nop
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200003e0 	.word	0x200003e0

08001860 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	460b      	mov	r3, r1
 800186c:	71bb      	strb	r3, [r7, #6]
 800186e:	4613      	mov	r3, r2
 8001870:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	db3d      	blt.n	80018f6 <ssd1306_DrawPixel+0x96>
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	2b3f      	cmp	r3, #63	@ 0x3f
 800187e:	d83a      	bhi.n	80018f6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001880:	797b      	ldrb	r3, [r7, #5]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d11a      	bne.n	80018bc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001886:	79fa      	ldrb	r2, [r7, #7]
 8001888:	79bb      	ldrb	r3, [r7, #6]
 800188a:	08db      	lsrs	r3, r3, #3
 800188c:	b2d8      	uxtb	r0, r3
 800188e:	4603      	mov	r3, r0
 8001890:	01db      	lsls	r3, r3, #7
 8001892:	4413      	add	r3, r2
 8001894:	4a1b      	ldr	r2, [pc, #108]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 8001896:	5cd3      	ldrb	r3, [r2, r3]
 8001898:	b25a      	sxtb	r2, r3
 800189a:	79bb      	ldrb	r3, [r7, #6]
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	2101      	movs	r1, #1
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	4313      	orrs	r3, r2
 80018aa:	b259      	sxtb	r1, r3
 80018ac:	79fa      	ldrb	r2, [r7, #7]
 80018ae:	4603      	mov	r3, r0
 80018b0:	01db      	lsls	r3, r3, #7
 80018b2:	4413      	add	r3, r2
 80018b4:	b2c9      	uxtb	r1, r1
 80018b6:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018b8:	54d1      	strb	r1, [r2, r3]
 80018ba:	e01d      	b.n	80018f8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018bc:	79fa      	ldrb	r2, [r7, #7]
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	08db      	lsrs	r3, r3, #3
 80018c2:	b2d8      	uxtb	r0, r3
 80018c4:	4603      	mov	r3, r0
 80018c6:	01db      	lsls	r3, r3, #7
 80018c8:	4413      	add	r3, r2
 80018ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	b25a      	sxtb	r2, r3
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f303 	lsl.w	r3, r1, r3
 80018dc:	b25b      	sxtb	r3, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	4013      	ands	r3, r2
 80018e4:	b259      	sxtb	r1, r3
 80018e6:	79fa      	ldrb	r2, [r7, #7]
 80018e8:	4603      	mov	r3, r0
 80018ea:	01db      	lsls	r3, r3, #7
 80018ec:	4413      	add	r3, r2
 80018ee:	b2c9      	uxtb	r1, r1
 80018f0:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018f2:	54d1      	strb	r1, [r2, r3]
 80018f4:	e000      	b.n	80018f8 <ssd1306_DrawPixel+0x98>
        return;
 80018f6:	bf00      	nop
    }
}
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	200003e0 	.word	0x200003e0

08001908 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	4604      	mov	r4, r0
 8001910:	4638      	mov	r0, r7
 8001912:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001916:	4623      	mov	r3, r4
 8001918:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	2b1f      	cmp	r3, #31
 800191e:	d902      	bls.n	8001926 <ssd1306_WriteChar+0x1e>
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	2b7e      	cmp	r3, #126	@ 0x7e
 8001924:	d901      	bls.n	800192a <ssd1306_WriteChar+0x22>
        return 0;
 8001926:	2300      	movs	r3, #0
 8001928:	e079      	b.n	8001a1e <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <ssd1306_WriteChar+0x34>
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	3b20      	subs	r3, #32
 8001936:	4413      	add	r3, r2
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	e000      	b.n	800193e <ssd1306_WriteChar+0x36>
 800193c:	783b      	ldrb	r3, [r7, #0]
 800193e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001940:	4b39      	ldr	r3, [pc, #228]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	7dfb      	ldrb	r3, [r7, #23]
 8001948:	4413      	add	r3, r2
 800194a:	2b80      	cmp	r3, #128	@ 0x80
 800194c:	dc06      	bgt.n	800195c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800194e:	4b36      	ldr	r3, [pc, #216]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001950:	885b      	ldrh	r3, [r3, #2]
 8001952:	461a      	mov	r2, r3
 8001954:	787b      	ldrb	r3, [r7, #1]
 8001956:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001958:	2b40      	cmp	r3, #64	@ 0x40
 800195a:	dd01      	ble.n	8001960 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 800195c:	2300      	movs	r3, #0
 800195e:	e05e      	b.n	8001a1e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	e04d      	b.n	8001a02 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	3b20      	subs	r3, #32
 800196c:	7879      	ldrb	r1, [r7, #1]
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4619      	mov	r1, r3
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	440b      	add	r3, r1
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001980:	2300      	movs	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	e036      	b.n	80019f4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d013      	beq.n	80019be <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001996:	4b24      	ldr	r3, [pc, #144]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	b2d8      	uxtb	r0, r3
 80019a4:	4b20      	ldr	r3, [pc, #128]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019a6:	885b      	ldrh	r3, [r3, #2]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	4413      	add	r3, r2
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7ff ff52 	bl	8001860 <ssd1306_DrawPixel>
 80019bc:	e017      	b.n	80019ee <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	4413      	add	r3, r2
 80019ca:	b2d8      	uxtb	r0, r3
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019ce:	885b      	ldrh	r3, [r3, #2]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	4413      	add	r3, r2
 80019d8:	b2d9      	uxtb	r1, r3
 80019da:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bf0c      	ite	eq
 80019e2:	2301      	moveq	r3, #1
 80019e4:	2300      	movne	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	f7ff ff39 	bl	8001860 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61bb      	str	r3, [r7, #24]
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d3c4      	bcc.n	8001986 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	3301      	adds	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]
 8001a02:	787b      	ldrb	r3, [r7, #1]
 8001a04:	461a      	mov	r2, r3
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d3ac      	bcc.n	8001966 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001a1a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	@ 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200007e0 	.word	0x200007e0

08001a2c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af02      	add	r7, sp, #8
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	4638      	mov	r0, r7
 8001a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001a3a:	e013      	b.n	8001a64 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	7818      	ldrb	r0, [r3, #0]
 8001a40:	7e3b      	ldrb	r3, [r7, #24]
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	463b      	mov	r3, r7
 8001a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a48:	f7ff ff5e 	bl	8001908 <ssd1306_WriteChar>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d002      	beq.n	8001a5e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	e008      	b.n	8001a70 <ssd1306_WriteString+0x44>
        }
        str++;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	3301      	adds	r3, #1
 8001a62:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1e7      	bne.n	8001a3c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	781b      	ldrb	r3, [r3, #0]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460a      	mov	r2, r1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	4613      	mov	r3, r2
 8001a86:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <ssd1306_SetCursor+0x2c>)
 8001a8e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a90:	79bb      	ldrb	r3, [r7, #6]
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	4b03      	ldr	r3, [pc, #12]	@ (8001aa4 <ssd1306_SetCursor+0x2c>)
 8001a96:	805a      	strh	r2, [r3, #2]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	200007e0 	.word	0x200007e0

08001aa8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001ab2:	2381      	movs	r3, #129	@ 0x81
 8001ab4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fdf5 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fdf1 	bl	80016a8 <ssd1306_WriteCommand>
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d005      	beq.n	8001aec <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ae0:	23af      	movs	r3, #175	@ 0xaf
 8001ae2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <ssd1306_SetDisplayOn+0x38>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	715a      	strb	r2, [r3, #5]
 8001aea:	e004      	b.n	8001af6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001aec:	23ae      	movs	r3, #174	@ 0xae
 8001aee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <ssd1306_SetDisplayOn+0x38>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fdd5 	bl	80016a8 <ssd1306_WriteCommand>
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	200007e0 	.word	0x200007e0

08001b0c <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001b18:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	d81b      	bhi.n	8001b58 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001b20:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	4a10      	ldr	r2, [pc, #64]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	4a0d      	ldr	r2, [pc, #52]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	4413      	add	r3, r2
 8001b38:	887a      	ldrh	r2, [r7, #2]
 8001b3a:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001b3c:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	2200      	movs	r2, #0
 8001b48:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b54:	801a      	strh	r2, [r3, #0]
 8001b56:	e000      	b.n	8001b5a <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001b58:	bf00      	nop
}
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	20000808 	.word	0x20000808
 8001b68:	200007e8 	.word	0x200007e8

08001b6c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001b76:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <io_coil_read+0x30>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	88fa      	ldrh	r2, [r7, #6]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d205      	bcs.n	8001b8c <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <io_coil_read+0x34>)
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	799b      	ldrb	r3, [r3, #6]
 8001b8a:	e000      	b.n	8001b8e <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	20000808 	.word	0x20000808
 8001ba0:	200007e8 	.word	0x200007e8

08001ba4 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	460a      	mov	r2, r1
 8001bae:	80fb      	strh	r3, [r7, #6]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <io_coil_write+0x48>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	88fa      	ldrh	r2, [r7, #6]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d212      	bcs.n	8001be4 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bc2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	889b      	ldrh	r3, [r3, #4]
 8001bd0:	797a      	ldrb	r2, [r7, #5]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f004 ff52 	bl	8006a7c <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	4413      	add	r3, r2
 8001be0:	797a      	ldrb	r2, [r7, #5]
 8001be2:	719a      	strb	r2, [r3, #6]
	}
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000808 	.word	0x20000808
 8001bf0:	200007e8 	.word	0x200007e8

08001bf4 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a13      	ldr	r2, [pc, #76]	@ (8001c50 <io_discrete_in_add_channel+0x5c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d109      	bne.n	8001c1a <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d81a      	bhi.n	8001c44 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c18:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4a0e      	ldr	r2, [pc, #56]	@ (8001c5c <io_discrete_in_add_channel+0x68>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001c28:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <io_discrete_in_add_channel+0x68>)
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c40:	801a      	strh	r2, [r3, #0]
 8001c42:	e000      	b.n	8001c46 <io_discrete_in_add_channel+0x52>
			return;
 8001c44:	bf00      	nop
}
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	08001ca1 	.word	0x08001ca1
 8001c54:	2000082e 	.word	0x2000082e
 8001c58:	2000082c 	.word	0x2000082c
 8001c5c:	2000080c 	.word	0x2000080c

08001c60 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <io_discrete_in_read+0x38>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	88fa      	ldrh	r2, [r7, #6]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d20c      	bcs.n	8001c8e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	4a09      	ldr	r2, [pc, #36]	@ (8001c9c <io_discrete_in_read+0x3c>)
 8001c78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
 8001c7e:	4907      	ldr	r1, [pc, #28]	@ (8001c9c <io_discrete_in_read+0x3c>)
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4618      	mov	r0, r3
 8001c88:	4790      	blx	r2
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	e000      	b.n	8001c90 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	2000082c 	.word	0x2000082c
 8001c9c:	2000080c 	.word	0x2000080c

08001ca0 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	889b      	ldrh	r3, [r3, #4]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	f004 fec8 	bl	8006a4c <HAL_GPIO_ReadPin>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d829      	bhi.n	8001d2e <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	440b      	add	r3, r1
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8001cf0:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4a12      	ldr	r2, [pc, #72]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	440b      	add	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	3304      	adds	r3, #4
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001d10:	460b      	mov	r3, r1
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	440b      	add	r3, r1
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d2a:	801a      	strh	r2, [r3, #0]
 8001d2c:	e000      	b.n	8001d30 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001d2e:	bf00      	nop
}
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000848 	.word	0x20000848
 8001d40:	20000830 	.word	0x20000830

08001d44 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <io_holding_reg_read+0x38>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	88fa      	ldrh	r2, [r7, #6]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d209      	bcs.n	8001d6c <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8001d58:	88fa      	ldrh	r2, [r7, #6]
 8001d5a:	4909      	ldr	r1, [pc, #36]	@ (8001d80 <io_holding_reg_read+0x3c>)
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	3308      	adds	r3, #8
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	e000      	b.n	8001d6e <io_holding_reg_read+0x2a>
	}
	return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20000848 	.word	0x20000848
 8001d80:	20000830 	.word	0x20000830

08001d84 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	80fb      	strh	r3, [r7, #6]
 8001d90:	4613      	mov	r3, r2
 8001d92:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <io_holding_reg_write+0x90>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	88fa      	ldrh	r2, [r7, #6]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d236      	bcs.n	8001e0c <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8001d9e:	88fa      	ldrh	r2, [r7, #6]
 8001da0:	491d      	ldr	r1, [pc, #116]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	440b      	add	r3, r1
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8001db0:	88ba      	ldrh	r2, [r7, #4]
 8001db2:	4613      	mov	r3, r2
 8001db4:	031b      	lsls	r3, r3, #12
 8001db6:	1a9b      	subs	r3, r3, r2
 8001db8:	4a18      	ldr	r2, [pc, #96]	@ (8001e1c <io_holding_reg_write+0x98>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0bdb      	lsrs	r3, r3, #15
 8001dc0:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8001dc2:	88fa      	ldrh	r2, [r7, #6]
 8001dc4:	4914      	ldr	r1, [pc, #80]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f003 ff9b 	bl	8005d14 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8001dde:	88fa      	ldrh	r2, [r7, #6]
 8001de0:	490d      	ldr	r1, [pc, #52]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	3304      	adds	r3, #4
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f003 ff22 	bl	8005c3c <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8001df8:	88fa      	ldrh	r2, [r7, #6]
 8001dfa:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	3308      	adds	r3, #8
 8001e08:	88ba      	ldrh	r2, [r7, #4]
 8001e0a:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8001e0c:	bf00      	nop
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000848 	.word	0x20000848
 8001e18:	20000830 	.word	0x20000830
 8001e1c:	80008001 	.word	0x80008001

08001e20 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a13      	ldr	r2, [pc, #76]	@ (8001e7c <io_input_reg_add_channel+0x5c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d109      	bne.n	8001e46 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e34:	881b      	ldrh	r3, [r3, #0]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d81a      	bhi.n	8001e70 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e44:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8001e46:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e88 <io_input_reg_add_channel+0x68>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8001e54:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	4a0b      	ldr	r2, [pc, #44]	@ (8001e88 <io_input_reg_add_channel+0x68>)
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4413      	add	r3, r2
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8001e62:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e6c:	801a      	strh	r2, [r3, #0]
 8001e6e:	e000      	b.n	8001e72 <io_input_reg_add_channel+0x52>
			return;
 8001e70:	bf00      	nop
}
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	08001ecd 	.word	0x08001ecd
 8001e80:	2000104e 	.word	0x2000104e
 8001e84:	2000104c 	.word	0x2000104c
 8001e88:	2000084c 	.word	0x2000084c

08001e8c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8001e96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <io_input_reg_read+0x38>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	88fa      	ldrh	r2, [r7, #6]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d20c      	bcs.n	8001eba <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	4a09      	ldr	r2, [pc, #36]	@ (8001ec8 <io_input_reg_read+0x3c>)
 8001ea4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	4907      	ldr	r1, [pc, #28]	@ (8001ec8 <io_input_reg_read+0x3c>)
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	440b      	add	r3, r1
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	4790      	blx	r2
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	e000      	b.n	8001ebc <io_input_reg_read+0x30>
	}
	return 0;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	2000104c 	.word	0x2000104c
 8001ec8:	2000084c 	.word	0x2000084c

08001ecc <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	@ 0x30
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <adc_read_func+0x80>)
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8001ed8:	481c      	ldr	r0, [pc, #112]	@ (8001f4c <adc_read_func+0x80>)
 8001eda:	f002 fe07 	bl	8004aec <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f00e fe47 	bl	8010b7a <memset>
		sConfig.Channel = channel;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8001ef0:	2306      	movs	r3, #6
 8001ef2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8001ef8:	237f      	movs	r3, #127	@ 0x7f
 8001efa:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	4619      	mov	r1, r3
 8001f02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f04:	f002 ff0c 	bl	8004d20 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8001f08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f0a:	f002 fd33 	bl	8004974 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8001f0e:	2164      	movs	r1, #100	@ 0x64
 8001f10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f12:	f002 fe1f 	bl	8004b54 <HAL_ADC_PollForConversion>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10f      	bne.n	8001f3c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8001f1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f1e:	f002 fef1 	bl	8004d04 <HAL_ADC_GetValue>
 8001f22:	4602      	mov	r2, r0
 8001f24:	4613      	mov	r3, r2
 8001f26:	041b      	lsls	r3, r3, #16
 8001f28:	1a9a      	subs	r2, r3, r2
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <adc_read_func+0x84>)
 8001f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f30:	1ad2      	subs	r2, r2, r3
 8001f32:	0852      	lsrs	r2, r2, #1
 8001f34:	4413      	add	r3, r2
 8001f36:	0adb      	lsrs	r3, r3, #11
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	e003      	b.n	8001f44 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8001f3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f3e:	f002 fdd5 	bl	8004aec <HAL_ADC_Stop>
#endif
	return 0;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3730      	adds	r7, #48	@ 0x30
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20001050 	.word	0x20001050
 8001f50:	00100101 	.word	0x00100101

08001f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b09e      	sub	sp, #120	@ 0x78
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f5a:	f002 f87a 	bl	8004052 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f5e:	f000 f943 	bl	80021e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f62:	f000 fb47 	bl	80025f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f66:	f000 fb13 	bl	8002590 <MX_DMA_Init>
  MX_I2C1_Init();
 8001f6a:	f000 fa45 	bl	80023f8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001f6e:	f000 fac1 	bl	80024f4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001f72:	f000 f985 	bl	8002280 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001f76:	f000 f9fb 	bl	8002370 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8001f7a:	f00d fb27 	bl	800f5cc <MX_USB_Device_Init>
  MX_SPI1_Init();
 8001f7e:	f000 fa7b 	bl	8002478 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8001f82:	f00b fe13 	bl	800dbac <MX_FATFS_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <main+0x3c>
    Error_Handler();
 8001f8c:	f000 fbd0 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8001f90:	f7fe ffc8 	bl	8000f24 <display_Setup>
	display_Boot();
 8001f94:	f7fe ffcc 	bl	8000f30 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8001f98:	2001      	movs	r0, #1
 8001f9a:	f000 ff9d 	bl	8002ed8 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8001f9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fa6:	f001 fe71 	bl	8003c8c <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8001faa:	487e      	ldr	r0, [pc, #504]	@ (80021a4 <main+0x250>)
 8001fac:	f7ff fa72 	bl	8001494 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8001fb0:	487c      	ldr	r0, [pc, #496]	@ (80021a4 <main+0x250>)
 8001fb2:	f7ff fb15 	bl	80015e0 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	487b      	ldr	r0, [pc, #492]	@ (80021a8 <main+0x254>)
 8001fba:	f7ff fda7 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	487a      	ldr	r0, [pc, #488]	@ (80021ac <main+0x258>)
 8001fc2:	f7ff fda3 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 8001fc6:	2102      	movs	r1, #2
 8001fc8:	4878      	ldr	r0, [pc, #480]	@ (80021ac <main+0x258>)
 8001fca:	f7ff fd9f 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8001fce:	2104      	movs	r1, #4
 8001fd0:	4876      	ldr	r0, [pc, #472]	@ (80021ac <main+0x258>)
 8001fd2:	f7ff fd9b 	bl	8001b0c <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8001fd6:	4a76      	ldr	r2, [pc, #472]	@ (80021b0 <main+0x25c>)
 8001fd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fe0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8001fe4:	4a73      	ldr	r2, [pc, #460]	@ (80021b4 <main+0x260>)
 8001fe6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fee:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8001ff2:	4a71      	ldr	r2, [pc, #452]	@ (80021b8 <main+0x264>)
 8001ff4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ff8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ffc:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002000:	4a6e      	ldr	r2, [pc, #440]	@ (80021bc <main+0x268>)
 8002002:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002006:	e892 0003 	ldmia.w	r2, {r0, r1}
 800200a:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 800200e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002012:	4619      	mov	r1, r3
 8002014:	486a      	ldr	r0, [pc, #424]	@ (80021c0 <main+0x26c>)
 8002016:	f7ff fded 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 800201a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800201e:	4619      	mov	r1, r3
 8002020:	4867      	ldr	r0, [pc, #412]	@ (80021c0 <main+0x26c>)
 8002022:	f7ff fde7 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002026:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800202a:	4619      	mov	r1, r3
 800202c:	4864      	ldr	r0, [pc, #400]	@ (80021c0 <main+0x26c>)
 800202e:	f7ff fde1 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002032:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002036:	4619      	mov	r1, r3
 8002038:	4861      	ldr	r0, [pc, #388]	@ (80021c0 <main+0x26c>)
 800203a:	f7ff fddb 	bl	8001bf4 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 800203e:	2100      	movs	r1, #0
 8002040:	4860      	ldr	r0, [pc, #384]	@ (80021c4 <main+0x270>)
 8002042:	f7ff fe41 	bl	8001cc8 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 8002046:	2110      	movs	r1, #16
 8002048:	485e      	ldr	r0, [pc, #376]	@ (80021c4 <main+0x270>)
 800204a:	f7ff fe3d 	bl	8001cc8 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 800204e:	495e      	ldr	r1, [pc, #376]	@ (80021c8 <main+0x274>)
 8002050:	485e      	ldr	r0, [pc, #376]	@ (80021cc <main+0x278>)
 8002052:	f7ff fee5 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002056:	495e      	ldr	r1, [pc, #376]	@ (80021d0 <main+0x27c>)
 8002058:	485c      	ldr	r0, [pc, #368]	@ (80021cc <main+0x278>)
 800205a:	f7ff fee1 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 800205e:	495d      	ldr	r1, [pc, #372]	@ (80021d4 <main+0x280>)
 8002060:	485a      	ldr	r0, [pc, #360]	@ (80021cc <main+0x278>)
 8002062:	f7ff fedd 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002066:	495c      	ldr	r1, [pc, #368]	@ (80021d8 <main+0x284>)
 8002068:	4858      	ldr	r0, [pc, #352]	@ (80021cc <main+0x278>)
 800206a:	f7ff fed9 	bl	8001e20 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 800206e:	494d      	ldr	r1, [pc, #308]	@ (80021a4 <main+0x250>)
 8002070:	485a      	ldr	r0, [pc, #360]	@ (80021dc <main+0x288>)
 8002072:	f7ff fed5 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002076:	494b      	ldr	r1, [pc, #300]	@ (80021a4 <main+0x250>)
 8002078:	4859      	ldr	r0, [pc, #356]	@ (80021e0 <main+0x28c>)
 800207a:	f7ff fed1 	bl	8001e20 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800207e:	2201      	movs	r2, #1
 8002080:	2140      	movs	r1, #64	@ 0x40
 8002082:	4849      	ldr	r0, [pc, #292]	@ (80021a8 <main+0x254>)
 8002084:	f004 fcfa 	bl	8006a7c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002088:	203c      	movs	r0, #60	@ 0x3c
 800208a:	f002 f853 	bl	8004134 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800208e:	2200      	movs	r2, #0
 8002090:	2140      	movs	r1, #64	@ 0x40
 8002092:	4845      	ldr	r0, [pc, #276]	@ (80021a8 <main+0x254>)
 8002094:	f004 fcf2 	bl	8006a7c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002098:	203c      	movs	r0, #60	@ 0x3c
 800209a:	f002 f84b 	bl	8004134 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800209e:	2201      	movs	r2, #1
 80020a0:	2140      	movs	r1, #64	@ 0x40
 80020a2:	4841      	ldr	r0, [pc, #260]	@ (80021a8 <main+0x254>)
 80020a4:	f004 fcea 	bl	8006a7c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80020a8:	203c      	movs	r0, #60	@ 0x3c
 80020aa:	f002 f843 	bl	8004134 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2140      	movs	r1, #64	@ 0x40
 80020b2:	483d      	ldr	r0, [pc, #244]	@ (80021a8 <main+0x254>)
 80020b4:	f004 fce2 	bl	8006a7c <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 80020b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020bc:	f002 f83a 	bl	8004134 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80020c0:	f7fe ff60 	bl	8000f84 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint32_t lastButtonPress = 0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	673b      	str	r3, [r7, #112]	@ 0x70

	uint32_t loopCounter = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 80020d2:	f002 f823 	bl	800411c <HAL_GetTick>
 80020d6:	66b8      	str	r0, [r7, #104]	@ 0x68

  while (1)
  {
	  loopCounter++;
 80020d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020da:	3301      	adds	r3, #1
 80020dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 80020de:	f001 fecf 	bl	8003e80 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80020e2:	f001 ff11 	bl	8003f08 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80020e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020ea:	482f      	ldr	r0, [pc, #188]	@ (80021a8 <main+0x254>)
 80020ec:	f004 fcae 	bl	8006a4c <HAL_GPIO_ReadPin>
 80020f0:	4603      	mov	r3, r0
 80020f2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	  if (btn1 == GPIO_PIN_SET) {
 80020f6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d113      	bne.n	8002126 <main+0x1d2>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80020fe:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <main+0x1e0>
 8002106:	f002 f809 	bl	800411c <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b32      	cmp	r3, #50	@ 0x32
 8002112:	d90f      	bls.n	8002134 <main+0x1e0>
			  display_BtnPress();
 8002114:	f7ff f98c 	bl	8001430 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002118:	f002 f800 	bl	800411c <HAL_GetTick>
 800211c:	6738      	str	r0, [r7, #112]	@ 0x70
			  btn1status = 1;
 800211e:	2301      	movs	r3, #1
 8002120:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002124:	e006      	b.n	8002134 <main+0x1e0>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8002126:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <main+0x1e0>
		  btn1status = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002134:	f001 fff2 	bl	800411c <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002142:	d205      	bcs.n	8002150 <main+0x1fc>
 8002144:	f001 ffea 	bl	800411c <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800214c:	4293      	cmp	r3, r2
 800214e:	d916      	bls.n	800217e <main+0x22a>
		  lastTimeTick = HAL_GetTick();
 8002150:	f001 ffe4 	bl	800411c <HAL_GetTick>
 8002154:	66b8      	str	r0, [r7, #104]	@ 0x68
		  loopCounter = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	66fb      	str	r3, [r7, #108]	@ 0x6c

		  // Update display
		  display_StatusPage();
 800215a:	f7fe ff13 	bl	8000f84 <display_StatusPage>

		  char buf[64];
		  sprintf(buf, "PA3: %d", HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3));
 800215e:	2108      	movs	r1, #8
 8002160:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002164:	f004 fc72 	bl	8006a4c <HAL_GPIO_ReadPin>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	491d      	ldr	r1, [pc, #116]	@ (80021e4 <main+0x290>)
 8002170:	4618      	mov	r0, r3
 8002172:	f00e fc83 	bl	8010a7c <siprintf>
		  usb_serial_println(buf);
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fe97 	bl	8002eac <usb_serial_println>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 800217e:	f001 ffcd 	bl	800411c <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	f242 720f 	movw	r2, #9999	@ 0x270f
 800218c:	4293      	cmp	r3, r2
 800218e:	d805      	bhi.n	800219c <main+0x248>
 8002190:	f001 ffc4 	bl	800411c <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002198:	4293      	cmp	r3, r2
 800219a:	d99d      	bls.n	80020d8 <main+0x184>
		  display_setPage(0);
 800219c:	2000      	movs	r0, #0
 800219e:	f7ff f961 	bl	8001464 <display_setPage>
  {
 80021a2:	e799      	b.n	80020d8 <main+0x184>
 80021a4:	200010d0 	.word	0x200010d0
 80021a8:	48000800 	.word	0x48000800
 80021ac:	48000400 	.word	0x48000400
 80021b0:	08012de0 	.word	0x08012de0
 80021b4:	08012de8 	.word	0x08012de8
 80021b8:	08012df0 	.word	0x08012df0
 80021bc:	08012df8 	.word	0x08012df8
 80021c0:	08001ca1 	.word	0x08001ca1
 80021c4:	200010bc 	.word	0x200010bc
 80021c8:	04300002 	.word	0x04300002
 80021cc:	08001ecd 	.word	0x08001ecd
 80021d0:	08600004 	.word	0x08600004
 80021d4:	2e300800 	.word	0x2e300800
 80021d8:	3ac04000 	.word	0x3ac04000
 80021dc:	08001619 	.word	0x08001619
 80021e0:	08001659 	.word	0x08001659
 80021e4:	08012dd8 	.word	0x08012dd8

080021e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b094      	sub	sp, #80	@ 0x50
 80021ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ee:	f107 0318 	add.w	r3, r7, #24
 80021f2:	2238      	movs	r2, #56	@ 0x38
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f00e fcbf 	bl	8010b7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]
 8002208:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800220a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800220e:	f007 f89d 	bl	800934c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002216:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800221c:	2340      	movs	r3, #64	@ 0x40
 800221e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002220:	2302      	movs	r3, #2
 8002222:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002224:	2302      	movs	r3, #2
 8002226:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002228:	2301      	movs	r3, #1
 800222a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 800222c:	230c      	movs	r3, #12
 800222e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002230:	2302      	movs	r3, #2
 8002232:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002234:	2304      	movs	r3, #4
 8002236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002238:	2302      	movs	r3, #2
 800223a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	4618      	mov	r0, r3
 8002242:	f007 f937 	bl	80094b4 <HAL_RCC_OscConfig>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800224c:	f000 fa70 	bl	8002730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002250:	230f      	movs	r3, #15
 8002252:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002254:	2301      	movs	r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800225c:	2300      	movs	r3, #0
 800225e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2100      	movs	r1, #0
 8002268:	4618      	mov	r0, r3
 800226a:	f007 fc35 	bl	8009ad8 <HAL_RCC_ClockConfig>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002274:	f000 fa5c 	bl	8002730 <Error_Handler>
  }
}
 8002278:	bf00      	nop
 800227a:	3750      	adds	r7, #80	@ 0x50
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08c      	sub	sp, #48	@ 0x30
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002286:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	2220      	movs	r2, #32
 8002296:	2100      	movs	r1, #0
 8002298:	4618      	mov	r0, r3
 800229a:	f00e fc6e 	bl	8010b7a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800229e:	4b32      	ldr	r3, [pc, #200]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022a0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80022a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80022a6:	4b30      	ldr	r3, [pc, #192]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80022ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022c0:	4b29      	ldr	r3, [pc, #164]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022c6:	4b28      	ldr	r3, [pc, #160]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022c8:	2204      	movs	r2, #4
 80022ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80022cc:	4b26      	ldr	r3, [pc, #152]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80022d2:	4b25      	ldr	r3, [pc, #148]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80022d8:	4b23      	ldr	r3, [pc, #140]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022da:	2201      	movs	r2, #1
 80022dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022de:	4b22      	ldr	r3, [pc, #136]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022e6:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80022f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002368 <MX_ADC1_Init+0xe8>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002300:	4b19      	ldr	r3, [pc, #100]	@ (8002368 <MX_ADC1_Init+0xe8>)
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002308:	4817      	ldr	r0, [pc, #92]	@ (8002368 <MX_ADC1_Init+0xe8>)
 800230a:	f002 f9af 	bl	800466c <HAL_ADC_Init>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002314:	f000 fa0c 	bl	8002730 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002318:	2300      	movs	r3, #0
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800231c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002320:	4619      	mov	r1, r3
 8002322:	4811      	ldr	r0, [pc, #68]	@ (8002368 <MX_ADC1_Init+0xe8>)
 8002324:	f003 fab4 	bl	8005890 <HAL_ADCEx_MultiModeConfigChannel>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800232e:	f000 f9ff 	bl	8002730 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002332:	4b0e      	ldr	r3, [pc, #56]	@ (800236c <MX_ADC1_Init+0xec>)
 8002334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002336:	2306      	movs	r3, #6
 8002338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800233e:	237f      	movs	r3, #127	@ 0x7f
 8002340:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002342:	2304      	movs	r3, #4
 8002344:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	4619      	mov	r1, r3
 800234e:	4806      	ldr	r0, [pc, #24]	@ (8002368 <MX_ADC1_Init+0xe8>)
 8002350:	f002 fce6 	bl	8004d20 <HAL_ADC_ConfigChannel>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800235a:	f000 f9e9 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	3730      	adds	r7, #48	@ 0x30
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20001050 	.word	0x20001050
 800236c:	04300002 	.word	0x04300002

08002370 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08c      	sub	sp, #48	@ 0x30
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002376:	463b      	mov	r3, r7
 8002378:	2230      	movs	r2, #48	@ 0x30
 800237a:	2100      	movs	r1, #0
 800237c:	4618      	mov	r0, r3
 800237e:	f00e fbfc 	bl	8010b7a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002382:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <MX_DAC1_Init+0x80>)
 8002384:	4a1b      	ldr	r2, [pc, #108]	@ (80023f4 <MX_DAC1_Init+0x84>)
 8002386:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002388:	4819      	ldr	r0, [pc, #100]	@ (80023f0 <MX_DAC1_Init+0x80>)
 800238a:	f003 fc34 	bl	8005bf6 <HAL_DAC_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002394:	f000 f9cc 	bl	8002730 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002398:	2302      	movs	r3, #2
 800239a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800239c:	2300      	movs	r3, #0
 800239e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80023ac:	2300      	movs	r3, #0
 80023ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80023b4:	2301      	movs	r3, #1
 80023b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80023bc:	463b      	mov	r3, r7
 80023be:	2200      	movs	r2, #0
 80023c0:	4619      	mov	r1, r3
 80023c2:	480b      	ldr	r0, [pc, #44]	@ (80023f0 <MX_DAC1_Init+0x80>)
 80023c4:	f003 fcd4 	bl	8005d70 <HAL_DAC_ConfigChannel>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80023ce:	f000 f9af 	bl	8002730 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80023d2:	463b      	mov	r3, r7
 80023d4:	2210      	movs	r2, #16
 80023d6:	4619      	mov	r1, r3
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <MX_DAC1_Init+0x80>)
 80023da:	f003 fcc9 	bl	8005d70 <HAL_DAC_ConfigChannel>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80023e4:	f000 f9a4 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80023e8:	bf00      	nop
 80023ea:	3730      	adds	r7, #48	@ 0x30
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	200010bc 	.word	0x200010bc
 80023f4:	50000800 	.word	0x50000800

080023f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023fc:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <MX_I2C1_Init+0x74>)
 80023fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002470 <MX_I2C1_Init+0x78>)
 8002400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002402:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <MX_I2C1_Init+0x74>)
 8002404:	4a1b      	ldr	r2, [pc, #108]	@ (8002474 <MX_I2C1_Init+0x7c>)
 8002406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002408:	4b18      	ldr	r3, [pc, #96]	@ (800246c <MX_I2C1_Init+0x74>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800240e:	4b17      	ldr	r3, [pc, #92]	@ (800246c <MX_I2C1_Init+0x74>)
 8002410:	2201      	movs	r2, #1
 8002412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002414:	4b15      	ldr	r3, [pc, #84]	@ (800246c <MX_I2C1_Init+0x74>)
 8002416:	2200      	movs	r2, #0
 8002418:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800241a:	4b14      	ldr	r3, [pc, #80]	@ (800246c <MX_I2C1_Init+0x74>)
 800241c:	2200      	movs	r2, #0
 800241e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002420:	4b12      	ldr	r3, [pc, #72]	@ (800246c <MX_I2C1_Init+0x74>)
 8002422:	2200      	movs	r2, #0
 8002424:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002426:	4b11      	ldr	r3, [pc, #68]	@ (800246c <MX_I2C1_Init+0x74>)
 8002428:	2200      	movs	r2, #0
 800242a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800242c:	4b0f      	ldr	r3, [pc, #60]	@ (800246c <MX_I2C1_Init+0x74>)
 800242e:	2200      	movs	r2, #0
 8002430:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002432:	480e      	ldr	r0, [pc, #56]	@ (800246c <MX_I2C1_Init+0x74>)
 8002434:	f004 fb3a 	bl	8006aac <HAL_I2C_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800243e:	f000 f977 	bl	8002730 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002442:	2100      	movs	r1, #0
 8002444:	4809      	ldr	r0, [pc, #36]	@ (800246c <MX_I2C1_Init+0x74>)
 8002446:	f005 f9e9 	bl	800781c <HAL_I2CEx_ConfigAnalogFilter>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002450:	f000 f96e 	bl	8002730 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002454:	2100      	movs	r1, #0
 8002456:	4805      	ldr	r0, [pc, #20]	@ (800246c <MX_I2C1_Init+0x74>)
 8002458:	f005 fa2b 	bl	80078b2 <HAL_I2CEx_ConfigDigitalFilter>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002462:	f000 f965 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	200010d0 	.word	0x200010d0
 8002470:	40005400 	.word	0x40005400
 8002474:	00300617 	.word	0x00300617

08002478 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800247c:	4b1b      	ldr	r3, [pc, #108]	@ (80024ec <MX_SPI1_Init+0x74>)
 800247e:	4a1c      	ldr	r2, [pc, #112]	@ (80024f0 <MX_SPI1_Init+0x78>)
 8002480:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002482:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <MX_SPI1_Init+0x74>)
 8002484:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002488:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800248a:	4b18      	ldr	r3, [pc, #96]	@ (80024ec <MX_SPI1_Init+0x74>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <MX_SPI1_Init+0x74>)
 8002492:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002496:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002498:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <MX_SPI1_Init+0x74>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800249e:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024aa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024ac:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024be:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80024c4:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024c6:	2207      	movs	r2, #7
 80024c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024d2:	2208      	movs	r2, #8
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024d6:	4805      	ldr	r0, [pc, #20]	@ (80024ec <MX_SPI1_Init+0x74>)
 80024d8:	f007 ff0a 	bl	800a2f0 <HAL_SPI_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024e2:	f000 f925 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20001124 	.word	0x20001124
 80024f0:	40013000 	.word	0x40013000

080024f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024f8:	4b23      	ldr	r3, [pc, #140]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 80024fa:	4a24      	ldr	r2, [pc, #144]	@ (800258c <MX_USART1_UART_Init+0x98>)
 80024fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80024fe:	4b22      	ldr	r3, [pc, #136]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002500:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002504:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800250c:	4b1e      	ldr	r3, [pc, #120]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 800250e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002512:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002514:	4b1c      	ldr	r3, [pc, #112]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800251a:	4b1b      	ldr	r3, [pc, #108]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 800251c:	220c      	movs	r2, #12
 800251e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002522:	2200      	movs	r2, #0
 8002524:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002526:	4b18      	ldr	r3, [pc, #96]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002528:	2200      	movs	r2, #0
 800252a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800252c:	4b16      	ldr	r3, [pc, #88]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 800252e:	2200      	movs	r2, #0
 8002530:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002534:	2200      	movs	r2, #0
 8002536:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002538:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 800253a:	2200      	movs	r2, #0
 800253c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800253e:	4812      	ldr	r0, [pc, #72]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002540:	f007 ff81 	bl	800a446 <HAL_UART_Init>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800254a:	f000 f8f1 	bl	8002730 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800254e:	2100      	movs	r1, #0
 8002550:	480d      	ldr	r0, [pc, #52]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002552:	f009 fb74 	bl	800bc3e <HAL_UARTEx_SetTxFifoThreshold>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 800255c:	f000 f8e8 	bl	8002730 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002560:	2100      	movs	r1, #0
 8002562:	4809      	ldr	r0, [pc, #36]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002564:	f009 fba9 	bl	800bcba <HAL_UARTEx_SetRxFifoThreshold>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800256e:	f000 f8df 	bl	8002730 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002572:	4805      	ldr	r0, [pc, #20]	@ (8002588 <MX_USART1_UART_Init+0x94>)
 8002574:	f009 fb2a 	bl	800bbcc <HAL_UARTEx_DisableFifoMode>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800257e:	f000 f8d7 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20001188 	.word	0x20001188
 800258c:	40013800 	.word	0x40013800

08002590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002596:	4b16      	ldr	r3, [pc, #88]	@ (80025f0 <MX_DMA_Init+0x60>)
 8002598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259a:	4a15      	ldr	r2, [pc, #84]	@ (80025f0 <MX_DMA_Init+0x60>)
 800259c:	f043 0304 	orr.w	r3, r3, #4
 80025a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80025a2:	4b13      	ldr	r3, [pc, #76]	@ (80025f0 <MX_DMA_Init+0x60>)
 80025a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	607b      	str	r3, [r7, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025ae:	4b10      	ldr	r3, [pc, #64]	@ (80025f0 <MX_DMA_Init+0x60>)
 80025b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025b2:	4a0f      	ldr	r2, [pc, #60]	@ (80025f0 <MX_DMA_Init+0x60>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80025ba:	4b0d      	ldr	r3, [pc, #52]	@ (80025f0 <MX_DMA_Init+0x60>)
 80025bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	603b      	str	r3, [r7, #0]
 80025c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	200b      	movs	r0, #11
 80025cc:	f003 fadf 	bl	8005b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025d0:	200b      	movs	r0, #11
 80025d2:	f003 faf6 	bl	8005bc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	200c      	movs	r0, #12
 80025dc:	f003 fad7 	bl	8005b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80025e0:	200c      	movs	r0, #12
 80025e2:	f003 faee 	bl	8005bc2 <HAL_NVIC_EnableIRQ>

}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000

080025f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fa:	f107 030c 	add.w	r3, r7, #12
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800260a:	4b46      	ldr	r3, [pc, #280]	@ (8002724 <MX_GPIO_Init+0x130>)
 800260c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260e:	4a45      	ldr	r2, [pc, #276]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002610:	f043 0304 	orr.w	r3, r3, #4
 8002614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002616:	4b43      	ldr	r3, [pc, #268]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002622:	4b40      	ldr	r3, [pc, #256]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002626:	4a3f      	ldr	r2, [pc, #252]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002628:	f043 0301 	orr.w	r3, r3, #1
 800262c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800262e:	4b3d      	ldr	r3, [pc, #244]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	607b      	str	r3, [r7, #4]
 8002638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800263a:	4b3a      	ldr	r3, [pc, #232]	@ (8002724 <MX_GPIO_Init+0x130>)
 800263c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263e:	4a39      	ldr	r2, [pc, #228]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002640:	f043 0302 	orr.w	r3, r3, #2
 8002644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002646:	4b37      	ldr	r3, [pc, #220]	@ (8002724 <MX_GPIO_Init+0x130>)
 8002648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002652:	2200      	movs	r2, #0
 8002654:	2150      	movs	r1, #80	@ 0x50
 8002656:	4834      	ldr	r0, [pc, #208]	@ (8002728 <MX_GPIO_Init+0x134>)
 8002658:	f004 fa10 	bl	8006a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 800265c:	2200      	movs	r2, #0
 800265e:	2107      	movs	r1, #7
 8002660:	4832      	ldr	r0, [pc, #200]	@ (800272c <MX_GPIO_Init+0x138>)
 8002662:	f004 fa0b 	bl	8006a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8002666:	2200      	movs	r2, #0
 8002668:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 800266c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002670:	f004 fa04 	bl	8006a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8002674:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002678:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800267e:	2302      	movs	r3, #2
 8002680:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8002682:	f107 030c 	add.w	r3, r7, #12
 8002686:	4619      	mov	r1, r3
 8002688:	4827      	ldr	r0, [pc, #156]	@ (8002728 <MX_GPIO_Init+0x134>)
 800268a:	f004 f85d 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800268e:	f242 030c 	movw	r3, #8204	@ 0x200c
 8002692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002694:	2300      	movs	r3, #0
 8002696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	4619      	mov	r1, r3
 80026a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026a6:	f004 f84f 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80026aa:	2350      	movs	r3, #80	@ 0x50
 80026ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ae:	2301      	movs	r3, #1
 80026b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ba:	f107 030c 	add.w	r3, r7, #12
 80026be:	4619      	mov	r1, r3
 80026c0:	4819      	ldr	r0, [pc, #100]	@ (8002728 <MX_GPIO_Init+0x134>)
 80026c2:	f004 f841 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80026c6:	2307      	movs	r3, #7
 80026c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ca:	2301      	movs	r3, #1
 80026cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d6:	f107 030c 	add.w	r3, r7, #12
 80026da:	4619      	mov	r1, r3
 80026dc:	4813      	ldr	r0, [pc, #76]	@ (800272c <MX_GPIO_Init+0x138>)
 80026de:	f004 f833 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80026e2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80026e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e8:	2300      	movs	r3, #0
 80026ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f0:	f107 030c 	add.w	r3, r7, #12
 80026f4:	4619      	mov	r1, r3
 80026f6:	480d      	ldr	r0, [pc, #52]	@ (800272c <MX_GPIO_Init+0x138>)
 80026f8:	f004 f826 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80026fc:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8002700:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002702:	2301      	movs	r3, #1
 8002704:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270a:	2300      	movs	r3, #0
 800270c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 030c 	add.w	r3, r7, #12
 8002712:	4619      	mov	r1, r3
 8002714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002718:	f004 f816 	bl	8006748 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800271c:	bf00      	nop
 800271e:	3720      	adds	r7, #32
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000
 8002728:	48000800 	.word	0x48000800
 800272c:	48000400 	.word	0x48000400

08002730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002734:	b672      	cpsid	i
}
 8002736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002738:	bf00      	nop
 800273a:	e7fd      	b.n	8002738 <Error_Handler+0x8>

0800273c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002742:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <HAL_MspInit+0x44>)
 8002744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002746:	4a0e      	ldr	r2, [pc, #56]	@ (8002780 <HAL_MspInit+0x44>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	6613      	str	r3, [r2, #96]	@ 0x60
 800274e:	4b0c      	ldr	r3, [pc, #48]	@ (8002780 <HAL_MspInit+0x44>)
 8002750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800275a:	4b09      	ldr	r3, [pc, #36]	@ (8002780 <HAL_MspInit+0x44>)
 800275c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275e:	4a08      	ldr	r2, [pc, #32]	@ (8002780 <HAL_MspInit+0x44>)
 8002760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002764:	6593      	str	r3, [r2, #88]	@ 0x58
 8002766:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <HAL_MspInit+0x44>)
 8002768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276e:	603b      	str	r3, [r7, #0]
 8002770:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002772:	f006 fe8f 	bl	8009494 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000

08002784 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b09c      	sub	sp, #112	@ 0x70
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800279c:	f107 0318 	add.w	r3, r7, #24
 80027a0:	2244      	movs	r2, #68	@ 0x44
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f00e f9e8 	bl	8010b7a <memset>
  if(hadc->Instance==ADC1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027b2:	d14d      	bne.n	8002850 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80027b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80027ba:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80027be:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027c0:	f107 0318 	add.w	r3, r7, #24
 80027c4:	4618      	mov	r0, r3
 80027c6:	f007 fba3 	bl	8009f10 <HAL_RCCEx_PeriphCLKConfig>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80027d0:	f7ff ffae 	bl	8002730 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80027d4:	4b20      	ldr	r3, [pc, #128]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f0:	4a19      	ldr	r2, [pc, #100]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027f2:	f043 0301 	orr.w	r3, r3, #1
 80027f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027f8:	4b17      	ldr	r3, [pc, #92]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 80027fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002804:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 8002806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002808:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 800280a:	f043 0302 	orr.w	r3, r3, #2
 800280e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <HAL_ADC_MspInit+0xd4>)
 8002812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800281c:	2303      	movs	r3, #3
 800281e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002820:	2303      	movs	r3, #3
 8002822:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002828:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800282c:	4619      	mov	r1, r3
 800282e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002832:	f003 ff89 	bl	8006748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002836:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800283a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800283c:	2303      	movs	r3, #3
 800283e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002844:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002848:	4619      	mov	r1, r3
 800284a:	4804      	ldr	r0, [pc, #16]	@ (800285c <HAL_ADC_MspInit+0xd8>)
 800284c:	f003 ff7c 	bl	8006748 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002850:	bf00      	nop
 8002852:	3770      	adds	r7, #112	@ 0x70
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40021000 	.word	0x40021000
 800285c:	48000400 	.word	0x48000400

08002860 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a15      	ldr	r2, [pc, #84]	@ (80028d4 <HAL_DAC_MspInit+0x74>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d124      	bne.n	80028cc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002882:	4b15      	ldr	r3, [pc, #84]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 8002888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800288c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800288e:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 8002890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 800289c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289e:	4a0e      	ldr	r2, [pc, #56]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028a6:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <HAL_DAC_MspInit+0x78>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80028b2:	2330      	movs	r3, #48	@ 0x30
 80028b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028b6:	2303      	movs	r3, #3
 80028b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 0314 	add.w	r3, r7, #20
 80028c2:	4619      	mov	r1, r3
 80028c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028c8:	f003 ff3e 	bl	8006748 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80028cc:	bf00      	nop
 80028ce:	3728      	adds	r7, #40	@ 0x28
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	50000800 	.word	0x50000800
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b09c      	sub	sp, #112	@ 0x70
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
 80028f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028f4:	f107 0318 	add.w	r3, r7, #24
 80028f8:	2244      	movs	r2, #68	@ 0x44
 80028fa:	2100      	movs	r1, #0
 80028fc:	4618      	mov	r0, r3
 80028fe:	f00e f93c 	bl	8010b7a <memset>
  if(hi2c->Instance==I2C1)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2d      	ldr	r2, [pc, #180]	@ (80029bc <HAL_I2C_MspInit+0xe0>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d153      	bne.n	80029b4 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800290c:	2340      	movs	r3, #64	@ 0x40
 800290e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002910:	2300      	movs	r3, #0
 8002912:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002914:	f107 0318 	add.w	r3, r7, #24
 8002918:	4618      	mov	r0, r3
 800291a:	f007 faf9 	bl	8009f10 <HAL_RCCEx_PeriphCLKConfig>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002924:	f7ff ff04 	bl	8002730 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002928:	4b25      	ldr	r3, [pc, #148]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 800292a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800292c:	4a24      	ldr	r2, [pc, #144]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002934:	4b22      	ldr	r3, [pc, #136]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 8002936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002940:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 8002942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002944:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 8002946:	f043 0302 	orr.w	r3, r3, #2
 800294a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294c:	4b1c      	ldr	r3, [pc, #112]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 800294e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	613b      	str	r3, [r7, #16]
 8002956:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002958:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800295c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800295e:	2312      	movs	r3, #18
 8002960:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002966:	2300      	movs	r3, #0
 8002968:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800296a:	2304      	movs	r3, #4
 800296c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002972:	4619      	mov	r1, r3
 8002974:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002978:	f003 fee6 	bl	8006748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800297c:	2380      	movs	r3, #128	@ 0x80
 800297e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002980:	2312      	movs	r3, #18
 8002982:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002988:	2300      	movs	r3, #0
 800298a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800298c:	2304      	movs	r3, #4
 800298e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002990:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002994:	4619      	mov	r1, r3
 8002996:	480b      	ldr	r0, [pc, #44]	@ (80029c4 <HAL_I2C_MspInit+0xe8>)
 8002998:	f003 fed6 	bl	8006748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 800299e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a0:	4a07      	ldr	r2, [pc, #28]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 80029a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80029a8:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <HAL_I2C_MspInit+0xe4>)
 80029aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80029b4:	bf00      	nop
 80029b6:	3770      	adds	r7, #112	@ 0x70
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40005400 	.word	0x40005400
 80029c0:	40021000 	.word	0x40021000
 80029c4:	48000400 	.word	0x48000400

080029c8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	@ 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a25      	ldr	r2, [pc, #148]	@ (8002a7c <HAL_SPI_MspInit+0xb4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d144      	bne.n	8002a74 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029ea:	4b25      	ldr	r3, [pc, #148]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 80029ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ee:	4a24      	ldr	r2, [pc, #144]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 80029f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80029f6:	4b22      	ldr	r3, [pc, #136]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 80029f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a02:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a06:	4a1e      	ldr	r2, [pc, #120]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1a:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1e:	4a18      	ldr	r2, [pc, #96]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a20:	f043 0302 	orr.w	r3, r3, #2
 8002a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a26:	4b16      	ldr	r3, [pc, #88]	@ (8002a80 <HAL_SPI_MspInit+0xb8>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a32:	23c0      	movs	r3, #192	@ 0xc0
 8002a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a36:	2302      	movs	r3, #2
 8002a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a42:	2305      	movs	r3, #5
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a46:	f107 0314 	add.w	r3, r7, #20
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a50:	f003 fe7a 	bl	8006748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a54:	2308      	movs	r3, #8
 8002a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a60:	2300      	movs	r3, #0
 8002a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a64:	2305      	movs	r3, #5
 8002a66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a68:	f107 0314 	add.w	r3, r7, #20
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4805      	ldr	r0, [pc, #20]	@ (8002a84 <HAL_SPI_MspInit+0xbc>)
 8002a70:	f003 fe6a 	bl	8006748 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a74:	bf00      	nop
 8002a76:	3728      	adds	r7, #40	@ 0x28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40013000 	.word	0x40013000
 8002a80:	40021000 	.word	0x40021000
 8002a84:	48000400 	.word	0x48000400

08002a88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b09a      	sub	sp, #104	@ 0x68
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002aa0:	f107 0310 	add.w	r3, r7, #16
 8002aa4:	2244      	movs	r2, #68	@ 0x44
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f00e f866 	bl	8010b7a <memset>
  if(huart->Instance==USART1)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a4d      	ldr	r2, [pc, #308]	@ (8002be8 <HAL_UART_MspInit+0x160>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	f040 8093 	bne.w	8002be0 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002aba:	2301      	movs	r3, #1
 8002abc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ac2:	f107 0310 	add.w	r3, r7, #16
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f007 fa22 	bl	8009f10 <HAL_RCCEx_PeriphCLKConfig>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002ad2:	f7ff fe2d 	bl	8002730 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ad6:	4b45      	ldr	r3, [pc, #276]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ada:	4a44      	ldr	r2, [pc, #272]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002adc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ae0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ae2:	4b42      	ldr	r3, [pc, #264]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	4b3f      	ldr	r3, [pc, #252]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af2:	4a3e      	ldr	r2, [pc, #248]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002afa:	4b3c      	ldr	r3, [pc, #240]	@ (8002bec <HAL_UART_MspInit+0x164>)
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002b06:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b0a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b18:	2307      	movs	r3, #7
 8002b1a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b20:	4619      	mov	r1, r3
 8002b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b26:	f003 fe0f 	bl	8006748 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002b2a:	4b31      	ldr	r3, [pc, #196]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b2c:	4a31      	ldr	r2, [pc, #196]	@ (8002bf4 <HAL_UART_MspInit+0x16c>)
 8002b2e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002b30:	4b2f      	ldr	r3, [pc, #188]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b32:	2218      	movs	r2, #24
 8002b34:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b36:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b42:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b44:	2280      	movs	r2, #128	@ 0x80
 8002b46:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b48:	4b29      	ldr	r3, [pc, #164]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b4e:	4b28      	ldr	r3, [pc, #160]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002b54:	4b26      	ldr	r3, [pc, #152]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b5a:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b60:	4823      	ldr	r0, [pc, #140]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b62:	f003 fabf 	bl	80060e4 <HAL_DMA_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002b6c:	f7ff fde0 	bl	8002730 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a1f      	ldr	r2, [pc, #124]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002b78:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf0 <HAL_UART_MspInit+0x168>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b80:	4a1e      	ldr	r2, [pc, #120]	@ (8002bfc <HAL_UART_MspInit+0x174>)
 8002b82:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002b84:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b86:	2219      	movs	r2, #25
 8002b88:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b8c:	2210      	movs	r2, #16
 8002b8e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b90:	4b19      	ldr	r3, [pc, #100]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b96:	4b18      	ldr	r3, [pc, #96]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b98:	2280      	movs	r2, #128	@ 0x80
 8002b9a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b9c:	4b16      	ldr	r3, [pc, #88]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ba2:	4b15      	ldr	r3, [pc, #84]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002ba8:	4b13      	ldr	r3, [pc, #76]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bae:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002bb4:	4810      	ldr	r0, [pc, #64]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002bb6:	f003 fa95 	bl	80060e4 <HAL_DMA_Init>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002bc0:	f7ff fdb6 	bl	8002730 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002bc8:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002bca:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf8 <HAL_UART_MspInit+0x170>)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	2025      	movs	r0, #37	@ 0x25
 8002bd6:	f002 ffda 	bl	8005b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bda:	2025      	movs	r0, #37	@ 0x25
 8002bdc:	f002 fff1 	bl	8005bc2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002be0:	bf00      	nop
 8002be2:	3768      	adds	r7, #104	@ 0x68
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40013800 	.word	0x40013800
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	2000121c 	.word	0x2000121c
 8002bf4:	40020008 	.word	0x40020008
 8002bf8:	2000127c 	.word	0x2000127c
 8002bfc:	4002001c 	.word	0x4002001c

08002c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <NMI_Handler+0x4>

08002c08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c0c:	bf00      	nop
 8002c0e:	e7fd      	b.n	8002c0c <HardFault_Handler+0x4>

08002c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <MemManage_Handler+0x4>

08002c18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c1c:	bf00      	nop
 8002c1e:	e7fd      	b.n	8002c1c <BusFault_Handler+0x4>

08002c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c24:	bf00      	nop
 8002c26:	e7fd      	b.n	8002c24 <UsageFault_Handler+0x4>

08002c28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr

08002c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c36:	b480      	push	{r7}
 8002c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c56:	f001 fa4f 	bl	80040f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c64:	4802      	ldr	r0, [pc, #8]	@ (8002c70 <DMA1_Channel1_IRQHandler+0x10>)
 8002c66:	f003 fc20 	bl	80064aa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000121c 	.word	0x2000121c

08002c74 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c78:	4802      	ldr	r0, [pc, #8]	@ (8002c84 <DMA1_Channel2_IRQHandler+0x10>)
 8002c7a:	f003 fc16 	bl	80064aa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	2000127c 	.word	0x2000127c

08002c88 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002c8c:	4802      	ldr	r0, [pc, #8]	@ (8002c98 <USB_LP_IRQHandler+0x10>)
 8002c8e:	f004 ff4c 	bl	8007b2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002c92:	bf00      	nop
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	200031fc 	.word	0x200031fc

08002c9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ca0:	480c      	ldr	r0, [pc, #48]	@ (8002cd4 <USART1_IRQHandler+0x38>)
 8002ca2:	f007 fca1 	bl	800a5e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd4 <USART1_IRQHandler+0x38>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb0:	2b40      	cmp	r3, #64	@ 0x40
 8002cb2:	d10d      	bne.n	8002cd0 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002cb4:	4b07      	ldr	r3, [pc, #28]	@ (8002cd4 <USART1_IRQHandler+0x38>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2240      	movs	r2, #64	@ 0x40
 8002cba:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002cbc:	4b05      	ldr	r3, [pc, #20]	@ (8002cd4 <USART1_IRQHandler+0x38>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	4b04      	ldr	r3, [pc, #16]	@ (8002cd4 <USART1_IRQHandler+0x38>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cca:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8002ccc:	f001 f8ba 	bl	8003e44 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8002cd0:	bf00      	nop
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20001188 	.word	0x20001188

08002cd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return 1;
 8002cdc:	2301      	movs	r3, #1
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <_kill>:

int _kill(int pid, int sig)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cf2:	f00d ff95 	bl	8010c20 <__errno>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2216      	movs	r2, #22
 8002cfa:	601a      	str	r2, [r3, #0]
  return -1;
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <_exit>:

void _exit (int status)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d10:	f04f 31ff 	mov.w	r1, #4294967295
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ffe7 	bl	8002ce8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d1a:	bf00      	nop
 8002d1c:	e7fd      	b.n	8002d1a <_exit+0x12>

08002d1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	e00a      	b.n	8002d46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d30:	f3af 8000 	nop.w
 8002d34:	4601      	mov	r1, r0
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	60ba      	str	r2, [r7, #8]
 8002d3c:	b2ca      	uxtb	r2, r1
 8002d3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	3301      	adds	r3, #1
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	dbf0      	blt.n	8002d30 <_read+0x12>
  }

  return len;
 8002d4e:	687b      	ldr	r3, [r7, #4]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	e009      	b.n	8002d7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	60ba      	str	r2, [r7, #8]
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	dbf1      	blt.n	8002d6a <_write+0x12>
  }
  return len;
 8002d86:	687b      	ldr	r3, [r7, #4]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <_close>:

int _close(int file)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002db8:	605a      	str	r2, [r3, #4]
  return 0;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <_isatty>:

int _isatty(int file)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dd0:	2301      	movs	r3, #1
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr

08002dde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b085      	sub	sp, #20
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	60f8      	str	r0, [r7, #12]
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e00:	4a14      	ldr	r2, [pc, #80]	@ (8002e54 <_sbrk+0x5c>)
 8002e02:	4b15      	ldr	r3, [pc, #84]	@ (8002e58 <_sbrk+0x60>)
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e0c:	4b13      	ldr	r3, [pc, #76]	@ (8002e5c <_sbrk+0x64>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d102      	bne.n	8002e1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e14:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <_sbrk+0x64>)
 8002e16:	4a12      	ldr	r2, [pc, #72]	@ (8002e60 <_sbrk+0x68>)
 8002e18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e1a:	4b10      	ldr	r3, [pc, #64]	@ (8002e5c <_sbrk+0x64>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d207      	bcs.n	8002e38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e28:	f00d fefa 	bl	8010c20 <__errno>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	220c      	movs	r2, #12
 8002e30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e32:	f04f 33ff 	mov.w	r3, #4294967295
 8002e36:	e009      	b.n	8002e4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e38:	4b08      	ldr	r3, [pc, #32]	@ (8002e5c <_sbrk+0x64>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e3e:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <_sbrk+0x64>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4413      	add	r3, r2
 8002e46:	4a05      	ldr	r2, [pc, #20]	@ (8002e5c <_sbrk+0x64>)
 8002e48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20008000 	.word	0x20008000
 8002e58:	00000400 	.word	0x00000400
 8002e5c:	200012dc 	.word	0x200012dc
 8002e60:	20003848 	.word	0x20003848

08002e64 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e68:	4b06      	ldr	r3, [pc, #24]	@ (8002e84 <SystemInit+0x20>)
 8002e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e6e:	4a05      	ldr	r2, [pc, #20]	@ (8002e84 <SystemInit+0x20>)
 8002e70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e78:	bf00      	nop
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000ed00 	.word	0xe000ed00

08002e88 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7fd fa15 	bl	80002c0 <strlen>
 8002e96:	4603      	mov	r3, r0
 8002e98:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8002e9a:	89fb      	ldrh	r3, [r7, #14]
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f00c fc52 	bl	800f748 <CDC_Transmit_FS>
}
 8002ea4:	bf00      	nop
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b0a2      	sub	sp, #136	@ 0x88
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8002eb4:	f107 0008 	add.w	r0, r7, #8
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a06      	ldr	r2, [pc, #24]	@ (8002ed4 <usb_serial_println+0x28>)
 8002ebc:	2180      	movs	r1, #128	@ 0x80
 8002ebe:	f00d fda7 	bl	8010a10 <sniprintf>
	usb_serial_print(buffer);
 8002ec2:	f107 0308 	add.w	r3, r7, #8
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff ffde 	bl	8002e88 <usb_serial_print>
}
 8002ecc:	bf00      	nop
 8002ece:	3788      	adds	r7, #136	@ 0x88
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	08012e00 	.word	0x08012e00

08002ed8 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8002ee2:	4a04      	ldr	r2, [pc, #16]	@ (8002ef4 <modbus_Setup+0x1c>)
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	7013      	strb	r3, [r2, #0]
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	200012e0 	.word	0x200012e0

08002ef8 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b0e5      	sub	sp, #404	@ 0x194
 8002efc:	af04      	add	r7, sp, #16
 8002efe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f02:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f06:	6018      	str	r0, [r3, #0]
 8002f08:	460a      	mov	r2, r1
 8002f0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f0e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002f12:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8002f14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f18:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002f1c:	881a      	ldrh	r2, [r3, #0]
 8002f1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f22:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3301      	adds	r3, #1
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f40:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3302      	adds	r3, #2
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	461c      	mov	r4, r3
 8002f4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	3303      	adds	r3, #3
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	9303      	str	r3, [sp, #12]
 8002f5c:	9402      	str	r4, [sp, #8]
 8002f5e:	9001      	str	r0, [sp, #4]
 8002f60:	9100      	str	r1, [sp, #0]
 8002f62:	4613      	mov	r3, r2
 8002f64:	4ab2      	ldr	r2, [pc, #712]	@ (8003230 <modbus_handle_frame+0x338>)
 8002f66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f6a:	48b2      	ldr	r0, [pc, #712]	@ (8003234 <modbus_handle_frame+0x33c>)
 8002f6c:	f00d fd50 	bl	8010a10 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8002f70:	48b0      	ldr	r0, [pc, #704]	@ (8003234 <modbus_handle_frame+0x33c>)
 8002f72:	f7fd f9a5 	bl	80002c0 <strlen>
 8002f76:	4603      	mov	r3, r0
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	48ad      	ldr	r0, [pc, #692]	@ (8003234 <modbus_handle_frame+0x33c>)
 8002f7e:	f00c fbe3 	bl	800f748 <CDC_Transmit_FS>

	if (len < 6) return;
 8002f82:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f86:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	2b05      	cmp	r3, #5
 8002f8e:	f240 85a1 	bls.w	8003ad4 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 8002f92:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f96:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8002fa2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fa6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	785b      	ldrb	r3, [r3, #1]
 8002fae:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8002fb2:	4ba1      	ldr	r3, [pc, #644]	@ (8003238 <modbus_handle_frame+0x340>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	f040 858c 	bne.w	8003ad8 <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8002fc0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fc4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002fc8:	881b      	ldrh	r3, [r3, #0]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002fd0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002fd4:	6812      	ldr	r2, [r2, #0]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	b21b      	sxth	r3, r3
 8002fdc:	021b      	lsls	r3, r3, #8
 8002fde:	b21a      	sxth	r2, r3
 8002fe0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fe4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	3b02      	subs	r3, #2
 8002fec:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002ff0:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8002ff4:	6809      	ldr	r1, [r1, #0]
 8002ff6:	440b      	add	r3, r1
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	b21b      	sxth	r3, r3
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	b21b      	sxth	r3, r3
 8003000:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003004:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003008:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	3b02      	subs	r3, #2
 8003010:	b29a      	uxth	r2, r3
 8003012:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003016:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800301a:	4611      	mov	r1, r2
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	f000 fd65 	bl	8003aec <modbus_crc16>
 8003022:	4603      	mov	r3, r0
 8003024:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8003028:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800302c:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003030:	429a      	cmp	r2, r3
 8003032:	f040 8553 	bne.w	8003adc <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003036:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800303a:	3b01      	subs	r3, #1
 800303c:	2b0f      	cmp	r3, #15
 800303e:	f200 8540 	bhi.w	8003ac2 <modbus_handle_frame+0xbca>
 8003042:	a201      	add	r2, pc, #4	@ (adr r2, 8003048 <modbus_handle_frame+0x150>)
 8003044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003048:	08003089 	.word	0x08003089
 800304c:	08003241 	.word	0x08003241
 8003050:	080033e5 	.word	0x080033e5
 8003054:	0800354f 	.word	0x0800354f
 8003058:	080036c9 	.word	0x080036c9
 800305c:	08003775 	.word	0x08003775
 8003060:	08003ac3 	.word	0x08003ac3
 8003064:	08003ac3 	.word	0x08003ac3
 8003068:	08003ac3 	.word	0x08003ac3
 800306c:	08003ac3 	.word	0x08003ac3
 8003070:	08003ac3 	.word	0x08003ac3
 8003074:	08003ac3 	.word	0x08003ac3
 8003078:	08003ac3 	.word	0x08003ac3
 800307c:	08003ac3 	.word	0x08003ac3
 8003080:	0800380d 	.word	0x0800380d
 8003084:	08003981 	.word	0x08003981
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003088:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800308c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	3302      	adds	r3, #2
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	b21b      	sxth	r3, r3
 8003098:	021b      	lsls	r3, r3, #8
 800309a:	b21a      	sxth	r2, r3
 800309c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	3303      	adds	r3, #3
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	b21b      	sxth	r3, r3
 80030ac:	4313      	orrs	r3, r2
 80030ae:	b21b      	sxth	r3, r3
 80030b0:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80030b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	3304      	adds	r3, #4
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	b21b      	sxth	r3, r3
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	b21a      	sxth	r2, r3
 80030c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3305      	adds	r3, #5
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	b21b      	sxth	r3, r3
 80030d8:	4313      	orrs	r3, r2
 80030da:	b21b      	sxth	r3, r3
 80030dc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80030e0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d003      	beq.n	80030f0 <modbus_handle_frame+0x1f8>
 80030e8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d909      	bls.n	8003104 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80030f0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80030f4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80030f8:	2203      	movs	r2, #3
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 fd5e 	bl	8003bbc <send_exception>
				return;
 8003100:	f000 bced 	b.w	8003ade <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003104:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8003108:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800310c:	4413      	add	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	3b01      	subs	r3, #1
 8003112:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003116:	4b49      	ldr	r3, [pc, #292]	@ (800323c <modbus_handle_frame+0x344>)
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 800311e:	429a      	cmp	r2, r3
 8003120:	d309      	bcc.n	8003136 <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003122:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003126:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800312a:	2202      	movs	r2, #2
 800312c:	4618      	mov	r0, r3
 800312e:	f000 fd45 	bl	8003bbc <send_exception>
				return;
 8003132:	f000 bcd4 	b.w	8003ade <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003136:	4b40      	ldr	r3, [pc, #256]	@ (8003238 <modbus_handle_frame+0x340>)
 8003138:	781a      	ldrb	r2, [r3, #0]
 800313a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800313e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003142:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003144:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003148:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800314c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003150:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003152:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003156:	3307      	adds	r3, #7
 8003158:	2b00      	cmp	r3, #0
 800315a:	da00      	bge.n	800315e <modbus_handle_frame+0x266>
 800315c:	3307      	adds	r3, #7
 800315e:	10db      	asrs	r3, r3, #3
 8003160:	b2da      	uxtb	r2, r3
 8003162:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003166:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800316a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800316c:	2303      	movs	r3, #3
 800316e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800317e:	2300      	movs	r3, #0
 8003180:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003184:	e044      	b.n	8003210 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003186:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800318a:	4618      	mov	r0, r3
 800318c:	f7fe fcee 	bl	8001b6c <io_coil_read>
 8003190:	4603      	mov	r3, r0
 8003192:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8003196:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800319a:	2b01      	cmp	r3, #1
 800319c:	d10b      	bne.n	80031b6 <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800319e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80031a2:	2201      	movs	r2, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	b25a      	sxtb	r2, r3
 80031aa:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80031ae:	4313      	orrs	r3, r2
 80031b0:	b25b      	sxtb	r3, r3
 80031b2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80031b6:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80031ba:	3301      	adds	r3, #1
 80031bc:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80031c0:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d006      	beq.n	80031d6 <modbus_handle_frame+0x2de>
 80031c8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80031cc:	3b01      	subs	r3, #1
 80031ce:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d112      	bne.n	80031fc <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80031d6:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80031e0:	4619      	mov	r1, r3
 80031e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80031ea:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80031ee:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80031fc:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003200:	3301      	adds	r3, #1
 8003202:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8003206:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800320a:	3301      	adds	r3, #1
 800320c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003210:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003214:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003218:	429a      	cmp	r2, r3
 800321a:	dbb4      	blt.n	8003186 <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 800321c:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003220:	f107 030c 	add.w	r3, r7, #12
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f000 fc9e 	bl	8003b68 <send_response>
 800322c:	f000 bc57 	b.w	8003ade <modbus_handle_frame+0xbe6>
 8003230:	08012e08 	.word	0x08012e08
 8003234:	200012e4 	.word	0x200012e4
 8003238:	200012e0 	.word	0x200012e0
 800323c:	20000808 	.word	0x20000808
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003240:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003244:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3302      	adds	r3, #2
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	b21b      	sxth	r3, r3
 8003250:	021b      	lsls	r3, r3, #8
 8003252:	b21a      	sxth	r2, r3
 8003254:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003258:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	3303      	adds	r3, #3
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	b21b      	sxth	r3, r3
 8003264:	4313      	orrs	r3, r2
 8003266:	b21b      	sxth	r3, r3
 8003268:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 800326c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003270:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3304      	adds	r3, #4
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	b21b      	sxth	r3, r3
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	b21a      	sxth	r2, r3
 8003280:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003284:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3305      	adds	r3, #5
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	b21b      	sxth	r3, r3
 8003290:	4313      	orrs	r3, r2
 8003292:	b21b      	sxth	r3, r3
 8003294:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003298:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <modbus_handle_frame+0x3b0>
 80032a0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d909      	bls.n	80032bc <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80032a8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80032ac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80032b0:	2203      	movs	r2, #3
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fc82 	bl	8003bbc <send_exception>
				return;
 80032b8:	f000 bc11 	b.w	8003ade <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80032bc:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80032c0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80032c4:	4413      	add	r3, r2
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	3b01      	subs	r3, #1
 80032ca:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80032ce:	4bcb      	ldr	r3, [pc, #812]	@ (80035fc <modbus_handle_frame+0x704>)
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d308      	bcc.n	80032ec <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80032da:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80032de:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80032e2:	2202      	movs	r2, #2
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fc69 	bl	8003bbc <send_exception>
				return;
 80032ea:	e3f8      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80032ec:	4bc4      	ldr	r3, [pc, #784]	@ (8003600 <modbus_handle_frame+0x708>)
 80032ee:	781a      	ldrb	r2, [r3, #0]
 80032f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032f8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80032fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003302:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003306:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003308:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800330c:	3307      	adds	r3, #7
 800330e:	2b00      	cmp	r3, #0
 8003310:	da00      	bge.n	8003314 <modbus_handle_frame+0x41c>
 8003312:	3307      	adds	r3, #7
 8003314:	10db      	asrs	r3, r3, #3
 8003316:	b2da      	uxtb	r2, r3
 8003318:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800331c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003320:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003322:	2303      	movs	r3, #3
 8003324:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800332e:	2300      	movs	r3, #0
 8003330:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003334:	2300      	movs	r3, #0
 8003336:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800333a:	e044      	b.n	80033c6 <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 800333c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003340:	4618      	mov	r0, r3
 8003342:	f7fe fc8d 	bl	8001c60 <io_discrete_in_read>
 8003346:	4603      	mov	r3, r0
 8003348:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 800334c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003350:	2b01      	cmp	r3, #1
 8003352:	d10b      	bne.n	800336c <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003354:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003358:	2201      	movs	r2, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	b25a      	sxtb	r2, r3
 8003360:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003364:	4313      	orrs	r3, r2
 8003366:	b25b      	sxtb	r3, r3
 8003368:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800336c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003370:	3301      	adds	r3, #1
 8003372:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8003376:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800337a:	2b08      	cmp	r3, #8
 800337c:	d006      	beq.n	800338c <modbus_handle_frame+0x494>
 800337e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003382:	3b01      	subs	r3, #1
 8003384:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003388:	429a      	cmp	r2, r3
 800338a:	d112      	bne.n	80033b2 <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800338c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8003396:	4619      	mov	r1, r3
 8003398:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800339c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033a0:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80033a4:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80033b2:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80033b6:	3301      	adds	r3, #1
 80033b8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80033bc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80033c0:	3301      	adds	r3, #1
 80033c2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80033c6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80033ca:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80033ce:	429a      	cmp	r2, r3
 80033d0:	dbb4      	blt.n	800333c <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 80033d2:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80033d6:	f107 030c 	add.w	r3, r7, #12
 80033da:	4611      	mov	r1, r2
 80033dc:	4618      	mov	r0, r3
 80033de:	f000 fbc3 	bl	8003b68 <send_response>
 80033e2:	e37c      	b.n	8003ade <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80033e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	3302      	adds	r3, #2
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	b21b      	sxth	r3, r3
 80033f4:	021b      	lsls	r3, r3, #8
 80033f6:	b21a      	sxth	r2, r3
 80033f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	3303      	adds	r3, #3
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	b21b      	sxth	r3, r3
 8003408:	4313      	orrs	r3, r2
 800340a:	b21b      	sxth	r3, r3
 800340c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003410:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003414:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	3304      	adds	r3, #4
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	b21b      	sxth	r3, r3
 8003420:	021b      	lsls	r3, r3, #8
 8003422:	b21a      	sxth	r2, r3
 8003424:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003428:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	3305      	adds	r3, #5
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	b21b      	sxth	r3, r3
 8003434:	4313      	orrs	r3, r2
 8003436:	b21b      	sxth	r3, r3
 8003438:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 800343c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <modbus_handle_frame+0x558>
 8003444:	4b6f      	ldr	r3, [pc, #444]	@ (8003604 <modbus_handle_frame+0x70c>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800344c:	429a      	cmp	r2, r3
 800344e:	d908      	bls.n	8003462 <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003450:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003454:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003458:	2203      	movs	r2, #3
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fbae 	bl	8003bbc <send_exception>
				return;
 8003460:	e33d      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003462:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8003466:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800346a:	4413      	add	r3, r2
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8003474:	4b63      	ldr	r3, [pc, #396]	@ (8003604 <modbus_handle_frame+0x70c>)
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800347c:	429a      	cmp	r2, r3
 800347e:	d308      	bcc.n	8003492 <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003480:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003484:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003488:	2202      	movs	r2, #2
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fb96 	bl	8003bbc <send_exception>
				return;
 8003490:	e325      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003492:	4b5b      	ldr	r3, [pc, #364]	@ (8003600 <modbus_handle_frame+0x708>)
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800349a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800349e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80034a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034a4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034a8:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80034ac:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80034ae:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034c0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80034c2:	2303      	movs	r3, #3
 80034c4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80034ce:	e02f      	b.n	8003530 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80034d0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fe fc35 	bl	8001d44 <io_holding_reg_read>
 80034da:	4603      	mov	r3, r0
 80034dc:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80034e0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80034e4:	0a1b      	lsrs	r3, r3, #8
 80034e6:	b299      	uxth	r1, r3
 80034e8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80034ec:	1c5a      	adds	r2, r3, #1
 80034ee:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80034f2:	461a      	mov	r2, r3
 80034f4:	b2c9      	uxtb	r1, r1
 80034f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034fe:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003500:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800350a:	461a      	mov	r2, r3
 800350c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003510:	b2d9      	uxtb	r1, r3
 8003512:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003516:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800351a:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800351c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003520:	3301      	adds	r3, #1
 8003522:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8003526:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800352a:	3301      	adds	r3, #1
 800352c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003530:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003534:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003538:	429a      	cmp	r2, r3
 800353a:	dbc9      	blt.n	80034d0 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 800353c:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003540:	f107 030c 	add.w	r3, r7, #12
 8003544:	4611      	mov	r1, r2
 8003546:	4618      	mov	r0, r3
 8003548:	f000 fb0e 	bl	8003b68 <send_response>
 800354c:	e2c7      	b.n	8003ade <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800354e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003552:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3302      	adds	r3, #2
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	b21b      	sxth	r3, r3
 800355e:	021b      	lsls	r3, r3, #8
 8003560:	b21a      	sxth	r2, r3
 8003562:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003566:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3303      	adds	r3, #3
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	b21b      	sxth	r3, r3
 8003572:	4313      	orrs	r3, r2
 8003574:	b21b      	sxth	r3, r3
 8003576:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800357a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800357e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	3304      	adds	r3, #4
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	b21b      	sxth	r3, r3
 800358a:	021b      	lsls	r3, r3, #8
 800358c:	b21a      	sxth	r2, r3
 800358e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003592:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	3305      	adds	r3, #5
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	b21b      	sxth	r3, r3
 800359e:	4313      	orrs	r3, r2
 80035a0:	b21b      	sxth	r3, r3
 80035a2:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80035a6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d005      	beq.n	80035ba <modbus_handle_frame+0x6c2>
 80035ae:	4b16      	ldr	r3, [pc, #88]	@ (8003608 <modbus_handle_frame+0x710>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d908      	bls.n	80035cc <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80035ba:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80035be:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80035c2:	2203      	movs	r2, #3
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 faf9 	bl	8003bbc <send_exception>
				return;
 80035ca:	e288      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80035cc:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80035d0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80035d4:	4413      	add	r3, r2
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80035de:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <modbus_handle_frame+0x710>)
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d310      	bcc.n	800360c <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80035ea:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80035ee:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80035f2:	2202      	movs	r2, #2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f000 fae1 	bl	8003bbc <send_exception>
				return;
 80035fa:	e270      	b.n	8003ade <modbus_handle_frame+0xbe6>
 80035fc:	2000082c 	.word	0x2000082c
 8003600:	200012e0 	.word	0x200012e0
 8003604:	20000848 	.word	0x20000848
 8003608:	2000104c 	.word	0x2000104c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 800360c:	4bb2      	ldr	r3, [pc, #712]	@ (80038d8 <modbus_handle_frame+0x9e0>)
 800360e:	781a      	ldrb	r2, [r3, #0]
 8003610:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003614:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003618:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800361a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800361e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003622:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003626:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8003628:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800362c:	b2db      	uxtb	r3, r3
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	b2da      	uxtb	r2, r3
 8003632:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003636:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800363a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800363c:	2303      	movs	r3, #3
 800363e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003642:	2300      	movs	r3, #0
 8003644:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003648:	e02f      	b.n	80036aa <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 800364a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fc1c 	bl	8001e8c <io_input_reg_read>
 8003654:	4603      	mov	r3, r0
 8003656:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800365a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800365e:	0a1b      	lsrs	r3, r3, #8
 8003660:	b299      	uxth	r1, r3
 8003662:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800366c:	461a      	mov	r2, r3
 800366e:	b2c9      	uxtb	r1, r1
 8003670:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003674:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003678:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800367a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003684:	461a      	mov	r2, r3
 8003686:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800368a:	b2d9      	uxtb	r1, r3
 800368c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003690:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003694:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003696:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800369a:	3301      	adds	r3, #1
 800369c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80036a0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80036a4:	3301      	adds	r3, #1
 80036a6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80036aa:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80036ae:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80036b2:	429a      	cmp	r2, r3
 80036b4:	dbc9      	blt.n	800364a <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 80036b6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80036ba:	f107 030c 	add.w	r3, r7, #12
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fa51 	bl	8003b68 <send_response>
 80036c6:	e20a      	b.n	8003ade <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80036c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3302      	adds	r3, #2
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	b21b      	sxth	r3, r3
 80036d8:	021b      	lsls	r3, r3, #8
 80036da:	b21a      	sxth	r2, r3
 80036dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3303      	adds	r3, #3
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	b21b      	sxth	r3, r3
 80036ec:	4313      	orrs	r3, r2
 80036ee:	b21b      	sxth	r3, r3
 80036f0:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80036f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3304      	adds	r3, #4
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	b21b      	sxth	r3, r3
 8003704:	021b      	lsls	r3, r3, #8
 8003706:	b21a      	sxth	r2, r3
 8003708:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800370c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	3305      	adds	r3, #5
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	b21b      	sxth	r3, r3
 8003718:	4313      	orrs	r3, r2
 800371a:	b21b      	sxth	r3, r3
 800371c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003720:	4b6e      	ldr	r3, [pc, #440]	@ (80038dc <modbus_handle_frame+0x9e4>)
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8003728:	429a      	cmp	r2, r3
 800372a:	d308      	bcc.n	800373e <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800372c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003730:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003734:	2202      	movs	r2, #2
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fa40 	bl	8003bbc <send_exception>
				return;
 800373c:	e1cf      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800373e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8003742:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8003746:	bf0c      	ite	eq
 8003748:	2301      	moveq	r3, #1
 800374a:	2300      	movne	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8003752:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8003756:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800375a:	4611      	mov	r1, r2
 800375c:	4618      	mov	r0, r3
 800375e:	f7fe fa21 	bl	8001ba4 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003762:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003766:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800376a:	2106      	movs	r1, #6
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	f000 f9fb 	bl	8003b68 <send_response>
			break;
 8003772:	e1b4      	b.n	8003ade <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003774:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003778:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	3302      	adds	r3, #2
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	b21b      	sxth	r3, r3
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	b21a      	sxth	r2, r3
 8003788:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800378c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	3303      	adds	r3, #3
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	b21b      	sxth	r3, r3
 8003798:	4313      	orrs	r3, r2
 800379a:	b21b      	sxth	r3, r3
 800379c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80037a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	3304      	adds	r3, #4
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	b21b      	sxth	r3, r3
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	b21a      	sxth	r2, r3
 80037b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	3305      	adds	r3, #5
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	b21b      	sxth	r3, r3
 80037c4:	4313      	orrs	r3, r2
 80037c6:	b21b      	sxth	r3, r3
 80037c8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80037cc:	4b44      	ldr	r3, [pc, #272]	@ (80038e0 <modbus_handle_frame+0x9e8>)
 80037ce:	881b      	ldrh	r3, [r3, #0]
 80037d0:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d308      	bcc.n	80037ea <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80037d8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037dc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037e0:	2202      	movs	r2, #2
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f9ea 	bl	8003bbc <send_exception>
				return;
 80037e8:	e179      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80037ea:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80037ee:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80037f2:	4611      	mov	r1, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fe fac5 	bl	8001d84 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80037fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037fe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003802:	2106      	movs	r1, #6
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	f000 f9af 	bl	8003b68 <send_response>
			break;
 800380a:	e168      	b.n	8003ade <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800380c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003810:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	3302      	adds	r3, #2
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	b21b      	sxth	r3, r3
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	b21a      	sxth	r2, r3
 8003820:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003824:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3303      	adds	r3, #3
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	b21b      	sxth	r3, r3
 8003830:	4313      	orrs	r3, r2
 8003832:	b21b      	sxth	r3, r3
 8003834:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003838:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800383c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3304      	adds	r3, #4
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	b21b      	sxth	r3, r3
 8003848:	021b      	lsls	r3, r3, #8
 800384a:	b21a      	sxth	r2, r3
 800384c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003850:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	3305      	adds	r3, #5
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	b21b      	sxth	r3, r3
 800385c:	4313      	orrs	r3, r2
 800385e:	b21b      	sxth	r3, r3
 8003860:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003864:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003868:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	799b      	ldrb	r3, [r3, #6]
 8003870:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003874:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003878:	3307      	adds	r3, #7
 800387a:	2b00      	cmp	r3, #0
 800387c:	da00      	bge.n	8003880 <modbus_handle_frame+0x988>
 800387e:	3307      	adds	r3, #7
 8003880:	10db      	asrs	r3, r3, #3
 8003882:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003886:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800388a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800388e:	4413      	add	r3, r2
 8003890:	4a12      	ldr	r2, [pc, #72]	@ (80038dc <modbus_handle_frame+0x9e4>)
 8003892:	8812      	ldrh	r2, [r2, #0]
 8003894:	4293      	cmp	r3, r2
 8003896:	dd08      	ble.n	80038aa <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003898:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800389c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80038a0:	2202      	movs	r2, #2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 f98a 	bl	8003bbc <send_exception>
				return;
 80038a8:	e119      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80038aa:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d008      	beq.n	80038ca <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80038b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80038bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80038c0:	2203      	movs	r2, #3
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f97a 	bl	8003bbc <send_exception>
				return;
 80038c8:	e109      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80038ca:	2307      	movs	r3, #7
 80038cc:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80038d0:	2300      	movs	r3, #0
 80038d2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80038d6:	e044      	b.n	8003962 <modbus_handle_frame+0xa6a>
 80038d8:	200012e0 	.word	0x200012e0
 80038dc:	20000808 	.word	0x20000808
 80038e0:	20000848 	.word	0x20000848
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80038e4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80038e8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80038ec:	4413      	add	r3, r2
 80038ee:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 80038f2:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80038f6:	08db      	lsrs	r3, r3, #3
 80038f8:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80038fc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003908:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 800390c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003910:	4413      	add	r3, r2
 8003912:	461a      	mov	r2, r3
 8003914:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003918:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4413      	add	r3, r2
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003928:	fa42 f303 	asr.w	r3, r2, r3
 800392c:	b2db      	uxtb	r3, r3
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003936:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800393a:	2b00      	cmp	r3, #0
 800393c:	bf14      	ite	ne
 800393e:	2301      	movne	r3, #1
 8003940:	2300      	moveq	r3, #0
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003948:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800394c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003950:	4611      	mov	r1, r2
 8003952:	4618      	mov	r0, r3
 8003954:	f7fe f926 	bl	8001ba4 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003958:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800395c:	3301      	adds	r3, #1
 800395e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003962:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003966:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800396a:	429a      	cmp	r2, r3
 800396c:	d3ba      	bcc.n	80038e4 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800396e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003972:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003976:	2106      	movs	r1, #6
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	f000 f8f5 	bl	8003b68 <send_response>
			break;
 800397e:	e0ae      	b.n	8003ade <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003980:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003984:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3302      	adds	r3, #2
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	b21b      	sxth	r3, r3
 8003990:	021b      	lsls	r3, r3, #8
 8003992:	b21a      	sxth	r2, r3
 8003994:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003998:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	3303      	adds	r3, #3
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	b21b      	sxth	r3, r3
 80039a4:	4313      	orrs	r3, r2
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80039ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3304      	adds	r3, #4
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	b21b      	sxth	r3, r3
 80039bc:	021b      	lsls	r3, r3, #8
 80039be:	b21a      	sxth	r2, r3
 80039c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	3305      	adds	r3, #5
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b21b      	sxth	r3, r3
 80039d0:	4313      	orrs	r3, r2
 80039d2:	b21b      	sxth	r3, r3
 80039d4:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 80039d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	799b      	ldrb	r3, [r3, #6]
 80039e4:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 80039e8:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 80039ec:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80039f0:	4413      	add	r3, r2
 80039f2:	4a3d      	ldr	r2, [pc, #244]	@ (8003ae8 <modbus_handle_frame+0xbf0>)
 80039f4:	8812      	ldrh	r2, [r2, #0]
 80039f6:	4293      	cmp	r3, r2
 80039f8:	dd08      	ble.n	8003a0c <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039fa:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039fe:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a02:	2202      	movs	r2, #2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 f8d9 	bl	8003bbc <send_exception>
				return;
 8003a0a:	e068      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003a0c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003a10:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d008      	beq.n	8003a2c <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003a1a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003a1e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a22:	2203      	movs	r2, #3
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 f8c9 	bl	8003bbc <send_exception>
				return;
 8003a2a:	e058      	b.n	8003ade <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003a2c:	2307      	movs	r3, #7
 8003a2e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003a32:	2300      	movs	r3, #0
 8003a34:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a38:	e034      	b.n	8003aa4 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003a3a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003a44:	4413      	add	r3, r2
 8003a46:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003a4a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a4e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003a52:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	4413      	add	r3, r2
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	b21b      	sxth	r3, r3
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	b21a      	sxth	r2, r3
 8003a62:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a66:	3301      	adds	r3, #1
 8003a68:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003a6c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003a70:	6809      	ldr	r1, [r1, #0]
 8003a72:	440b      	add	r3, r1
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	b21b      	sxth	r3, r3
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	b21b      	sxth	r3, r3
 8003a7c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003a80:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003a84:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003a88:	4611      	mov	r1, r2
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe f97a 	bl	8001d84 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003a90:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a94:	3302      	adds	r3, #2
 8003a96:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003a9a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003aa4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003aa8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003aac:	429a      	cmp	r2, r3
 8003aae:	dbc4      	blt.n	8003a3a <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003ab0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ab4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ab8:	2106      	movs	r1, #6
 8003aba:	6818      	ldr	r0, [r3, #0]
 8003abc:	f000 f854 	bl	8003b68 <send_response>
			break;
 8003ac0:	e00d      	b.n	8003ade <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8003ac2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ac6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003aca:	2201      	movs	r2, #1
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 f875 	bl	8003bbc <send_exception>
			break;
 8003ad2:	e004      	b.n	8003ade <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8003ad4:	bf00      	nop
 8003ad6:	e002      	b.n	8003ade <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 8003ad8:	bf00      	nop
 8003ada:	e000      	b.n	8003ade <modbus_handle_frame+0xbe6>
		return;
 8003adc:	bf00      	nop
	}
}
 8003ade:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd90      	pop	{r4, r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000848 	.word	0x20000848

08003aec <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003af8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003afc:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003afe:	2300      	movs	r3, #0
 8003b00:	81bb      	strh	r3, [r7, #12]
 8003b02:	e026      	b.n	8003b52 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003b04:	89bb      	ldrh	r3, [r7, #12]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	4413      	add	r3, r2
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	89fb      	ldrh	r3, [r7, #14]
 8003b10:	4053      	eors	r3, r2
 8003b12:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003b14:	2300      	movs	r3, #0
 8003b16:	72fb      	strb	r3, [r7, #11]
 8003b18:	e015      	b.n	8003b46 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003b1a:	89fb      	ldrh	r3, [r7, #14]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00a      	beq.n	8003b3a <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003b24:	89fb      	ldrh	r3, [r7, #14]
 8003b26:	085b      	lsrs	r3, r3, #1
 8003b28:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003b2a:	89fb      	ldrh	r3, [r7, #14]
 8003b2c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003b30:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003b34:	43db      	mvns	r3, r3
 8003b36:	81fb      	strh	r3, [r7, #14]
 8003b38:	e002      	b.n	8003b40 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003b3a:	89fb      	ldrh	r3, [r7, #14]
 8003b3c:	085b      	lsrs	r3, r3, #1
 8003b3e:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003b40:	7afb      	ldrb	r3, [r7, #11]
 8003b42:	3301      	adds	r3, #1
 8003b44:	72fb      	strb	r3, [r7, #11]
 8003b46:	7afb      	ldrb	r3, [r7, #11]
 8003b48:	2b07      	cmp	r3, #7
 8003b4a:	d9e6      	bls.n	8003b1a <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003b4c:	89bb      	ldrh	r3, [r7, #12]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	81bb      	strh	r3, [r7, #12]
 8003b52:	89ba      	ldrh	r2, [r7, #12]
 8003b54:	887b      	ldrh	r3, [r7, #2]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d3d4      	bcc.n	8003b04 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003b5a:	89fb      	ldrh	r3, [r7, #14]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003b74:	887b      	ldrh	r3, [r7, #2]
 8003b76:	4619      	mov	r1, r3
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ffb7 	bl	8003aec <modbus_crc16>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003b82:	887b      	ldrh	r3, [r7, #2]
 8003b84:	1c5a      	adds	r2, r3, #1
 8003b86:	807a      	strh	r2, [r7, #2]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	89fa      	ldrh	r2, [r7, #14]
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003b94:	89fb      	ldrh	r3, [r7, #14]
 8003b96:	0a1b      	lsrs	r3, r3, #8
 8003b98:	b29a      	uxth	r2, r3
 8003b9a:	887b      	ldrh	r3, [r7, #2]
 8003b9c:	1c59      	adds	r1, r3, #1
 8003b9e:	8079      	strh	r1, [r7, #2]
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	440b      	add	r3, r1
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003baa:	887b      	ldrh	r3, [r7, #2]
 8003bac:	4619      	mov	r1, r3
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f8a6 	bl	8003d00 <RS485_Transmit>
}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	71fb      	strb	r3, [r7, #7]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	71bb      	strb	r3, [r7, #6]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003bce:	79fb      	ldrb	r3, [r7, #7]
 8003bd0:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003bd2:	79bb      	ldrb	r3, [r7, #6]
 8003bd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003bdc:	797b      	ldrb	r3, [r7, #5]
 8003bde:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003be0:	f107 0308 	add.w	r3, r7, #8
 8003be4:	2103      	movs	r1, #3
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7ff ff80 	bl	8003aec <modbus_crc16>
 8003bec:	4603      	mov	r3, r0
 8003bee:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003bf0:	89fb      	ldrh	r3, [r7, #14]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003bf6:	89fb      	ldrh	r3, [r7, #14]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003c00:	f107 0308 	add.w	r3, r7, #8
 8003c04:	2105      	movs	r1, #5
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f87a 	bl	8003d00 <RS485_Transmit>
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
	return slave_address;
 8003c18:	4b03      	ldr	r3, [pc, #12]	@ (8003c28 <modbusGetSlaveAddress+0x14>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	200012e0 	.word	0x200012e0

08003c2c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8003c30:	4b07      	ldr	r3, [pc, #28]	@ (8003c50 <RS485_SetTransmitMode+0x24>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a07      	ldr	r2, [pc, #28]	@ (8003c54 <RS485_SetTransmitMode+0x28>)
 8003c36:	8811      	ldrh	r1, [r2, #0]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f002 ff1e 	bl	8006a7c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003c40:	2201      	movs	r2, #1
 8003c42:	2140      	movs	r1, #64	@ 0x40
 8003c44:	4804      	ldr	r0, [pc, #16]	@ (8003c58 <RS485_SetTransmitMode+0x2c>)
 8003c46:	f002 ff19 	bl	8006a7c <HAL_GPIO_WritePin>
#endif
}
 8003c4a:	bf00      	nop
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	200013e4 	.word	0x200013e4
 8003c54:	200013e8 	.word	0x200013e8
 8003c58:	48000800 	.word	0x48000800

08003c5c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8003c60:	4b07      	ldr	r3, [pc, #28]	@ (8003c80 <RS485_SetReceiveMode+0x24>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a07      	ldr	r2, [pc, #28]	@ (8003c84 <RS485_SetReceiveMode+0x28>)
 8003c66:	8811      	ldrh	r1, [r2, #0]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f002 ff06 	bl	8006a7c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003c70:	2200      	movs	r2, #0
 8003c72:	2140      	movs	r1, #64	@ 0x40
 8003c74:	4804      	ldr	r0, [pc, #16]	@ (8003c88 <RS485_SetReceiveMode+0x2c>)
 8003c76:	f002 ff01 	bl	8006a7c <HAL_GPIO_WritePin>
#endif
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	200013e4 	.word	0x200013e4
 8003c84:	200013e8 	.word	0x200013e8
 8003c88:	48000800 	.word	0x48000800

08003c8c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8003c98:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	4810      	ldr	r0, [pc, #64]	@ (8003ce0 <RS485_Setup+0x54>)
 8003ca0:	f00c ff6b 	bl	8010b7a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8003ca4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003ca8:	2100      	movs	r1, #0
 8003caa:	480e      	ldr	r0, [pc, #56]	@ (8003ce4 <RS485_Setup+0x58>)
 8003cac:	f00c ff65 	bl	8010b7a <memset>
	rs485_tx_frame_head = 0;
 8003cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce8 <RS485_Setup+0x5c>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8003cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003cec <RS485_Setup+0x60>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8003cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8003cf0 <RS485_Setup+0x64>)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8003cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8003cf4 <RS485_Setup+0x68>)
 8003cc4:	887b      	ldrh	r3, [r7, #2]
 8003cc6:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8003cc8:	f7ff ffc8 	bl	8003c5c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003ccc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cd0:	4909      	ldr	r1, [pc, #36]	@ (8003cf8 <RS485_Setup+0x6c>)
 8003cd2:	480a      	ldr	r0, [pc, #40]	@ (8003cfc <RS485_Setup+0x70>)
 8003cd4:	f008 f82f 	bl	800bd36 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	200014ec 	.word	0x200014ec
 8003ce4:	20001cfc 	.word	0x20001cfc
 8003ce8:	2000250e 	.word	0x2000250e
 8003cec:	2000250f 	.word	0x2000250f
 8003cf0:	200013e4 	.word	0x200013e4
 8003cf4:	200013e8 	.word	0x200013e8
 8003cf8:	200013ec 	.word	0x200013ec
 8003cfc:	20001188 	.word	0x20001188

08003d00 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003d0c:	887b      	ldrh	r3, [r7, #2]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d036      	beq.n	8003d80 <RS485_Transmit+0x80>
 8003d12:	887b      	ldrh	r3, [r7, #2]
 8003d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d18:	d832      	bhi.n	8003d80 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003d88 <RS485_Transmit+0x88>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	3301      	adds	r3, #1
 8003d22:	425a      	negs	r2, r3
 8003d24:	f003 0307 	and.w	r3, r3, #7
 8003d28:	f002 0207 	and.w	r2, r2, #7
 8003d2c:	bf58      	it	pl
 8003d2e:	4253      	negpl	r3, r2
 8003d30:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8003d32:	4b16      	ldr	r3, [pc, #88]	@ (8003d8c <RS485_Transmit+0x8c>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	7bfa      	ldrb	r2, [r7, #15]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d021      	beq.n	8003d82 <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8003d3e:	4b12      	ldr	r3, [pc, #72]	@ (8003d88 <RS485_Transmit+0x88>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	461a      	mov	r2, r3
 8003d46:	4613      	mov	r3, r2
 8003d48:	01db      	lsls	r3, r3, #7
 8003d4a:	4413      	add	r3, r2
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	4a10      	ldr	r2, [pc, #64]	@ (8003d90 <RS485_Transmit+0x90>)
 8003d50:	4413      	add	r3, r2
 8003d52:	887a      	ldrh	r2, [r7, #2]
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f00c ff8f 	bl	8010c7a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d88 <RS485_Transmit+0x88>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	4619      	mov	r1, r3
 8003d64:	4a0a      	ldr	r2, [pc, #40]	@ (8003d90 <RS485_Transmit+0x90>)
 8003d66:	460b      	mov	r3, r1
 8003d68:	01db      	lsls	r3, r3, #7
 8003d6a:	440b      	add	r3, r1
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	4413      	add	r3, r2
 8003d70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003d74:	887a      	ldrh	r2, [r7, #2]
 8003d76:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8003d78:	4a03      	ldr	r2, [pc, #12]	@ (8003d88 <RS485_Transmit+0x88>)
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	7013      	strb	r3, [r2, #0]
 8003d7e:	e000      	b.n	8003d82 <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003d80:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	2000250e 	.word	0x2000250e
 8003d8c:	2000250f 	.word	0x2000250f
 8003d90:	20001cfc 	.word	0x20001cfc

08003d94 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a21      	ldr	r2, [pc, #132]	@ (8003e2c <HAL_UARTEx_RxEventCallback+0x98>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d13b      	bne.n	8003e22 <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003daa:	4b21      	ldr	r3, [pc, #132]	@ (8003e30 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	3301      	adds	r3, #1
 8003db2:	425a      	negs	r2, r3
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	f002 0207 	and.w	r2, r2, #7
 8003dbc:	bf58      	it	pl
 8003dbe:	4253      	negpl	r3, r2
 8003dc0:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8003dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e34 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	7bfa      	ldrb	r2, [r7, #15]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d023      	beq.n	8003e16 <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8003dce:	887b      	ldrh	r3, [r7, #2]
 8003dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dd4:	d81f      	bhi.n	8003e16 <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8003dd6:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4613      	mov	r3, r2
 8003de0:	01db      	lsls	r3, r3, #7
 8003de2:	4413      	add	r3, r2
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	4a14      	ldr	r2, [pc, #80]	@ (8003e38 <HAL_UARTEx_RxEventCallback+0xa4>)
 8003de8:	4413      	add	r3, r2
 8003dea:	887a      	ldrh	r2, [r7, #2]
 8003dec:	4913      	ldr	r1, [pc, #76]	@ (8003e3c <HAL_UARTEx_RxEventCallback+0xa8>)
 8003dee:	4618      	mov	r0, r3
 8003df0:	f00c ff43 	bl	8010c7a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8003df4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e30 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4a0e      	ldr	r2, [pc, #56]	@ (8003e38 <HAL_UARTEx_RxEventCallback+0xa4>)
 8003dfe:	460b      	mov	r3, r1
 8003e00:	01db      	lsls	r3, r3, #7
 8003e02:	440b      	add	r3, r1
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003e0c:	887a      	ldrh	r2, [r7, #2]
 8003e0e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8003e10:	4a07      	ldr	r2, [pc, #28]	@ (8003e30 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003e12:	7bfb      	ldrb	r3, [r7, #15]
 8003e14:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003e16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e1a:	4908      	ldr	r1, [pc, #32]	@ (8003e3c <HAL_UARTEx_RxEventCallback+0xa8>)
 8003e1c:	4808      	ldr	r0, [pc, #32]	@ (8003e40 <HAL_UARTEx_RxEventCallback+0xac>)
 8003e1e:	f007 ff8a 	bl	800bd36 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8003e22:	bf00      	nop
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40013800 	.word	0x40013800
 8003e30:	2000250c 	.word	0x2000250c
 8003e34:	2000250d 	.word	0x2000250d
 8003e38:	200014ec 	.word	0x200014ec
 8003e3c:	200013ec 	.word	0x200013ec
 8003e40:	20001188 	.word	0x20001188

08003e44 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8003e48:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <RS485_TCCallback+0x30>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8003e4e:	f7ff ff05 	bl	8003c5c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003e52:	4b09      	ldr	r3, [pc, #36]	@ (8003e78 <RS485_TCCallback+0x34>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	4b07      	ldr	r3, [pc, #28]	@ (8003e78 <RS485_TCCallback+0x34>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e60:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003e62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e66:	4905      	ldr	r1, [pc, #20]	@ (8003e7c <RS485_TCCallback+0x38>)
 8003e68:	4803      	ldr	r0, [pc, #12]	@ (8003e78 <RS485_TCCallback+0x34>)
 8003e6a:	f007 ff64 	bl	800bd36 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8003e6e:	bf00      	nop
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20002510 	.word	0x20002510
 8003e78:	20001188 	.word	0x20001188
 8003e7c:	200013ec 	.word	0x200013ec

08003e80 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8003e86:	e02b      	b.n	8003ee0 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8003e88:	4b1c      	ldr	r3, [pc, #112]	@ (8003efc <RS485_ProcessPendingFrames+0x7c>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	4613      	mov	r3, r2
 8003e92:	01db      	lsls	r3, r3, #7
 8003e94:	4413      	add	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	4a19      	ldr	r2, [pc, #100]	@ (8003f00 <RS485_ProcessPendingFrames+0x80>)
 8003e9a:	4413      	add	r3, r2
 8003e9c:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8003e9e:	4b17      	ldr	r3, [pc, #92]	@ (8003efc <RS485_ProcessPendingFrames+0x7c>)
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4a16      	ldr	r2, [pc, #88]	@ (8003f00 <RS485_ProcessPendingFrames+0x80>)
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	01db      	lsls	r3, r3, #7
 8003eac:	440b      	add	r3, r1
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8003eba:	887b      	ldrh	r3, [r7, #2]
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff f81a 	bl	8002ef8 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8003ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <RS485_ProcessPendingFrames+0x7c>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	3301      	adds	r3, #1
 8003ecc:	425a      	negs	r2, r3
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	f002 0207 	and.w	r2, r2, #7
 8003ed6:	bf58      	it	pl
 8003ed8:	4253      	negpl	r3, r2
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	4b07      	ldr	r3, [pc, #28]	@ (8003efc <RS485_ProcessPendingFrames+0x7c>)
 8003ede:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8003ee0:	4b06      	ldr	r3, [pc, #24]	@ (8003efc <RS485_ProcessPendingFrames+0x7c>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	4b07      	ldr	r3, [pc, #28]	@ (8003f04 <RS485_ProcessPendingFrames+0x84>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d1cb      	bne.n	8003e88 <RS485_ProcessPendingFrames+0x8>
	}
}
 8003ef0:	bf00      	nop
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	2000250d 	.word	0x2000250d
 8003f00:	200014ec 	.word	0x200014ec
 8003f04:	2000250c 	.word	0x2000250c

08003f08 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8003f0e:	4b36      	ldr	r3, [pc, #216]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d163      	bne.n	8003fe0 <RS485_TransmitPendingFrames+0xd8>
 8003f18:	4b34      	ldr	r3, [pc, #208]	@ (8003fec <RS485_TransmitPendingFrames+0xe4>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d05f      	beq.n	8003fe0 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8003f20:	4b33      	ldr	r3, [pc, #204]	@ (8003ff0 <RS485_TransmitPendingFrames+0xe8>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	4b33      	ldr	r3, [pc, #204]	@ (8003ff4 <RS485_TransmitPendingFrames+0xec>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d057      	beq.n	8003fe0 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8003f30:	4b2e      	ldr	r3, [pc, #184]	@ (8003fec <RS485_TransmitPendingFrames+0xe4>)
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8003f36:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff0 <RS485_TransmitPendingFrames+0xe8>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	4613      	mov	r3, r2
 8003f40:	01db      	lsls	r3, r3, #7
 8003f42:	4413      	add	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4a2c      	ldr	r2, [pc, #176]	@ (8003ff8 <RS485_TransmitPendingFrames+0xf0>)
 8003f48:	4413      	add	r3, r2
 8003f4a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8003f4c:	4b28      	ldr	r3, [pc, #160]	@ (8003ff0 <RS485_TransmitPendingFrames+0xe8>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	4619      	mov	r1, r3
 8003f54:	4a28      	ldr	r2, [pc, #160]	@ (8003ff8 <RS485_TransmitPendingFrames+0xf0>)
 8003f56:	460b      	mov	r3, r1
 8003f58:	01db      	lsls	r3, r3, #7
 8003f5a:	440b      	add	r3, r1
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 8003f68:	f7ff fe60 	bl	8003c2c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f7a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4819      	ldr	r0, [pc, #100]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f84:	f006 fab0 	bl	800a4e8 <HAL_UART_Transmit_DMA>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8003f8c:	4b16      	ldr	r3, [pc, #88]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	4b15      	ldr	r3, [pc, #84]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f9a:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8003f9c:	787b      	ldrb	r3, [r7, #1]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d010      	beq.n	8003fc4 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8003fa2:	f7ff fe5b 	bl	8003c5c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003fa6:	4b10      	ldr	r3, [pc, #64]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fb4:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003fb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fba:	4910      	ldr	r1, [pc, #64]	@ (8003ffc <RS485_TransmitPendingFrames+0xf4>)
 8003fbc:	480a      	ldr	r0, [pc, #40]	@ (8003fe8 <RS485_TransmitPendingFrames+0xe0>)
 8003fbe:	f007 feba 	bl	800bd36 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8003fc2:	e00d      	b.n	8003fe0 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8003fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff0 <RS485_TransmitPendingFrames+0xe8>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	3301      	adds	r3, #1
 8003fcc:	425a      	negs	r2, r3
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	f002 0207 	and.w	r2, r2, #7
 8003fd6:	bf58      	it	pl
 8003fd8:	4253      	negpl	r3, r2
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	4b04      	ldr	r3, [pc, #16]	@ (8003ff0 <RS485_TransmitPendingFrames+0xe8>)
 8003fde:	701a      	strb	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	20001188 	.word	0x20001188
 8003fec:	20002510 	.word	0x20002510
 8003ff0:	2000250f 	.word	0x2000250f
 8003ff4:	2000250e 	.word	0x2000250e
 8003ff8:	20001cfc 	.word	0x20001cfc
 8003ffc:	200013ec 	.word	0x200013ec

08004000 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004000:	480d      	ldr	r0, [pc, #52]	@ (8004038 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004002:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004004:	f7fe ff2e 	bl	8002e64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004008:	480c      	ldr	r0, [pc, #48]	@ (800403c <LoopForever+0x6>)
  ldr r1, =_edata
 800400a:	490d      	ldr	r1, [pc, #52]	@ (8004040 <LoopForever+0xa>)
  ldr r2, =_sidata
 800400c:	4a0d      	ldr	r2, [pc, #52]	@ (8004044 <LoopForever+0xe>)
  movs r3, #0
 800400e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004010:	e002      	b.n	8004018 <LoopCopyDataInit>

08004012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004016:	3304      	adds	r3, #4

08004018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800401a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800401c:	d3f9      	bcc.n	8004012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800401e:	4a0a      	ldr	r2, [pc, #40]	@ (8004048 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004020:	4c0a      	ldr	r4, [pc, #40]	@ (800404c <LoopForever+0x16>)
  movs r3, #0
 8004022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004024:	e001      	b.n	800402a <LoopFillZerobss>

08004026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004028:	3204      	adds	r2, #4

0800402a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800402a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800402c:	d3fb      	bcc.n	8004026 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800402e:	f00c fdfd 	bl	8010c2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004032:	f7fd ff8f 	bl	8001f54 <main>

08004036 <LoopForever>:

LoopForever:
    b LoopForever
 8004036:	e7fe      	b.n	8004036 <LoopForever>
  ldr   r0, =_estack
 8004038:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800403c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004040:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004044:	08014d34 	.word	0x08014d34
  ldr r2, =_sbss
 8004048:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 800404c:	20003844 	.word	0x20003844

08004050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004050:	e7fe      	b.n	8004050 <ADC1_2_IRQHandler>

08004052 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800405c:	2003      	movs	r0, #3
 800405e:	f001 fd8b 	bl	8005b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004062:	200f      	movs	r0, #15
 8004064:	f000 f80e 	bl	8004084 <HAL_InitTick>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	71fb      	strb	r3, [r7, #7]
 8004072:	e001      	b.n	8004078 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004074:	f7fe fb62 	bl	800273c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004078:	79fb      	ldrb	r3, [r7, #7]

}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004090:	4b16      	ldr	r3, [pc, #88]	@ (80040ec <HAL_InitTick+0x68>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d022      	beq.n	80040de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004098:	4b15      	ldr	r3, [pc, #84]	@ (80040f0 <HAL_InitTick+0x6c>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4b13      	ldr	r3, [pc, #76]	@ (80040ec <HAL_InitTick+0x68>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80040a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 fd96 	bl	8005bde <HAL_SYSTICK_Config>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10f      	bne.n	80040d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b0f      	cmp	r3, #15
 80040bc:	d809      	bhi.n	80040d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040be:	2200      	movs	r2, #0
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	f04f 30ff 	mov.w	r0, #4294967295
 80040c6:	f001 fd62 	bl	8005b8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040ca:	4a0a      	ldr	r2, [pc, #40]	@ (80040f4 <HAL_InitTick+0x70>)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	e007      	b.n	80040e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	73fb      	strb	r3, [r7, #15]
 80040d6:	e004      	b.n	80040e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
 80040dc:	e001      	b.n	80040e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	2000000c 	.word	0x2000000c
 80040f0:	20000004 	.word	0x20000004
 80040f4:	20000008 	.word	0x20000008

080040f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040fc:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <HAL_IncTick+0x1c>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <HAL_IncTick+0x20>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4413      	add	r3, r2
 8004106:	4a03      	ldr	r2, [pc, #12]	@ (8004114 <HAL_IncTick+0x1c>)
 8004108:	6013      	str	r3, [r2, #0]
}
 800410a:	bf00      	nop
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	20002514 	.word	0x20002514
 8004118:	2000000c 	.word	0x2000000c

0800411c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  return uwTick;
 8004120:	4b03      	ldr	r3, [pc, #12]	@ (8004130 <HAL_GetTick+0x14>)
 8004122:	681b      	ldr	r3, [r3, #0]
}
 8004124:	4618      	mov	r0, r3
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	20002514 	.word	0x20002514

08004134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800413c:	f7ff ffee 	bl	800411c <HAL_GetTick>
 8004140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d004      	beq.n	8004158 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800414e:	4b09      	ldr	r3, [pc, #36]	@ (8004174 <HAL_Delay+0x40>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4413      	add	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004158:	bf00      	nop
 800415a:	f7ff ffdf 	bl	800411c <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	429a      	cmp	r2, r3
 8004168:	d8f7      	bhi.n	800415a <HAL_Delay+0x26>
  {
  }
}
 800416a:	bf00      	nop
 800416c:	bf00      	nop
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	2000000c 	.word	0x2000000c

08004178 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	431a      	orrs	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	609a      	str	r2, [r3, #8]
}
 8004192:	bf00      	nop
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr

0800419e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
 80041a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	609a      	str	r2, [r3, #8]
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	3360      	adds	r3, #96	@ 0x60
 80041f2:	461a      	mov	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4b08      	ldr	r3, [pc, #32]	@ (8004224 <LL_ADC_SetOffset+0x44>)
 8004202:	4013      	ands	r3, r2
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	4313      	orrs	r3, r2
 8004210:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004218:	bf00      	nop
 800421a:	371c      	adds	r7, #28
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	03fff000 	.word	0x03fff000

08004228 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3360      	adds	r3, #96	@ 0x60
 8004236:	461a      	mov	r2, r3
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004248:	4618      	mov	r0, r3
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	3360      	adds	r3, #96	@ 0x60
 8004264:	461a      	mov	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	431a      	orrs	r2, r3
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800428a:	b480      	push	{r7}
 800428c:	b087      	sub	sp, #28
 800428e:	af00      	add	r7, sp, #0
 8004290:	60f8      	str	r0, [r7, #12]
 8004292:	60b9      	str	r1, [r7, #8]
 8004294:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3360      	adds	r3, #96	@ 0x60
 800429a:	461a      	mov	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80042b4:	bf00      	nop
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3360      	adds	r3, #96	@ 0x60
 80042d0:	461a      	mov	r2, r3
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	431a      	orrs	r2, r3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80042ea:	bf00      	nop
 80042ec:	371c      	adds	r7, #28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	615a      	str	r2, [r3, #20]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004342:	b480      	push	{r7}
 8004344:	b087      	sub	sp, #28
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	60b9      	str	r1, [r7, #8]
 800434c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3330      	adds	r3, #48	@ 0x30
 8004352:	461a      	mov	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	f003 030c 	and.w	r3, r3, #12
 800435e:	4413      	add	r3, r2
 8004360:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f003 031f 	and.w	r3, r3, #31
 800436c:	211f      	movs	r1, #31
 800436e:	fa01 f303 	lsl.w	r3, r1, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	401a      	ands	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	0e9b      	lsrs	r3, r3, #26
 800437a:	f003 011f 	and.w	r1, r3, #31
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f003 031f 	and.w	r3, r3, #31
 8004384:	fa01 f303 	lsl.w	r3, r1, r3
 8004388:	431a      	orrs	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800438e:	bf00      	nop
 8004390:	371c      	adds	r7, #28
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800439a:	b480      	push	{r7}
 800439c:	b087      	sub	sp, #28
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	3314      	adds	r3, #20
 80043aa:	461a      	mov	r2, r3
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	0e5b      	lsrs	r3, r3, #25
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	f003 0304 	and.w	r3, r3, #4
 80043b6:	4413      	add	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	0d1b      	lsrs	r3, r3, #20
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	2107      	movs	r1, #7
 80043c8:	fa01 f303 	lsl.w	r3, r1, r3
 80043cc:	43db      	mvns	r3, r3
 80043ce:	401a      	ands	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	0d1b      	lsrs	r3, r3, #20
 80043d4:	f003 031f 	and.w	r3, r3, #31
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	fa01 f303 	lsl.w	r3, r1, r3
 80043de:	431a      	orrs	r2, r3
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043e4:	bf00      	nop
 80043e6:	371c      	adds	r7, #28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004408:	43db      	mvns	r3, r3
 800440a:	401a      	ands	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f003 0318 	and.w	r3, r3, #24
 8004412:	4908      	ldr	r1, [pc, #32]	@ (8004434 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004414:	40d9      	lsrs	r1, r3
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	400b      	ands	r3, r1
 800441a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800441e:	431a      	orrs	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004426:	bf00      	nop
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	0007ffff 	.word	0x0007ffff

08004438 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 031f 	and.w	r3, r3, #31
}
 8004448:	4618      	mov	r0, r3
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004464:	4618      	mov	r0, r3
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6093      	str	r3, [r2, #8]
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044a8:	d101      	bne.n	80044ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044f8:	d101      	bne.n	80044fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800451c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004520:	f043 0201 	orr.w	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004544:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004548:	f043 0202 	orr.w	r2, r3, #2
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f003 0301 	and.w	r3, r3, #1
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <LL_ADC_IsEnabled+0x18>
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <LL_ADC_IsEnabled+0x1a>
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b02      	cmp	r3, #2
 8004594:	d101      	bne.n	800459a <LL_ADC_IsDisableOngoing+0x18>
 8004596:	2301      	movs	r3, #1
 8004598:	e000      	b.n	800459c <LL_ADC_IsDisableOngoing+0x1a>
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045bc:	f043 0204 	orr.w	r2, r3, #4
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045e4:	f043 0210 	orr.w	r2, r3, #16
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f003 0304 	and.w	r3, r3, #4
 8004608:	2b04      	cmp	r3, #4
 800460a:	d101      	bne.n	8004610 <LL_ADC_REG_IsConversionOngoing+0x18>
 800460c:	2301      	movs	r3, #1
 800460e:	e000      	b.n	8004612 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800462e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004632:	f043 0220 	orr.w	r2, r3, #32
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b08      	cmp	r3, #8
 8004658:	d101      	bne.n	800465e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800465a:	2301      	movs	r3, #1
 800465c:	e000      	b.n	8004660 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800466c:	b590      	push	{r4, r7, lr}
 800466e:	b089      	sub	sp, #36	@ 0x24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004674:	2300      	movs	r3, #0
 8004676:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e167      	b.n	8004956 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004690:	2b00      	cmp	r3, #0
 8004692:	d109      	bne.n	80046a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f7fe f875 	bl	8002784 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7ff fef1 	bl	8004494 <LL_ADC_IsDeepPowerDownEnabled>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d004      	beq.n	80046c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7ff fed7 	bl	8004470 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ff0c 	bl	80044e4 <LL_ADC_IsInternalRegulatorEnabled>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d115      	bne.n	80046fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fef0 	bl	80044bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046dc:	4ba0      	ldr	r3, [pc, #640]	@ (8004960 <HAL_ADC_Init+0x2f4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	4aa0      	ldr	r2, [pc, #640]	@ (8004964 <HAL_ADC_Init+0x2f8>)
 80046e4:	fba2 2303 	umull	r2, r3, r2, r3
 80046e8:	099b      	lsrs	r3, r3, #6
 80046ea:	3301      	adds	r3, #1
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046f0:	e002      	b.n	80046f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3b01      	subs	r3, #1
 80046f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1f9      	bne.n	80046f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f7ff feee 	bl	80044e4 <LL_ADC_IsInternalRegulatorEnabled>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10d      	bne.n	800472a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004712:	f043 0210 	orr.w	r2, r3, #16
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800471e:	f043 0201 	orr.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4618      	mov	r0, r3
 8004730:	f7ff ff62 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 8004734:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473a:	f003 0310 	and.w	r3, r3, #16
 800473e:	2b00      	cmp	r3, #0
 8004740:	f040 8100 	bne.w	8004944 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2b00      	cmp	r3, #0
 8004748:	f040 80fc 	bne.w	8004944 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004750:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004754:	f043 0202 	orr.w	r2, r3, #2
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4618      	mov	r0, r3
 8004762:	f7ff fefb 	bl	800455c <LL_ADC_IsEnabled>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d111      	bne.n	8004790 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800476c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004770:	f7ff fef4 	bl	800455c <LL_ADC_IsEnabled>
 8004774:	4604      	mov	r4, r0
 8004776:	487c      	ldr	r0, [pc, #496]	@ (8004968 <HAL_ADC_Init+0x2fc>)
 8004778:	f7ff fef0 	bl	800455c <LL_ADC_IsEnabled>
 800477c:	4603      	mov	r3, r0
 800477e:	4323      	orrs	r3, r4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d105      	bne.n	8004790 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	4619      	mov	r1, r3
 800478a:	4878      	ldr	r0, [pc, #480]	@ (800496c <HAL_ADC_Init+0x300>)
 800478c:	f7ff fcf4 	bl	8004178 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	7f5b      	ldrb	r3, [r3, #29]
 8004794:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800479a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80047a0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80047a6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047ae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047b0:	4313      	orrs	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d106      	bne.n	80047cc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	3b01      	subs	r3, #1
 80047c4:	045b      	lsls	r3, r3, #17
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d009      	beq.n	80047e8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	4b60      	ldr	r3, [pc, #384]	@ (8004970 <HAL_ADC_Init+0x304>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	69b9      	ldr	r1, [r7, #24]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff ff15 	bl	8004646 <LL_ADC_INJ_IsConversionOngoing>
 800481c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d16d      	bne.n	8004900 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d16a      	bne.n	8004900 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800482e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004836:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004838:	4313      	orrs	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004846:	f023 0302 	bic.w	r3, r3, #2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	69b9      	ldr	r1, [r7, #24]
 8004850:	430b      	orrs	r3, r1
 8004852:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d017      	beq.n	800488c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	691a      	ldr	r2, [r3, #16]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800486a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004874:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004878:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6911      	ldr	r1, [r2, #16]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	430b      	orrs	r3, r1
 8004886:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800488a:	e013      	b.n	80048b4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800489a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	6812      	ldr	r2, [r2, #0]
 80048a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80048ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048b0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d118      	bne.n	80048f0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80048c8:	f023 0304 	bic.w	r3, r3, #4
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048d4:	4311      	orrs	r1, r2
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80048da:	4311      	orrs	r1, r2
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048e0:	430a      	orrs	r2, r1
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	611a      	str	r2, [r3, #16]
 80048ee:	e007      	b.n	8004900 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691a      	ldr	r2, [r3, #16]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0201 	bic.w	r2, r2, #1
 80048fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d10c      	bne.n	8004922 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490e:	f023 010f 	bic.w	r1, r3, #15
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	1e5a      	subs	r2, r3, #1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004920:	e007      	b.n	8004932 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 020f 	bic.w	r2, r2, #15
 8004930:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004936:	f023 0303 	bic.w	r3, r3, #3
 800493a:	f043 0201 	orr.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004942:	e007      	b.n	8004954 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004948:	f043 0210 	orr.w	r2, r3, #16
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004954:	7ffb      	ldrb	r3, [r7, #31]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3724      	adds	r7, #36	@ 0x24
 800495a:	46bd      	mov	sp, r7
 800495c:	bd90      	pop	{r4, r7, pc}
 800495e:	bf00      	nop
 8004960:	20000004 	.word	0x20000004
 8004964:	053e2d63 	.word	0x053e2d63
 8004968:	50000100 	.word	0x50000100
 800496c:	50000300 	.word	0x50000300
 8004970:	fff04007 	.word	0xfff04007

08004974 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800497c:	4859      	ldr	r0, [pc, #356]	@ (8004ae4 <HAL_ADC_Start+0x170>)
 800497e:	f7ff fd5b 	bl	8004438 <LL_ADC_GetMultimode>
 8004982:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff fe35 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	f040 809f 	bne.w	8004ad4 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_ADC_Start+0x30>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e09a      	b.n	8004ada <HAL_ADC_Start+0x166>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 fe63 	bl	8005678 <ADC_Enable>
 80049b2:	4603      	mov	r3, r0
 80049b4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f040 8086 	bne.w	8004aca <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049c6:	f023 0301 	bic.w	r3, r3, #1
 80049ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a44      	ldr	r2, [pc, #272]	@ (8004ae8 <HAL_ADC_Start+0x174>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d002      	beq.n	80049e2 <HAL_ADC_Start+0x6e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	e001      	b.n	80049e6 <HAL_ADC_Start+0x72>
 80049e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6812      	ldr	r2, [r2, #0]
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d002      	beq.n	80049f4 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d105      	bne.n	8004a00 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a0c:	d106      	bne.n	8004a1c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a12:	f023 0206 	bic.w	r2, r3, #6
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	661a      	str	r2, [r3, #96]	@ 0x60
 8004a1a:	e002      	b.n	8004a22 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	221c      	movs	r2, #28
 8004a28:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a2c      	ldr	r2, [pc, #176]	@ (8004ae8 <HAL_ADC_Start+0x174>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d002      	beq.n	8004a42 <HAL_ADC_Start+0xce>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	e001      	b.n	8004a46 <HAL_ADC_Start+0xd2>
 8004a42:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6812      	ldr	r2, [r2, #0]
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d008      	beq.n	8004a60 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d005      	beq.n	8004a60 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	2b05      	cmp	r3, #5
 8004a58:	d002      	beq.n	8004a60 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	2b09      	cmp	r3, #9
 8004a5e:	d114      	bne.n	8004a8a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a72:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a76:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff fd90 	bl	80045a8 <LL_ADC_REG_StartConversion>
 8004a88:	e026      	b.n	8004ad8 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a13      	ldr	r2, [pc, #76]	@ (8004ae8 <HAL_ADC_Start+0x174>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d002      	beq.n	8004aa6 <HAL_ADC_Start+0x132>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	e001      	b.n	8004aaa <HAL_ADC_Start+0x136>
 8004aa6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004aaa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00f      	beq.n	8004ad8 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004abc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004ac0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ac8:	e006      	b.n	8004ad8 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004ad2:	e001      	b.n	8004ad8 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	50000300 	.word	0x50000300
 8004ae8:	50000100 	.word	0x50000100

08004aec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d101      	bne.n	8004b02 <HAL_ADC_Stop+0x16>
 8004afe:	2302      	movs	r3, #2
 8004b00:	e023      	b.n	8004b4a <HAL_ADC_Stop+0x5e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004b0a:	2103      	movs	r1, #3
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fcf7 	bl	8005500 <ADC_ConversionStop>
 8004b12:	4603      	mov	r3, r0
 8004b14:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d111      	bne.n	8004b40 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fe31 	bl	8005784 <ADC_Disable>
 8004b22:	4603      	mov	r3, r0
 8004b24:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d109      	bne.n	8004b40 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	f043 0201 	orr.w	r2, r3, #1
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
	...

08004b54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b088      	sub	sp, #32
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b5e:	4867      	ldr	r0, [pc, #412]	@ (8004cfc <HAL_ADC_PollForConversion+0x1a8>)
 8004b60:	f7ff fc6a 	bl	8004438 <LL_ADC_GetMultimode>
 8004b64:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	2b08      	cmp	r3, #8
 8004b6c:	d102      	bne.n	8004b74 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004b6e:	2308      	movs	r3, #8
 8004b70:	61fb      	str	r3, [r7, #28]
 8004b72:	e02a      	b.n	8004bca <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b05      	cmp	r3, #5
 8004b7e:	d002      	beq.n	8004b86 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2b09      	cmp	r3, #9
 8004b84:	d111      	bne.n	8004baa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d007      	beq.n	8004ba4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b98:	f043 0220 	orr.w	r2, r3, #32
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e0a6      	b.n	8004cf2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004ba8:	e00f      	b.n	8004bca <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004baa:	4854      	ldr	r0, [pc, #336]	@ (8004cfc <HAL_ADC_PollForConversion+0x1a8>)
 8004bac:	f7ff fc52 	bl	8004454 <LL_ADC_GetMultiDMATransfer>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d007      	beq.n	8004bc6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bba:	f043 0220 	orr.w	r2, r3, #32
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e095      	b.n	8004cf2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004bc6:	2304      	movs	r3, #4
 8004bc8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004bca:	f7ff faa7 	bl	800411c <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bd0:	e021      	b.n	8004c16 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d01d      	beq.n	8004c16 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004bda:	f7ff fa9f 	bl	800411c <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d302      	bcc.n	8004bf0 <HAL_ADC_PollForConversion+0x9c>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d112      	bne.n	8004c16 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10b      	bne.n	8004c16 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c02:	f043 0204 	orr.w	r2, r3, #4
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e06d      	b.n	8004cf2 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	4013      	ands	r3, r2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0d6      	beq.n	8004bd2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff fb71 	bl	800431c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d01c      	beq.n	8004c7a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	7f5b      	ldrb	r3, [r3, #29]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d118      	bne.n	8004c7a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b08      	cmp	r3, #8
 8004c54:	d111      	bne.n	8004c7a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d105      	bne.n	8004c7a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c72:	f043 0201 	orr.w	r2, r3, #1
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a20      	ldr	r2, [pc, #128]	@ (8004d00 <HAL_ADC_PollForConversion+0x1ac>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d002      	beq.n	8004c8a <HAL_ADC_PollForConversion+0x136>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	e001      	b.n	8004c8e <HAL_ADC_PollForConversion+0x13a>
 8004c8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6812      	ldr	r2, [r2, #0]
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d008      	beq.n	8004ca8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d005      	beq.n	8004ca8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2b05      	cmp	r3, #5
 8004ca0:	d002      	beq.n	8004ca8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2b09      	cmp	r3, #9
 8004ca6:	d104      	bne.n	8004cb2 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	61bb      	str	r3, [r7, #24]
 8004cb0:	e00d      	b.n	8004cce <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a12      	ldr	r2, [pc, #72]	@ (8004d00 <HAL_ADC_PollForConversion+0x1ac>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d002      	beq.n	8004cc2 <HAL_ADC_PollForConversion+0x16e>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	e001      	b.n	8004cc6 <HAL_ADC_PollForConversion+0x172>
 8004cc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004cc6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d104      	bne.n	8004cde <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2208      	movs	r2, #8
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	e008      	b.n	8004cf0 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d103      	bne.n	8004cf0 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	220c      	movs	r2, #12
 8004cee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3720      	adds	r7, #32
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	50000300 	.word	0x50000300
 8004d00:	50000100 	.word	0x50000100

08004d04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
	...

08004d20 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b0b6      	sub	sp, #216	@ 0xd8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004d30:	2300      	movs	r3, #0
 8004d32:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d101      	bne.n	8004d42 <HAL_ADC_ConfigChannel+0x22>
 8004d3e:	2302      	movs	r3, #2
 8004d40:	e3c8      	b.n	80054d4 <HAL_ADC_ConfigChannel+0x7b4>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7ff fc52 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f040 83ad 	bne.w	80054b6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	6859      	ldr	r1, [r3, #4]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	461a      	mov	r2, r3
 8004d6a:	f7ff faea 	bl	8004342 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff fc40 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 8004d78:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7ff fc60 	bl	8004646 <LL_ADC_INJ_IsConversionOngoing>
 8004d86:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d8a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f040 81d9 	bne.w	8005146 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f040 81d4 	bne.w	8005146 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004da6:	d10f      	bne.n	8004dc8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6818      	ldr	r0, [r3, #0]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2200      	movs	r2, #0
 8004db2:	4619      	mov	r1, r3
 8004db4:	f7ff faf1 	bl	800439a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7ff fa98 	bl	80042f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8004dc6:	e00e      	b.n	8004de6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6818      	ldr	r0, [r3, #0]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	f7ff fae0 	bl	800439a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2100      	movs	r1, #0
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff fa88 	bl	80042f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	695a      	ldr	r2, [r3, #20]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	08db      	lsrs	r3, r3, #3
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d022      	beq.n	8004e4e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	6919      	ldr	r1, [r3, #16]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004e18:	f7ff f9e2 	bl	80041e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	6919      	ldr	r1, [r3, #16]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	461a      	mov	r2, r3
 8004e2a:	f7ff fa2e 	bl	800428a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d102      	bne.n	8004e44 <HAL_ADC_ConfigChannel+0x124>
 8004e3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e42:	e000      	b.n	8004e46 <HAL_ADC_ConfigChannel+0x126>
 8004e44:	2300      	movs	r3, #0
 8004e46:	461a      	mov	r2, r3
 8004e48:	f7ff fa3a 	bl	80042c0 <LL_ADC_SetOffsetSaturation>
 8004e4c:	e17b      	b.n	8005146 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2100      	movs	r1, #0
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff f9e7 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10a      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0x15a>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7ff f9dc 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004e70:	4603      	mov	r3, r0
 8004e72:	0e9b      	lsrs	r3, r3, #26
 8004e74:	f003 021f 	and.w	r2, r3, #31
 8004e78:	e01e      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x198>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff f9d1 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004e86:	4603      	mov	r3, r0
 8004e88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e90:	fa93 f3a3 	rbit	r3, r3
 8004e94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004ea0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	e004      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004eac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004eb0:	fab3 f383 	clz	r3, r3
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d105      	bne.n	8004ed0 <HAL_ADC_ConfigChannel+0x1b0>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	0e9b      	lsrs	r3, r3, #26
 8004eca:	f003 031f 	and.w	r3, r3, #31
 8004ece:	e018      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x1e2>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004edc:	fa93 f3a3 	rbit	r3, r3
 8004ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004ee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004eec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004ef4:	2320      	movs	r3, #32
 8004ef6:	e004      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004ef8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004efc:	fab3 f383 	clz	r3, r3
 8004f00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d106      	bne.n	8004f14 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff f9a0 	bl	8004254 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2101      	movs	r1, #1
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7ff f984 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10a      	bne.n	8004f40 <HAL_ADC_ConfigChannel+0x220>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2101      	movs	r1, #1
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff f979 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004f36:	4603      	mov	r3, r0
 8004f38:	0e9b      	lsrs	r3, r3, #26
 8004f3a:	f003 021f 	and.w	r2, r3, #31
 8004f3e:	e01e      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x25e>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2101      	movs	r1, #1
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff f96e 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f56:	fa93 f3a3 	rbit	r3, r3
 8004f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004f66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004f6e:	2320      	movs	r3, #32
 8004f70:	e004      	b.n	8004f7c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004f72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f76:	fab3 f383 	clz	r3, r3
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d105      	bne.n	8004f96 <HAL_ADC_ConfigChannel+0x276>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	0e9b      	lsrs	r3, r3, #26
 8004f90:	f003 031f 	and.w	r3, r3, #31
 8004f94:	e018      	b.n	8004fc8 <HAL_ADC_ConfigChannel+0x2a8>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fa2:	fa93 f3a3 	rbit	r3, r3
 8004fa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004faa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004fb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004fba:	2320      	movs	r3, #32
 8004fbc:	e004      	b.n	8004fc8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004fbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fc2:	fab3 f383 	clz	r3, r3
 8004fc6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d106      	bne.n	8004fda <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2101      	movs	r1, #1
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff f93d 	bl	8004254 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2102      	movs	r1, #2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff f921 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10a      	bne.n	8005006 <HAL_ADC_ConfigChannel+0x2e6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2102      	movs	r1, #2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7ff f916 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	0e9b      	lsrs	r3, r3, #26
 8005000:	f003 021f 	and.w	r2, r3, #31
 8005004:	e01e      	b.n	8005044 <HAL_ADC_ConfigChannel+0x324>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2102      	movs	r1, #2
 800500c:	4618      	mov	r0, r3
 800500e:	f7ff f90b 	bl	8004228 <LL_ADC_GetOffsetChannel>
 8005012:	4603      	mov	r3, r0
 8005014:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005018:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800501c:	fa93 f3a3 	rbit	r3, r3
 8005020:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005024:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005028:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800502c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005034:	2320      	movs	r3, #32
 8005036:	e004      	b.n	8005042 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005038:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800503c:	fab3 f383 	clz	r3, r3
 8005040:	b2db      	uxtb	r3, r3
 8005042:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800504c:	2b00      	cmp	r3, #0
 800504e:	d105      	bne.n	800505c <HAL_ADC_ConfigChannel+0x33c>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	0e9b      	lsrs	r3, r3, #26
 8005056:	f003 031f 	and.w	r3, r3, #31
 800505a:	e016      	b.n	800508a <HAL_ADC_ConfigChannel+0x36a>
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005064:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005068:	fa93 f3a3 	rbit	r3, r3
 800506c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800506e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005070:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005074:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005078:	2b00      	cmp	r3, #0
 800507a:	d101      	bne.n	8005080 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800507c:	2320      	movs	r3, #32
 800507e:	e004      	b.n	800508a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005080:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005084:	fab3 f383 	clz	r3, r3
 8005088:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800508a:	429a      	cmp	r2, r3
 800508c:	d106      	bne.n	800509c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2200      	movs	r2, #0
 8005094:	2102      	movs	r1, #2
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff f8dc 	bl	8004254 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2103      	movs	r1, #3
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff f8c0 	bl	8004228 <LL_ADC_GetOffsetChannel>
 80050a8:	4603      	mov	r3, r0
 80050aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10a      	bne.n	80050c8 <HAL_ADC_ConfigChannel+0x3a8>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2103      	movs	r1, #3
 80050b8:	4618      	mov	r0, r3
 80050ba:	f7ff f8b5 	bl	8004228 <LL_ADC_GetOffsetChannel>
 80050be:	4603      	mov	r3, r0
 80050c0:	0e9b      	lsrs	r3, r3, #26
 80050c2:	f003 021f 	and.w	r2, r3, #31
 80050c6:	e017      	b.n	80050f8 <HAL_ADC_ConfigChannel+0x3d8>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2103      	movs	r1, #3
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff f8aa 	bl	8004228 <LL_ADC_GetOffsetChannel>
 80050d4:	4603      	mov	r3, r0
 80050d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050da:	fa93 f3a3 	rbit	r3, r3
 80050de:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80050e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050e2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80050e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80050ea:	2320      	movs	r3, #32
 80050ec:	e003      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80050ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050f0:	fab3 f383 	clz	r3, r3
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005100:	2b00      	cmp	r3, #0
 8005102:	d105      	bne.n	8005110 <HAL_ADC_ConfigChannel+0x3f0>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0e9b      	lsrs	r3, r3, #26
 800510a:	f003 031f 	and.w	r3, r3, #31
 800510e:	e011      	b.n	8005134 <HAL_ADC_ConfigChannel+0x414>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005116:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005118:	fa93 f3a3 	rbit	r3, r3
 800511c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800511e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005120:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005128:	2320      	movs	r3, #32
 800512a:	e003      	b.n	8005134 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800512c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800512e:	fab3 f383 	clz	r3, r3
 8005132:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005134:	429a      	cmp	r2, r3
 8005136:	d106      	bne.n	8005146 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2200      	movs	r2, #0
 800513e:	2103      	movs	r1, #3
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff f887 	bl	8004254 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fa06 	bl	800455c <LL_ADC_IsEnabled>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	f040 8140 	bne.w	80053d8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6818      	ldr	r0, [r3, #0]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	6819      	ldr	r1, [r3, #0]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	461a      	mov	r2, r3
 8005166:	f7ff f943 	bl	80043f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	4a8f      	ldr	r2, [pc, #572]	@ (80053ac <HAL_ADC_ConfigChannel+0x68c>)
 8005170:	4293      	cmp	r3, r2
 8005172:	f040 8131 	bne.w	80053d8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10b      	bne.n	800519e <HAL_ADC_ConfigChannel+0x47e>
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	0e9b      	lsrs	r3, r3, #26
 800518c:	3301      	adds	r3, #1
 800518e:	f003 031f 	and.w	r3, r3, #31
 8005192:	2b09      	cmp	r3, #9
 8005194:	bf94      	ite	ls
 8005196:	2301      	movls	r3, #1
 8005198:	2300      	movhi	r3, #0
 800519a:	b2db      	uxtb	r3, r3
 800519c:	e019      	b.n	80051d2 <HAL_ADC_ConfigChannel+0x4b2>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051a6:	fa93 f3a3 	rbit	r3, r3
 80051aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80051ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051ae:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80051b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80051b6:	2320      	movs	r3, #32
 80051b8:	e003      	b.n	80051c2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80051ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051bc:	fab3 f383 	clz	r3, r3
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	3301      	adds	r3, #1
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	2b09      	cmp	r3, #9
 80051ca:	bf94      	ite	ls
 80051cc:	2301      	movls	r3, #1
 80051ce:	2300      	movhi	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d079      	beq.n	80052ca <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d107      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x4d2>
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	0e9b      	lsrs	r3, r3, #26
 80051e8:	3301      	adds	r3, #1
 80051ea:	069b      	lsls	r3, r3, #26
 80051ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051f0:	e015      	b.n	800521e <HAL_ADC_ConfigChannel+0x4fe>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051fa:	fa93 f3a3 	rbit	r3, r3
 80051fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005202:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800520a:	2320      	movs	r3, #32
 800520c:	e003      	b.n	8005216 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800520e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005210:	fab3 f383 	clz	r3, r3
 8005214:	b2db      	uxtb	r3, r3
 8005216:	3301      	adds	r3, #1
 8005218:	069b      	lsls	r3, r3, #26
 800521a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005226:	2b00      	cmp	r3, #0
 8005228:	d109      	bne.n	800523e <HAL_ADC_ConfigChannel+0x51e>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	0e9b      	lsrs	r3, r3, #26
 8005230:	3301      	adds	r3, #1
 8005232:	f003 031f 	and.w	r3, r3, #31
 8005236:	2101      	movs	r1, #1
 8005238:	fa01 f303 	lsl.w	r3, r1, r3
 800523c:	e017      	b.n	800526e <HAL_ADC_ConfigChannel+0x54e>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005246:	fa93 f3a3 	rbit	r3, r3
 800524a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800524c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800524e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005250:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005256:	2320      	movs	r3, #32
 8005258:	e003      	b.n	8005262 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800525a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800525c:	fab3 f383 	clz	r3, r3
 8005260:	b2db      	uxtb	r3, r3
 8005262:	3301      	adds	r3, #1
 8005264:	f003 031f 	and.w	r3, r3, #31
 8005268:	2101      	movs	r1, #1
 800526a:	fa01 f303 	lsl.w	r3, r1, r3
 800526e:	ea42 0103 	orr.w	r1, r2, r3
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10a      	bne.n	8005294 <HAL_ADC_ConfigChannel+0x574>
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	0e9b      	lsrs	r3, r3, #26
 8005284:	3301      	adds	r3, #1
 8005286:	f003 021f 	and.w	r2, r3, #31
 800528a:	4613      	mov	r3, r2
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	4413      	add	r3, r2
 8005290:	051b      	lsls	r3, r3, #20
 8005292:	e018      	b.n	80052c6 <HAL_ADC_ConfigChannel+0x5a6>
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800529a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800529c:	fa93 f3a3 	rbit	r3, r3
 80052a0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80052a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80052a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80052ac:	2320      	movs	r3, #32
 80052ae:	e003      	b.n	80052b8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80052b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b2:	fab3 f383 	clz	r3, r3
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	3301      	adds	r3, #1
 80052ba:	f003 021f 	and.w	r2, r3, #31
 80052be:	4613      	mov	r3, r2
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	4413      	add	r3, r2
 80052c4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052c6:	430b      	orrs	r3, r1
 80052c8:	e081      	b.n	80053ce <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d107      	bne.n	80052e6 <HAL_ADC_ConfigChannel+0x5c6>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	0e9b      	lsrs	r3, r3, #26
 80052dc:	3301      	adds	r3, #1
 80052de:	069b      	lsls	r3, r3, #26
 80052e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052e4:	e015      	b.n	8005312 <HAL_ADC_ConfigChannel+0x5f2>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ee:	fa93 f3a3 	rbit	r3, r3
 80052f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80052f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80052f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80052fe:	2320      	movs	r3, #32
 8005300:	e003      	b.n	800530a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005304:	fab3 f383 	clz	r3, r3
 8005308:	b2db      	uxtb	r3, r3
 800530a:	3301      	adds	r3, #1
 800530c:	069b      	lsls	r3, r3, #26
 800530e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800531a:	2b00      	cmp	r3, #0
 800531c:	d109      	bne.n	8005332 <HAL_ADC_ConfigChannel+0x612>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	0e9b      	lsrs	r3, r3, #26
 8005324:	3301      	adds	r3, #1
 8005326:	f003 031f 	and.w	r3, r3, #31
 800532a:	2101      	movs	r1, #1
 800532c:	fa01 f303 	lsl.w	r3, r1, r3
 8005330:	e017      	b.n	8005362 <HAL_ADC_ConfigChannel+0x642>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	fa93 f3a3 	rbit	r3, r3
 800533e:	61fb      	str	r3, [r7, #28]
  return result;
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800534a:	2320      	movs	r3, #32
 800534c:	e003      	b.n	8005356 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	fab3 f383 	clz	r3, r3
 8005354:	b2db      	uxtb	r3, r3
 8005356:	3301      	adds	r3, #1
 8005358:	f003 031f 	and.w	r3, r3, #31
 800535c:	2101      	movs	r1, #1
 800535e:	fa01 f303 	lsl.w	r3, r1, r3
 8005362:	ea42 0103 	orr.w	r1, r2, r3
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800536e:	2b00      	cmp	r3, #0
 8005370:	d10d      	bne.n	800538e <HAL_ADC_ConfigChannel+0x66e>
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	0e9b      	lsrs	r3, r3, #26
 8005378:	3301      	adds	r3, #1
 800537a:	f003 021f 	and.w	r2, r3, #31
 800537e:	4613      	mov	r3, r2
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	4413      	add	r3, r2
 8005384:	3b1e      	subs	r3, #30
 8005386:	051b      	lsls	r3, r3, #20
 8005388:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800538c:	e01e      	b.n	80053cc <HAL_ADC_ConfigChannel+0x6ac>
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	fa93 f3a3 	rbit	r3, r3
 800539a:	613b      	str	r3, [r7, #16]
  return result;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d104      	bne.n	80053b0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80053a6:	2320      	movs	r3, #32
 80053a8:	e006      	b.n	80053b8 <HAL_ADC_ConfigChannel+0x698>
 80053aa:	bf00      	nop
 80053ac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	fab3 f383 	clz	r3, r3
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	3301      	adds	r3, #1
 80053ba:	f003 021f 	and.w	r2, r3, #31
 80053be:	4613      	mov	r3, r2
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	4413      	add	r3, r2
 80053c4:	3b1e      	subs	r3, #30
 80053c6:	051b      	lsls	r3, r3, #20
 80053c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053cc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80053ce:	683a      	ldr	r2, [r7, #0]
 80053d0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053d2:	4619      	mov	r1, r3
 80053d4:	f7fe ffe1 	bl	800439a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	4b3f      	ldr	r3, [pc, #252]	@ (80054dc <HAL_ADC_ConfigChannel+0x7bc>)
 80053de:	4013      	ands	r3, r2
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d071      	beq.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053e4:	483e      	ldr	r0, [pc, #248]	@ (80054e0 <HAL_ADC_ConfigChannel+0x7c0>)
 80053e6:	f7fe feed 	bl	80041c4 <LL_ADC_GetCommonPathInternalCh>
 80053ea:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a3c      	ldr	r2, [pc, #240]	@ (80054e4 <HAL_ADC_ConfigChannel+0x7c4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d004      	beq.n	8005402 <HAL_ADC_ConfigChannel+0x6e2>
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a3a      	ldr	r2, [pc, #232]	@ (80054e8 <HAL_ADC_ConfigChannel+0x7c8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d127      	bne.n	8005452 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005402:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005406:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d121      	bne.n	8005452 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005416:	d157      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005418:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800541c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005420:	4619      	mov	r1, r3
 8005422:	482f      	ldr	r0, [pc, #188]	@ (80054e0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005424:	f7fe febb 	bl	800419e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005428:	4b30      	ldr	r3, [pc, #192]	@ (80054ec <HAL_ADC_ConfigChannel+0x7cc>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	099b      	lsrs	r3, r3, #6
 800542e:	4a30      	ldr	r2, [pc, #192]	@ (80054f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005430:	fba2 2303 	umull	r2, r3, r2, r3
 8005434:	099b      	lsrs	r3, r3, #6
 8005436:	1c5a      	adds	r2, r3, #1
 8005438:	4613      	mov	r3, r2
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005442:	e002      	b.n	800544a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3b01      	subs	r3, #1
 8005448:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1f9      	bne.n	8005444 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005450:	e03a      	b.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a27      	ldr	r2, [pc, #156]	@ (80054f4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d113      	bne.n	8005484 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800545c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005460:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d10d      	bne.n	8005484 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a22      	ldr	r2, [pc, #136]	@ (80054f8 <HAL_ADC_ConfigChannel+0x7d8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d02a      	beq.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005472:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800547a:	4619      	mov	r1, r3
 800547c:	4818      	ldr	r0, [pc, #96]	@ (80054e0 <HAL_ADC_ConfigChannel+0x7c0>)
 800547e:	f7fe fe8e 	bl	800419e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005482:	e021      	b.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1c      	ldr	r2, [pc, #112]	@ (80054fc <HAL_ADC_ConfigChannel+0x7dc>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d11c      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800548e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d116      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a16      	ldr	r2, [pc, #88]	@ (80054f8 <HAL_ADC_ConfigChannel+0x7d8>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d011      	beq.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054ac:	4619      	mov	r1, r3
 80054ae:	480c      	ldr	r0, [pc, #48]	@ (80054e0 <HAL_ADC_ConfigChannel+0x7c0>)
 80054b0:	f7fe fe75 	bl	800419e <LL_ADC_SetCommonPathInternalCh>
 80054b4:	e008      	b.n	80054c8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ba:	f043 0220 	orr.w	r2, r3, #32
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80054d0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	37d8      	adds	r7, #216	@ 0xd8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	80080000 	.word	0x80080000
 80054e0:	50000300 	.word	0x50000300
 80054e4:	c3210000 	.word	0xc3210000
 80054e8:	90c00010 	.word	0x90c00010
 80054ec:	20000004 	.word	0x20000004
 80054f0:	053e2d63 	.word	0x053e2d63
 80054f4:	c7520000 	.word	0xc7520000
 80054f8:	50000100 	.word	0x50000100
 80054fc:	cb840000 	.word	0xcb840000

08005500 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800550a:	2300      	movs	r3, #0
 800550c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4618      	mov	r0, r3
 8005518:	f7ff f86e 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 800551c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff f88f 	bl	8004646 <LL_ADC_INJ_IsConversionOngoing>
 8005528:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d103      	bne.n	8005538 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 8098 	beq.w	8005668 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d02a      	beq.n	800559c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	7f5b      	ldrb	r3, [r3, #29]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d126      	bne.n	800559c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	7f1b      	ldrb	r3, [r3, #28]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d122      	bne.n	800559c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005556:	2301      	movs	r3, #1
 8005558:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800555a:	e014      	b.n	8005586 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	4a45      	ldr	r2, [pc, #276]	@ (8005674 <ADC_ConversionStop+0x174>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d90d      	bls.n	8005580 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005568:	f043 0210 	orr.w	r2, r3, #16
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005574:	f043 0201 	orr.w	r2, r3, #1
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e074      	b.n	800566a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	3301      	adds	r3, #1
 8005584:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005590:	2b40      	cmp	r3, #64	@ 0x40
 8005592:	d1e3      	bne.n	800555c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2240      	movs	r2, #64	@ 0x40
 800559a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d014      	beq.n	80055cc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7ff f826 	bl	80045f8 <LL_ADC_REG_IsConversionOngoing>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00c      	beq.n	80055cc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fe ffe3 	bl	8004582 <LL_ADC_IsDisableOngoing>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d104      	bne.n	80055cc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff f802 	bl	80045d0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d014      	beq.n	80055fc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff f835 	bl	8004646 <LL_ADC_INJ_IsConversionOngoing>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00c      	beq.n	80055fc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fe ffcb 	bl	8004582 <LL_ADC_IsDisableOngoing>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d104      	bne.n	80055fc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff f811 	bl	800461e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d005      	beq.n	800560e <ADC_ConversionStop+0x10e>
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	2b03      	cmp	r3, #3
 8005606:	d105      	bne.n	8005614 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005608:	230c      	movs	r3, #12
 800560a:	617b      	str	r3, [r7, #20]
        break;
 800560c:	e005      	b.n	800561a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800560e:	2308      	movs	r3, #8
 8005610:	617b      	str	r3, [r7, #20]
        break;
 8005612:	e002      	b.n	800561a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005614:	2304      	movs	r3, #4
 8005616:	617b      	str	r3, [r7, #20]
        break;
 8005618:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800561a:	f7fe fd7f 	bl	800411c <HAL_GetTick>
 800561e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005620:	e01b      	b.n	800565a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005622:	f7fe fd7b 	bl	800411c <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b05      	cmp	r3, #5
 800562e:	d914      	bls.n	800565a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689a      	ldr	r2, [r3, #8]
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	4013      	ands	r3, r2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00d      	beq.n	800565a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005642:	f043 0210 	orr.w	r2, r3, #16
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800564e:	f043 0201 	orr.w	r2, r3, #1
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e007      	b.n	800566a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	4013      	ands	r3, r2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1dc      	bne.n	8005622 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	a33fffff 	.word	0xa33fffff

08005678 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005680:	2300      	movs	r3, #0
 8005682:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4618      	mov	r0, r3
 800568a:	f7fe ff67 	bl	800455c <LL_ADC_IsEnabled>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d169      	bne.n	8005768 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	4b36      	ldr	r3, [pc, #216]	@ (8005774 <ADC_Enable+0xfc>)
 800569c:	4013      	ands	r3, r2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00d      	beq.n	80056be <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a6:	f043 0210 	orr.w	r2, r3, #16
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056b2:	f043 0201 	orr.w	r2, r3, #1
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e055      	b.n	800576a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe ff22 	bl	800450c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056c8:	482b      	ldr	r0, [pc, #172]	@ (8005778 <ADC_Enable+0x100>)
 80056ca:	f7fe fd7b 	bl	80041c4 <LL_ADC_GetCommonPathInternalCh>
 80056ce:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80056d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d013      	beq.n	8005700 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056d8:	4b28      	ldr	r3, [pc, #160]	@ (800577c <ADC_Enable+0x104>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	099b      	lsrs	r3, r3, #6
 80056de:	4a28      	ldr	r2, [pc, #160]	@ (8005780 <ADC_Enable+0x108>)
 80056e0:	fba2 2303 	umull	r2, r3, r2, r3
 80056e4:	099b      	lsrs	r3, r3, #6
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	4613      	mov	r3, r2
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	4413      	add	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056f2:	e002      	b.n	80056fa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1f9      	bne.n	80056f4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005700:	f7fe fd0c 	bl	800411c <HAL_GetTick>
 8005704:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005706:	e028      	b.n	800575a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4618      	mov	r0, r3
 800570e:	f7fe ff25 	bl	800455c <LL_ADC_IsEnabled>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d104      	bne.n	8005722 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4618      	mov	r0, r3
 800571e:	f7fe fef5 	bl	800450c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005722:	f7fe fcfb 	bl	800411c <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d914      	bls.n	800575a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b01      	cmp	r3, #1
 800573c:	d00d      	beq.n	800575a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005742:	f043 0210 	orr.w	r2, r3, #16
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574e:	f043 0201 	orr.w	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e007      	b.n	800576a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b01      	cmp	r3, #1
 8005766:	d1cf      	bne.n	8005708 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	8000003f 	.word	0x8000003f
 8005778:	50000300 	.word	0x50000300
 800577c:	20000004 	.word	0x20000004
 8005780:	053e2d63 	.word	0x053e2d63

08005784 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f7fe fef6 	bl	8004582 <LL_ADC_IsDisableOngoing>
 8005796:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f7fe fedd 	bl	800455c <LL_ADC_IsEnabled>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d047      	beq.n	8005838 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d144      	bne.n	8005838 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 030d 	and.w	r3, r3, #13
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d10c      	bne.n	80057d6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7fe feb7 	bl	8004534 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2203      	movs	r2, #3
 80057cc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80057ce:	f7fe fca5 	bl	800411c <HAL_GetTick>
 80057d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057d4:	e029      	b.n	800582a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057da:	f043 0210 	orr.w	r2, r3, #16
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e6:	f043 0201 	orr.w	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e023      	b.n	800583a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80057f2:	f7fe fc93 	bl	800411c <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d914      	bls.n	800582a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00d      	beq.n	800582a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005812:	f043 0210 	orr.w	r2, r3, #16
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800581e:	f043 0201 	orr.w	r2, r3, #1
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e007      	b.n	800583a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1dc      	bne.n	80057f2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <LL_ADC_IsEnabled>:
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b01      	cmp	r3, #1
 8005854:	d101      	bne.n	800585a <LL_ADC_IsEnabled+0x18>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <LL_ADC_IsEnabled+0x1a>
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <LL_ADC_REG_IsConversionOngoing>:
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 0304 	and.w	r3, r3, #4
 8005878:	2b04      	cmp	r3, #4
 800587a:	d101      	bne.n	8005880 <LL_ADC_REG_IsConversionOngoing+0x18>
 800587c:	2301      	movs	r3, #1
 800587e:	e000      	b.n	8005882 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
	...

08005890 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005890:	b590      	push	{r4, r7, lr}
 8005892:	b0a1      	sub	sp, #132	@ 0x84
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800589a:	2300      	movs	r3, #0
 800589c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d101      	bne.n	80058ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80058aa:	2302      	movs	r3, #2
 80058ac:	e08b      	b.n	80059c6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80058b6:	2300      	movs	r3, #0
 80058b8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80058ba:	2300      	movs	r3, #0
 80058bc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058c6:	d102      	bne.n	80058ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80058c8:	4b41      	ldr	r3, [pc, #260]	@ (80059d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80058ca:	60bb      	str	r3, [r7, #8]
 80058cc:	e001      	b.n	80058d2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80058ce:	2300      	movs	r3, #0
 80058d0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10b      	bne.n	80058f0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058dc:	f043 0220 	orr.w	r2, r3, #32
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e06a      	b.n	80059c6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff ffb8 	bl	8005868 <LL_ADC_REG_IsConversionOngoing>
 80058f8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff ffb2 	bl	8005868 <LL_ADC_REG_IsConversionOngoing>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d14c      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800590a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800590c:	2b00      	cmp	r3, #0
 800590e:	d149      	bne.n	80059a4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005910:	4b30      	ldr	r3, [pc, #192]	@ (80059d4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005912:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d028      	beq.n	800596e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800591c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	6859      	ldr	r1, [r3, #4]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800592e:	035b      	lsls	r3, r3, #13
 8005930:	430b      	orrs	r3, r1
 8005932:	431a      	orrs	r2, r3
 8005934:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005936:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005938:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800593c:	f7ff ff81 	bl	8005842 <LL_ADC_IsEnabled>
 8005940:	4604      	mov	r4, r0
 8005942:	4823      	ldr	r0, [pc, #140]	@ (80059d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005944:	f7ff ff7d 	bl	8005842 <LL_ADC_IsEnabled>
 8005948:	4603      	mov	r3, r0
 800594a:	4323      	orrs	r3, r4
 800594c:	2b00      	cmp	r3, #0
 800594e:	d133      	bne.n	80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005950:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005958:	f023 030f 	bic.w	r3, r3, #15
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	6811      	ldr	r1, [r2, #0]
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	6892      	ldr	r2, [r2, #8]
 8005964:	430a      	orrs	r2, r1
 8005966:	431a      	orrs	r2, r3
 8005968:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800596a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800596c:	e024      	b.n	80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800596e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005978:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800597a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800597e:	f7ff ff60 	bl	8005842 <LL_ADC_IsEnabled>
 8005982:	4604      	mov	r4, r0
 8005984:	4812      	ldr	r0, [pc, #72]	@ (80059d0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005986:	f7ff ff5c 	bl	8005842 <LL_ADC_IsEnabled>
 800598a:	4603      	mov	r3, r0
 800598c:	4323      	orrs	r3, r4
 800598e:	2b00      	cmp	r3, #0
 8005990:	d112      	bne.n	80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005992:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800599a:	f023 030f 	bic.w	r3, r3, #15
 800599e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80059a0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059a2:	e009      	b.n	80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a8:	f043 0220 	orr.w	r2, r3, #32
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80059b6:	e000      	b.n	80059ba <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80059c2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3784      	adds	r7, #132	@ 0x84
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd90      	pop	{r4, r7, pc}
 80059ce:	bf00      	nop
 80059d0:	50000100 	.word	0x50000100
 80059d4:	50000300 	.word	0x50000300

080059d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f003 0307 	and.w	r3, r3, #7
 80059e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059e8:	4b0c      	ldr	r3, [pc, #48]	@ (8005a1c <__NVIC_SetPriorityGrouping+0x44>)
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80059f4:	4013      	ands	r3, r2
 80059f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a0a:	4a04      	ldr	r2, [pc, #16]	@ (8005a1c <__NVIC_SetPriorityGrouping+0x44>)
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	60d3      	str	r3, [r2, #12]
}
 8005a10:	bf00      	nop
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr
 8005a1c:	e000ed00 	.word	0xe000ed00

08005a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a24:	4b04      	ldr	r3, [pc, #16]	@ (8005a38 <__NVIC_GetPriorityGrouping+0x18>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	0a1b      	lsrs	r3, r3, #8
 8005a2a:	f003 0307 	and.w	r3, r3, #7
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	e000ed00 	.word	0xe000ed00

08005a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	db0b      	blt.n	8005a66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a4e:	79fb      	ldrb	r3, [r7, #7]
 8005a50:	f003 021f 	and.w	r2, r3, #31
 8005a54:	4907      	ldr	r1, [pc, #28]	@ (8005a74 <__NVIC_EnableIRQ+0x38>)
 8005a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8005a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	e000e100 	.word	0xe000e100

08005a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	4603      	mov	r3, r0
 8005a80:	6039      	str	r1, [r7, #0]
 8005a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	db0a      	blt.n	8005aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	490c      	ldr	r1, [pc, #48]	@ (8005ac4 <__NVIC_SetPriority+0x4c>)
 8005a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a96:	0112      	lsls	r2, r2, #4
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005aa0:	e00a      	b.n	8005ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	4908      	ldr	r1, [pc, #32]	@ (8005ac8 <__NVIC_SetPriority+0x50>)
 8005aa8:	79fb      	ldrb	r3, [r7, #7]
 8005aaa:	f003 030f 	and.w	r3, r3, #15
 8005aae:	3b04      	subs	r3, #4
 8005ab0:	0112      	lsls	r2, r2, #4
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	761a      	strb	r2, [r3, #24]
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	e000e100 	.word	0xe000e100
 8005ac8:	e000ed00 	.word	0xe000ed00

08005acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b089      	sub	sp, #36	@ 0x24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0307 	and.w	r3, r3, #7
 8005ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f1c3 0307 	rsb	r3, r3, #7
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	bf28      	it	cs
 8005aea:	2304      	movcs	r3, #4
 8005aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	3304      	adds	r3, #4
 8005af2:	2b06      	cmp	r3, #6
 8005af4:	d902      	bls.n	8005afc <NVIC_EncodePriority+0x30>
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	3b03      	subs	r3, #3
 8005afa:	e000      	b.n	8005afe <NVIC_EncodePriority+0x32>
 8005afc:	2300      	movs	r3, #0
 8005afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	43da      	mvns	r2, r3
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	401a      	ands	r2, r3
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b14:	f04f 31ff 	mov.w	r1, #4294967295
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b1e:	43d9      	mvns	r1, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b24:	4313      	orrs	r3, r2
         );
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3724      	adds	r7, #36	@ 0x24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
	...

08005b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b44:	d301      	bcc.n	8005b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b46:	2301      	movs	r3, #1
 8005b48:	e00f      	b.n	8005b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005b74 <SysTick_Config+0x40>)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b52:	210f      	movs	r1, #15
 8005b54:	f04f 30ff 	mov.w	r0, #4294967295
 8005b58:	f7ff ff8e 	bl	8005a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b5c:	4b05      	ldr	r3, [pc, #20]	@ (8005b74 <SysTick_Config+0x40>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b62:	4b04      	ldr	r3, [pc, #16]	@ (8005b74 <SysTick_Config+0x40>)
 8005b64:	2207      	movs	r2, #7
 8005b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	e000e010 	.word	0xe000e010

08005b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff ff29 	bl	80059d8 <__NVIC_SetPriorityGrouping>
}
 8005b86:	bf00      	nop
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b086      	sub	sp, #24
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	4603      	mov	r3, r0
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b9c:	f7ff ff40 	bl	8005a20 <__NVIC_GetPriorityGrouping>
 8005ba0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	68b9      	ldr	r1, [r7, #8]
 8005ba6:	6978      	ldr	r0, [r7, #20]
 8005ba8:	f7ff ff90 	bl	8005acc <NVIC_EncodePriority>
 8005bac:	4602      	mov	r2, r0
 8005bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bb2:	4611      	mov	r1, r2
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7ff ff5f 	bl	8005a78 <__NVIC_SetPriority>
}
 8005bba:	bf00      	nop
 8005bbc:	3718      	adds	r7, #24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b082      	sub	sp, #8
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	4603      	mov	r3, r0
 8005bca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff ff33 	bl	8005a3c <__NVIC_EnableIRQ>
}
 8005bd6:	bf00      	nop
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b082      	sub	sp, #8
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f7ff ffa4 	bl	8005b34 <SysTick_Config>
 8005bec:	4603      	mov	r3, r0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3708      	adds	r7, #8
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b082      	sub	sp, #8
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d101      	bne.n	8005c08 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e014      	b.n	8005c32 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	791b      	ldrb	r3, [r3, #4]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d105      	bne.n	8005c1e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7fc fe21 	bl	8002860 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e056      	b.n	8005cfe <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	795b      	ldrb	r3, [r3, #5]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d101      	bne.n	8005c5c <HAL_DAC_Start+0x20>
 8005c58:	2302      	movs	r3, #2
 8005c5a:	e050      	b.n	8005cfe <HAL_DAC_Start+0xc2>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2202      	movs	r2, #2
 8005c66:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6819      	ldr	r1, [r3, #0]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	f003 0310 	and.w	r3, r3, #16
 8005c74:	2201      	movs	r2, #1
 8005c76:	409a      	lsls	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c80:	4b22      	ldr	r3, [pc, #136]	@ (8005d0c <HAL_DAC_Start+0xd0>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	099b      	lsrs	r3, r3, #6
 8005c86:	4a22      	ldr	r2, [pc, #136]	@ (8005d10 <HAL_DAC_Start+0xd4>)
 8005c88:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8c:	099b      	lsrs	r3, r3, #6
 8005c8e:	3301      	adds	r3, #1
 8005c90:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005c92:	e002      	b.n	8005c9a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1f9      	bne.n	8005c94 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10f      	bne.n	8005cc6 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d11d      	bne.n	8005cf0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0201 	orr.w	r2, r2, #1
 8005cc2:	605a      	str	r2, [r3, #4]
 8005cc4:	e014      	b.n	8005cf0 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	f003 0310 	and.w	r3, r3, #16
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d107      	bne.n	8005cf0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0202 	orr.w	r2, r2, #2
 8005cee:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	20000004 	.word	0x20000004
 8005d10:	053e2d63 	.word	0x053e2d63

08005d14 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
 8005d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e018      	b.n	8005d62 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d105      	bne.n	8005d4e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4413      	add	r3, r2
 8005d48:	3308      	adds	r3, #8
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	e004      	b.n	8005d58 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4413      	add	r3, r2
 8005d54:	3314      	adds	r3, #20
 8005d56:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
	...

08005d70 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08a      	sub	sp, #40	@ 0x28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_DAC_ConfigChannel+0x1c>
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d101      	bne.n	8005d90 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e1a1      	b.n	80060d4 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	795b      	ldrb	r3, [r3, #5]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d101      	bne.n	8005da2 <HAL_DAC_ConfigChannel+0x32>
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e198      	b.n	80060d4 <HAL_DAC_ConfigChannel+0x364>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2201      	movs	r2, #1
 8005da6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2202      	movs	r2, #2
 8005dac:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d17a      	bne.n	8005eac <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005db6:	f7fe f9b1 	bl	800411c <HAL_GetTick>
 8005dba:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d13d      	bne.n	8005e3e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005dc2:	e018      	b.n	8005df6 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005dc4:	f7fe f9aa 	bl	800411c <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d911      	bls.n	8005df6 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00a      	beq.n	8005df6 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	f043 0208 	orr.w	r2, r3, #8
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2203      	movs	r2, #3
 8005df0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e16e      	b.n	80060d4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1df      	bne.n	8005dc4 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e0c:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e0e:	e020      	b.n	8005e52 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005e10:	f7fe f984 	bl	800411c <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d90f      	bls.n	8005e3e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	da0a      	bge.n	8005e3e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f043 0208 	orr.w	r2, r3, #8
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2203      	movs	r2, #3
 8005e38:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e14a      	b.n	80060d4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	dbe3      	blt.n	8005e10 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005e62:	fa01 f303 	lsl.w	r3, r1, r3
 8005e66:	43db      	mvns	r3, r3
 8005e68:	ea02 0103 	and.w	r1, r2, r3
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f003 0310 	and.w	r3, r3, #16
 8005e76:	409a      	lsls	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f003 0310 	and.w	r3, r3, #16
 8005e8c:	21ff      	movs	r1, #255	@ 0xff
 8005e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e92:	43db      	mvns	r3, r3
 8005e94:	ea02 0103 	and.w	r1, r2, r3
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f003 0310 	and.w	r3, r3, #16
 8005ea2:	409a      	lsls	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d11d      	bne.n	8005ef0 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eba:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	221f      	movs	r2, #31
 8005ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec8:	43db      	mvns	r3, r3
 8005eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ecc:	4013      	ands	r3, r2
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f003 0310 	and.w	r3, r3, #16
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eee:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f003 0310 	and.w	r3, r3, #16
 8005efe:	2207      	movs	r2, #7
 8005f00:	fa02 f303 	lsl.w	r3, r2, r3
 8005f04:	43db      	mvns	r3, r3
 8005f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f08:	4013      	ands	r3, r2
 8005f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d102      	bne.n	8005f1a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8005f14:	2300      	movs	r3, #0
 8005f16:	623b      	str	r3, [r7, #32]
 8005f18:	e00f      	b.n	8005f3a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d102      	bne.n	8005f28 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005f22:	2301      	movs	r3, #1
 8005f24:	623b      	str	r3, [r7, #32]
 8005f26:	e008      	b.n	8005f3a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d102      	bne.n	8005f36 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005f30:	2301      	movs	r3, #1
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	e001      	b.n	8005f3a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	689a      	ldr	r2, [r3, #8]
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	6a3a      	ldr	r2, [r7, #32]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f003 0310 	and.w	r3, r3, #16
 8005f50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	43db      	mvns	r3, r3
 8005f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	791b      	ldrb	r3, [r3, #4]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d102      	bne.n	8005f6e <HAL_DAC_ConfigChannel+0x1fe>
 8005f68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f6c:	e000      	b.n	8005f70 <HAL_DAC_ConfigChannel+0x200>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	43db      	mvns	r3, r3
 8005f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f88:	4013      	ands	r3, r2
 8005f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	795b      	ldrb	r3, [r3, #5]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d102      	bne.n	8005f9a <HAL_DAC_ConfigChannel+0x22a>
 8005f94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f98:	e000      	b.n	8005f9c <HAL_DAC_ConfigChannel+0x22c>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d114      	bne.n	8005fdc <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005fb2:	f003 ff2f 	bl	8009e14 <HAL_RCC_GetHCLKFreq>
 8005fb6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	4a48      	ldr	r2, [pc, #288]	@ (80060dc <HAL_DAC_ConfigChannel+0x36c>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d904      	bls.n	8005fca <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fc8:	e00f      	b.n	8005fea <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4a44      	ldr	r2, [pc, #272]	@ (80060e0 <HAL_DAC_ConfigChannel+0x370>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d90a      	bls.n	8005fe8 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fda:	e006      	b.n	8005fea <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fe6:	e000      	b.n	8005fea <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005fe8:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006002:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6819      	ldr	r1, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f003 0310 	and.w	r3, r3, #16
 8006010:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	43da      	mvns	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	400a      	ands	r2, r1
 8006020:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f003 0310 	and.w	r3, r3, #16
 8006030:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006034:	fa02 f303 	lsl.w	r3, r2, r3
 8006038:	43db      	mvns	r3, r3
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	4013      	ands	r3, r2
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f003 0310 	and.w	r3, r3, #16
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006054:	4313      	orrs	r3, r2
 8006056:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800605e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6819      	ldr	r1, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f003 0310 	and.w	r3, r3, #16
 800606c:	22c0      	movs	r2, #192	@ 0xc0
 800606e:	fa02 f303 	lsl.w	r3, r2, r3
 8006072:	43da      	mvns	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	400a      	ands	r2, r1
 800607a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	089b      	lsrs	r3, r3, #2
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	089b      	lsrs	r3, r3, #2
 800608e:	021b      	lsls	r3, r3, #8
 8006090:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f003 0310 	and.w	r3, r3, #16
 80060a6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80060aa:	fa01 f303 	lsl.w	r3, r1, r3
 80060ae:	43db      	mvns	r3, r3
 80060b0:	ea02 0103 	and.w	r1, r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f003 0310 	and.w	r3, r3, #16
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	409a      	lsls	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2201      	movs	r2, #1
 80060ca:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80060d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3728      	adds	r7, #40	@ 0x28
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	09896800 	.word	0x09896800
 80060e0:	04c4b400 	.word	0x04c4b400

080060e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e08d      	b.n	8006212 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	4b47      	ldr	r3, [pc, #284]	@ (800621c <HAL_DMA_Init+0x138>)
 80060fe:	429a      	cmp	r2, r3
 8006100:	d80f      	bhi.n	8006122 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	4b45      	ldr	r3, [pc, #276]	@ (8006220 <HAL_DMA_Init+0x13c>)
 800610a:	4413      	add	r3, r2
 800610c:	4a45      	ldr	r2, [pc, #276]	@ (8006224 <HAL_DMA_Init+0x140>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	091b      	lsrs	r3, r3, #4
 8006114:	009a      	lsls	r2, r3, #2
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a42      	ldr	r2, [pc, #264]	@ (8006228 <HAL_DMA_Init+0x144>)
 800611e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006120:	e00e      	b.n	8006140 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	4b40      	ldr	r3, [pc, #256]	@ (800622c <HAL_DMA_Init+0x148>)
 800612a:	4413      	add	r3, r2
 800612c:	4a3d      	ldr	r2, [pc, #244]	@ (8006224 <HAL_DMA_Init+0x140>)
 800612e:	fba2 2303 	umull	r2, r3, r2, r3
 8006132:	091b      	lsrs	r3, r3, #4
 8006134:	009a      	lsls	r2, r3, #2
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a3c      	ldr	r2, [pc, #240]	@ (8006230 <HAL_DMA_Init+0x14c>)
 800613e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800615a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006164:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006170:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800617c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	4313      	orrs	r3, r2
 8006188:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fa76 	bl	8006684 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061a0:	d102      	bne.n	80061a8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b0:	b2d2      	uxtb	r2, r2
 80061b2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80061bc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d010      	beq.n	80061e8 <HAL_DMA_Init+0x104>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d80c      	bhi.n	80061e8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fa96 	bl	8006700 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d8:	2200      	movs	r2, #0
 80061da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80061e4:	605a      	str	r2, [r3, #4]
 80061e6:	e008      	b.n	80061fa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	40020407 	.word	0x40020407
 8006220:	bffdfff8 	.word	0xbffdfff8
 8006224:	cccccccd 	.word	0xcccccccd
 8006228:	40020000 	.word	0x40020000
 800622c:	bffdfbf8 	.word	0xbffdfbf8
 8006230:	40020400 	.word	0x40020400

08006234 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
 8006240:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006242:	2300      	movs	r3, #0
 8006244:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_DMA_Start_IT+0x20>
 8006250:	2302      	movs	r3, #2
 8006252:	e066      	b.n	8006322 <HAL_DMA_Start_IT+0xee>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b01      	cmp	r3, #1
 8006266:	d155      	bne.n	8006314 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0201 	bic.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	68b9      	ldr	r1, [r7, #8]
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f000 f9bb 	bl	8006608 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006296:	2b00      	cmp	r3, #0
 8006298:	d008      	beq.n	80062ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f042 020e 	orr.w	r2, r2, #14
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	e00f      	b.n	80062cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0204 	bic.w	r2, r2, #4
 80062ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 020a 	orr.w	r2, r2, #10
 80062ca:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062e8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d007      	beq.n	8006302 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006300:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f042 0201 	orr.w	r2, r2, #1
 8006310:	601a      	str	r2, [r3, #0]
 8006312:	e005      	b.n	8006320 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800631c:	2302      	movs	r3, #2
 800631e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006320:	7dfb      	ldrb	r3, [r7, #23]
}
 8006322:	4618      	mov	r0, r3
 8006324:	3718      	adds	r7, #24
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800632a:	b480      	push	{r7}
 800632c:	b085      	sub	sp, #20
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006332:	2300      	movs	r3, #0
 8006334:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b02      	cmp	r3, #2
 8006340:	d005      	beq.n	800634e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2204      	movs	r2, #4
 8006346:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
 800634c:	e037      	b.n	80063be <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 020e 	bic.w	r2, r2, #14
 800635c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006368:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800636c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 0201 	bic.w	r2, r2, #1
 800637c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006382:	f003 021f 	and.w	r2, r3, #31
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638a:	2101      	movs	r1, #1
 800638c:	fa01 f202 	lsl.w	r2, r1, r2
 8006390:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800639a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00c      	beq.n	80063be <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063b2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80063bc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80063ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d00d      	beq.n	8006410 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2204      	movs	r2, #4
 80063f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	73fb      	strb	r3, [r7, #15]
 800640e:	e047      	b.n	80064a0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 020e 	bic.w	r2, r2, #14
 800641e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 0201 	bic.w	r2, r2, #1
 800642e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800643a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800643e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006444:	f003 021f 	and.w	r2, r3, #31
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644c:	2101      	movs	r1, #1
 800644e:	fa01 f202 	lsl.w	r2, r1, r2
 8006452:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800645c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00c      	beq.n	8006480 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006470:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006474:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800647e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	4798      	blx	r3
    }
  }
  return status;
 80064a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b084      	sub	sp, #16
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c6:	f003 031f 	and.w	r3, r3, #31
 80064ca:	2204      	movs	r2, #4
 80064cc:	409a      	lsls	r2, r3
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	4013      	ands	r3, r2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d026      	beq.n	8006524 <HAL_DMA_IRQHandler+0x7a>
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d021      	beq.n	8006524 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d107      	bne.n	80064fe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0204 	bic.w	r2, r2, #4
 80064fc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006502:	f003 021f 	and.w	r2, r3, #31
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650a:	2104      	movs	r1, #4
 800650c:	fa01 f202 	lsl.w	r2, r1, r2
 8006510:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006516:	2b00      	cmp	r3, #0
 8006518:	d071      	beq.n	80065fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006522:	e06c      	b.n	80065fe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006528:	f003 031f 	and.w	r3, r3, #31
 800652c:	2202      	movs	r2, #2
 800652e:	409a      	lsls	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4013      	ands	r3, r2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d02e      	beq.n	8006596 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d029      	beq.n	8006596 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0320 	and.w	r3, r3, #32
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10b      	bne.n	8006568 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 020a 	bic.w	r2, r2, #10
 800655e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800656c:	f003 021f 	and.w	r2, r3, #31
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006574:	2102      	movs	r1, #2
 8006576:	fa01 f202 	lsl.w	r2, r1, r2
 800657a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d038      	beq.n	80065fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006594:	e033      	b.n	80065fe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659a:	f003 031f 	and.w	r3, r3, #31
 800659e:	2208      	movs	r2, #8
 80065a0:	409a      	lsls	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4013      	ands	r3, r2
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d02a      	beq.n	8006600 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d025      	beq.n	8006600 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 020e 	bic.w	r2, r2, #14
 80065c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c8:	f003 021f 	and.w	r2, r3, #31
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d0:	2101      	movs	r1, #1
 80065d2:	fa01 f202 	lsl.w	r2, r1, r2
 80065d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d004      	beq.n	8006600 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80065fe:	bf00      	nop
 8006600:	bf00      	nop
}
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	607a      	str	r2, [r7, #4]
 8006614:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800661e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006624:	2b00      	cmp	r3, #0
 8006626:	d004      	beq.n	8006632 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006630:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006636:	f003 021f 	and.w	r2, r3, #31
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663e:	2101      	movs	r1, #1
 8006640:	fa01 f202 	lsl.w	r2, r1, r2
 8006644:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	2b10      	cmp	r3, #16
 8006654:	d108      	bne.n	8006668 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006666:	e007      	b.n	8006678 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	60da      	str	r2, [r3, #12]
}
 8006678:	bf00      	nop
 800667a:	3714      	adds	r7, #20
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006684:	b480      	push	{r7}
 8006686:	b087      	sub	sp, #28
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	461a      	mov	r2, r3
 8006692:	4b16      	ldr	r3, [pc, #88]	@ (80066ec <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006694:	429a      	cmp	r2, r3
 8006696:	d802      	bhi.n	800669e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006698:	4b15      	ldr	r3, [pc, #84]	@ (80066f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800669a:	617b      	str	r3, [r7, #20]
 800669c:	e001      	b.n	80066a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800669e:	4b15      	ldr	r3, [pc, #84]	@ (80066f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80066a0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	3b08      	subs	r3, #8
 80066ae:	4a12      	ldr	r2, [pc, #72]	@ (80066f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80066b0:	fba2 2303 	umull	r2, r3, r2, r3
 80066b4:	091b      	lsrs	r3, r3, #4
 80066b6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066bc:	089b      	lsrs	r3, r3, #2
 80066be:	009a      	lsls	r2, r3, #2
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	4413      	add	r3, r2
 80066c4:	461a      	mov	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a0b      	ldr	r2, [pc, #44]	@ (80066fc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80066ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f003 031f 	and.w	r3, r3, #31
 80066d6:	2201      	movs	r2, #1
 80066d8:	409a      	lsls	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80066de:	bf00      	nop
 80066e0:	371c      	adds	r7, #28
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	40020407 	.word	0x40020407
 80066f0:	40020800 	.word	0x40020800
 80066f4:	40020820 	.word	0x40020820
 80066f8:	cccccccd 	.word	0xcccccccd
 80066fc:	40020880 	.word	0x40020880

08006700 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	b2db      	uxtb	r3, r3
 800670e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4b0b      	ldr	r3, [pc, #44]	@ (8006740 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006714:	4413      	add	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	461a      	mov	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a08      	ldr	r2, [pc, #32]	@ (8006744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006722:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3b01      	subs	r3, #1
 8006728:	f003 031f 	and.w	r3, r3, #31
 800672c:	2201      	movs	r2, #1
 800672e:	409a      	lsls	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006734:	bf00      	nop
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	1000823f 	.word	0x1000823f
 8006744:	40020940 	.word	0x40020940

08006748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006752:	2300      	movs	r3, #0
 8006754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006756:	e15a      	b.n	8006a0e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	2101      	movs	r1, #1
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	fa01 f303 	lsl.w	r3, r1, r3
 8006764:	4013      	ands	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2b00      	cmp	r3, #0
 800676c:	f000 814c 	beq.w	8006a08 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f003 0303 	and.w	r3, r3, #3
 8006778:	2b01      	cmp	r3, #1
 800677a:	d005      	beq.n	8006788 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006784:	2b02      	cmp	r3, #2
 8006786:	d130      	bne.n	80067ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	005b      	lsls	r3, r3, #1
 8006792:	2203      	movs	r2, #3
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	43db      	mvns	r3, r3
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	4013      	ands	r3, r2
 800679e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80067be:	2201      	movs	r2, #1
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	fa02 f303 	lsl.w	r3, r2, r3
 80067c6:	43db      	mvns	r3, r3
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	4013      	ands	r3, r2
 80067cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	091b      	lsrs	r3, r3, #4
 80067d4:	f003 0201 	and.w	r2, r3, #1
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	fa02 f303 	lsl.w	r3, r2, r3
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d017      	beq.n	8006826 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	2203      	movs	r2, #3
 8006802:	fa02 f303 	lsl.w	r3, r2, r3
 8006806:	43db      	mvns	r3, r3
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	4013      	ands	r3, r2
 800680c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4313      	orrs	r3, r2
 800681e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f003 0303 	and.w	r3, r3, #3
 800682e:	2b02      	cmp	r3, #2
 8006830:	d123      	bne.n	800687a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	08da      	lsrs	r2, r3, #3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	3208      	adds	r2, #8
 800683a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800683e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f003 0307 	and.w	r3, r3, #7
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	220f      	movs	r2, #15
 800684a:	fa02 f303 	lsl.w	r3, r2, r3
 800684e:	43db      	mvns	r3, r3
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	4013      	ands	r3, r2
 8006854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	691a      	ldr	r2, [r3, #16]
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	f003 0307 	and.w	r3, r3, #7
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	fa02 f303 	lsl.w	r3, r2, r3
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	4313      	orrs	r3, r2
 800686a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	08da      	lsrs	r2, r3, #3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	3208      	adds	r2, #8
 8006874:	6939      	ldr	r1, [r7, #16]
 8006876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	005b      	lsls	r3, r3, #1
 8006884:	2203      	movs	r2, #3
 8006886:	fa02 f303 	lsl.w	r3, r2, r3
 800688a:	43db      	mvns	r3, r3
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	4013      	ands	r3, r2
 8006890:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f003 0203 	and.w	r2, r3, #3
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	fa02 f303 	lsl.w	r3, r2, r3
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f000 80a6 	beq.w	8006a08 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068bc:	4b5b      	ldr	r3, [pc, #364]	@ (8006a2c <HAL_GPIO_Init+0x2e4>)
 80068be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c0:	4a5a      	ldr	r2, [pc, #360]	@ (8006a2c <HAL_GPIO_Init+0x2e4>)
 80068c2:	f043 0301 	orr.w	r3, r3, #1
 80068c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80068c8:	4b58      	ldr	r3, [pc, #352]	@ (8006a2c <HAL_GPIO_Init+0x2e4>)
 80068ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	60bb      	str	r3, [r7, #8]
 80068d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068d4:	4a56      	ldr	r2, [pc, #344]	@ (8006a30 <HAL_GPIO_Init+0x2e8>)
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	089b      	lsrs	r3, r3, #2
 80068da:	3302      	adds	r3, #2
 80068dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	f003 0303 	and.w	r3, r3, #3
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	220f      	movs	r2, #15
 80068ec:	fa02 f303 	lsl.w	r3, r2, r3
 80068f0:	43db      	mvns	r3, r3
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4013      	ands	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80068fe:	d01f      	beq.n	8006940 <HAL_GPIO_Init+0x1f8>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a4c      	ldr	r2, [pc, #304]	@ (8006a34 <HAL_GPIO_Init+0x2ec>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d019      	beq.n	800693c <HAL_GPIO_Init+0x1f4>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a4b      	ldr	r2, [pc, #300]	@ (8006a38 <HAL_GPIO_Init+0x2f0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d013      	beq.n	8006938 <HAL_GPIO_Init+0x1f0>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a4a      	ldr	r2, [pc, #296]	@ (8006a3c <HAL_GPIO_Init+0x2f4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d00d      	beq.n	8006934 <HAL_GPIO_Init+0x1ec>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a49      	ldr	r2, [pc, #292]	@ (8006a40 <HAL_GPIO_Init+0x2f8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d007      	beq.n	8006930 <HAL_GPIO_Init+0x1e8>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a48      	ldr	r2, [pc, #288]	@ (8006a44 <HAL_GPIO_Init+0x2fc>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d101      	bne.n	800692c <HAL_GPIO_Init+0x1e4>
 8006928:	2305      	movs	r3, #5
 800692a:	e00a      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 800692c:	2306      	movs	r3, #6
 800692e:	e008      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 8006930:	2304      	movs	r3, #4
 8006932:	e006      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 8006934:	2303      	movs	r3, #3
 8006936:	e004      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 8006938:	2302      	movs	r3, #2
 800693a:	e002      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 800693c:	2301      	movs	r3, #1
 800693e:	e000      	b.n	8006942 <HAL_GPIO_Init+0x1fa>
 8006940:	2300      	movs	r3, #0
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	f002 0203 	and.w	r2, r2, #3
 8006948:	0092      	lsls	r2, r2, #2
 800694a:	4093      	lsls	r3, r2
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	4313      	orrs	r3, r2
 8006950:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006952:	4937      	ldr	r1, [pc, #220]	@ (8006a30 <HAL_GPIO_Init+0x2e8>)
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	089b      	lsrs	r3, r3, #2
 8006958:	3302      	adds	r3, #2
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006960:	4b39      	ldr	r3, [pc, #228]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	43db      	mvns	r3, r3
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4013      	ands	r3, r2
 800696e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006984:	4a30      	ldr	r2, [pc, #192]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800698a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	43db      	mvns	r3, r3
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4013      	ands	r3, r2
 8006998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80069ae:	4a26      	ldr	r2, [pc, #152]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80069b4:	4b24      	ldr	r3, [pc, #144]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	43db      	mvns	r3, r3
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4013      	ands	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80069d8:	4a1b      	ldr	r2, [pc, #108]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80069de:	4b1a      	ldr	r3, [pc, #104]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	43db      	mvns	r3, r3
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	4013      	ands	r3, r2
 80069ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006a02:	4a11      	ldr	r2, [pc, #68]	@ (8006a48 <HAL_GPIO_Init+0x300>)
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	fa22 f303 	lsr.w	r3, r2, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	f47f ae9d 	bne.w	8006758 <HAL_GPIO_Init+0x10>
  }
}
 8006a1e:	bf00      	nop
 8006a20:	bf00      	nop
 8006a22:	371c      	adds	r7, #28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr
 8006a2c:	40021000 	.word	0x40021000
 8006a30:	40010000 	.word	0x40010000
 8006a34:	48000400 	.word	0x48000400
 8006a38:	48000800 	.word	0x48000800
 8006a3c:	48000c00 	.word	0x48000c00
 8006a40:	48001000 	.word	0x48001000
 8006a44:	48001400 	.word	0x48001400
 8006a48:	40010400 	.word	0x40010400

08006a4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	691a      	ldr	r2, [r3, #16]
 8006a5c:	887b      	ldrh	r3, [r7, #2]
 8006a5e:	4013      	ands	r3, r2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d002      	beq.n	8006a6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a64:	2301      	movs	r3, #1
 8006a66:	73fb      	strb	r3, [r7, #15]
 8006a68:	e001      	b.n	8006a6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	460b      	mov	r3, r1
 8006a86:	807b      	strh	r3, [r7, #2]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a8c:	787b      	ldrb	r3, [r7, #1]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d003      	beq.n	8006a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a92:	887a      	ldrh	r2, [r7, #2]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a98:	e002      	b.n	8006aa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a9a:	887a      	ldrh	r2, [r7, #2]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e08d      	b.n	8006bda <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d106      	bne.n	8006ad8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fb ff02 	bl	80028dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2224      	movs	r2, #36	@ 0x24
 8006adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0201 	bic.w	r2, r2, #1
 8006aee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006afc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d107      	bne.n	8006b26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	689a      	ldr	r2, [r3, #8]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b22:	609a      	str	r2, [r3, #8]
 8006b24:	e006      	b.n	8006b34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	689a      	ldr	r2, [r3, #8]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006b32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d108      	bne.n	8006b4e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b4a:	605a      	str	r2, [r3, #4]
 8006b4c:	e007      	b.n	8006b5e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6812      	ldr	r2, [r2, #0]
 8006b68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b70:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b80:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	691a      	ldr	r2, [r3, #16]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	69d9      	ldr	r1, [r3, #28]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1a      	ldr	r2, [r3, #32]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f042 0201 	orr.w	r2, r2, #1
 8006bba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
	...

08006be4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b088      	sub	sp, #32
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	607a      	str	r2, [r7, #4]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	817b      	strh	r3, [r7, #10]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	2b20      	cmp	r3, #32
 8006c02:	f040 80fd 	bne.w	8006e00 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d101      	bne.n	8006c14 <HAL_I2C_Master_Transmit+0x30>
 8006c10:	2302      	movs	r3, #2
 8006c12:	e0f6      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c1c:	f7fd fa7e 	bl	800411c <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	2319      	movs	r3, #25
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 fb72 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d001      	beq.n	8006c3e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e0e1      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2221      	movs	r2, #33	@ 0x21
 8006c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2210      	movs	r2, #16
 8006c4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	893a      	ldrh	r2, [r7, #8]
 8006c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	2bff      	cmp	r3, #255	@ 0xff
 8006c6e:	d906      	bls.n	8006c7e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	22ff      	movs	r2, #255	@ 0xff
 8006c74:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006c76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e007      	b.n	8006c8e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006c88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c8c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d024      	beq.n	8006ce0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9a:	781a      	ldrb	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca6:	1c5a      	adds	r2, r3, #1
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	3301      	adds	r3, #1
 8006cce:	b2da      	uxtb	r2, r3
 8006cd0:	8979      	ldrh	r1, [r7, #10]
 8006cd2:	4b4e      	ldr	r3, [pc, #312]	@ (8006e0c <HAL_I2C_Master_Transmit+0x228>)
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 fd6d 	bl	80077b8 <I2C_TransferConfig>
 8006cde:	e066      	b.n	8006dae <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	8979      	ldrh	r1, [r7, #10]
 8006ce8:	4b48      	ldr	r3, [pc, #288]	@ (8006e0c <HAL_I2C_Master_Transmit+0x228>)
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 fd62 	bl	80077b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006cf4:	e05b      	b.n	8006dae <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	6a39      	ldr	r1, [r7, #32]
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 fb65 	bl	80073ca <I2C_WaitOnTXISFlagUntilTimeout>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e07b      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0e:	781a      	ldrb	r2, [r3, #0]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d32:	3b01      	subs	r3, #1
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d034      	beq.n	8006dae <HAL_I2C_Master_Transmit+0x1ca>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d130      	bne.n	8006dae <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	9300      	str	r3, [sp, #0]
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	2200      	movs	r2, #0
 8006d54:	2180      	movs	r1, #128	@ 0x80
 8006d56:	68f8      	ldr	r0, [r7, #12]
 8006d58:	f000 fade 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d001      	beq.n	8006d66 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e04d      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	2bff      	cmp	r3, #255	@ 0xff
 8006d6e:	d90e      	bls.n	8006d8e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	22ff      	movs	r2, #255	@ 0xff
 8006d74:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	8979      	ldrh	r1, [r7, #10]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 fd16 	bl	80077b8 <I2C_TransferConfig>
 8006d8c:	e00f      	b.n	8006dae <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	8979      	ldrh	r1, [r7, #10]
 8006da0:	2300      	movs	r3, #0
 8006da2:	9300      	str	r3, [sp, #0]
 8006da4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 fd05 	bl	80077b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d19e      	bne.n	8006cf6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	6a39      	ldr	r1, [r7, #32]
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 fb4b 	bl	8007458 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d001      	beq.n	8006dcc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e01a      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6859      	ldr	r1, [r3, #4]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	4b0c      	ldr	r3, [pc, #48]	@ (8006e10 <HAL_I2C_Master_Transmit+0x22c>)
 8006de0:	400b      	ands	r3, r1
 8006de2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2220      	movs	r2, #32
 8006de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	e000      	b.n	8006e02 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006e00:	2302      	movs	r3, #2
  }
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3718      	adds	r7, #24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	80002000 	.word	0x80002000
 8006e10:	fe00e800 	.word	0xfe00e800

08006e14 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b088      	sub	sp, #32
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	607a      	str	r2, [r7, #4]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	460b      	mov	r3, r1
 8006e22:	817b      	strh	r3, [r7, #10]
 8006e24:	4613      	mov	r3, r2
 8006e26:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	f040 80db 	bne.w	8006fec <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d101      	bne.n	8006e44 <HAL_I2C_Master_Receive+0x30>
 8006e40:	2302      	movs	r3, #2
 8006e42:	e0d4      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e4c:	f7fd f966 	bl	800411c <HAL_GetTick>
 8006e50:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	2319      	movs	r3, #25
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f000 fa5a 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e0bf      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2222      	movs	r2, #34	@ 0x22
 8006e72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2210      	movs	r2, #16
 8006e7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2200      	movs	r2, #0
 8006e82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	893a      	ldrh	r2, [r7, #8]
 8006e8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	2bff      	cmp	r3, #255	@ 0xff
 8006e9e:	d90e      	bls.n	8006ebe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	22ff      	movs	r2, #255	@ 0xff
 8006ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	8979      	ldrh	r1, [r7, #10]
 8006eae:	4b52      	ldr	r3, [pc, #328]	@ (8006ff8 <HAL_I2C_Master_Receive+0x1e4>)
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f000 fc7e 	bl	80077b8 <I2C_TransferConfig>
 8006ebc:	e06d      	b.n	8006f9a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec2:	b29a      	uxth	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	8979      	ldrh	r1, [r7, #10]
 8006ed0:	4b49      	ldr	r3, [pc, #292]	@ (8006ff8 <HAL_I2C_Master_Receive+0x1e4>)
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fc6d 	bl	80077b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006ede:	e05c      	b.n	8006f9a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	6a39      	ldr	r1, [r7, #32]
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 fafb 	bl	80074e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e07c      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efe:	b2d2      	uxtb	r2, r2
 8006f00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d034      	beq.n	8006f9a <HAL_I2C_Master_Receive+0x186>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d130      	bne.n	8006f9a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	9300      	str	r3, [sp, #0]
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2180      	movs	r1, #128	@ 0x80
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 f9e8 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e04d      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	2bff      	cmp	r3, #255	@ 0xff
 8006f5a:	d90e      	bls.n	8006f7a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	22ff      	movs	r2, #255	@ 0xff
 8006f60:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f66:	b2da      	uxtb	r2, r3
 8006f68:	8979      	ldrh	r1, [r7, #10]
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 fc20 	bl	80077b8 <I2C_TransferConfig>
 8006f78:	e00f      	b.n	8006f9a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	8979      	ldrh	r1, [r7, #10]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 fc0f 	bl	80077b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d19d      	bne.n	8006ee0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	6a39      	ldr	r1, [r7, #32]
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f000 fa55 	bl	8007458 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d001      	beq.n	8006fb8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e01a      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6859      	ldr	r1, [r3, #4]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	4b0c      	ldr	r3, [pc, #48]	@ (8006ffc <HAL_I2C_Master_Receive+0x1e8>)
 8006fcc:	400b      	ands	r3, r1
 8006fce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	e000      	b.n	8006fee <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006fec:	2302      	movs	r3, #2
  }
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3718      	adds	r7, #24
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	80002400 	.word	0x80002400
 8006ffc:	fe00e800 	.word	0xfe00e800

08007000 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b088      	sub	sp, #32
 8007004:	af02      	add	r7, sp, #8
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	4608      	mov	r0, r1
 800700a:	4611      	mov	r1, r2
 800700c:	461a      	mov	r2, r3
 800700e:	4603      	mov	r3, r0
 8007010:	817b      	strh	r3, [r7, #10]
 8007012:	460b      	mov	r3, r1
 8007014:	813b      	strh	r3, [r7, #8]
 8007016:	4613      	mov	r3, r2
 8007018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b20      	cmp	r3, #32
 8007024:	f040 80f9 	bne.w	800721a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007028:	6a3b      	ldr	r3, [r7, #32]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <HAL_I2C_Mem_Write+0x34>
 800702e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007030:	2b00      	cmp	r3, #0
 8007032:	d105      	bne.n	8007040 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800703a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e0ed      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <HAL_I2C_Mem_Write+0x4e>
 800704a:	2302      	movs	r3, #2
 800704c:	e0e6      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007056:	f7fd f861 	bl	800411c <HAL_GetTick>
 800705a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	2319      	movs	r3, #25
 8007062:	2201      	movs	r2, #1
 8007064:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f000 f955 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d001      	beq.n	8007078 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e0d1      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2221      	movs	r2, #33	@ 0x21
 800707c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2240      	movs	r2, #64	@ 0x40
 8007084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6a3a      	ldr	r2, [r7, #32]
 8007092:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007098:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80070a0:	88f8      	ldrh	r0, [r7, #6]
 80070a2:	893a      	ldrh	r2, [r7, #8]
 80070a4:	8979      	ldrh	r1, [r7, #10]
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	9301      	str	r3, [sp, #4]
 80070aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ac:	9300      	str	r3, [sp, #0]
 80070ae:	4603      	mov	r3, r0
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f000 f8b9 	bl	8007228 <I2C_RequestMemoryWrite>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d005      	beq.n	80070c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e0a9      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	2bff      	cmp	r3, #255	@ 0xff
 80070d0:	d90e      	bls.n	80070f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	22ff      	movs	r2, #255	@ 0xff
 80070d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070dc:	b2da      	uxtb	r2, r3
 80070de:	8979      	ldrh	r1, [r7, #10]
 80070e0:	2300      	movs	r3, #0
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	f000 fb65 	bl	80077b8 <I2C_TransferConfig>
 80070ee:	e00f      	b.n	8007110 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070fe:	b2da      	uxtb	r2, r3
 8007100:	8979      	ldrh	r1, [r7, #10]
 8007102:	2300      	movs	r3, #0
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f000 fb54 	bl	80077b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 f958 	bl	80073ca <I2C_WaitOnTXISFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e07b      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007128:	781a      	ldrb	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713e:	b29b      	uxth	r3, r3
 8007140:	3b01      	subs	r3, #1
 8007142:	b29a      	uxth	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d034      	beq.n	80071c8 <HAL_I2C_Mem_Write+0x1c8>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007162:	2b00      	cmp	r3, #0
 8007164:	d130      	bne.n	80071c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716c:	2200      	movs	r2, #0
 800716e:	2180      	movs	r1, #128	@ 0x80
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f000 f8d1 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e04d      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007184:	b29b      	uxth	r3, r3
 8007186:	2bff      	cmp	r3, #255	@ 0xff
 8007188:	d90e      	bls.n	80071a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	22ff      	movs	r2, #255	@ 0xff
 800718e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007194:	b2da      	uxtb	r2, r3
 8007196:	8979      	ldrh	r1, [r7, #10]
 8007198:	2300      	movs	r3, #0
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80071a0:	68f8      	ldr	r0, [r7, #12]
 80071a2:	f000 fb09 	bl	80077b8 <I2C_TransferConfig>
 80071a6:	e00f      	b.n	80071c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b6:	b2da      	uxtb	r2, r3
 80071b8:	8979      	ldrh	r1, [r7, #10]
 80071ba:	2300      	movs	r3, #0
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f000 faf8 	bl	80077b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d19e      	bne.n	8007110 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f93e 	bl	8007458 <I2C_WaitOnSTOPFlagUntilTimeout>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e01a      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2220      	movs	r2, #32
 80071ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6859      	ldr	r1, [r3, #4]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007224 <HAL_I2C_Mem_Write+0x224>)
 80071fa:	400b      	ands	r3, r1
 80071fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	e000      	b.n	800721c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800721a:	2302      	movs	r3, #2
  }
}
 800721c:	4618      	mov	r0, r3
 800721e:	3718      	adds	r7, #24
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}
 8007224:	fe00e800 	.word	0xfe00e800

08007228 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	4608      	mov	r0, r1
 8007232:	4611      	mov	r1, r2
 8007234:	461a      	mov	r2, r3
 8007236:	4603      	mov	r3, r0
 8007238:	817b      	strh	r3, [r7, #10]
 800723a:	460b      	mov	r3, r1
 800723c:	813b      	strh	r3, [r7, #8]
 800723e:	4613      	mov	r3, r2
 8007240:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007242:	88fb      	ldrh	r3, [r7, #6]
 8007244:	b2da      	uxtb	r2, r3
 8007246:	8979      	ldrh	r1, [r7, #10]
 8007248:	4b20      	ldr	r3, [pc, #128]	@ (80072cc <I2C_RequestMemoryWrite+0xa4>)
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 fab1 	bl	80077b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007256:	69fa      	ldr	r2, [r7, #28]
 8007258:	69b9      	ldr	r1, [r7, #24]
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f000 f8b5 	bl	80073ca <I2C_WaitOnTXISFlagUntilTimeout>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d001      	beq.n	800726a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e02c      	b.n	80072c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800726a:	88fb      	ldrh	r3, [r7, #6]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d105      	bne.n	800727c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007270:	893b      	ldrh	r3, [r7, #8]
 8007272:	b2da      	uxtb	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	629a      	str	r2, [r3, #40]	@ 0x28
 800727a:	e015      	b.n	80072a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800727c:	893b      	ldrh	r3, [r7, #8]
 800727e:	0a1b      	lsrs	r3, r3, #8
 8007280:	b29b      	uxth	r3, r3
 8007282:	b2da      	uxtb	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800728a:	69fa      	ldr	r2, [r7, #28]
 800728c:	69b9      	ldr	r1, [r7, #24]
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f000 f89b 	bl	80073ca <I2C_WaitOnTXISFlagUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e012      	b.n	80072c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800729e:	893b      	ldrh	r3, [r7, #8]
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	2200      	movs	r2, #0
 80072b0:	2180      	movs	r1, #128	@ 0x80
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	f000 f830 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	80002000 	.word	0x80002000

080072d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	f003 0302 	and.w	r3, r3, #2
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d103      	bne.n	80072ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2200      	movs	r2, #0
 80072ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d007      	beq.n	800730c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699a      	ldr	r2, [r3, #24]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	619a      	str	r2, [r3, #24]
  }
}
 800730c:	bf00      	nop
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	603b      	str	r3, [r7, #0]
 8007324:	4613      	mov	r3, r2
 8007326:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007328:	e03b      	b.n	80073a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800732a:	69ba      	ldr	r2, [r7, #24]
 800732c:	6839      	ldr	r1, [r7, #0]
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f000 f962 	bl	80075f8 <I2C_IsErrorOccurred>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e041      	b.n	80073c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007344:	d02d      	beq.n	80073a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007346:	f7fc fee9 	bl	800411c <HAL_GetTick>
 800734a:	4602      	mov	r2, r0
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	429a      	cmp	r2, r3
 8007354:	d302      	bcc.n	800735c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d122      	bne.n	80073a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	699a      	ldr	r2, [r3, #24]
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	4013      	ands	r3, r2
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	429a      	cmp	r2, r3
 800736a:	bf0c      	ite	eq
 800736c:	2301      	moveq	r3, #1
 800736e:	2300      	movne	r3, #0
 8007370:	b2db      	uxtb	r3, r3
 8007372:	461a      	mov	r2, r3
 8007374:	79fb      	ldrb	r3, [r7, #7]
 8007376:	429a      	cmp	r2, r3
 8007378:	d113      	bne.n	80073a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800737e:	f043 0220 	orr.w	r2, r3, #32
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2220      	movs	r2, #32
 800738a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e00f      	b.n	80073c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	699a      	ldr	r2, [r3, #24]
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	4013      	ands	r3, r2
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	bf0c      	ite	eq
 80073b2:	2301      	moveq	r3, #1
 80073b4:	2300      	movne	r3, #0
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	461a      	mov	r2, r3
 80073ba:	79fb      	ldrb	r3, [r7, #7]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d0b4      	beq.n	800732a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	60f8      	str	r0, [r7, #12]
 80073d2:	60b9      	str	r1, [r7, #8]
 80073d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073d6:	e033      	b.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	68b9      	ldr	r1, [r7, #8]
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f000 f90b 	bl	80075f8 <I2C_IsErrorOccurred>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d001      	beq.n	80073ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e031      	b.n	8007450 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f2:	d025      	beq.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073f4:	f7fc fe92 	bl	800411c <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	429a      	cmp	r2, r3
 8007402:	d302      	bcc.n	800740a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d11a      	bne.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	f003 0302 	and.w	r3, r3, #2
 8007414:	2b02      	cmp	r3, #2
 8007416:	d013      	beq.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741c:	f043 0220 	orr.w	r2, r3, #32
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e007      	b.n	8007450 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b02      	cmp	r3, #2
 800744c:	d1c4      	bne.n	80073d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007464:	e02f      	b.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	68b9      	ldr	r1, [r7, #8]
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f000 f8c4 	bl	80075f8 <I2C_IsErrorOccurred>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d001      	beq.n	800747a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e02d      	b.n	80074d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800747a:	f7fc fe4f 	bl	800411c <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	429a      	cmp	r2, r3
 8007488:	d302      	bcc.n	8007490 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d11a      	bne.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	f003 0320 	and.w	r3, r3, #32
 800749a:	2b20      	cmp	r3, #32
 800749c:	d013      	beq.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a2:	f043 0220 	orr.w	r2, r3, #32
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2220      	movs	r2, #32
 80074ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e007      	b.n	80074d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d1c8      	bne.n	8007466 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
	...

080074e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80074f0:	e071      	b.n	80075d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f000 f87e 	bl	80075f8 <I2C_IsErrorOccurred>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d001      	beq.n	8007506 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	f003 0320 	and.w	r3, r3, #32
 8007510:	2b20      	cmp	r3, #32
 8007512:	d13b      	bne.n	800758c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007514:	7dfb      	ldrb	r3, [r7, #23]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d138      	bne.n	800758c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	f003 0304 	and.w	r3, r3, #4
 8007524:	2b04      	cmp	r3, #4
 8007526:	d105      	bne.n	8007534 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800752c:	2b00      	cmp	r3, #0
 800752e:	d001      	beq.n	8007534 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007530:	2300      	movs	r3, #0
 8007532:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	f003 0310 	and.w	r3, r3, #16
 800753e:	2b10      	cmp	r3, #16
 8007540:	d121      	bne.n	8007586 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2210      	movs	r2, #16
 8007548:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2204      	movs	r2, #4
 800754e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2220      	movs	r2, #32
 8007556:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	6859      	ldr	r1, [r3, #4]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b24      	ldr	r3, [pc, #144]	@ (80075f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007564:	400b      	ands	r3, r1
 8007566:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2220      	movs	r2, #32
 800756c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	75fb      	strb	r3, [r7, #23]
 8007584:	e002      	b.n	800758c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800758c:	f7fc fdc6 	bl	800411c <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	68ba      	ldr	r2, [r7, #8]
 8007598:	429a      	cmp	r2, r3
 800759a:	d302      	bcc.n	80075a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d119      	bne.n	80075d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80075a2:	7dfb      	ldrb	r3, [r7, #23]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d116      	bne.n	80075d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	f003 0304 	and.w	r3, r3, #4
 80075b2:	2b04      	cmp	r3, #4
 80075b4:	d00f      	beq.n	80075d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ba:	f043 0220 	orr.w	r2, r3, #32
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	f003 0304 	and.w	r3, r3, #4
 80075e0:	2b04      	cmp	r3, #4
 80075e2:	d002      	beq.n	80075ea <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80075e4:	7dfb      	ldrb	r3, [r7, #23]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d083      	beq.n	80074f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80075ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3718      	adds	r7, #24
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	fe00e800 	.word	0xfe00e800

080075f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b08a      	sub	sp, #40	@ 0x28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007612:	2300      	movs	r3, #0
 8007614:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	f003 0310 	and.w	r3, r3, #16
 8007620:	2b00      	cmp	r3, #0
 8007622:	d068      	beq.n	80076f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2210      	movs	r2, #16
 800762a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800762c:	e049      	b.n	80076c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007634:	d045      	beq.n	80076c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007636:	f7fc fd71 	bl	800411c <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	429a      	cmp	r2, r3
 8007644:	d302      	bcc.n	800764c <I2C_IsErrorOccurred+0x54>
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d13a      	bne.n	80076c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007656:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800765e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800766a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800766e:	d121      	bne.n	80076b4 <I2C_IsErrorOccurred+0xbc>
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007676:	d01d      	beq.n	80076b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007678:	7cfb      	ldrb	r3, [r7, #19]
 800767a:	2b20      	cmp	r3, #32
 800767c:	d01a      	beq.n	80076b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	685a      	ldr	r2, [r3, #4]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800768c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800768e:	f7fc fd45 	bl	800411c <HAL_GetTick>
 8007692:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007694:	e00e      	b.n	80076b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007696:	f7fc fd41 	bl	800411c <HAL_GetTick>
 800769a:	4602      	mov	r2, r0
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	1ad3      	subs	r3, r2, r3
 80076a0:	2b19      	cmp	r3, #25
 80076a2:	d907      	bls.n	80076b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	f043 0320 	orr.w	r3, r3, #32
 80076aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80076b2:	e006      	b.n	80076c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b20      	cmp	r3, #32
 80076c0:	d1e9      	bne.n	8007696 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	f003 0320 	and.w	r3, r3, #32
 80076cc:	2b20      	cmp	r3, #32
 80076ce:	d003      	beq.n	80076d8 <I2C_IsErrorOccurred+0xe0>
 80076d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d0aa      	beq.n	800762e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80076d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d103      	bne.n	80076e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2220      	movs	r2, #32
 80076e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	f043 0304 	orr.w	r3, r3, #4
 80076ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00b      	beq.n	8007720 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007708:	6a3b      	ldr	r3, [r7, #32]
 800770a:	f043 0301 	orr.w	r3, r3, #1
 800770e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007718:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800772a:	6a3b      	ldr	r3, [r7, #32]
 800772c:	f043 0308 	orr.w	r3, r3, #8
 8007730:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800773a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00b      	beq.n	8007764 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800774c:	6a3b      	ldr	r3, [r7, #32]
 800774e:	f043 0302 	orr.w	r3, r3, #2
 8007752:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800775c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01c      	beq.n	80077a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f7ff fdaf 	bl	80072d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6859      	ldr	r1, [r3, #4]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	4b0d      	ldr	r3, [pc, #52]	@ (80077b4 <I2C_IsErrorOccurred+0x1bc>)
 800777e:	400b      	ands	r3, r1
 8007780:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007786:	6a3b      	ldr	r3, [r7, #32]
 8007788:	431a      	orrs	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2220      	movs	r2, #32
 8007792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80077a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3728      	adds	r7, #40	@ 0x28
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	fe00e800 	.word	0xfe00e800

080077b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	607b      	str	r3, [r7, #4]
 80077c2:	460b      	mov	r3, r1
 80077c4:	817b      	strh	r3, [r7, #10]
 80077c6:	4613      	mov	r3, r2
 80077c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077ca:	897b      	ldrh	r3, [r7, #10]
 80077cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80077d0:	7a7b      	ldrb	r3, [r7, #9]
 80077d2:	041b      	lsls	r3, r3, #16
 80077d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	0d5b      	lsrs	r3, r3, #21
 80077f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80077f6:	4b08      	ldr	r3, [pc, #32]	@ (8007818 <I2C_TransferConfig+0x60>)
 80077f8:	430b      	orrs	r3, r1
 80077fa:	43db      	mvns	r3, r3
 80077fc:	ea02 0103 	and.w	r1, r2, r3
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	697a      	ldr	r2, [r7, #20]
 8007806:	430a      	orrs	r2, r1
 8007808:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800780a:	bf00      	nop
 800780c:	371c      	adds	r7, #28
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	03ff63ff 	.word	0x03ff63ff

0800781c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b20      	cmp	r3, #32
 8007830:	d138      	bne.n	80078a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007838:	2b01      	cmp	r3, #1
 800783a:	d101      	bne.n	8007840 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800783c:	2302      	movs	r3, #2
 800783e:	e032      	b.n	80078a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2224      	movs	r2, #36	@ 0x24
 800784c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f022 0201 	bic.w	r2, r2, #1
 800785e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800786e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6819      	ldr	r1, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	430a      	orrs	r2, r1
 800787e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f042 0201 	orr.w	r2, r2, #1
 800788e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2220      	movs	r2, #32
 8007894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	e000      	b.n	80078a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078a4:	2302      	movs	r3, #2
  }
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b085      	sub	sp, #20
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
 80078ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	2b20      	cmp	r3, #32
 80078c6:	d139      	bne.n	800793c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d101      	bne.n	80078d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80078d2:	2302      	movs	r3, #2
 80078d4:	e033      	b.n	800793e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2224      	movs	r2, #36	@ 0x24
 80078e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f022 0201 	bic.w	r2, r2, #1
 80078f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007904:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	4313      	orrs	r3, r2
 800790e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f042 0201 	orr.w	r2, r2, #1
 8007926:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2220      	movs	r2, #32
 800792c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007938:	2300      	movs	r3, #0
 800793a:	e000      	b.n	800793e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800793c:	2302      	movs	r3, #2
  }
}
 800793e:	4618      	mov	r0, r3
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b084      	sub	sp, #16
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e0c0      	b.n	8007ade <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b00      	cmp	r3, #0
 8007966:	d106      	bne.n	8007976 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f008 f831 	bl	800f9d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2203      	movs	r2, #3
 800797a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4618      	mov	r0, r3
 8007984:	f004 fa91 	bl	800beaa <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007988:	2300      	movs	r3, #0
 800798a:	73fb      	strb	r3, [r7, #15]
 800798c:	e03e      	b.n	8007a0c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800798e:	7bfa      	ldrb	r2, [r7, #15]
 8007990:	6879      	ldr	r1, [r7, #4]
 8007992:	4613      	mov	r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	4413      	add	r3, r2
 8007998:	00db      	lsls	r3, r3, #3
 800799a:	440b      	add	r3, r1
 800799c:	3311      	adds	r3, #17
 800799e:	2201      	movs	r2, #1
 80079a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80079a2:	7bfa      	ldrb	r2, [r7, #15]
 80079a4:	6879      	ldr	r1, [r7, #4]
 80079a6:	4613      	mov	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	4413      	add	r3, r2
 80079ac:	00db      	lsls	r3, r3, #3
 80079ae:	440b      	add	r3, r1
 80079b0:	3310      	adds	r3, #16
 80079b2:	7bfa      	ldrb	r2, [r7, #15]
 80079b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80079b6:	7bfa      	ldrb	r2, [r7, #15]
 80079b8:	6879      	ldr	r1, [r7, #4]
 80079ba:	4613      	mov	r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	4413      	add	r3, r2
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	440b      	add	r3, r1
 80079c4:	3313      	adds	r3, #19
 80079c6:	2200      	movs	r2, #0
 80079c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80079ca:	7bfa      	ldrb	r2, [r7, #15]
 80079cc:	6879      	ldr	r1, [r7, #4]
 80079ce:	4613      	mov	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4413      	add	r3, r2
 80079d4:	00db      	lsls	r3, r3, #3
 80079d6:	440b      	add	r3, r1
 80079d8:	3320      	adds	r3, #32
 80079da:	2200      	movs	r2, #0
 80079dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80079de:	7bfa      	ldrb	r2, [r7, #15]
 80079e0:	6879      	ldr	r1, [r7, #4]
 80079e2:	4613      	mov	r3, r2
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4413      	add	r3, r2
 80079e8:	00db      	lsls	r3, r3, #3
 80079ea:	440b      	add	r3, r1
 80079ec:	3324      	adds	r3, #36	@ 0x24
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
 80079f4:	6879      	ldr	r1, [r7, #4]
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	4613      	mov	r3, r2
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	4413      	add	r3, r2
 80079fe:	00db      	lsls	r3, r3, #3
 8007a00:	440b      	add	r3, r1
 8007a02:	2200      	movs	r2, #0
 8007a04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a06:	7bfb      	ldrb	r3, [r7, #15]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	73fb      	strb	r3, [r7, #15]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	791b      	ldrb	r3, [r3, #4]
 8007a10:	7bfa      	ldrb	r2, [r7, #15]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d3bb      	bcc.n	800798e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]
 8007a1a:	e044      	b.n	8007aa6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007a1c:	7bfa      	ldrb	r2, [r7, #15]
 8007a1e:	6879      	ldr	r1, [r7, #4]
 8007a20:	4613      	mov	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	00db      	lsls	r3, r3, #3
 8007a28:	440b      	add	r3, r1
 8007a2a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007a2e:	2200      	movs	r2, #0
 8007a30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007a32:	7bfa      	ldrb	r2, [r7, #15]
 8007a34:	6879      	ldr	r1, [r7, #4]
 8007a36:	4613      	mov	r3, r2
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	4413      	add	r3, r2
 8007a3c:	00db      	lsls	r3, r3, #3
 8007a3e:	440b      	add	r3, r1
 8007a40:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a44:	7bfa      	ldrb	r2, [r7, #15]
 8007a46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007a48:	7bfa      	ldrb	r2, [r7, #15]
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	00db      	lsls	r3, r3, #3
 8007a54:	440b      	add	r3, r1
 8007a56:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007a5e:	7bfa      	ldrb	r2, [r7, #15]
 8007a60:	6879      	ldr	r1, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4413      	add	r3, r2
 8007a68:	00db      	lsls	r3, r3, #3
 8007a6a:	440b      	add	r3, r1
 8007a6c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007a74:	7bfa      	ldrb	r2, [r7, #15]
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	00db      	lsls	r3, r3, #3
 8007a80:	440b      	add	r3, r1
 8007a82:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007a86:	2200      	movs	r2, #0
 8007a88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007a8a:	7bfa      	ldrb	r2, [r7, #15]
 8007a8c:	6879      	ldr	r1, [r7, #4]
 8007a8e:	4613      	mov	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	00db      	lsls	r3, r3, #3
 8007a96:	440b      	add	r3, r1
 8007a98:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	73fb      	strb	r3, [r7, #15]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	791b      	ldrb	r3, [r3, #4]
 8007aaa:	7bfa      	ldrb	r2, [r7, #15]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d3b5      	bcc.n	8007a1c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6818      	ldr	r0, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007abc:	f004 fa10 	bl	800bee0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	7a9b      	ldrb	r3, [r3, #10]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d102      	bne.n	8007adc <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 fc0e 	bl	80092f8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b082      	sub	sp, #8
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <HAL_PCD_Start+0x16>
 8007af8:	2302      	movs	r3, #2
 8007afa:	e012      	b.n	8007b22 <HAL_PCD_Start+0x3c>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f004 f9b7 	bl	800be7c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f005 ff94 	bl	800da40 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b084      	sub	sp, #16
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f005 ff99 	bl	800da6e <USB_ReadInterrupts>
 8007b3c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d003      	beq.n	8007b50 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 fb06 	bl	800815a <PCD_EP_ISR_Handler>

    return;
 8007b4e:	e110      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d013      	beq.n	8007b82 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b6c:	b292      	uxth	r2, r2
 8007b6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f007 ffc1 	bl	800fafa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007b78:	2100      	movs	r1, #0
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f8fc 	bl	8007d78 <HAL_PCD_SetAddress>

    return;
 8007b80:	e0f7      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00c      	beq.n	8007ba6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b9e:	b292      	uxth	r2, r2
 8007ba0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007ba4:	e0e5      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00c      	beq.n	8007bca <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007bc2:	b292      	uxth	r2, r2
 8007bc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007bc8:	e0d3      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d034      	beq.n	8007c3e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0204 	bic.w	r2, r2, #4
 8007be6:	b292      	uxth	r2, r2
 8007be8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0208 	bic.w	r2, r2, #8
 8007bfe:	b292      	uxth	r2, r2
 8007c00:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d107      	bne.n	8007c1e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007c16:	2100      	movs	r1, #0
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f008 f961 	bl	800fee0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f007 ffa4 	bl	800fb6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c36:	b292      	uxth	r2, r2
 8007c38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007c3c:	e099      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d027      	beq.n	8007c98 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0208 	orr.w	r2, r2, #8
 8007c5a:	b292      	uxth	r2, r2
 8007c5c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c72:	b292      	uxth	r2, r2
 8007c74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f042 0204 	orr.w	r2, r2, #4
 8007c8a:	b292      	uxth	r2, r2
 8007c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f007 ff51 	bl	800fb38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007c96:	e06c      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d040      	beq.n	8007d24 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007cb4:	b292      	uxth	r2, r2
 8007cb6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d12b      	bne.n	8007d1c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ccc:	b29a      	uxth	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0204 	orr.w	r2, r2, #4
 8007cd6:	b292      	uxth	r2, r2
 8007cd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0208 	orr.w	r2, r2, #8
 8007cee:	b292      	uxth	r2, r2
 8007cf0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	089b      	lsrs	r3, r3, #2
 8007d08:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007d12:	2101      	movs	r1, #1
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f008 f8e3 	bl	800fee0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007d1a:	e02a      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f007 ff0b 	bl	800fb38 <HAL_PCD_SuspendCallback>
    return;
 8007d22:	e026      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00f      	beq.n	8007d4e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d36:	b29a      	uxth	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007d40:	b292      	uxth	r2, r2
 8007d42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f007 fec9 	bl	800fade <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007d4c:	e011      	b.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00c      	beq.n	8007d72 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d6a:	b292      	uxth	r2, r2
 8007d6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007d70:	bf00      	nop
  }
}
 8007d72:	3710      	adds	r7, #16
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d101      	bne.n	8007d92 <HAL_PCD_SetAddress+0x1a>
 8007d8e:	2302      	movs	r3, #2
 8007d90:	e012      	b.n	8007db8 <HAL_PCD_SetAddress+0x40>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	78fa      	ldrb	r2, [r7, #3]
 8007d9e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	78fa      	ldrb	r2, [r7, #3]
 8007da6:	4611      	mov	r1, r2
 8007da8:	4618      	mov	r0, r3
 8007daa:	f005 fe35 	bl	800da18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3708      	adds	r7, #8
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	4608      	mov	r0, r1
 8007dca:	4611      	mov	r1, r2
 8007dcc:	461a      	mov	r2, r3
 8007dce:	4603      	mov	r3, r0
 8007dd0:	70fb      	strb	r3, [r7, #3]
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	803b      	strh	r3, [r7, #0]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007dde:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	da0e      	bge.n	8007e04 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007de6:	78fb      	ldrb	r3, [r7, #3]
 8007de8:	f003 0207 	and.w	r2, r3, #7
 8007dec:	4613      	mov	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	3310      	adds	r3, #16
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	4413      	add	r3, r2
 8007dfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	705a      	strb	r2, [r3, #1]
 8007e02:	e00e      	b.n	8007e22 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e04:	78fb      	ldrb	r3, [r7, #3]
 8007e06:	f003 0207 	and.w	r2, r3, #7
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	4413      	add	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007e22:	78fb      	ldrb	r3, [r7, #3]
 8007e24:	f003 0307 	and.w	r3, r3, #7
 8007e28:	b2da      	uxtb	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007e2e:	883b      	ldrh	r3, [r7, #0]
 8007e30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	78ba      	ldrb	r2, [r7, #2]
 8007e3c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007e3e:	78bb      	ldrb	r3, [r7, #2]
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d102      	bne.n	8007e4a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2200      	movs	r2, #0
 8007e48:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_PCD_EP_Open+0x98>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e00e      	b.n	8007e76 <HAL_PCD_EP_Open+0xb6>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68f9      	ldr	r1, [r7, #12]
 8007e66:	4618      	mov	r0, r3
 8007e68:	f004 f858 	bl	800bf1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007e74:	7afb      	ldrb	r3, [r7, #11]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b084      	sub	sp, #16
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	460b      	mov	r3, r1
 8007e88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	da0e      	bge.n	8007eb0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e92:	78fb      	ldrb	r3, [r7, #3]
 8007e94:	f003 0207 	and.w	r2, r3, #7
 8007e98:	4613      	mov	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	00db      	lsls	r3, r3, #3
 8007ea0:	3310      	adds	r3, #16
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	705a      	strb	r2, [r3, #1]
 8007eae:	e00e      	b.n	8007ece <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007eb0:	78fb      	ldrb	r3, [r7, #3]
 8007eb2:	f003 0207 	and.w	r2, r3, #7
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	00db      	lsls	r3, r3, #3
 8007ebe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ece:	78fb      	ldrb	r3, [r7, #3]
 8007ed0:	f003 0307 	and.w	r3, r3, #7
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <HAL_PCD_EP_Close+0x6a>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e00e      	b.n	8007f06 <HAL_PCD_EP_Close+0x88>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68f9      	ldr	r1, [r7, #12]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f004 fcf8 	bl	800c8ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b086      	sub	sp, #24
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	607a      	str	r2, [r7, #4]
 8007f18:	603b      	str	r3, [r7, #0]
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f1e:	7afb      	ldrb	r3, [r7, #11]
 8007f20:	f003 0207 	and.w	r2, r3, #7
 8007f24:	4613      	mov	r3, r2
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	4413      	add	r3, r2
 8007f2a:	00db      	lsls	r3, r3, #3
 8007f2c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	683a      	ldr	r2, [r7, #0]
 8007f40:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	2200      	movs	r2, #0
 8007f46:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007f4e:	7afb      	ldrb	r3, [r7, #11]
 8007f50:	f003 0307 	and.w	r3, r3, #7
 8007f54:	b2da      	uxtb	r2, r3
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	6979      	ldr	r1, [r7, #20]
 8007f60:	4618      	mov	r0, r3
 8007f62:	f004 feb0 	bl	800ccc6 <USB_EPStartXfer>

  return HAL_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	460b      	mov	r3, r1
 8007f7a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007f7c:	78fb      	ldrb	r3, [r7, #3]
 8007f7e:	f003 0207 	and.w	r2, r3, #7
 8007f82:	6879      	ldr	r1, [r7, #4]
 8007f84:	4613      	mov	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4413      	add	r3, r2
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	440b      	add	r3, r1
 8007f8e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007f92:	681b      	ldr	r3, [r3, #0]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	603b      	str	r3, [r7, #0]
 8007fac:	460b      	mov	r3, r1
 8007fae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fb0:	7afb      	ldrb	r3, [r7, #11]
 8007fb2:	f003 0207 	and.w	r2, r3, #7
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	4413      	add	r3, r2
 8007fbc:	00db      	lsls	r3, r3, #3
 8007fbe:	3310      	adds	r3, #16
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	683a      	ldr	r2, [r7, #0]
 8007fd0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007fec:	7afb      	ldrb	r3, [r7, #11]
 8007fee:	f003 0307 	and.w	r3, r3, #7
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6979      	ldr	r1, [r7, #20]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f004 fe61 	bl	800ccc6 <USB_EPStartXfer>

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3718      	adds	r7, #24
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b084      	sub	sp, #16
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
 8008016:	460b      	mov	r3, r1
 8008018:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800801a:	78fb      	ldrb	r3, [r7, #3]
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	7912      	ldrb	r2, [r2, #4]
 8008024:	4293      	cmp	r3, r2
 8008026:	d901      	bls.n	800802c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e03e      	b.n	80080aa <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800802c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008030:	2b00      	cmp	r3, #0
 8008032:	da0e      	bge.n	8008052 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008034:	78fb      	ldrb	r3, [r7, #3]
 8008036:	f003 0207 	and.w	r2, r3, #7
 800803a:	4613      	mov	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	00db      	lsls	r3, r3, #3
 8008042:	3310      	adds	r3, #16
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	4413      	add	r3, r2
 8008048:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2201      	movs	r2, #1
 800804e:	705a      	strb	r2, [r3, #1]
 8008050:	e00c      	b.n	800806c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008052:	78fa      	ldrb	r2, [r7, #3]
 8008054:	4613      	mov	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	4413      	add	r3, r2
 800805a:	00db      	lsls	r3, r3, #3
 800805c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	4413      	add	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2201      	movs	r2, #1
 8008070:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008072:	78fb      	ldrb	r3, [r7, #3]
 8008074:	f003 0307 	and.w	r3, r3, #7
 8008078:	b2da      	uxtb	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008084:	2b01      	cmp	r3, #1
 8008086:	d101      	bne.n	800808c <HAL_PCD_EP_SetStall+0x7e>
 8008088:	2302      	movs	r3, #2
 800808a:	e00e      	b.n	80080aa <HAL_PCD_EP_SetStall+0x9c>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68f9      	ldr	r1, [r7, #12]
 800809a:	4618      	mov	r0, r3
 800809c:	f005 fbc2 	bl	800d824 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b084      	sub	sp, #16
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	460b      	mov	r3, r1
 80080bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80080be:	78fb      	ldrb	r3, [r7, #3]
 80080c0:	f003 030f 	and.w	r3, r3, #15
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	7912      	ldrb	r2, [r2, #4]
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d901      	bls.n	80080d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e040      	b.n	8008152 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80080d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da0e      	bge.n	80080f6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080d8:	78fb      	ldrb	r3, [r7, #3]
 80080da:	f003 0207 	and.w	r2, r3, #7
 80080de:	4613      	mov	r3, r2
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	4413      	add	r3, r2
 80080e4:	00db      	lsls	r3, r3, #3
 80080e6:	3310      	adds	r3, #16
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	4413      	add	r3, r2
 80080ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2201      	movs	r2, #1
 80080f2:	705a      	strb	r2, [r3, #1]
 80080f4:	e00e      	b.n	8008114 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80080f6:	78fb      	ldrb	r3, [r7, #3]
 80080f8:	f003 0207 	and.w	r2, r3, #7
 80080fc:	4613      	mov	r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	4413      	add	r3, r2
 8008102:	00db      	lsls	r3, r3, #3
 8008104:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	4413      	add	r3, r2
 800810c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800811a:	78fb      	ldrb	r3, [r7, #3]
 800811c:	f003 0307 	and.w	r3, r3, #7
 8008120:	b2da      	uxtb	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800812c:	2b01      	cmp	r3, #1
 800812e:	d101      	bne.n	8008134 <HAL_PCD_EP_ClrStall+0x82>
 8008130:	2302      	movs	r3, #2
 8008132:	e00e      	b.n	8008152 <HAL_PCD_EP_ClrStall+0xa0>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	68f9      	ldr	r1, [r7, #12]
 8008142:	4618      	mov	r0, r3
 8008144:	f005 fbbf 	bl	800d8c6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b092      	sub	sp, #72	@ 0x48
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008162:	e333      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800816c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800816e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008170:	b2db      	uxtb	r3, r3
 8008172:	f003 030f 	and.w	r3, r3, #15
 8008176:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800817a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800817e:	2b00      	cmp	r3, #0
 8008180:	f040 8108 	bne.w	8008394 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008184:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b00      	cmp	r3, #0
 800818c:	d14c      	bne.n	8008228 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	881b      	ldrh	r3, [r3, #0]
 8008194:	b29b      	uxth	r3, r3
 8008196:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800819a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800819e:	813b      	strh	r3, [r7, #8]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	893b      	ldrh	r3, [r7, #8]
 80081a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	3310      	adds	r3, #16
 80081b6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	461a      	mov	r2, r3
 80081c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	00db      	lsls	r3, r3, #3
 80081ca:	4413      	add	r3, r2
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	6812      	ldr	r2, [r2, #0]
 80081d0:	4413      	add	r3, r2
 80081d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80081dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081de:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80081e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e2:	695a      	ldr	r2, [r3, #20]
 80081e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e6:	69db      	ldr	r3, [r3, #28]
 80081e8:	441a      	add	r2, r3
 80081ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081ec:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80081ee:	2100      	movs	r1, #0
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f007 fc5a 	bl	800faaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	7b1b      	ldrb	r3, [r3, #12]
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f000 82e5 	beq.w	80087cc <PCD_EP_ISR_Handler+0x672>
 8008202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008204:	699b      	ldr	r3, [r3, #24]
 8008206:	2b00      	cmp	r3, #0
 8008208:	f040 82e0 	bne.w	80087cc <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	7b1b      	ldrb	r3, [r3, #12]
 8008210:	b2db      	uxtb	r3, r3
 8008212:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008216:	b2da      	uxtb	r2, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	731a      	strb	r2, [r3, #12]
 8008226:	e2d1      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800822e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	881b      	ldrh	r3, [r3, #0]
 8008236:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008238:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800823a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800823e:	2b00      	cmp	r3, #0
 8008240:	d032      	beq.n	80082a8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800824a:	b29b      	uxth	r3, r3
 800824c:	461a      	mov	r2, r3
 800824e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	00db      	lsls	r3, r3, #3
 8008254:	4413      	add	r3, r2
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	6812      	ldr	r2, [r2, #0]
 800825a:	4413      	add	r3, r2
 800825c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008260:	881b      	ldrh	r3, [r3, #0]
 8008262:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008268:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6818      	ldr	r0, [r3, #0]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008276:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800827a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800827c:	b29b      	uxth	r3, r3
 800827e:	f005 fc49 	bl	800db14 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	881b      	ldrh	r3, [r3, #0]
 8008288:	b29a      	uxth	r2, r3
 800828a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800828e:	4013      	ands	r3, r2
 8008290:	817b      	strh	r3, [r7, #10]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	897a      	ldrh	r2, [r7, #10]
 8008298:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800829c:	b292      	uxth	r2, r2
 800829e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f007 fbd5 	bl	800fa50 <HAL_PCD_SetupStageCallback>
 80082a6:	e291      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80082a8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f280 828d 	bge.w	80087cc <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	881b      	ldrh	r3, [r3, #0]
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80082be:	4013      	ands	r3, r2
 80082c0:	81fb      	strh	r3, [r7, #14]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	89fa      	ldrh	r2, [r7, #14]
 80082c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80082cc:	b292      	uxth	r2, r2
 80082ce:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082d8:	b29b      	uxth	r3, r3
 80082da:	461a      	mov	r2, r3
 80082dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	4413      	add	r3, r2
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6812      	ldr	r2, [r2, #0]
 80082e8:	4413      	add	r3, r2
 80082ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082ee:	881b      	ldrh	r3, [r3, #0]
 80082f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80082f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082f6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80082f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082fa:	69db      	ldr	r3, [r3, #28]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d019      	beq.n	8008334 <PCD_EP_ISR_Handler+0x1da>
 8008300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d015      	beq.n	8008334 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6818      	ldr	r0, [r3, #0]
 800830c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800830e:	6959      	ldr	r1, [r3, #20]
 8008310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008312:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008316:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008318:	b29b      	uxth	r3, r3
 800831a:	f005 fbfb 	bl	800db14 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800831e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008320:	695a      	ldr	r2, [r3, #20]
 8008322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	441a      	add	r2, r3
 8008328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800832a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800832c:	2100      	movs	r1, #0
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f007 fba0 	bl	800fa74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	881b      	ldrh	r3, [r3, #0]
 800833a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800833c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800833e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008342:	2b00      	cmp	r3, #0
 8008344:	f040 8242 	bne.w	80087cc <PCD_EP_ISR_Handler+0x672>
 8008348:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800834a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800834e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008352:	f000 823b 	beq.w	80087cc <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	b29b      	uxth	r3, r3
 800835e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008366:	81bb      	strh	r3, [r7, #12]
 8008368:	89bb      	ldrh	r3, [r7, #12]
 800836a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800836e:	81bb      	strh	r3, [r7, #12]
 8008370:	89bb      	ldrh	r3, [r7, #12]
 8008372:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008376:	81bb      	strh	r3, [r7, #12]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	89bb      	ldrh	r3, [r7, #12]
 800837e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008382:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008386:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800838a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800838e:	b29b      	uxth	r3, r3
 8008390:	8013      	strh	r3, [r2, #0]
 8008392:	e21b      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	461a      	mov	r2, r3
 800839a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80083a6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f280 80f1 	bge.w	8008592 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	881b      	ldrh	r3, [r3, #0]
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80083c6:	4013      	ands	r3, r2
 80083c8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80083da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80083de:	b292      	uxth	r2, r2
 80083e0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80083e2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80083e6:	4613      	mov	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4413      	add	r3, r2
 80083ec:	00db      	lsls	r3, r3, #3
 80083ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	4413      	add	r3, r2
 80083f6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80083f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083fa:	7b1b      	ldrb	r3, [r3, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d123      	bne.n	8008448 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008408:	b29b      	uxth	r3, r3
 800840a:	461a      	mov	r2, r3
 800840c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	00db      	lsls	r3, r3, #3
 8008412:	4413      	add	r3, r2
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	6812      	ldr	r2, [r2, #0]
 8008418:	4413      	add	r3, r2
 800841a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800841e:	881b      	ldrh	r3, [r3, #0]
 8008420:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008424:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008428:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 808b 	beq.w	8008548 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6818      	ldr	r0, [r3, #0]
 8008436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008438:	6959      	ldr	r1, [r3, #20]
 800843a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800843c:	88da      	ldrh	r2, [r3, #6]
 800843e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008442:	f005 fb67 	bl	800db14 <USB_ReadPMA>
 8008446:	e07f      	b.n	8008548 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008448:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800844a:	78db      	ldrb	r3, [r3, #3]
 800844c:	2b02      	cmp	r3, #2
 800844e:	d109      	bne.n	8008464 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008450:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008452:	461a      	mov	r2, r3
 8008454:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 f9c6 	bl	80087e8 <HAL_PCD_EP_DB_Receive>
 800845c:	4603      	mov	r3, r0
 800845e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008462:	e071      	b.n	8008548 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800847a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800847e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	461a      	mov	r2, r3
 8008486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	441a      	add	r2, r3
 800848e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008490:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008494:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008498:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800849c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	461a      	mov	r2, r3
 80084aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4413      	add	r3, r2
 80084b2:	881b      	ldrh	r3, [r3, #0]
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d022      	beq.n	8008504 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	461a      	mov	r2, r3
 80084ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	00db      	lsls	r3, r3, #3
 80084d0:	4413      	add	r3, r2
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	6812      	ldr	r2, [r2, #0]
 80084d6:	4413      	add	r3, r2
 80084d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80084e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d02c      	beq.n	8008548 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6818      	ldr	r0, [r3, #0]
 80084f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f4:	6959      	ldr	r1, [r3, #20]
 80084f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f8:	891a      	ldrh	r2, [r3, #8]
 80084fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084fe:	f005 fb09 	bl	800db14 <USB_ReadPMA>
 8008502:	e021      	b.n	8008548 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800850c:	b29b      	uxth	r3, r3
 800850e:	461a      	mov	r2, r3
 8008510:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	00db      	lsls	r3, r3, #3
 8008516:	4413      	add	r3, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6812      	ldr	r2, [r2, #0]
 800851c:	4413      	add	r3, r2
 800851e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008528:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800852c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008530:	2b00      	cmp	r3, #0
 8008532:	d009      	beq.n	8008548 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6818      	ldr	r0, [r3, #0]
 8008538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800853a:	6959      	ldr	r1, [r3, #20]
 800853c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800853e:	895a      	ldrh	r2, [r3, #10]
 8008540:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008544:	f005 fae6 	bl	800db14 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800854a:	69da      	ldr	r2, [r3, #28]
 800854c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008550:	441a      	add	r2, r3
 8008552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008554:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008558:	695a      	ldr	r2, [r3, #20]
 800855a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800855e:	441a      	add	r2, r3
 8008560:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008562:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008564:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d005      	beq.n	8008578 <PCD_EP_ISR_Handler+0x41e>
 800856c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	429a      	cmp	r2, r3
 8008576:	d206      	bcs.n	8008586 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	4619      	mov	r1, r3
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f007 fa78 	bl	800fa74 <HAL_PCD_DataOutStageCallback>
 8008584:	e005      	b.n	8008592 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800858c:	4618      	mov	r0, r3
 800858e:	f004 fb9a 	bl	800ccc6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008592:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008598:	2b00      	cmp	r3, #0
 800859a:	f000 8117 	beq.w	80087cc <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800859e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	00db      	lsls	r3, r3, #3
 80085aa:	3310      	adds	r3, #16
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	4413      	add	r3, r2
 80085b0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	461a      	mov	r2, r3
 80085b8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	4413      	add	r3, r2
 80085c0:	881b      	ldrh	r3, [r3, #0]
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80085c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085cc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	461a      	mov	r2, r3
 80085d4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	441a      	add	r2, r3
 80085dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80085de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80085ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ec:	78db      	ldrb	r3, [r3, #3]
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	f040 80a1 	bne.w	8008736 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80085f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085f6:	2200      	movs	r2, #0
 80085f8:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80085fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085fc:	7b1b      	ldrb	r3, [r3, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f000 8092 	beq.w	8008728 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008604:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800860a:	2b00      	cmp	r3, #0
 800860c:	d046      	beq.n	800869c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800860e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008610:	785b      	ldrb	r3, [r3, #1]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d126      	bne.n	8008664 <PCD_EP_ISR_Handler+0x50a>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	617b      	str	r3, [r7, #20]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008624:	b29b      	uxth	r3, r3
 8008626:	461a      	mov	r2, r3
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	4413      	add	r3, r2
 800862c:	617b      	str	r3, [r7, #20]
 800862e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	00da      	lsls	r2, r3, #3
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	4413      	add	r3, r2
 8008638:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800863c:	613b      	str	r3, [r7, #16]
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	881b      	ldrh	r3, [r3, #0]
 8008642:	b29b      	uxth	r3, r3
 8008644:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008648:	b29a      	uxth	r2, r3
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	801a      	strh	r2, [r3, #0]
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008658:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800865c:	b29a      	uxth	r2, r3
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	801a      	strh	r2, [r3, #0]
 8008662:	e061      	b.n	8008728 <PCD_EP_ISR_Handler+0x5ce>
 8008664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008666:	785b      	ldrb	r3, [r3, #1]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d15d      	bne.n	8008728 <PCD_EP_ISR_Handler+0x5ce>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	61fb      	str	r3, [r7, #28]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800867a:	b29b      	uxth	r3, r3
 800867c:	461a      	mov	r2, r3
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	4413      	add	r3, r2
 8008682:	61fb      	str	r3, [r7, #28]
 8008684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	00da      	lsls	r2, r3, #3
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	4413      	add	r3, r2
 800868e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008692:	61bb      	str	r3, [r7, #24]
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	2200      	movs	r2, #0
 8008698:	801a      	strh	r2, [r3, #0]
 800869a:	e045      	b.n	8008728 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a4:	785b      	ldrb	r3, [r3, #1]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d126      	bne.n	80086f8 <PCD_EP_ISR_Handler+0x59e>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	461a      	mov	r2, r3
 80086bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086be:	4413      	add	r3, r2
 80086c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80086c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	00da      	lsls	r2, r3, #3
 80086c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ca:	4413      	add	r3, r2
 80086cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086d0:	623b      	str	r3, [r7, #32]
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	881b      	ldrh	r3, [r3, #0]
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086dc:	b29a      	uxth	r2, r3
 80086de:	6a3b      	ldr	r3, [r7, #32]
 80086e0:	801a      	strh	r2, [r3, #0]
 80086e2:	6a3b      	ldr	r3, [r7, #32]
 80086e4:	881b      	ldrh	r3, [r3, #0]
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	801a      	strh	r2, [r3, #0]
 80086f6:	e017      	b.n	8008728 <PCD_EP_ISR_Handler+0x5ce>
 80086f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086fa:	785b      	ldrb	r3, [r3, #1]
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d113      	bne.n	8008728 <PCD_EP_ISR_Handler+0x5ce>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008708:	b29b      	uxth	r3, r3
 800870a:	461a      	mov	r2, r3
 800870c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870e:	4413      	add	r3, r2
 8008710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	00da      	lsls	r2, r3, #3
 8008718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800871a:	4413      	add	r3, r2
 800871c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008724:	2200      	movs	r2, #0
 8008726:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	4619      	mov	r1, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f007 f9bb 	bl	800faaa <HAL_PCD_DataInStageCallback>
 8008734:	e04a      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008736:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873c:	2b00      	cmp	r3, #0
 800873e:	d13f      	bne.n	80087c0 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008748:	b29b      	uxth	r3, r3
 800874a:	461a      	mov	r2, r3
 800874c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	4413      	add	r3, r2
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	6812      	ldr	r2, [r2, #0]
 8008758:	4413      	add	r3, r2
 800875a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008764:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008766:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008768:	699a      	ldr	r2, [r3, #24]
 800876a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800876c:	429a      	cmp	r2, r3
 800876e:	d906      	bls.n	800877e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008772:	699a      	ldr	r2, [r3, #24]
 8008774:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008776:	1ad2      	subs	r2, r2, r3
 8008778:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800877a:	619a      	str	r2, [r3, #24]
 800877c:	e002      	b.n	8008784 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800877e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008780:	2200      	movs	r2, #0
 8008782:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008786:	699b      	ldr	r3, [r3, #24]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d106      	bne.n	800879a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800878c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	4619      	mov	r1, r3
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f007 f989 	bl	800faaa <HAL_PCD_DataInStageCallback>
 8008798:	e018      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800879a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800879c:	695a      	ldr	r2, [r3, #20]
 800879e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80087a0:	441a      	add	r2, r3
 80087a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087a4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80087a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087a8:	69da      	ldr	r2, [r3, #28]
 80087aa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80087ac:	441a      	add	r2, r3
 80087ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087b0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087b8:	4618      	mov	r0, r3
 80087ba:	f004 fa84 	bl	800ccc6 <USB_EPStartXfer>
 80087be:	e005      	b.n	80087cc <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80087c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80087c2:	461a      	mov	r2, r3
 80087c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 f917 	bl	80089fa <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	b21b      	sxth	r3, r3
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f6ff acc3 	blt.w	8008164 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3748      	adds	r7, #72	@ 0x48
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	4613      	mov	r3, r2
 80087f4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80087f6:	88fb      	ldrh	r3, [r7, #6]
 80087f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d07c      	beq.n	80088fa <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008808:	b29b      	uxth	r3, r3
 800880a:	461a      	mov	r2, r3
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	00db      	lsls	r3, r3, #3
 8008812:	4413      	add	r3, r2
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	6812      	ldr	r2, [r2, #0]
 8008818:	4413      	add	r3, r2
 800881a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800881e:	881b      	ldrh	r3, [r3, #0]
 8008820:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008824:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	699a      	ldr	r2, [r3, #24]
 800882a:	8b7b      	ldrh	r3, [r7, #26]
 800882c:	429a      	cmp	r2, r3
 800882e:	d306      	bcc.n	800883e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	699a      	ldr	r2, [r3, #24]
 8008834:	8b7b      	ldrh	r3, [r7, #26]
 8008836:	1ad2      	subs	r2, r2, r3
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	619a      	str	r2, [r3, #24]
 800883c:	e002      	b.n	8008844 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2200      	movs	r2, #0
 8008842:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d123      	bne.n	8008894 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	461a      	mov	r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	4413      	add	r3, r2
 800885a:	881b      	ldrh	r3, [r3, #0]
 800885c:	b29b      	uxth	r3, r3
 800885e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008866:	833b      	strh	r3, [r7, #24]
 8008868:	8b3b      	ldrh	r3, [r7, #24]
 800886a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800886e:	833b      	strh	r3, [r7, #24]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	461a      	mov	r2, r3
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	441a      	add	r2, r3
 800887e:	8b3b      	ldrh	r3, [r7, #24]
 8008880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800888c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008890:	b29b      	uxth	r3, r3
 8008892:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008894:	88fb      	ldrh	r3, [r7, #6]
 8008896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800889a:	2b00      	cmp	r3, #0
 800889c:	d01f      	beq.n	80088de <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	461a      	mov	r2, r3
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088b8:	82fb      	strh	r3, [r7, #22]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	461a      	mov	r2, r3
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	441a      	add	r2, r3
 80088c8:	8afb      	ldrh	r3, [r7, #22]
 80088ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088da:	b29b      	uxth	r3, r3
 80088dc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80088de:	8b7b      	ldrh	r3, [r7, #26]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 8085 	beq.w	80089f0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6818      	ldr	r0, [r3, #0]
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	6959      	ldr	r1, [r3, #20]
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	891a      	ldrh	r2, [r3, #8]
 80088f2:	8b7b      	ldrh	r3, [r7, #26]
 80088f4:	f005 f90e 	bl	800db14 <USB_ReadPMA>
 80088f8:	e07a      	b.n	80089f0 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008902:	b29b      	uxth	r3, r3
 8008904:	461a      	mov	r2, r3
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	00db      	lsls	r3, r3, #3
 800890c:	4413      	add	r3, r2
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	6812      	ldr	r2, [r2, #0]
 8008912:	4413      	add	r3, r2
 8008914:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008918:	881b      	ldrh	r3, [r3, #0]
 800891a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800891e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	699a      	ldr	r2, [r3, #24]
 8008924:	8b7b      	ldrh	r3, [r7, #26]
 8008926:	429a      	cmp	r2, r3
 8008928:	d306      	bcc.n	8008938 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	8b7b      	ldrh	r3, [r7, #26]
 8008930:	1ad2      	subs	r2, r2, r3
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	619a      	str	r2, [r3, #24]
 8008936:	e002      	b.n	800893e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	2200      	movs	r2, #0
 800893c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d123      	bne.n	800898e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	4413      	add	r3, r2
 8008954:	881b      	ldrh	r3, [r3, #0]
 8008956:	b29b      	uxth	r3, r3
 8008958:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800895c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008960:	83fb      	strh	r3, [r7, #30]
 8008962:	8bfb      	ldrh	r3, [r7, #30]
 8008964:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008968:	83fb      	strh	r3, [r7, #30]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	441a      	add	r2, r3
 8008978:	8bfb      	ldrh	r3, [r7, #30]
 800897a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800897e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800898a:	b29b      	uxth	r3, r3
 800898c:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008994:	2b00      	cmp	r3, #0
 8008996:	d11f      	bne.n	80089d8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	461a      	mov	r2, r3
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	4413      	add	r3, r2
 80089a6:	881b      	ldrh	r3, [r3, #0]
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089b2:	83bb      	strh	r3, [r7, #28]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	461a      	mov	r2, r3
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	441a      	add	r2, r3
 80089c2:	8bbb      	ldrh	r3, [r7, #28]
 80089c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80089d8:	8b7b      	ldrh	r3, [r7, #26]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d008      	beq.n	80089f0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6818      	ldr	r0, [r3, #0]
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	6959      	ldr	r1, [r3, #20]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	895a      	ldrh	r2, [r3, #10]
 80089ea:	8b7b      	ldrh	r3, [r7, #26]
 80089ec:	f005 f892 	bl	800db14 <USB_ReadPMA>
    }
  }

  return count;
 80089f0:	8b7b      	ldrh	r3, [r7, #26]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3720      	adds	r7, #32
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b0a6      	sub	sp, #152	@ 0x98
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	60f8      	str	r0, [r7, #12]
 8008a02:	60b9      	str	r1, [r7, #8]
 8008a04:	4613      	mov	r3, r2
 8008a06:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008a08:	88fb      	ldrh	r3, [r7, #6]
 8008a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 81f7 	beq.w	8008e02 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	461a      	mov	r2, r3
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	00db      	lsls	r3, r3, #3
 8008a26:	4413      	add	r3, r2
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	6812      	ldr	r2, [r2, #0]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a32:	881b      	ldrh	r3, [r3, #0]
 8008a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a38:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	699a      	ldr	r2, [r3, #24]
 8008a40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d907      	bls.n	8008a58 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	699a      	ldr	r2, [r3, #24]
 8008a4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a50:	1ad2      	subs	r2, r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	619a      	str	r2, [r3, #24]
 8008a56:	e002      	b.n	8008a5e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f040 80e1 	bne.w	8008c2a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	785b      	ldrb	r3, [r3, #1]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d126      	bne.n	8008abe <HAL_PCD_EP_DB_Transmit+0xc4>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	461a      	mov	r2, r3
 8008a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a84:	4413      	add	r3, r2
 8008a86:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	00da      	lsls	r2, r3, #3
 8008a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a90:	4413      	add	r3, r2
 8008a92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a9a:	881b      	ldrh	r3, [r3, #0]
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aa2:	b29a      	uxth	r2, r3
 8008aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa6:	801a      	strh	r2, [r3, #0]
 8008aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ab2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aba:	801a      	strh	r2, [r3, #0]
 8008abc:	e01a      	b.n	8008af4 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	785b      	ldrb	r3, [r3, #1]
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d116      	bne.n	8008af4 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ada:	4413      	add	r3, r2
 8008adc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	00da      	lsls	r2, r3, #3
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af0:	2200      	movs	r2, #0
 8008af2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	785b      	ldrb	r3, [r3, #1]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d126      	bne.n	8008b50 <HAL_PCD_EP_DB_Transmit+0x156>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	623b      	str	r3, [r7, #32]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	461a      	mov	r2, r3
 8008b14:	6a3b      	ldr	r3, [r7, #32]
 8008b16:	4413      	add	r3, r2
 8008b18:	623b      	str	r3, [r7, #32]
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	00da      	lsls	r2, r3, #3
 8008b20:	6a3b      	ldr	r3, [r7, #32]
 8008b22:	4413      	add	r3, r2
 8008b24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b28:	61fb      	str	r3, [r7, #28]
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	881b      	ldrh	r3, [r3, #0]
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	801a      	strh	r2, [r3, #0]
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	881b      	ldrh	r3, [r3, #0]
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b48:	b29a      	uxth	r2, r3
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	801a      	strh	r2, [r3, #0]
 8008b4e:	e017      	b.n	8008b80 <HAL_PCD_EP_DB_Transmit+0x186>
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	785b      	ldrb	r3, [r3, #1]
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d113      	bne.n	8008b80 <HAL_PCD_EP_DB_Transmit+0x186>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	461a      	mov	r2, r3
 8008b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b66:	4413      	add	r3, r2
 8008b68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	00da      	lsls	r2, r3, #3
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b72:	4413      	add	r3, r2
 8008b74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b78:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	78db      	ldrb	r3, [r3, #3]
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d123      	bne.n	8008bd0 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4413      	add	r3, r2
 8008b96:	881b      	ldrh	r3, [r3, #0]
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ba2:	837b      	strh	r3, [r7, #26]
 8008ba4:	8b7b      	ldrh	r3, [r7, #26]
 8008ba6:	f083 0320 	eor.w	r3, r3, #32
 8008baa:	837b      	strh	r3, [r7, #26]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	441a      	add	r2, r3
 8008bba:	8b7b      	ldrh	r3, [r7, #26]
 8008bbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	68f8      	ldr	r0, [r7, #12]
 8008bd8:	f006 ff67 	bl	800faaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008bdc:	88fb      	ldrh	r3, [r7, #6]
 8008bde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d01f      	beq.n	8008c26 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	881b      	ldrh	r3, [r3, #0]
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c00:	833b      	strh	r3, [r7, #24]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	461a      	mov	r2, r3
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	441a      	add	r2, r3
 8008c10:	8b3b      	ldrh	r3, [r7, #24]
 8008c12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008c26:	2300      	movs	r3, #0
 8008c28:	e31f      	b.n	800926a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008c2a:	88fb      	ldrh	r3, [r7, #6]
 8008c2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d021      	beq.n	8008c78 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	461a      	mov	r2, r3
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	4413      	add	r3, r2
 8008c42:	881b      	ldrh	r3, [r3, #0]
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c4e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	441a      	add	r2, r3
 8008c60:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008c64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	f040 82ca 	bne.w	8009218 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	695a      	ldr	r2, [r3, #20]
 8008c88:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c8c:	441a      	add	r2, r3
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	69da      	ldr	r2, [r3, #28]
 8008c96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c9a:	441a      	add	r2, r3
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	6a1a      	ldr	r2, [r3, #32]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d309      	bcc.n	8008cc0 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	6a1a      	ldr	r2, [r3, #32]
 8008cb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cb8:	1ad2      	subs	r2, r2, r3
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	621a      	str	r2, [r3, #32]
 8008cbe:	e015      	b.n	8008cec <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	6a1b      	ldr	r3, [r3, #32]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d107      	bne.n	8008cd8 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008cc8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ccc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008cd6:	e009      	b.n	8008cec <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	785b      	ldrb	r3, [r3, #1]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d15f      	bne.n	8008db4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	461a      	mov	r2, r3
 8008d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d08:	4413      	add	r3, r2
 8008d0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	00da      	lsls	r2, r3, #3
 8008d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d14:	4413      	add	r3, r2
 8008d16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d1e:	881b      	ldrh	r3, [r3, #0]
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d2a:	801a      	strh	r2, [r3, #0]
 8008d2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d10a      	bne.n	8008d48 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d40:	b29a      	uxth	r2, r3
 8008d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d44:	801a      	strh	r2, [r3, #0]
 8008d46:	e051      	b.n	8008dec <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d4c:	d816      	bhi.n	8008d7c <HAL_PCD_EP_DB_Transmit+0x382>
 8008d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d50:	085b      	lsrs	r3, r3, #1
 8008d52:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d60:	3301      	adds	r3, #1
 8008d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d66:	881b      	ldrh	r3, [r3, #0]
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	029b      	lsls	r3, r3, #10
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	4313      	orrs	r3, r2
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d78:	801a      	strh	r2, [r3, #0]
 8008d7a:	e037      	b.n	8008dec <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d7e:	095b      	lsrs	r3, r3, #5
 8008d80:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d84:	f003 031f 	and.w	r3, r3, #31
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d102      	bne.n	8008d92 <HAL_PCD_EP_DB_Transmit+0x398>
 8008d8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d8e:	3b01      	subs	r3, #1
 8008d90:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d94:	881b      	ldrh	r3, [r3, #0]
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	029b      	lsls	r3, r3, #10
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	4313      	orrs	r3, r2
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008da8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db0:	801a      	strh	r2, [r3, #0]
 8008db2:	e01b      	b.n	8008dec <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	785b      	ldrb	r3, [r3, #1]
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d117      	bne.n	8008dec <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	461a      	mov	r2, r3
 8008dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dd0:	4413      	add	r3, r2
 8008dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	00da      	lsls	r2, r3, #3
 8008dda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ddc:	4413      	add	r3, r2
 8008dde:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008de2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008de4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dea:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6818      	ldr	r0, [r3, #0]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	6959      	ldr	r1, [r3, #20]
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	891a      	ldrh	r2, [r3, #8]
 8008df8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	f004 fe47 	bl	800da8e <USB_WritePMA>
 8008e00:	e20a      	b.n	8009218 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	00db      	lsls	r3, r3, #3
 8008e14:	4413      	add	r3, r2
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	6812      	ldr	r2, [r2, #0]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e20:	881b      	ldrh	r3, [r3, #0]
 8008e22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e26:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	699a      	ldr	r2, [r3, #24]
 8008e2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d307      	bcc.n	8008e46 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	699a      	ldr	r2, [r3, #24]
 8008e3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e3e:	1ad2      	subs	r2, r2, r3
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	619a      	str	r2, [r3, #24]
 8008e44:	e002      	b.n	8008e4c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f040 80f6 	bne.w	8009042 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	785b      	ldrb	r3, [r3, #1]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d126      	bne.n	8008eac <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	461a      	mov	r2, r3
 8008e70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e72:	4413      	add	r3, r2
 8008e74:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	00da      	lsls	r2, r3, #3
 8008e7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e7e:	4413      	add	r3, r2
 8008e80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e94:	801a      	strh	r2, [r3, #0]
 8008e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ea8:	801a      	strh	r2, [r3, #0]
 8008eaa:	e01a      	b.n	8008ee2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	785b      	ldrb	r3, [r3, #1]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d116      	bne.n	8008ee2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ec8:	4413      	add	r3, r2
 8008eca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	00da      	lsls	r2, r3, #3
 8008ed2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ed4:	4413      	add	r3, r2
 8008ed6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008eda:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008edc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ede:	2200      	movs	r2, #0
 8008ee0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d12f      	bne.n	8008f52 <HAL_PCD_EP_DB_Transmit+0x558>
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	461a      	mov	r2, r3
 8008f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f0a:	4413      	add	r3, r2
 8008f0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	00da      	lsls	r2, r3, #3
 8008f16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f1a:	4413      	add	r3, r2
 8008f1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f28:	881b      	ldrh	r3, [r3, #0]
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f36:	801a      	strh	r2, [r3, #0]
 8008f38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f4e:	801a      	strh	r2, [r3, #0]
 8008f50:	e01c      	b.n	8008f8c <HAL_PCD_EP_DB_Transmit+0x592>
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d118      	bne.n	8008f8c <HAL_PCD_EP_DB_Transmit+0x592>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	461a      	mov	r2, r3
 8008f66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f6a:	4413      	add	r3, r2
 8008f6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	00da      	lsls	r2, r3, #3
 8008f76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f88:	2200      	movs	r2, #0
 8008f8a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	78db      	ldrb	r3, [r3, #3]
 8008f90:	2b02      	cmp	r3, #2
 8008f92:	d127      	bne.n	8008fe4 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	461a      	mov	r2, r3
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	4413      	add	r3, r2
 8008fa2:	881b      	ldrh	r3, [r3, #0]
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008faa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008fb2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008fb6:	f083 0320 	eor.w	r3, r3, #32
 8008fba:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	441a      	add	r2, r3
 8008fcc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008fd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	4619      	mov	r1, r3
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f006 fd5d 	bl	800faaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008ff0:	88fb      	ldrh	r3, [r7, #6]
 8008ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d121      	bne.n	800903e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	461a      	mov	r2, r3
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	b29b      	uxth	r3, r3
 800900c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009010:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009014:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	461a      	mov	r2, r3
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	441a      	add	r2, r3
 8009026:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800902a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800902e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009032:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800903a:	b29b      	uxth	r3, r3
 800903c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	e113      	b.n	800926a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009042:	88fb      	ldrh	r3, [r7, #6]
 8009044:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009048:	2b00      	cmp	r3, #0
 800904a:	d121      	bne.n	8009090 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	461a      	mov	r2, r3
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	4413      	add	r3, r2
 800905a:	881b      	ldrh	r3, [r3, #0]
 800905c:	b29b      	uxth	r3, r3
 800905e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009066:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	441a      	add	r2, r3
 8009078:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800907c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009080:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009084:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800908c:	b29b      	uxth	r3, r3
 800908e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009096:	2b01      	cmp	r3, #1
 8009098:	f040 80be 	bne.w	8009218 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	695a      	ldr	r2, [r3, #20]
 80090a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090a4:	441a      	add	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	69da      	ldr	r2, [r3, #28]
 80090ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090b2:	441a      	add	r2, r3
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	6a1a      	ldr	r2, [r3, #32]
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d309      	bcc.n	80090d8 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	6a1a      	ldr	r2, [r3, #32]
 80090ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090d0:	1ad2      	subs	r2, r2, r3
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	621a      	str	r2, [r3, #32]
 80090d6:	e015      	b.n	8009104 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	6a1b      	ldr	r3, [r3, #32]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d107      	bne.n	80090f0 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80090e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80090ee:	e009      	b.n	8009104 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	6a1b      	ldr	r3, [r3, #32]
 80090f4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	2200      	movs	r2, #0
 80090fa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	2200      	movs	r2, #0
 8009100:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d15f      	bne.n	80091d2 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009120:	b29b      	uxth	r3, r3
 8009122:	461a      	mov	r2, r3
 8009124:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009126:	4413      	add	r3, r2
 8009128:	66bb      	str	r3, [r7, #104]	@ 0x68
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	00da      	lsls	r2, r3, #3
 8009130:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009132:	4413      	add	r3, r2
 8009134:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009138:	667b      	str	r3, [r7, #100]	@ 0x64
 800913a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800913c:	881b      	ldrh	r3, [r3, #0]
 800913e:	b29b      	uxth	r3, r3
 8009140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009144:	b29a      	uxth	r2, r3
 8009146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009148:	801a      	strh	r2, [r3, #0]
 800914a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10a      	bne.n	8009166 <HAL_PCD_EP_DB_Transmit+0x76c>
 8009150:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009152:	881b      	ldrh	r3, [r3, #0]
 8009154:	b29b      	uxth	r3, r3
 8009156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800915a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800915e:	b29a      	uxth	r2, r3
 8009160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009162:	801a      	strh	r2, [r3, #0]
 8009164:	e04e      	b.n	8009204 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009166:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009168:	2b3e      	cmp	r3, #62	@ 0x3e
 800916a:	d816      	bhi.n	800919a <HAL_PCD_EP_DB_Transmit+0x7a0>
 800916c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800916e:	085b      	lsrs	r3, r3, #1
 8009170:	663b      	str	r3, [r7, #96]	@ 0x60
 8009172:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009174:	f003 0301 	and.w	r3, r3, #1
 8009178:	2b00      	cmp	r3, #0
 800917a:	d002      	beq.n	8009182 <HAL_PCD_EP_DB_Transmit+0x788>
 800917c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800917e:	3301      	adds	r3, #1
 8009180:	663b      	str	r3, [r7, #96]	@ 0x60
 8009182:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009184:	881b      	ldrh	r3, [r3, #0]
 8009186:	b29a      	uxth	r2, r3
 8009188:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800918a:	b29b      	uxth	r3, r3
 800918c:	029b      	lsls	r3, r3, #10
 800918e:	b29b      	uxth	r3, r3
 8009190:	4313      	orrs	r3, r2
 8009192:	b29a      	uxth	r2, r3
 8009194:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009196:	801a      	strh	r2, [r3, #0]
 8009198:	e034      	b.n	8009204 <HAL_PCD_EP_DB_Transmit+0x80a>
 800919a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800919c:	095b      	lsrs	r3, r3, #5
 800919e:	663b      	str	r3, [r7, #96]	@ 0x60
 80091a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091a2:	f003 031f 	and.w	r3, r3, #31
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d102      	bne.n	80091b0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80091aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091ac:	3b01      	subs	r3, #1
 80091ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80091b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091b2:	881b      	ldrh	r3, [r3, #0]
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	029b      	lsls	r3, r3, #10
 80091bc:	b29b      	uxth	r3, r3
 80091be:	4313      	orrs	r3, r2
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091ce:	801a      	strh	r2, [r3, #0]
 80091d0:	e018      	b.n	8009204 <HAL_PCD_EP_DB_Transmit+0x80a>
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	785b      	ldrb	r3, [r3, #1]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d114      	bne.n	8009204 <HAL_PCD_EP_DB_Transmit+0x80a>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	461a      	mov	r2, r3
 80091e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091e8:	4413      	add	r3, r2
 80091ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	00da      	lsls	r2, r3, #3
 80091f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091f4:	4413      	add	r3, r2
 80091f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80091fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80091fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091fe:	b29a      	uxth	r2, r3
 8009200:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009202:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6818      	ldr	r0, [r3, #0]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	6959      	ldr	r1, [r3, #20]
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	895a      	ldrh	r2, [r3, #10]
 8009210:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009212:	b29b      	uxth	r3, r3
 8009214:	f004 fc3b 	bl	800da8e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	461a      	mov	r2, r3
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	4413      	add	r3, r2
 8009226:	881b      	ldrh	r3, [r3, #0]
 8009228:	b29b      	uxth	r3, r3
 800922a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800922e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009232:	82fb      	strh	r3, [r7, #22]
 8009234:	8afb      	ldrh	r3, [r7, #22]
 8009236:	f083 0310 	eor.w	r3, r3, #16
 800923a:	82fb      	strh	r3, [r7, #22]
 800923c:	8afb      	ldrh	r3, [r7, #22]
 800923e:	f083 0320 	eor.w	r3, r3, #32
 8009242:	82fb      	strh	r3, [r7, #22]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	461a      	mov	r2, r3
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	441a      	add	r2, r3
 8009252:	8afb      	ldrh	r3, [r7, #22]
 8009254:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009258:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800925c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009264:	b29b      	uxth	r3, r3
 8009266:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	3798      	adds	r7, #152	@ 0x98
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}

08009272 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009272:	b480      	push	{r7}
 8009274:	b087      	sub	sp, #28
 8009276:	af00      	add	r7, sp, #0
 8009278:	60f8      	str	r0, [r7, #12]
 800927a:	607b      	str	r3, [r7, #4]
 800927c:	460b      	mov	r3, r1
 800927e:	817b      	strh	r3, [r7, #10]
 8009280:	4613      	mov	r3, r2
 8009282:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009284:	897b      	ldrh	r3, [r7, #10]
 8009286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800928a:	b29b      	uxth	r3, r3
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00b      	beq.n	80092a8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009290:	897b      	ldrh	r3, [r7, #10]
 8009292:	f003 0207 	and.w	r2, r3, #7
 8009296:	4613      	mov	r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	4413      	add	r3, r2
 800929c:	00db      	lsls	r3, r3, #3
 800929e:	3310      	adds	r3, #16
 80092a0:	68fa      	ldr	r2, [r7, #12]
 80092a2:	4413      	add	r3, r2
 80092a4:	617b      	str	r3, [r7, #20]
 80092a6:	e009      	b.n	80092bc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80092a8:	897a      	ldrh	r2, [r7, #10]
 80092aa:	4613      	mov	r3, r2
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	4413      	add	r3, r2
 80092b0:	00db      	lsls	r3, r3, #3
 80092b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	4413      	add	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80092bc:	893b      	ldrh	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d107      	bne.n	80092d2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	2200      	movs	r2, #0
 80092c6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	80da      	strh	r2, [r3, #6]
 80092d0:	e00b      	b.n	80092ea <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2201      	movs	r2, #1
 80092d6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	b29a      	uxth	r2, r3
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	0c1b      	lsrs	r3, r3, #16
 80092e4:	b29a      	uxth	r2, r3
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	371c      	adds	r7, #28
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800931c:	b29b      	uxth	r3, r3
 800931e:	f043 0301 	orr.w	r3, r3, #1
 8009322:	b29a      	uxth	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009330:	b29b      	uxth	r3, r3
 8009332:	f043 0302 	orr.w	r3, r3, #2
 8009336:	b29a      	uxth	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800934c:	b480      	push	{r7}
 800934e:	b085      	sub	sp, #20
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d141      	bne.n	80093de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800935a:	4b4b      	ldr	r3, [pc, #300]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009366:	d131      	bne.n	80093cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009368:	4b47      	ldr	r3, [pc, #284]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800936a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800936e:	4a46      	ldr	r2, [pc, #280]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009374:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009378:	4b43      	ldr	r3, [pc, #268]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009380:	4a41      	ldr	r2, [pc, #260]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009382:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009386:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009388:	4b40      	ldr	r3, [pc, #256]	@ (800948c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2232      	movs	r2, #50	@ 0x32
 800938e:	fb02 f303 	mul.w	r3, r2, r3
 8009392:	4a3f      	ldr	r2, [pc, #252]	@ (8009490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009394:	fba2 2303 	umull	r2, r3, r2, r3
 8009398:	0c9b      	lsrs	r3, r3, #18
 800939a:	3301      	adds	r3, #1
 800939c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800939e:	e002      	b.n	80093a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	3b01      	subs	r3, #1
 80093a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093a6:	4b38      	ldr	r3, [pc, #224]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093a8:	695b      	ldr	r3, [r3, #20]
 80093aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093b2:	d102      	bne.n	80093ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1f2      	bne.n	80093a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80093ba:	4b33      	ldr	r3, [pc, #204]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093bc:	695b      	ldr	r3, [r3, #20]
 80093be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093c6:	d158      	bne.n	800947a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80093c8:	2303      	movs	r3, #3
 80093ca:	e057      	b.n	800947c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093cc:	4b2e      	ldr	r3, [pc, #184]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093d2:	4a2d      	ldr	r2, [pc, #180]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80093dc:	e04d      	b.n	800947a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093e4:	d141      	bne.n	800946a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80093e6:	4b28      	ldr	r3, [pc, #160]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80093ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093f2:	d131      	bne.n	8009458 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093f4:	4b24      	ldr	r3, [pc, #144]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093fa:	4a23      	ldr	r2, [pc, #140]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009400:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009404:	4b20      	ldr	r3, [pc, #128]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800940c:	4a1e      	ldr	r2, [pc, #120]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800940e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009412:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009414:	4b1d      	ldr	r3, [pc, #116]	@ (800948c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2232      	movs	r2, #50	@ 0x32
 800941a:	fb02 f303 	mul.w	r3, r2, r3
 800941e:	4a1c      	ldr	r2, [pc, #112]	@ (8009490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009420:	fba2 2303 	umull	r2, r3, r2, r3
 8009424:	0c9b      	lsrs	r3, r3, #18
 8009426:	3301      	adds	r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800942a:	e002      	b.n	8009432 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	3b01      	subs	r3, #1
 8009430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009432:	4b15      	ldr	r3, [pc, #84]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800943a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800943e:	d102      	bne.n	8009446 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1f2      	bne.n	800942c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009446:	4b10      	ldr	r3, [pc, #64]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800944e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009452:	d112      	bne.n	800947a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009454:	2303      	movs	r3, #3
 8009456:	e011      	b.n	800947c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009458:	4b0b      	ldr	r3, [pc, #44]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800945a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800945e:	4a0a      	ldr	r2, [pc, #40]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009464:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009468:	e007      	b.n	800947a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800946a:	4b07      	ldr	r3, [pc, #28]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009472:	4a05      	ldr	r2, [pc, #20]	@ (8009488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009474:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009478:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	3714      	adds	r7, #20
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	40007000 	.word	0x40007000
 800948c:	20000004 	.word	0x20000004
 8009490:	431bde83 	.word	0x431bde83

08009494 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009494:	b480      	push	{r7}
 8009496:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009498:	4b05      	ldr	r3, [pc, #20]	@ (80094b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	4a04      	ldr	r2, [pc, #16]	@ (80094b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800949e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80094a2:	6093      	str	r3, [r2, #8]
}
 80094a4:	bf00      	nop
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	40007000 	.word	0x40007000

080094b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b088      	sub	sp, #32
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	e2fe      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0301 	and.w	r3, r3, #1
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d075      	beq.n	80095be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094d2:	4b97      	ldr	r3, [pc, #604]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f003 030c 	and.w	r3, r3, #12
 80094da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094dc:	4b94      	ldr	r3, [pc, #592]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	f003 0303 	and.w	r3, r3, #3
 80094e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	2b0c      	cmp	r3, #12
 80094ea:	d102      	bne.n	80094f2 <HAL_RCC_OscConfig+0x3e>
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	2b03      	cmp	r3, #3
 80094f0:	d002      	beq.n	80094f8 <HAL_RCC_OscConfig+0x44>
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	2b08      	cmp	r3, #8
 80094f6:	d10b      	bne.n	8009510 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094f8:	4b8d      	ldr	r3, [pc, #564]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009500:	2b00      	cmp	r3, #0
 8009502:	d05b      	beq.n	80095bc <HAL_RCC_OscConfig+0x108>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d157      	bne.n	80095bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800950c:	2301      	movs	r3, #1
 800950e:	e2d9      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009518:	d106      	bne.n	8009528 <HAL_RCC_OscConfig+0x74>
 800951a:	4b85      	ldr	r3, [pc, #532]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a84      	ldr	r2, [pc, #528]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009524:	6013      	str	r3, [r2, #0]
 8009526:	e01d      	b.n	8009564 <HAL_RCC_OscConfig+0xb0>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009530:	d10c      	bne.n	800954c <HAL_RCC_OscConfig+0x98>
 8009532:	4b7f      	ldr	r3, [pc, #508]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a7e      	ldr	r2, [pc, #504]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009538:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800953c:	6013      	str	r3, [r2, #0]
 800953e:	4b7c      	ldr	r3, [pc, #496]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a7b      	ldr	r2, [pc, #492]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009548:	6013      	str	r3, [r2, #0]
 800954a:	e00b      	b.n	8009564 <HAL_RCC_OscConfig+0xb0>
 800954c:	4b78      	ldr	r3, [pc, #480]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a77      	ldr	r2, [pc, #476]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009556:	6013      	str	r3, [r2, #0]
 8009558:	4b75      	ldr	r3, [pc, #468]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a74      	ldr	r2, [pc, #464]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800955e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d013      	beq.n	8009594 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800956c:	f7fa fdd6 	bl	800411c <HAL_GetTick>
 8009570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009572:	e008      	b.n	8009586 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009574:	f7fa fdd2 	bl	800411c <HAL_GetTick>
 8009578:	4602      	mov	r2, r0
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	1ad3      	subs	r3, r2, r3
 800957e:	2b64      	cmp	r3, #100	@ 0x64
 8009580:	d901      	bls.n	8009586 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009582:	2303      	movs	r3, #3
 8009584:	e29e      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009586:	4b6a      	ldr	r3, [pc, #424]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800958e:	2b00      	cmp	r3, #0
 8009590:	d0f0      	beq.n	8009574 <HAL_RCC_OscConfig+0xc0>
 8009592:	e014      	b.n	80095be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009594:	f7fa fdc2 	bl	800411c <HAL_GetTick>
 8009598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800959a:	e008      	b.n	80095ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800959c:	f7fa fdbe 	bl	800411c <HAL_GetTick>
 80095a0:	4602      	mov	r2, r0
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	1ad3      	subs	r3, r2, r3
 80095a6:	2b64      	cmp	r3, #100	@ 0x64
 80095a8:	d901      	bls.n	80095ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80095aa:	2303      	movs	r3, #3
 80095ac:	e28a      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095ae:	4b60      	ldr	r3, [pc, #384]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1f0      	bne.n	800959c <HAL_RCC_OscConfig+0xe8>
 80095ba:	e000      	b.n	80095be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0302 	and.w	r3, r3, #2
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d075      	beq.n	80096b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095ca:	4b59      	ldr	r3, [pc, #356]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f003 030c 	and.w	r3, r3, #12
 80095d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095d4:	4b56      	ldr	r3, [pc, #344]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f003 0303 	and.w	r3, r3, #3
 80095dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	2b0c      	cmp	r3, #12
 80095e2:	d102      	bne.n	80095ea <HAL_RCC_OscConfig+0x136>
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d002      	beq.n	80095f0 <HAL_RCC_OscConfig+0x13c>
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	2b04      	cmp	r3, #4
 80095ee:	d11f      	bne.n	8009630 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80095f0:	4b4f      	ldr	r3, [pc, #316]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d005      	beq.n	8009608 <HAL_RCC_OscConfig+0x154>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d101      	bne.n	8009608 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	e25d      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009608:	4b49      	ldr	r3, [pc, #292]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	061b      	lsls	r3, r3, #24
 8009616:	4946      	ldr	r1, [pc, #280]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009618:	4313      	orrs	r3, r2
 800961a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800961c:	4b45      	ldr	r3, [pc, #276]	@ (8009734 <HAL_RCC_OscConfig+0x280>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4618      	mov	r0, r3
 8009622:	f7fa fd2f 	bl	8004084 <HAL_InitTick>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d043      	beq.n	80096b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	e249      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d023      	beq.n	8009680 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009638:	4b3d      	ldr	r3, [pc, #244]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a3c      	ldr	r2, [pc, #240]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800963e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009644:	f7fa fd6a 	bl	800411c <HAL_GetTick>
 8009648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800964a:	e008      	b.n	800965e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800964c:	f7fa fd66 	bl	800411c <HAL_GetTick>
 8009650:	4602      	mov	r2, r0
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	1ad3      	subs	r3, r2, r3
 8009656:	2b02      	cmp	r3, #2
 8009658:	d901      	bls.n	800965e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800965a:	2303      	movs	r3, #3
 800965c:	e232      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800965e:	4b34      	ldr	r3, [pc, #208]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0f0      	beq.n	800964c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800966a:	4b31      	ldr	r3, [pc, #196]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	061b      	lsls	r3, r3, #24
 8009678:	492d      	ldr	r1, [pc, #180]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800967a:	4313      	orrs	r3, r2
 800967c:	604b      	str	r3, [r1, #4]
 800967e:	e01a      	b.n	80096b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009680:	4b2b      	ldr	r3, [pc, #172]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a2a      	ldr	r2, [pc, #168]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009686:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800968a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800968c:	f7fa fd46 	bl	800411c <HAL_GetTick>
 8009690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009692:	e008      	b.n	80096a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009694:	f7fa fd42 	bl	800411c <HAL_GetTick>
 8009698:	4602      	mov	r2, r0
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d901      	bls.n	80096a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80096a2:	2303      	movs	r3, #3
 80096a4:	e20e      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096a6:	4b22      	ldr	r3, [pc, #136]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1f0      	bne.n	8009694 <HAL_RCC_OscConfig+0x1e0>
 80096b2:	e000      	b.n	80096b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80096b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0308 	and.w	r3, r3, #8
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d041      	beq.n	8009746 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	695b      	ldr	r3, [r3, #20]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d01c      	beq.n	8009704 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096ca:	4b19      	ldr	r3, [pc, #100]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80096cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096d0:	4a17      	ldr	r2, [pc, #92]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80096d2:	f043 0301 	orr.w	r3, r3, #1
 80096d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096da:	f7fa fd1f 	bl	800411c <HAL_GetTick>
 80096de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096e0:	e008      	b.n	80096f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096e2:	f7fa fd1b 	bl	800411c <HAL_GetTick>
 80096e6:	4602      	mov	r2, r0
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	1ad3      	subs	r3, r2, r3
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d901      	bls.n	80096f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e1e7      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 80096f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096fa:	f003 0302 	and.w	r3, r3, #2
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d0ef      	beq.n	80096e2 <HAL_RCC_OscConfig+0x22e>
 8009702:	e020      	b.n	8009746 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009704:	4b0a      	ldr	r3, [pc, #40]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 8009706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800970a:	4a09      	ldr	r2, [pc, #36]	@ (8009730 <HAL_RCC_OscConfig+0x27c>)
 800970c:	f023 0301 	bic.w	r3, r3, #1
 8009710:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009714:	f7fa fd02 	bl	800411c <HAL_GetTick>
 8009718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800971a:	e00d      	b.n	8009738 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800971c:	f7fa fcfe 	bl	800411c <HAL_GetTick>
 8009720:	4602      	mov	r2, r0
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	1ad3      	subs	r3, r2, r3
 8009726:	2b02      	cmp	r3, #2
 8009728:	d906      	bls.n	8009738 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e1ca      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
 800972e:	bf00      	nop
 8009730:	40021000 	.word	0x40021000
 8009734:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009738:	4b8c      	ldr	r3, [pc, #560]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800973a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800973e:	f003 0302 	and.w	r3, r3, #2
 8009742:	2b00      	cmp	r3, #0
 8009744:	d1ea      	bne.n	800971c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0304 	and.w	r3, r3, #4
 800974e:	2b00      	cmp	r3, #0
 8009750:	f000 80a6 	beq.w	80098a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009754:	2300      	movs	r3, #0
 8009756:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009758:	4b84      	ldr	r3, [pc, #528]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800975a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800975c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <HAL_RCC_OscConfig+0x2b4>
 8009764:	2301      	movs	r3, #1
 8009766:	e000      	b.n	800976a <HAL_RCC_OscConfig+0x2b6>
 8009768:	2300      	movs	r3, #0
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00d      	beq.n	800978a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800976e:	4b7f      	ldr	r3, [pc, #508]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009772:	4a7e      	ldr	r2, [pc, #504]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009778:	6593      	str	r3, [r2, #88]	@ 0x58
 800977a:	4b7c      	ldr	r3, [pc, #496]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800977c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800977e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009782:	60fb      	str	r3, [r7, #12]
 8009784:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009786:	2301      	movs	r3, #1
 8009788:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800978a:	4b79      	ldr	r3, [pc, #484]	@ (8009970 <HAL_RCC_OscConfig+0x4bc>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009792:	2b00      	cmp	r3, #0
 8009794:	d118      	bne.n	80097c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009796:	4b76      	ldr	r3, [pc, #472]	@ (8009970 <HAL_RCC_OscConfig+0x4bc>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a75      	ldr	r2, [pc, #468]	@ (8009970 <HAL_RCC_OscConfig+0x4bc>)
 800979c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097a2:	f7fa fcbb 	bl	800411c <HAL_GetTick>
 80097a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097a8:	e008      	b.n	80097bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097aa:	f7fa fcb7 	bl	800411c <HAL_GetTick>
 80097ae:	4602      	mov	r2, r0
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	1ad3      	subs	r3, r2, r3
 80097b4:	2b02      	cmp	r3, #2
 80097b6:	d901      	bls.n	80097bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80097b8:	2303      	movs	r3, #3
 80097ba:	e183      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097bc:	4b6c      	ldr	r3, [pc, #432]	@ (8009970 <HAL_RCC_OscConfig+0x4bc>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d0f0      	beq.n	80097aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d108      	bne.n	80097e2 <HAL_RCC_OscConfig+0x32e>
 80097d0:	4b66      	ldr	r3, [pc, #408]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80097d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097d6:	4a65      	ldr	r2, [pc, #404]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80097d8:	f043 0301 	orr.w	r3, r3, #1
 80097dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097e0:	e024      	b.n	800982c <HAL_RCC_OscConfig+0x378>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	2b05      	cmp	r3, #5
 80097e8:	d110      	bne.n	800980c <HAL_RCC_OscConfig+0x358>
 80097ea:	4b60      	ldr	r3, [pc, #384]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80097ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f0:	4a5e      	ldr	r2, [pc, #376]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80097f2:	f043 0304 	orr.w	r3, r3, #4
 80097f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097fa:	4b5c      	ldr	r3, [pc, #368]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80097fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009800:	4a5a      	ldr	r2, [pc, #360]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009802:	f043 0301 	orr.w	r3, r3, #1
 8009806:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800980a:	e00f      	b.n	800982c <HAL_RCC_OscConfig+0x378>
 800980c:	4b57      	ldr	r3, [pc, #348]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800980e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009812:	4a56      	ldr	r2, [pc, #344]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009814:	f023 0301 	bic.w	r3, r3, #1
 8009818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800981c:	4b53      	ldr	r3, [pc, #332]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800981e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009822:	4a52      	ldr	r2, [pc, #328]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009824:	f023 0304 	bic.w	r3, r3, #4
 8009828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d016      	beq.n	8009862 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009834:	f7fa fc72 	bl	800411c <HAL_GetTick>
 8009838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800983a:	e00a      	b.n	8009852 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800983c:	f7fa fc6e 	bl	800411c <HAL_GetTick>
 8009840:	4602      	mov	r2, r0
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	1ad3      	subs	r3, r2, r3
 8009846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800984a:	4293      	cmp	r3, r2
 800984c:	d901      	bls.n	8009852 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800984e:	2303      	movs	r3, #3
 8009850:	e138      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009852:	4b46      	ldr	r3, [pc, #280]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009858:	f003 0302 	and.w	r3, r3, #2
 800985c:	2b00      	cmp	r3, #0
 800985e:	d0ed      	beq.n	800983c <HAL_RCC_OscConfig+0x388>
 8009860:	e015      	b.n	800988e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009862:	f7fa fc5b 	bl	800411c <HAL_GetTick>
 8009866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009868:	e00a      	b.n	8009880 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800986a:	f7fa fc57 	bl	800411c <HAL_GetTick>
 800986e:	4602      	mov	r2, r0
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	1ad3      	subs	r3, r2, r3
 8009874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009878:	4293      	cmp	r3, r2
 800987a:	d901      	bls.n	8009880 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e121      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009880:	4b3a      	ldr	r3, [pc, #232]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d1ed      	bne.n	800986a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800988e:	7ffb      	ldrb	r3, [r7, #31]
 8009890:	2b01      	cmp	r3, #1
 8009892:	d105      	bne.n	80098a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009894:	4b35      	ldr	r3, [pc, #212]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009898:	4a34      	ldr	r2, [pc, #208]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800989a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800989e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f003 0320 	and.w	r3, r3, #32
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d03c      	beq.n	8009926 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d01c      	beq.n	80098ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80098b4:	4b2d      	ldr	r3, [pc, #180]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80098b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098ba:	4a2c      	ldr	r2, [pc, #176]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80098bc:	f043 0301 	orr.w	r3, r3, #1
 80098c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098c4:	f7fa fc2a 	bl	800411c <HAL_GetTick>
 80098c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098ca:	e008      	b.n	80098de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098cc:	f7fa fc26 	bl	800411c <HAL_GetTick>
 80098d0:	4602      	mov	r2, r0
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	1ad3      	subs	r3, r2, r3
 80098d6:	2b02      	cmp	r3, #2
 80098d8:	d901      	bls.n	80098de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80098da:	2303      	movs	r3, #3
 80098dc:	e0f2      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098de:	4b23      	ldr	r3, [pc, #140]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80098e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098e4:	f003 0302 	and.w	r3, r3, #2
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d0ef      	beq.n	80098cc <HAL_RCC_OscConfig+0x418>
 80098ec:	e01b      	b.n	8009926 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80098ee:	4b1f      	ldr	r3, [pc, #124]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80098f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098f4:	4a1d      	ldr	r2, [pc, #116]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 80098f6:	f023 0301 	bic.w	r3, r3, #1
 80098fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098fe:	f7fa fc0d 	bl	800411c <HAL_GetTick>
 8009902:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009904:	e008      	b.n	8009918 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009906:	f7fa fc09 	bl	800411c <HAL_GetTick>
 800990a:	4602      	mov	r2, r0
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	1ad3      	subs	r3, r2, r3
 8009910:	2b02      	cmp	r3, #2
 8009912:	d901      	bls.n	8009918 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e0d5      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009918:	4b14      	ldr	r3, [pc, #80]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800991a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800991e:	f003 0302 	and.w	r3, r3, #2
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1ef      	bne.n	8009906 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	69db      	ldr	r3, [r3, #28]
 800992a:	2b00      	cmp	r3, #0
 800992c:	f000 80c9 	beq.w	8009ac2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009930:	4b0e      	ldr	r3, [pc, #56]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009932:	689b      	ldr	r3, [r3, #8]
 8009934:	f003 030c 	and.w	r3, r3, #12
 8009938:	2b0c      	cmp	r3, #12
 800993a:	f000 8083 	beq.w	8009a44 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	69db      	ldr	r3, [r3, #28]
 8009942:	2b02      	cmp	r3, #2
 8009944:	d15e      	bne.n	8009a04 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009946:	4b09      	ldr	r3, [pc, #36]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a08      	ldr	r2, [pc, #32]	@ (800996c <HAL_RCC_OscConfig+0x4b8>)
 800994c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009952:	f7fa fbe3 	bl	800411c <HAL_GetTick>
 8009956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009958:	e00c      	b.n	8009974 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800995a:	f7fa fbdf 	bl	800411c <HAL_GetTick>
 800995e:	4602      	mov	r2, r0
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	1ad3      	subs	r3, r2, r3
 8009964:	2b02      	cmp	r3, #2
 8009966:	d905      	bls.n	8009974 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009968:	2303      	movs	r3, #3
 800996a:	e0ab      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
 800996c:	40021000 	.word	0x40021000
 8009970:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009974:	4b55      	ldr	r3, [pc, #340]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1ec      	bne.n	800995a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009980:	4b52      	ldr	r3, [pc, #328]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	4b52      	ldr	r3, [pc, #328]	@ (8009ad0 <HAL_RCC_OscConfig+0x61c>)
 8009986:	4013      	ands	r3, r2
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	6a11      	ldr	r1, [r2, #32]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009990:	3a01      	subs	r2, #1
 8009992:	0112      	lsls	r2, r2, #4
 8009994:	4311      	orrs	r1, r2
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800999a:	0212      	lsls	r2, r2, #8
 800999c:	4311      	orrs	r1, r2
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80099a2:	0852      	lsrs	r2, r2, #1
 80099a4:	3a01      	subs	r2, #1
 80099a6:	0552      	lsls	r2, r2, #21
 80099a8:	4311      	orrs	r1, r2
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80099ae:	0852      	lsrs	r2, r2, #1
 80099b0:	3a01      	subs	r2, #1
 80099b2:	0652      	lsls	r2, r2, #25
 80099b4:	4311      	orrs	r1, r2
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80099ba:	06d2      	lsls	r2, r2, #27
 80099bc:	430a      	orrs	r2, r1
 80099be:	4943      	ldr	r1, [pc, #268]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099c0:	4313      	orrs	r3, r2
 80099c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099c4:	4b41      	ldr	r3, [pc, #260]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a40      	ldr	r2, [pc, #256]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80099d0:	4b3e      	ldr	r3, [pc, #248]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	4a3d      	ldr	r2, [pc, #244]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099dc:	f7fa fb9e 	bl	800411c <HAL_GetTick>
 80099e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099e2:	e008      	b.n	80099f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099e4:	f7fa fb9a 	bl	800411c <HAL_GetTick>
 80099e8:	4602      	mov	r2, r0
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	1ad3      	subs	r3, r2, r3
 80099ee:	2b02      	cmp	r3, #2
 80099f0:	d901      	bls.n	80099f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e066      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099f6:	4b35      	ldr	r3, [pc, #212]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d0f0      	beq.n	80099e4 <HAL_RCC_OscConfig+0x530>
 8009a02:	e05e      	b.n	8009ac2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a04:	4b31      	ldr	r3, [pc, #196]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a30      	ldr	r2, [pc, #192]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a10:	f7fa fb84 	bl	800411c <HAL_GetTick>
 8009a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a16:	e008      	b.n	8009a2a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a18:	f7fa fb80 	bl	800411c <HAL_GetTick>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	1ad3      	subs	r3, r2, r3
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d901      	bls.n	8009a2a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009a26:	2303      	movs	r3, #3
 8009a28:	e04c      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a2a:	4b28      	ldr	r3, [pc, #160]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d1f0      	bne.n	8009a18 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009a36:	4b25      	ldr	r3, [pc, #148]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	4924      	ldr	r1, [pc, #144]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a3c:	4b25      	ldr	r3, [pc, #148]	@ (8009ad4 <HAL_RCC_OscConfig+0x620>)
 8009a3e:	4013      	ands	r3, r2
 8009a40:	60cb      	str	r3, [r1, #12]
 8009a42:	e03e      	b.n	8009ac2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	69db      	ldr	r3, [r3, #28]
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e039      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009a50:	4b1e      	ldr	r3, [pc, #120]	@ (8009acc <HAL_RCC_OscConfig+0x618>)
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	f003 0203 	and.w	r2, r3, #3
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d12c      	bne.n	8009abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a6e:	3b01      	subs	r3, #1
 8009a70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a72:	429a      	cmp	r2, r3
 8009a74:	d123      	bne.n	8009abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a80:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d11b      	bne.n	8009abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a90:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d113      	bne.n	8009abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aa0:	085b      	lsrs	r3, r3, #1
 8009aa2:	3b01      	subs	r3, #1
 8009aa4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009aa6:	429a      	cmp	r2, r3
 8009aa8:	d109      	bne.n	8009abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ab4:	085b      	lsrs	r3, r3, #1
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d001      	beq.n	8009ac2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e000      	b.n	8009ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3720      	adds	r7, #32
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	40021000 	.word	0x40021000
 8009ad0:	019f800c 	.word	0x019f800c
 8009ad4:	feeefffc 	.word	0xfeeefffc

08009ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b086      	sub	sp, #24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d101      	bne.n	8009af0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e11e      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009af0:	4b91      	ldr	r3, [pc, #580]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f003 030f 	and.w	r3, r3, #15
 8009af8:	683a      	ldr	r2, [r7, #0]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d910      	bls.n	8009b20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009afe:	4b8e      	ldr	r3, [pc, #568]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f023 020f 	bic.w	r2, r3, #15
 8009b06:	498c      	ldr	r1, [pc, #560]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b0e:	4b8a      	ldr	r3, [pc, #552]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f003 030f 	and.w	r3, r3, #15
 8009b16:	683a      	ldr	r2, [r7, #0]
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d001      	beq.n	8009b20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e106      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f003 0301 	and.w	r3, r3, #1
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d073      	beq.n	8009c14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	2b03      	cmp	r3, #3
 8009b32:	d129      	bne.n	8009b88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b34:	4b81      	ldr	r3, [pc, #516]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d101      	bne.n	8009b44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e0f4      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009b44:	f000 f99e 	bl	8009e84 <RCC_GetSysClockFreqFromPLLSource>
 8009b48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	4a7c      	ldr	r2, [pc, #496]	@ (8009d40 <HAL_RCC_ClockConfig+0x268>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d93f      	bls.n	8009bd2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b52:	4b7a      	ldr	r3, [pc, #488]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d009      	beq.n	8009b72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d033      	beq.n	8009bd2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d12f      	bne.n	8009bd2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b72:	4b72      	ldr	r3, [pc, #456]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b7a:	4a70      	ldr	r2, [pc, #448]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009b7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009b82:	2380      	movs	r3, #128	@ 0x80
 8009b84:	617b      	str	r3, [r7, #20]
 8009b86:	e024      	b.n	8009bd2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	2b02      	cmp	r3, #2
 8009b8e:	d107      	bne.n	8009ba0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b90:	4b6a      	ldr	r3, [pc, #424]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d109      	bne.n	8009bb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e0c6      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ba0:	4b66      	ldr	r3, [pc, #408]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d101      	bne.n	8009bb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bac:	2301      	movs	r3, #1
 8009bae:	e0be      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009bb0:	f000 f8ce 	bl	8009d50 <HAL_RCC_GetSysClockFreq>
 8009bb4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	4a61      	ldr	r2, [pc, #388]	@ (8009d40 <HAL_RCC_ClockConfig+0x268>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d909      	bls.n	8009bd2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bc6:	4a5d      	ldr	r2, [pc, #372]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bcc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009bce:	2380      	movs	r3, #128	@ 0x80
 8009bd0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009bd2:	4b5a      	ldr	r3, [pc, #360]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f023 0203 	bic.w	r2, r3, #3
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	4957      	ldr	r1, [pc, #348]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009be0:	4313      	orrs	r3, r2
 8009be2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009be4:	f7fa fa9a 	bl	800411c <HAL_GetTick>
 8009be8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bea:	e00a      	b.n	8009c02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009bec:	f7fa fa96 	bl	800411c <HAL_GetTick>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d901      	bls.n	8009c02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e095      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c02:	4b4e      	ldr	r3, [pc, #312]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	f003 020c 	and.w	r2, r3, #12
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d1eb      	bne.n	8009bec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f003 0302 	and.w	r3, r3, #2
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d023      	beq.n	8009c68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f003 0304 	and.w	r3, r3, #4
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d005      	beq.n	8009c38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c2c:	4b43      	ldr	r3, [pc, #268]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	4a42      	ldr	r2, [pc, #264]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009c36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f003 0308 	and.w	r3, r3, #8
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d007      	beq.n	8009c54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009c44:	4b3d      	ldr	r3, [pc, #244]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009c4c:	4a3b      	ldr	r2, [pc, #236]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009c52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c54:	4b39      	ldr	r3, [pc, #228]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	4936      	ldr	r1, [pc, #216]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c62:	4313      	orrs	r3, r2
 8009c64:	608b      	str	r3, [r1, #8]
 8009c66:	e008      	b.n	8009c7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	2b80      	cmp	r3, #128	@ 0x80
 8009c6c:	d105      	bne.n	8009c7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009c6e:	4b33      	ldr	r3, [pc, #204]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	4a32      	ldr	r2, [pc, #200]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009c74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 030f 	and.w	r3, r3, #15
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d21d      	bcs.n	8009cc4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c88:	4b2b      	ldr	r3, [pc, #172]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f023 020f 	bic.w	r2, r3, #15
 8009c90:	4929      	ldr	r1, [pc, #164]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009c98:	f7fa fa40 	bl	800411c <HAL_GetTick>
 8009c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c9e:	e00a      	b.n	8009cb6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ca0:	f7fa fa3c 	bl	800411c <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e03b      	b.n	8009d2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cb6:	4b20      	ldr	r3, [pc, #128]	@ (8009d38 <HAL_RCC_ClockConfig+0x260>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f003 030f 	and.w	r3, r3, #15
 8009cbe:	683a      	ldr	r2, [r7, #0]
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d1ed      	bne.n	8009ca0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0304 	and.w	r3, r3, #4
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d008      	beq.n	8009ce2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	4917      	ldr	r1, [pc, #92]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f003 0308 	and.w	r3, r3, #8
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d009      	beq.n	8009d02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009cee:	4b13      	ldr	r3, [pc, #76]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009cf0:	689b      	ldr	r3, [r3, #8]
 8009cf2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	490f      	ldr	r1, [pc, #60]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009d02:	f000 f825 	bl	8009d50 <HAL_RCC_GetSysClockFreq>
 8009d06:	4602      	mov	r2, r0
 8009d08:	4b0c      	ldr	r3, [pc, #48]	@ (8009d3c <HAL_RCC_ClockConfig+0x264>)
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	091b      	lsrs	r3, r3, #4
 8009d0e:	f003 030f 	and.w	r3, r3, #15
 8009d12:	490c      	ldr	r1, [pc, #48]	@ (8009d44 <HAL_RCC_ClockConfig+0x26c>)
 8009d14:	5ccb      	ldrb	r3, [r1, r3]
 8009d16:	f003 031f 	and.w	r3, r3, #31
 8009d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8009d48 <HAL_RCC_ClockConfig+0x270>)
 8009d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009d22:	4b0a      	ldr	r3, [pc, #40]	@ (8009d4c <HAL_RCC_ClockConfig+0x274>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fa f9ac 	bl	8004084 <HAL_InitTick>
 8009d2c:	4603      	mov	r3, r0
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	40022000 	.word	0x40022000
 8009d3c:	40021000 	.word	0x40021000
 8009d40:	04c4b400 	.word	0x04c4b400
 8009d44:	08014970 	.word	0x08014970
 8009d48:	20000004 	.word	0x20000004
 8009d4c:	20000008 	.word	0x20000008

08009d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009d56:	4b2c      	ldr	r3, [pc, #176]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f003 030c 	and.w	r3, r3, #12
 8009d5e:	2b04      	cmp	r3, #4
 8009d60:	d102      	bne.n	8009d68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009d62:	4b2a      	ldr	r3, [pc, #168]	@ (8009e0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d64:	613b      	str	r3, [r7, #16]
 8009d66:	e047      	b.n	8009df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009d68:	4b27      	ldr	r3, [pc, #156]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	f003 030c 	and.w	r3, r3, #12
 8009d70:	2b08      	cmp	r3, #8
 8009d72:	d102      	bne.n	8009d7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d74:	4b26      	ldr	r3, [pc, #152]	@ (8009e10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d76:	613b      	str	r3, [r7, #16]
 8009d78:	e03e      	b.n	8009df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009d7a:	4b23      	ldr	r3, [pc, #140]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	f003 030c 	and.w	r3, r3, #12
 8009d82:	2b0c      	cmp	r3, #12
 8009d84:	d136      	bne.n	8009df4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d86:	4b20      	ldr	r3, [pc, #128]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d88:	68db      	ldr	r3, [r3, #12]
 8009d8a:	f003 0303 	and.w	r3, r3, #3
 8009d8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009d90:	4b1d      	ldr	r3, [pc, #116]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d92:	68db      	ldr	r3, [r3, #12]
 8009d94:	091b      	lsrs	r3, r3, #4
 8009d96:	f003 030f 	and.w	r3, r3, #15
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2b03      	cmp	r3, #3
 8009da2:	d10c      	bne.n	8009dbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009da4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dac:	4a16      	ldr	r2, [pc, #88]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dae:	68d2      	ldr	r2, [r2, #12]
 8009db0:	0a12      	lsrs	r2, r2, #8
 8009db2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009db6:	fb02 f303 	mul.w	r3, r2, r3
 8009dba:	617b      	str	r3, [r7, #20]
      break;
 8009dbc:	e00c      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009dbe:	4a13      	ldr	r2, [pc, #76]	@ (8009e0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc6:	4a10      	ldr	r2, [pc, #64]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dc8:	68d2      	ldr	r2, [r2, #12]
 8009dca:	0a12      	lsrs	r2, r2, #8
 8009dcc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009dd0:	fb02 f303 	mul.w	r3, r2, r3
 8009dd4:	617b      	str	r3, [r7, #20]
      break;
 8009dd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8009e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	0e5b      	lsrs	r3, r3, #25
 8009dde:	f003 0303 	and.w	r3, r3, #3
 8009de2:	3301      	adds	r3, #1
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009de8:	697a      	ldr	r2, [r7, #20]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8009df0:	613b      	str	r3, [r7, #16]
 8009df2:	e001      	b.n	8009df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009df4:	2300      	movs	r3, #0
 8009df6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009df8:	693b      	ldr	r3, [r7, #16]
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	371c      	adds	r7, #28
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr
 8009e06:	bf00      	nop
 8009e08:	40021000 	.word	0x40021000
 8009e0c:	00f42400 	.word	0x00f42400
 8009e10:	007a1200 	.word	0x007a1200

08009e14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e14:	b480      	push	{r7}
 8009e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e18:	4b03      	ldr	r3, [pc, #12]	@ (8009e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr
 8009e26:	bf00      	nop
 8009e28:	20000004 	.word	0x20000004

08009e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009e30:	f7ff fff0 	bl	8009e14 <HAL_RCC_GetHCLKFreq>
 8009e34:	4602      	mov	r2, r0
 8009e36:	4b06      	ldr	r3, [pc, #24]	@ (8009e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	0a1b      	lsrs	r3, r3, #8
 8009e3c:	f003 0307 	and.w	r3, r3, #7
 8009e40:	4904      	ldr	r1, [pc, #16]	@ (8009e54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e42:	5ccb      	ldrb	r3, [r1, r3]
 8009e44:	f003 031f 	and.w	r3, r3, #31
 8009e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	40021000 	.word	0x40021000
 8009e54:	08014980 	.word	0x08014980

08009e58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009e5c:	f7ff ffda 	bl	8009e14 <HAL_RCC_GetHCLKFreq>
 8009e60:	4602      	mov	r2, r0
 8009e62:	4b06      	ldr	r3, [pc, #24]	@ (8009e7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	0adb      	lsrs	r3, r3, #11
 8009e68:	f003 0307 	and.w	r3, r3, #7
 8009e6c:	4904      	ldr	r1, [pc, #16]	@ (8009e80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009e6e:	5ccb      	ldrb	r3, [r1, r3]
 8009e70:	f003 031f 	and.w	r3, r3, #31
 8009e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	bd80      	pop	{r7, pc}
 8009e7c:	40021000 	.word	0x40021000
 8009e80:	08014980 	.word	0x08014980

08009e84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8009f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	f003 0303 	and.w	r3, r3, #3
 8009e92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009e94:	4b1b      	ldr	r3, [pc, #108]	@ (8009f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	091b      	lsrs	r3, r3, #4
 8009e9a:	f003 030f 	and.w	r3, r3, #15
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2b03      	cmp	r3, #3
 8009ea6:	d10c      	bne.n	8009ec2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009ea8:	4a17      	ldr	r2, [pc, #92]	@ (8009f08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eb0:	4a14      	ldr	r2, [pc, #80]	@ (8009f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009eb2:	68d2      	ldr	r2, [r2, #12]
 8009eb4:	0a12      	lsrs	r2, r2, #8
 8009eb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009eba:	fb02 f303 	mul.w	r3, r2, r3
 8009ebe:	617b      	str	r3, [r7, #20]
    break;
 8009ec0:	e00c      	b.n	8009edc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009ec2:	4a12      	ldr	r2, [pc, #72]	@ (8009f0c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eca:	4a0e      	ldr	r2, [pc, #56]	@ (8009f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ecc:	68d2      	ldr	r2, [r2, #12]
 8009ece:	0a12      	lsrs	r2, r2, #8
 8009ed0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009ed4:	fb02 f303 	mul.w	r3, r2, r3
 8009ed8:	617b      	str	r3, [r7, #20]
    break;
 8009eda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009edc:	4b09      	ldr	r3, [pc, #36]	@ (8009f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	0e5b      	lsrs	r3, r3, #25
 8009ee2:	f003 0303 	and.w	r3, r3, #3
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	005b      	lsls	r3, r3, #1
 8009eea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009eec:	697a      	ldr	r2, [r7, #20]
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ef4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009ef6:	687b      	ldr	r3, [r7, #4]
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	371c      	adds	r7, #28
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	40021000 	.word	0x40021000
 8009f08:	007a1200 	.word	0x007a1200
 8009f0c:	00f42400 	.word	0x00f42400

08009f10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b086      	sub	sp, #24
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009f18:	2300      	movs	r3, #0
 8009f1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f000 8098 	beq.w	800a05e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f32:	4b43      	ldr	r3, [pc, #268]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d10d      	bne.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f3e:	4b40      	ldr	r3, [pc, #256]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f42:	4a3f      	ldr	r2, [pc, #252]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f48:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f4a:	4b3d      	ldr	r3, [pc, #244]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f52:	60bb      	str	r3, [r7, #8]
 8009f54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f56:	2301      	movs	r3, #1
 8009f58:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f5a:	4b3a      	ldr	r3, [pc, #232]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a39      	ldr	r2, [pc, #228]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f66:	f7fa f8d9 	bl	800411c <HAL_GetTick>
 8009f6a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f6c:	e009      	b.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f6e:	f7fa f8d5 	bl	800411c <HAL_GetTick>
 8009f72:	4602      	mov	r2, r0
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	2b02      	cmp	r3, #2
 8009f7a:	d902      	bls.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009f7c:	2303      	movs	r3, #3
 8009f7e:	74fb      	strb	r3, [r7, #19]
        break;
 8009f80:	e005      	b.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f82:	4b30      	ldr	r3, [pc, #192]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d0ef      	beq.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009f8e:	7cfb      	ldrb	r3, [r7, #19]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d159      	bne.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009f94:	4b2a      	ldr	r3, [pc, #168]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f9e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d01e      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009faa:	697a      	ldr	r2, [r7, #20]
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d019      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009fb0:	4b23      	ldr	r3, [pc, #140]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009fba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009fbc:	4b20      	ldr	r3, [pc, #128]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fc2:	4a1f      	ldr	r2, [pc, #124]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009fcc:	4b1c      	ldr	r3, [pc, #112]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fd2:	4a1b      	ldr	r2, [pc, #108]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009fdc:	4a18      	ldr	r2, [pc, #96]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	f003 0301 	and.w	r3, r3, #1
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d016      	beq.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fee:	f7fa f895 	bl	800411c <HAL_GetTick>
 8009ff2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ff4:	e00b      	b.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ff6:	f7fa f891 	bl	800411c <HAL_GetTick>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	1ad3      	subs	r3, r2, r3
 800a000:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a004:	4293      	cmp	r3, r2
 800a006:	d902      	bls.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a008:	2303      	movs	r3, #3
 800a00a:	74fb      	strb	r3, [r7, #19]
            break;
 800a00c:	e006      	b.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a00e:	4b0c      	ldr	r3, [pc, #48]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a014:	f003 0302 	and.w	r3, r3, #2
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d0ec      	beq.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a01c:	7cfb      	ldrb	r3, [r7, #19]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d10b      	bne.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a022:	4b07      	ldr	r3, [pc, #28]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a028:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a030:	4903      	ldr	r1, [pc, #12]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a032:	4313      	orrs	r3, r2
 800a034:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a038:	e008      	b.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a03a:	7cfb      	ldrb	r3, [r7, #19]
 800a03c:	74bb      	strb	r3, [r7, #18]
 800a03e:	e005      	b.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a040:	40021000 	.word	0x40021000
 800a044:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a048:	7cfb      	ldrb	r3, [r7, #19]
 800a04a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a04c:	7c7b      	ldrb	r3, [r7, #17]
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d105      	bne.n	800a05e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a052:	4ba6      	ldr	r3, [pc, #664]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a056:	4aa5      	ldr	r2, [pc, #660]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a05c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00a      	beq.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a06a:	4ba0      	ldr	r3, [pc, #640]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a06c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a070:	f023 0203 	bic.w	r2, r3, #3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	499c      	ldr	r1, [pc, #624]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 0302 	and.w	r3, r3, #2
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00a      	beq.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a08c:	4b97      	ldr	r3, [pc, #604]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a08e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a092:	f023 020c 	bic.w	r2, r3, #12
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	4994      	ldr	r1, [pc, #592]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a09c:	4313      	orrs	r3, r2
 800a09e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 0304 	and.w	r3, r3, #4
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00a      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a0ae:	4b8f      	ldr	r3, [pc, #572]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	498b      	ldr	r1, [pc, #556]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f003 0308 	and.w	r3, r3, #8
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d00a      	beq.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a0d0:	4b86      	ldr	r3, [pc, #536]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	691b      	ldr	r3, [r3, #16]
 800a0de:	4983      	ldr	r1, [pc, #524]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0320 	and.w	r3, r3, #32
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00a      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0f2:	4b7e      	ldr	r3, [pc, #504]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	695b      	ldr	r3, [r3, #20]
 800a100:	497a      	ldr	r1, [pc, #488]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a102:	4313      	orrs	r3, r2
 800a104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00a      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a114:	4b75      	ldr	r3, [pc, #468]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a11a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	699b      	ldr	r3, [r3, #24]
 800a122:	4972      	ldr	r1, [pc, #456]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a124:	4313      	orrs	r3, r2
 800a126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00a      	beq.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a136:	4b6d      	ldr	r3, [pc, #436]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a13c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	69db      	ldr	r3, [r3, #28]
 800a144:	4969      	ldr	r1, [pc, #420]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a146:	4313      	orrs	r3, r2
 800a148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a154:	2b00      	cmp	r3, #0
 800a156:	d00a      	beq.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a158:	4b64      	ldr	r3, [pc, #400]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a15a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a15e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6a1b      	ldr	r3, [r3, #32]
 800a166:	4961      	ldr	r1, [pc, #388]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00a      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a17a:	4b5c      	ldr	r3, [pc, #368]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a17c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a180:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a188:	4958      	ldr	r1, [pc, #352]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d015      	beq.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a19c:	4b53      	ldr	r3, [pc, #332]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a19e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1aa:	4950      	ldr	r1, [pc, #320]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1ba:	d105      	bne.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1bc:	4b4b      	ldr	r3, [pc, #300]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1be:	68db      	ldr	r3, [r3, #12]
 800a1c0:	4a4a      	ldr	r2, [pc, #296]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1c6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d015      	beq.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a1d4:	4b45      	ldr	r3, [pc, #276]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e2:	4942      	ldr	r1, [pc, #264]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1f2:	d105      	bne.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1f4:	4b3d      	ldr	r3, [pc, #244]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	4a3c      	ldr	r2, [pc, #240]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1fe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d015      	beq.n	800a238 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a20c:	4b37      	ldr	r3, [pc, #220]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a212:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a21a:	4934      	ldr	r1, [pc, #208]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a21c:	4313      	orrs	r3, r2
 800a21e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a226:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a22a:	d105      	bne.n	800a238 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a22c:	4b2f      	ldr	r3, [pc, #188]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	4a2e      	ldr	r2, [pc, #184]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a232:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a236:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d015      	beq.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a244:	4b29      	ldr	r3, [pc, #164]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a24a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a252:	4926      	ldr	r1, [pc, #152]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a254:	4313      	orrs	r3, r2
 800a256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a25e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a262:	d105      	bne.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a264:	4b21      	ldr	r3, [pc, #132]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	4a20      	ldr	r2, [pc, #128]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a26a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a26e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d015      	beq.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a27c:	4b1b      	ldr	r3, [pc, #108]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a282:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a28a:	4918      	ldr	r1, [pc, #96]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a28c:	4313      	orrs	r3, r2
 800a28e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a296:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a29a:	d105      	bne.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a29c:	4b13      	ldr	r3, [pc, #76]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	4a12      	ldr	r2, [pc, #72]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a2a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d015      	beq.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a2b4:	4b0d      	ldr	r3, [pc, #52]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2c2:	490a      	ldr	r1, [pc, #40]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2d2:	d105      	bne.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a2d4:	4b05      	ldr	r3, [pc, #20]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	4a04      	ldr	r2, [pc, #16]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a2e0:	7cbb      	ldrb	r3, [r7, #18]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3718      	adds	r7, #24
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	40021000 	.word	0x40021000

0800a2f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d101      	bne.n	800a302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a2fe:	2301      	movs	r3, #1
 800a300:	e09d      	b.n	800a43e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a306:	2b00      	cmp	r3, #0
 800a308:	d108      	bne.n	800a31c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a312:	d009      	beq.n	800a328 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	61da      	str	r2, [r3, #28]
 800a31a:	e005      	b.n	800a328 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2200      	movs	r2, #0
 800a32c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b00      	cmp	r3, #0
 800a338:	d106      	bne.n	800a348 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f7f8 fb40 	bl	80029c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2202      	movs	r2, #2
 800a34c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a35e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a368:	d902      	bls.n	800a370 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a36a:	2300      	movs	r3, #0
 800a36c:	60fb      	str	r3, [r7, #12]
 800a36e:	e002      	b.n	800a376 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a370:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a374:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a37e:	d007      	beq.n	800a390 <HAL_SPI_Init+0xa0>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a388:	d002      	beq.n	800a390 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2200      	movs	r2, #0
 800a38e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a3a0:	431a      	orrs	r2, r3
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	f003 0302 	and.w	r3, r3, #2
 800a3aa:	431a      	orrs	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	695b      	ldr	r3, [r3, #20]
 800a3b0:	f003 0301 	and.w	r3, r3, #1
 800a3b4:	431a      	orrs	r2, r3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	699b      	ldr	r3, [r3, #24]
 800a3ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3be:	431a      	orrs	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	69db      	ldr	r3, [r3, #28]
 800a3c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a3c8:	431a      	orrs	r2, r3
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3d2:	ea42 0103 	orr.w	r1, r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	699b      	ldr	r3, [r3, #24]
 800a3ea:	0c1b      	lsrs	r3, r3, #16
 800a3ec:	f003 0204 	and.w	r2, r3, #4
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f4:	f003 0310 	and.w	r3, r3, #16
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3fe:	f003 0308 	and.w	r3, r3, #8
 800a402:	431a      	orrs	r2, r3
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a40c:	ea42 0103 	orr.w	r1, r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	430a      	orrs	r2, r1
 800a41c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	69da      	ldr	r2, [r3, #28]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a42c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2200      	movs	r2, #0
 800a432:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}

0800a446 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a446:	b580      	push	{r7, lr}
 800a448:	b082      	sub	sp, #8
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d101      	bne.n	800a458 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a454:	2301      	movs	r3, #1
 800a456:	e042      	b.n	800a4de <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d106      	bne.n	800a470 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7f8 fb0c 	bl	8002a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2224      	movs	r2, #36	@ 0x24
 800a474:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f022 0201 	bic.w	r2, r2, #1
 800a486:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d002      	beq.n	800a496 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 fee9 	bl	800b268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 fc1a 	bl	800acd0 <UART_SetConfig>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d101      	bne.n	800a4a6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	e01b      	b.n	800a4de <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	685a      	ldr	r2, [r3, #4]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a4b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	689a      	ldr	r2, [r3, #8]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a4c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f042 0201 	orr.w	r2, r2, #1
 800a4d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 ff68 	bl	800b3ac <UART_CheckIdleState>
 800a4dc:	4603      	mov	r3, r0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3708      	adds	r7, #8
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
	...

0800a4e8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b08a      	sub	sp, #40	@ 0x28
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4fc:	2b20      	cmp	r3, #32
 800a4fe:	d167      	bne.n	800a5d0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d002      	beq.n	800a50c <HAL_UART_Transmit_DMA+0x24>
 800a506:	88fb      	ldrh	r3, [r7, #6]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d101      	bne.n	800a510 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a50c:	2301      	movs	r3, #1
 800a50e:	e060      	b.n	800a5d2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	68ba      	ldr	r2, [r7, #8]
 800a514:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	88fa      	ldrh	r2, [r7, #6]
 800a51a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	88fa      	ldrh	r2, [r7, #6]
 800a522:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2200      	movs	r2, #0
 800a52a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2221      	movs	r2, #33	@ 0x21
 800a532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d028      	beq.n	800a590 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a542:	4a26      	ldr	r2, [pc, #152]	@ (800a5dc <HAL_UART_Transmit_DMA+0xf4>)
 800a544:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a54a:	4a25      	ldr	r2, [pc, #148]	@ (800a5e0 <HAL_UART_Transmit_DMA+0xf8>)
 800a54c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a552:	4a24      	ldr	r2, [pc, #144]	@ (800a5e4 <HAL_UART_Transmit_DMA+0xfc>)
 800a554:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a55a:	2200      	movs	r2, #0
 800a55c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a566:	4619      	mov	r1, r3
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	3328      	adds	r3, #40	@ 0x28
 800a56e:	461a      	mov	r2, r3
 800a570:	88fb      	ldrh	r3, [r7, #6]
 800a572:	f7fb fe5f 	bl	8006234 <HAL_DMA_Start_IT>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d009      	beq.n	800a590 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2210      	movs	r2, #16
 800a580:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2220      	movs	r2, #32
 800a588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e020      	b.n	800a5d2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	2240      	movs	r2, #64	@ 0x40
 800a596:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	3308      	adds	r3, #8
 800a59e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	e853 3f00 	ldrex	r3, [r3]
 800a5a6:	613b      	str	r3, [r7, #16]
   return(result);
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	3308      	adds	r3, #8
 800a5b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5b8:	623a      	str	r2, [r7, #32]
 800a5ba:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5bc:	69f9      	ldr	r1, [r7, #28]
 800a5be:	6a3a      	ldr	r2, [r7, #32]
 800a5c0:	e841 2300 	strex	r3, r2, [r1]
 800a5c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e5      	bne.n	800a598 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e000      	b.n	800a5d2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a5d0:	2302      	movs	r3, #2
  }
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3728      	adds	r7, #40	@ 0x28
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800b877 	.word	0x0800b877
 800a5e0:	0800b911 	.word	0x0800b911
 800a5e4:	0800ba97 	.word	0x0800ba97

0800a5e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b0ba      	sub	sp, #232	@ 0xe8
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	69db      	ldr	r3, [r3, #28]
 800a5f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a60e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a612:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a616:	4013      	ands	r3, r2
 800a618:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a61c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a620:	2b00      	cmp	r3, #0
 800a622:	d11b      	bne.n	800a65c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a628:	f003 0320 	and.w	r3, r3, #32
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d015      	beq.n	800a65c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a634:	f003 0320 	and.w	r3, r3, #32
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d105      	bne.n	800a648 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a63c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a644:	2b00      	cmp	r3, #0
 800a646:	d009      	beq.n	800a65c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	f000 8300 	beq.w	800ac52 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	4798      	blx	r3
      }
      return;
 800a65a:	e2fa      	b.n	800ac52 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a65c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a660:	2b00      	cmp	r3, #0
 800a662:	f000 8123 	beq.w	800a8ac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a666:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a66a:	4b8d      	ldr	r3, [pc, #564]	@ (800a8a0 <HAL_UART_IRQHandler+0x2b8>)
 800a66c:	4013      	ands	r3, r2
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d106      	bne.n	800a680 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a672:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a676:	4b8b      	ldr	r3, [pc, #556]	@ (800a8a4 <HAL_UART_IRQHandler+0x2bc>)
 800a678:	4013      	ands	r3, r2
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f000 8116 	beq.w	800a8ac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a684:	f003 0301 	and.w	r3, r3, #1
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d011      	beq.n	800a6b0 <HAL_UART_IRQHandler+0xc8>
 800a68c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a694:	2b00      	cmp	r3, #0
 800a696:	d00b      	beq.n	800a6b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2201      	movs	r2, #1
 800a69e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6a6:	f043 0201 	orr.w	r2, r3, #1
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6b4:	f003 0302 	and.w	r3, r3, #2
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d011      	beq.n	800a6e0 <HAL_UART_IRQHandler+0xf8>
 800a6bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6c0:	f003 0301 	and.w	r3, r3, #1
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d00b      	beq.n	800a6e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2202      	movs	r2, #2
 800a6ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6d6:	f043 0204 	orr.w	r2, r3, #4
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6e4:	f003 0304 	and.w	r3, r3, #4
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d011      	beq.n	800a710 <HAL_UART_IRQHandler+0x128>
 800a6ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6f0:	f003 0301 	and.w	r3, r3, #1
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d00b      	beq.n	800a710 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2204      	movs	r2, #4
 800a6fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a706:	f043 0202 	orr.w	r2, r3, #2
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a714:	f003 0308 	and.w	r3, r3, #8
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d017      	beq.n	800a74c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a71c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a720:	f003 0320 	and.w	r3, r3, #32
 800a724:	2b00      	cmp	r3, #0
 800a726:	d105      	bne.n	800a734 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a728:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a72c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8a0 <HAL_UART_IRQHandler+0x2b8>)
 800a72e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a730:	2b00      	cmp	r3, #0
 800a732:	d00b      	beq.n	800a74c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2208      	movs	r2, #8
 800a73a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a742:	f043 0208 	orr.w	r2, r3, #8
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a74c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a754:	2b00      	cmp	r3, #0
 800a756:	d012      	beq.n	800a77e <HAL_UART_IRQHandler+0x196>
 800a758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a75c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00c      	beq.n	800a77e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a76c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a774:	f043 0220 	orr.w	r2, r3, #32
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a784:	2b00      	cmp	r3, #0
 800a786:	f000 8266 	beq.w	800ac56 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a78a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a78e:	f003 0320 	and.w	r3, r3, #32
 800a792:	2b00      	cmp	r3, #0
 800a794:	d013      	beq.n	800a7be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a79a:	f003 0320 	and.w	r3, r3, #32
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d105      	bne.n	800a7ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a7a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d007      	beq.n	800a7be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d003      	beq.n	800a7be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7d2:	2b40      	cmp	r3, #64	@ 0x40
 800a7d4:	d005      	beq.n	800a7e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a7d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a7da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d054      	beq.n	800a88c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 ffe1 	bl	800b7aa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	689b      	ldr	r3, [r3, #8]
 800a7ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7f2:	2b40      	cmp	r3, #64	@ 0x40
 800a7f4:	d146      	bne.n	800a884 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	3308      	adds	r3, #8
 800a7fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a800:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a804:	e853 3f00 	ldrex	r3, [r3]
 800a808:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a80c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	3308      	adds	r3, #8
 800a81e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a822:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a826:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a82e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a832:	e841 2300 	strex	r3, r2, [r1]
 800a836:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a83a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1d9      	bne.n	800a7f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d017      	beq.n	800a87c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a852:	4a15      	ldr	r2, [pc, #84]	@ (800a8a8 <HAL_UART_IRQHandler+0x2c0>)
 800a854:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7fb fdbd 	bl	80063dc <HAL_DMA_Abort_IT>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d019      	beq.n	800a89c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a86e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a870:	687a      	ldr	r2, [r7, #4]
 800a872:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a876:	4610      	mov	r0, r2
 800a878:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a87a:	e00f      	b.n	800a89c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 fa1d 	bl	800acbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a882:	e00b      	b.n	800a89c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fa19 	bl	800acbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a88a:	e007      	b.n	800a89c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f000 fa15 	bl	800acbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a89a:	e1dc      	b.n	800ac56 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a89c:	bf00      	nop
    return;
 800a89e:	e1da      	b.n	800ac56 <HAL_UART_IRQHandler+0x66e>
 800a8a0:	10000001 	.word	0x10000001
 800a8a4:	04000120 	.word	0x04000120
 800a8a8:	0800bb17 	.word	0x0800bb17

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	f040 8170 	bne.w	800ab96 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a8b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8ba:	f003 0310 	and.w	r3, r3, #16
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f000 8169 	beq.w	800ab96 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a8c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8c8:	f003 0310 	and.w	r3, r3, #16
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	f000 8162 	beq.w	800ab96 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2210      	movs	r2, #16
 800a8d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8e4:	2b40      	cmp	r3, #64	@ 0x40
 800a8e6:	f040 80d8 	bne.w	800aa9a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a8f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f000 80af 	beq.w	800aa60 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a908:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a90c:	429a      	cmp	r2, r3
 800a90e:	f080 80a7 	bcs.w	800aa60 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a918:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f003 0320 	and.w	r3, r3, #32
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f040 8087 	bne.w	800aa3e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a938:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a93c:	e853 3f00 	ldrex	r3, [r3]
 800a940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a944:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a94c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	461a      	mov	r2, r3
 800a956:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a95a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a95e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a962:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a966:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a96a:	e841 2300 	strex	r3, r2, [r1]
 800a96e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a972:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a976:	2b00      	cmp	r3, #0
 800a978:	d1da      	bne.n	800a930 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	3308      	adds	r3, #8
 800a980:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a982:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a984:	e853 3f00 	ldrex	r3, [r3]
 800a988:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a98a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a98c:	f023 0301 	bic.w	r3, r3, #1
 800a990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3308      	adds	r3, #8
 800a99a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a99e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a9a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a9a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a9aa:	e841 2300 	strex	r3, r2, [r1]
 800a9ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a9b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d1e1      	bne.n	800a97a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	3308      	adds	r3, #8
 800a9bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9c0:	e853 3f00 	ldrex	r3, [r3]
 800a9c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a9c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	3308      	adds	r3, #8
 800a9d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a9da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a9dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a9e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a9e2:	e841 2300 	strex	r3, r2, [r1]
 800a9e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a9e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1e3      	bne.n	800a9b6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2220      	movs	r2, #32
 800a9f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa04:	e853 3f00 	ldrex	r3, [r3]
 800aa08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa0c:	f023 0310 	bic.w	r3, r3, #16
 800aa10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	461a      	mov	r2, r3
 800aa1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa26:	e841 2300 	strex	r3, r2, [r1]
 800aa2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1e4      	bne.n	800a9fc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7fb fc76 	bl	800632a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2202      	movs	r2, #2
 800aa42:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	1ad3      	subs	r3, r2, r3
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7f9 f99b 	bl	8003d94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aa5e:	e0fc      	b.n	800ac5a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	f040 80f5 	bne.w	800ac5a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f003 0320 	and.w	r3, r3, #32
 800aa7e:	2b20      	cmp	r3, #32
 800aa80:	f040 80eb 	bne.w	800ac5a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2202      	movs	r2, #2
 800aa88:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa90:	4619      	mov	r1, r3
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7f9 f97e 	bl	8003d94 <HAL_UARTEx_RxEventCallback>
      return;
 800aa98:	e0df      	b.n	800ac5a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	f000 80d1 	beq.w	800ac5e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800aabc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	f000 80cc 	beq.w	800ac5e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aace:	e853 3f00 	ldrex	r3, [r3]
 800aad2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aada:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800aae8:	647b      	str	r3, [r7, #68]	@ 0x44
 800aaea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aaee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aaf0:	e841 2300 	strex	r3, r2, [r1]
 800aaf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aaf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1e4      	bne.n	800aac6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3308      	adds	r3, #8
 800ab02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab06:	e853 3f00 	ldrex	r3, [r3]
 800ab0a:	623b      	str	r3, [r7, #32]
   return(result);
 800ab0c:	6a3b      	ldr	r3, [r7, #32]
 800ab0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab12:	f023 0301 	bic.w	r3, r3, #1
 800ab16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	3308      	adds	r3, #8
 800ab20:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ab24:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e1      	bne.n	800aafc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2200      	movs	r2, #0
 800ab4a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	e853 3f00 	ldrex	r3, [r3]
 800ab58:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f023 0310 	bic.w	r3, r3, #16
 800ab60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	461a      	mov	r2, r3
 800ab6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ab6e:	61fb      	str	r3, [r7, #28]
 800ab70:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab72:	69b9      	ldr	r1, [r7, #24]
 800ab74:	69fa      	ldr	r2, [r7, #28]
 800ab76:	e841 2300 	strex	r3, r2, [r1]
 800ab7a:	617b      	str	r3, [r7, #20]
   return(result);
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1e4      	bne.n	800ab4c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2202      	movs	r2, #2
 800ab86:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ab88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f7f9 f900 	bl	8003d94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ab94:	e063      	b.n	800ac5e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ab96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d00e      	beq.n	800abc0 <HAL_UART_IRQHandler+0x5d8>
 800aba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d008      	beq.n	800abc0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800abb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	f000 ffe9 	bl	800bb90 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800abbe:	e051      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800abc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d014      	beq.n	800abf6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800abcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d105      	bne.n	800abe4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800abd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d008      	beq.n	800abf6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d03a      	beq.n	800ac62 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	4798      	blx	r3
    }
    return;
 800abf4:	e035      	b.n	800ac62 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800abf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d009      	beq.n	800ac16 <HAL_UART_IRQHandler+0x62e>
 800ac02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d003      	beq.n	800ac16 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 ff93 	bl	800bb3a <UART_EndTransmit_IT>
    return;
 800ac14:	e026      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ac16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d009      	beq.n	800ac36 <HAL_UART_IRQHandler+0x64e>
 800ac22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac26:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 ffc2 	bl	800bbb8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac34:	e016      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ac36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d010      	beq.n	800ac64 <HAL_UART_IRQHandler+0x67c>
 800ac42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	da0c      	bge.n	800ac64 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 ffaa 	bl	800bba4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac50:	e008      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac52:	bf00      	nop
 800ac54:	e006      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
    return;
 800ac56:	bf00      	nop
 800ac58:	e004      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac5a:	bf00      	nop
 800ac5c:	e002      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac5e:	bf00      	nop
 800ac60:	e000      	b.n	800ac64 <HAL_UART_IRQHandler+0x67c>
    return;
 800ac62:	bf00      	nop
  }
}
 800ac64:	37e8      	adds	r7, #232	@ 0xe8
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop

0800ac6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ac74:	bf00      	nop
 800ac76:	370c      	adds	r7, #12
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr

0800ac80 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ac88:	bf00      	nop
 800ac8a:	370c      	adds	r7, #12
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr

0800ac94 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b083      	sub	sp, #12
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ac9c:	bf00      	nop
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr

0800aca8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800acb0:	bf00      	nop
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr

0800acbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b083      	sub	sp, #12
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800acc4:	bf00      	nop
 800acc6:	370c      	adds	r7, #12
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800acd4:	b08c      	sub	sp, #48	@ 0x30
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800acda:	2300      	movs	r3, #0
 800acdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	689a      	ldr	r2, [r3, #8]
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	431a      	orrs	r2, r3
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	695b      	ldr	r3, [r3, #20]
 800acee:	431a      	orrs	r2, r3
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	69db      	ldr	r3, [r3, #28]
 800acf4:	4313      	orrs	r3, r2
 800acf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	4bab      	ldr	r3, [pc, #684]	@ (800afac <UART_SetConfig+0x2dc>)
 800ad00:	4013      	ands	r3, r2
 800ad02:	697a      	ldr	r2, [r7, #20]
 800ad04:	6812      	ldr	r2, [r2, #0]
 800ad06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad08:	430b      	orrs	r3, r1
 800ad0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	68da      	ldr	r2, [r3, #12]
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	430a      	orrs	r2, r1
 800ad20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	699b      	ldr	r3, [r3, #24]
 800ad26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4aa0      	ldr	r2, [pc, #640]	@ (800afb0 <UART_SetConfig+0x2e0>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	d004      	beq.n	800ad3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	689b      	ldr	r3, [r3, #8]
 800ad42:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ad46:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	6812      	ldr	r2, [r2, #0]
 800ad4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad50:	430b      	orrs	r3, r1
 800ad52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5a:	f023 010f 	bic.w	r1, r3, #15
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	430a      	orrs	r2, r1
 800ad68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a91      	ldr	r2, [pc, #580]	@ (800afb4 <UART_SetConfig+0x2e4>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d125      	bne.n	800adc0 <UART_SetConfig+0xf0>
 800ad74:	4b90      	ldr	r3, [pc, #576]	@ (800afb8 <UART_SetConfig+0x2e8>)
 800ad76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad7a:	f003 0303 	and.w	r3, r3, #3
 800ad7e:	2b03      	cmp	r3, #3
 800ad80:	d81a      	bhi.n	800adb8 <UART_SetConfig+0xe8>
 800ad82:	a201      	add	r2, pc, #4	@ (adr r2, 800ad88 <UART_SetConfig+0xb8>)
 800ad84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad88:	0800ad99 	.word	0x0800ad99
 800ad8c:	0800ada9 	.word	0x0800ada9
 800ad90:	0800ada1 	.word	0x0800ada1
 800ad94:	0800adb1 	.word	0x0800adb1
 800ad98:	2301      	movs	r3, #1
 800ad9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad9e:	e0d6      	b.n	800af4e <UART_SetConfig+0x27e>
 800ada0:	2302      	movs	r3, #2
 800ada2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ada6:	e0d2      	b.n	800af4e <UART_SetConfig+0x27e>
 800ada8:	2304      	movs	r3, #4
 800adaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adae:	e0ce      	b.n	800af4e <UART_SetConfig+0x27e>
 800adb0:	2308      	movs	r3, #8
 800adb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adb6:	e0ca      	b.n	800af4e <UART_SetConfig+0x27e>
 800adb8:	2310      	movs	r3, #16
 800adba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adbe:	e0c6      	b.n	800af4e <UART_SetConfig+0x27e>
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a7d      	ldr	r2, [pc, #500]	@ (800afbc <UART_SetConfig+0x2ec>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d138      	bne.n	800ae3c <UART_SetConfig+0x16c>
 800adca:	4b7b      	ldr	r3, [pc, #492]	@ (800afb8 <UART_SetConfig+0x2e8>)
 800adcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800add0:	f003 030c 	and.w	r3, r3, #12
 800add4:	2b0c      	cmp	r3, #12
 800add6:	d82d      	bhi.n	800ae34 <UART_SetConfig+0x164>
 800add8:	a201      	add	r2, pc, #4	@ (adr r2, 800ade0 <UART_SetConfig+0x110>)
 800adda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adde:	bf00      	nop
 800ade0:	0800ae15 	.word	0x0800ae15
 800ade4:	0800ae35 	.word	0x0800ae35
 800ade8:	0800ae35 	.word	0x0800ae35
 800adec:	0800ae35 	.word	0x0800ae35
 800adf0:	0800ae25 	.word	0x0800ae25
 800adf4:	0800ae35 	.word	0x0800ae35
 800adf8:	0800ae35 	.word	0x0800ae35
 800adfc:	0800ae35 	.word	0x0800ae35
 800ae00:	0800ae1d 	.word	0x0800ae1d
 800ae04:	0800ae35 	.word	0x0800ae35
 800ae08:	0800ae35 	.word	0x0800ae35
 800ae0c:	0800ae35 	.word	0x0800ae35
 800ae10:	0800ae2d 	.word	0x0800ae2d
 800ae14:	2300      	movs	r3, #0
 800ae16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae1a:	e098      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae22:	e094      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae24:	2304      	movs	r3, #4
 800ae26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae2a:	e090      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae2c:	2308      	movs	r3, #8
 800ae2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae32:	e08c      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae34:	2310      	movs	r3, #16
 800ae36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae3a:	e088      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	4a5f      	ldr	r2, [pc, #380]	@ (800afc0 <UART_SetConfig+0x2f0>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d125      	bne.n	800ae92 <UART_SetConfig+0x1c2>
 800ae46:	4b5c      	ldr	r3, [pc, #368]	@ (800afb8 <UART_SetConfig+0x2e8>)
 800ae48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ae50:	2b30      	cmp	r3, #48	@ 0x30
 800ae52:	d016      	beq.n	800ae82 <UART_SetConfig+0x1b2>
 800ae54:	2b30      	cmp	r3, #48	@ 0x30
 800ae56:	d818      	bhi.n	800ae8a <UART_SetConfig+0x1ba>
 800ae58:	2b20      	cmp	r3, #32
 800ae5a:	d00a      	beq.n	800ae72 <UART_SetConfig+0x1a2>
 800ae5c:	2b20      	cmp	r3, #32
 800ae5e:	d814      	bhi.n	800ae8a <UART_SetConfig+0x1ba>
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d002      	beq.n	800ae6a <UART_SetConfig+0x19a>
 800ae64:	2b10      	cmp	r3, #16
 800ae66:	d008      	beq.n	800ae7a <UART_SetConfig+0x1aa>
 800ae68:	e00f      	b.n	800ae8a <UART_SetConfig+0x1ba>
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae70:	e06d      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae72:	2302      	movs	r3, #2
 800ae74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae78:	e069      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae7a:	2304      	movs	r3, #4
 800ae7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae80:	e065      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae82:	2308      	movs	r3, #8
 800ae84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae88:	e061      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae8a:	2310      	movs	r3, #16
 800ae8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae90:	e05d      	b.n	800af4e <UART_SetConfig+0x27e>
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a4b      	ldr	r2, [pc, #300]	@ (800afc4 <UART_SetConfig+0x2f4>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d125      	bne.n	800aee8 <UART_SetConfig+0x218>
 800ae9c:	4b46      	ldr	r3, [pc, #280]	@ (800afb8 <UART_SetConfig+0x2e8>)
 800ae9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aea2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800aea6:	2bc0      	cmp	r3, #192	@ 0xc0
 800aea8:	d016      	beq.n	800aed8 <UART_SetConfig+0x208>
 800aeaa:	2bc0      	cmp	r3, #192	@ 0xc0
 800aeac:	d818      	bhi.n	800aee0 <UART_SetConfig+0x210>
 800aeae:	2b80      	cmp	r3, #128	@ 0x80
 800aeb0:	d00a      	beq.n	800aec8 <UART_SetConfig+0x1f8>
 800aeb2:	2b80      	cmp	r3, #128	@ 0x80
 800aeb4:	d814      	bhi.n	800aee0 <UART_SetConfig+0x210>
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d002      	beq.n	800aec0 <UART_SetConfig+0x1f0>
 800aeba:	2b40      	cmp	r3, #64	@ 0x40
 800aebc:	d008      	beq.n	800aed0 <UART_SetConfig+0x200>
 800aebe:	e00f      	b.n	800aee0 <UART_SetConfig+0x210>
 800aec0:	2300      	movs	r3, #0
 800aec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aec6:	e042      	b.n	800af4e <UART_SetConfig+0x27e>
 800aec8:	2302      	movs	r3, #2
 800aeca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aece:	e03e      	b.n	800af4e <UART_SetConfig+0x27e>
 800aed0:	2304      	movs	r3, #4
 800aed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aed6:	e03a      	b.n	800af4e <UART_SetConfig+0x27e>
 800aed8:	2308      	movs	r3, #8
 800aeda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aede:	e036      	b.n	800af4e <UART_SetConfig+0x27e>
 800aee0:	2310      	movs	r3, #16
 800aee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aee6:	e032      	b.n	800af4e <UART_SetConfig+0x27e>
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a30      	ldr	r2, [pc, #192]	@ (800afb0 <UART_SetConfig+0x2e0>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d12a      	bne.n	800af48 <UART_SetConfig+0x278>
 800aef2:	4b31      	ldr	r3, [pc, #196]	@ (800afb8 <UART_SetConfig+0x2e8>)
 800aef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aef8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aefc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af00:	d01a      	beq.n	800af38 <UART_SetConfig+0x268>
 800af02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af06:	d81b      	bhi.n	800af40 <UART_SetConfig+0x270>
 800af08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af0c:	d00c      	beq.n	800af28 <UART_SetConfig+0x258>
 800af0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af12:	d815      	bhi.n	800af40 <UART_SetConfig+0x270>
 800af14:	2b00      	cmp	r3, #0
 800af16:	d003      	beq.n	800af20 <UART_SetConfig+0x250>
 800af18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af1c:	d008      	beq.n	800af30 <UART_SetConfig+0x260>
 800af1e:	e00f      	b.n	800af40 <UART_SetConfig+0x270>
 800af20:	2300      	movs	r3, #0
 800af22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af26:	e012      	b.n	800af4e <UART_SetConfig+0x27e>
 800af28:	2302      	movs	r3, #2
 800af2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af2e:	e00e      	b.n	800af4e <UART_SetConfig+0x27e>
 800af30:	2304      	movs	r3, #4
 800af32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af36:	e00a      	b.n	800af4e <UART_SetConfig+0x27e>
 800af38:	2308      	movs	r3, #8
 800af3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af3e:	e006      	b.n	800af4e <UART_SetConfig+0x27e>
 800af40:	2310      	movs	r3, #16
 800af42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af46:	e002      	b.n	800af4e <UART_SetConfig+0x27e>
 800af48:	2310      	movs	r3, #16
 800af4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4a17      	ldr	r2, [pc, #92]	@ (800afb0 <UART_SetConfig+0x2e0>)
 800af54:	4293      	cmp	r3, r2
 800af56:	f040 80a8 	bne.w	800b0aa <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af5e:	2b08      	cmp	r3, #8
 800af60:	d834      	bhi.n	800afcc <UART_SetConfig+0x2fc>
 800af62:	a201      	add	r2, pc, #4	@ (adr r2, 800af68 <UART_SetConfig+0x298>)
 800af64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af68:	0800af8d 	.word	0x0800af8d
 800af6c:	0800afcd 	.word	0x0800afcd
 800af70:	0800af95 	.word	0x0800af95
 800af74:	0800afcd 	.word	0x0800afcd
 800af78:	0800af9b 	.word	0x0800af9b
 800af7c:	0800afcd 	.word	0x0800afcd
 800af80:	0800afcd 	.word	0x0800afcd
 800af84:	0800afcd 	.word	0x0800afcd
 800af88:	0800afa3 	.word	0x0800afa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af8c:	f7fe ff4e 	bl	8009e2c <HAL_RCC_GetPCLK1Freq>
 800af90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af92:	e021      	b.n	800afd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af94:	4b0c      	ldr	r3, [pc, #48]	@ (800afc8 <UART_SetConfig+0x2f8>)
 800af96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af98:	e01e      	b.n	800afd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af9a:	f7fe fed9 	bl	8009d50 <HAL_RCC_GetSysClockFreq>
 800af9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afa0:	e01a      	b.n	800afd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800afa8:	e016      	b.n	800afd8 <UART_SetConfig+0x308>
 800afaa:	bf00      	nop
 800afac:	cfff69f3 	.word	0xcfff69f3
 800afb0:	40008000 	.word	0x40008000
 800afb4:	40013800 	.word	0x40013800
 800afb8:	40021000 	.word	0x40021000
 800afbc:	40004400 	.word	0x40004400
 800afc0:	40004800 	.word	0x40004800
 800afc4:	40004c00 	.word	0x40004c00
 800afc8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800afcc:	2300      	movs	r3, #0
 800afce:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800afd6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f000 812a 	beq.w	800b234 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afe4:	4a9e      	ldr	r2, [pc, #632]	@ (800b260 <UART_SetConfig+0x590>)
 800afe6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afea:	461a      	mov	r2, r3
 800afec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afee:	fbb3 f3f2 	udiv	r3, r3, r2
 800aff2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	4613      	mov	r3, r2
 800affa:	005b      	lsls	r3, r3, #1
 800affc:	4413      	add	r3, r2
 800affe:	69ba      	ldr	r2, [r7, #24]
 800b000:	429a      	cmp	r2, r3
 800b002:	d305      	bcc.n	800b010 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b00a:	69ba      	ldr	r2, [r7, #24]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d903      	bls.n	800b018 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b016:	e10d      	b.n	800b234 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01a:	2200      	movs	r2, #0
 800b01c:	60bb      	str	r3, [r7, #8]
 800b01e:	60fa      	str	r2, [r7, #12]
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b024:	4a8e      	ldr	r2, [pc, #568]	@ (800b260 <UART_SetConfig+0x590>)
 800b026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	2200      	movs	r2, #0
 800b02e:	603b      	str	r3, [r7, #0]
 800b030:	607a      	str	r2, [r7, #4]
 800b032:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b036:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b03a:	f7f5 fddd 	bl	8000bf8 <__aeabi_uldivmod>
 800b03e:	4602      	mov	r2, r0
 800b040:	460b      	mov	r3, r1
 800b042:	4610      	mov	r0, r2
 800b044:	4619      	mov	r1, r3
 800b046:	f04f 0200 	mov.w	r2, #0
 800b04a:	f04f 0300 	mov.w	r3, #0
 800b04e:	020b      	lsls	r3, r1, #8
 800b050:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b054:	0202      	lsls	r2, r0, #8
 800b056:	6979      	ldr	r1, [r7, #20]
 800b058:	6849      	ldr	r1, [r1, #4]
 800b05a:	0849      	lsrs	r1, r1, #1
 800b05c:	2000      	movs	r0, #0
 800b05e:	460c      	mov	r4, r1
 800b060:	4605      	mov	r5, r0
 800b062:	eb12 0804 	adds.w	r8, r2, r4
 800b066:	eb43 0905 	adc.w	r9, r3, r5
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	469a      	mov	sl, r3
 800b072:	4693      	mov	fp, r2
 800b074:	4652      	mov	r2, sl
 800b076:	465b      	mov	r3, fp
 800b078:	4640      	mov	r0, r8
 800b07a:	4649      	mov	r1, r9
 800b07c:	f7f5 fdbc 	bl	8000bf8 <__aeabi_uldivmod>
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	4613      	mov	r3, r2
 800b086:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b08e:	d308      	bcc.n	800b0a2 <UART_SetConfig+0x3d2>
 800b090:	6a3b      	ldr	r3, [r7, #32]
 800b092:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b096:	d204      	bcs.n	800b0a2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b098:	697b      	ldr	r3, [r7, #20]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	6a3a      	ldr	r2, [r7, #32]
 800b09e:	60da      	str	r2, [r3, #12]
 800b0a0:	e0c8      	b.n	800b234 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b0a8:	e0c4      	b.n	800b234 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	69db      	ldr	r3, [r3, #28]
 800b0ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0b2:	d167      	bne.n	800b184 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b0b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b0b8:	2b08      	cmp	r3, #8
 800b0ba:	d828      	bhi.n	800b10e <UART_SetConfig+0x43e>
 800b0bc:	a201      	add	r2, pc, #4	@ (adr r2, 800b0c4 <UART_SetConfig+0x3f4>)
 800b0be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c2:	bf00      	nop
 800b0c4:	0800b0e9 	.word	0x0800b0e9
 800b0c8:	0800b0f1 	.word	0x0800b0f1
 800b0cc:	0800b0f9 	.word	0x0800b0f9
 800b0d0:	0800b10f 	.word	0x0800b10f
 800b0d4:	0800b0ff 	.word	0x0800b0ff
 800b0d8:	0800b10f 	.word	0x0800b10f
 800b0dc:	0800b10f 	.word	0x0800b10f
 800b0e0:	0800b10f 	.word	0x0800b10f
 800b0e4:	0800b107 	.word	0x0800b107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0e8:	f7fe fea0 	bl	8009e2c <HAL_RCC_GetPCLK1Freq>
 800b0ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0ee:	e014      	b.n	800b11a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0f0:	f7fe feb2 	bl	8009e58 <HAL_RCC_GetPCLK2Freq>
 800b0f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0f6:	e010      	b.n	800b11a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0f8:	4b5a      	ldr	r3, [pc, #360]	@ (800b264 <UART_SetConfig+0x594>)
 800b0fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0fc:	e00d      	b.n	800b11a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0fe:	f7fe fe27 	bl	8009d50 <HAL_RCC_GetSysClockFreq>
 800b102:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b104:	e009      	b.n	800b11a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b10a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b10c:	e005      	b.n	800b11a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b10e:	2300      	movs	r3, #0
 800b110:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b118:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	f000 8089 	beq.w	800b234 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b126:	4a4e      	ldr	r2, [pc, #312]	@ (800b260 <UART_SetConfig+0x590>)
 800b128:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b12c:	461a      	mov	r2, r3
 800b12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b130:	fbb3 f3f2 	udiv	r3, r3, r2
 800b134:	005a      	lsls	r2, r3, #1
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	085b      	lsrs	r3, r3, #1
 800b13c:	441a      	add	r2, r3
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	fbb2 f3f3 	udiv	r3, r2, r3
 800b146:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b148:	6a3b      	ldr	r3, [r7, #32]
 800b14a:	2b0f      	cmp	r3, #15
 800b14c:	d916      	bls.n	800b17c <UART_SetConfig+0x4ac>
 800b14e:	6a3b      	ldr	r3, [r7, #32]
 800b150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b154:	d212      	bcs.n	800b17c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b156:	6a3b      	ldr	r3, [r7, #32]
 800b158:	b29b      	uxth	r3, r3
 800b15a:	f023 030f 	bic.w	r3, r3, #15
 800b15e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b160:	6a3b      	ldr	r3, [r7, #32]
 800b162:	085b      	lsrs	r3, r3, #1
 800b164:	b29b      	uxth	r3, r3
 800b166:	f003 0307 	and.w	r3, r3, #7
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	8bfb      	ldrh	r3, [r7, #30]
 800b16e:	4313      	orrs	r3, r2
 800b170:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	8bfa      	ldrh	r2, [r7, #30]
 800b178:	60da      	str	r2, [r3, #12]
 800b17a:	e05b      	b.n	800b234 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b17c:	2301      	movs	r3, #1
 800b17e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b182:	e057      	b.n	800b234 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b184:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b188:	2b08      	cmp	r3, #8
 800b18a:	d828      	bhi.n	800b1de <UART_SetConfig+0x50e>
 800b18c:	a201      	add	r2, pc, #4	@ (adr r2, 800b194 <UART_SetConfig+0x4c4>)
 800b18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b192:	bf00      	nop
 800b194:	0800b1b9 	.word	0x0800b1b9
 800b198:	0800b1c1 	.word	0x0800b1c1
 800b19c:	0800b1c9 	.word	0x0800b1c9
 800b1a0:	0800b1df 	.word	0x0800b1df
 800b1a4:	0800b1cf 	.word	0x0800b1cf
 800b1a8:	0800b1df 	.word	0x0800b1df
 800b1ac:	0800b1df 	.word	0x0800b1df
 800b1b0:	0800b1df 	.word	0x0800b1df
 800b1b4:	0800b1d7 	.word	0x0800b1d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1b8:	f7fe fe38 	bl	8009e2c <HAL_RCC_GetPCLK1Freq>
 800b1bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1be:	e014      	b.n	800b1ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b1c0:	f7fe fe4a 	bl	8009e58 <HAL_RCC_GetPCLK2Freq>
 800b1c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1c6:	e010      	b.n	800b1ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1c8:	4b26      	ldr	r3, [pc, #152]	@ (800b264 <UART_SetConfig+0x594>)
 800b1ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1cc:	e00d      	b.n	800b1ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1ce:	f7fe fdbf 	bl	8009d50 <HAL_RCC_GetSysClockFreq>
 800b1d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1d4:	e009      	b.n	800b1ea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1dc:	e005      	b.n	800b1ea <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1e8:	bf00      	nop
    }

    if (pclk != 0U)
 800b1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d021      	beq.n	800b234 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f4:	4a1a      	ldr	r2, [pc, #104]	@ (800b260 <UART_SetConfig+0x590>)
 800b1f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1fa:	461a      	mov	r2, r3
 800b1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fe:	fbb3 f2f2 	udiv	r2, r3, r2
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	085b      	lsrs	r3, r3, #1
 800b208:	441a      	add	r2, r3
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b212:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b214:	6a3b      	ldr	r3, [r7, #32]
 800b216:	2b0f      	cmp	r3, #15
 800b218:	d909      	bls.n	800b22e <UART_SetConfig+0x55e>
 800b21a:	6a3b      	ldr	r3, [r7, #32]
 800b21c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b220:	d205      	bcs.n	800b22e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b222:	6a3b      	ldr	r3, [r7, #32]
 800b224:	b29a      	uxth	r2, r3
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	60da      	str	r2, [r3, #12]
 800b22c:	e002      	b.n	800b234 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b22e:	2301      	movs	r3, #1
 800b230:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	2201      	movs	r2, #1
 800b238:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	2201      	movs	r2, #1
 800b240:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	2200      	movs	r2, #0
 800b248:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	2200      	movs	r2, #0
 800b24e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b250:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b254:	4618      	mov	r0, r3
 800b256:	3730      	adds	r7, #48	@ 0x30
 800b258:	46bd      	mov	sp, r7
 800b25a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b25e:	bf00      	nop
 800b260:	08014988 	.word	0x08014988
 800b264:	00f42400 	.word	0x00f42400

0800b268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b274:	f003 0308 	and.w	r3, r3, #8
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d00a      	beq.n	800b292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	430a      	orrs	r2, r1
 800b290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b296:	f003 0301 	and.w	r3, r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d00a      	beq.n	800b2b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	430a      	orrs	r2, r1
 800b2b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2b8:	f003 0302 	and.w	r3, r3, #2
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d00a      	beq.n	800b2d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	430a      	orrs	r2, r1
 800b2d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2da:	f003 0304 	and.w	r3, r3, #4
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d00a      	beq.n	800b2f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	430a      	orrs	r2, r1
 800b2f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2fc:	f003 0310 	and.w	r3, r3, #16
 800b300:	2b00      	cmp	r3, #0
 800b302:	d00a      	beq.n	800b31a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	430a      	orrs	r2, r1
 800b318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b31e:	f003 0320 	and.w	r3, r3, #32
 800b322:	2b00      	cmp	r3, #0
 800b324:	d00a      	beq.n	800b33c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	430a      	orrs	r2, r1
 800b33a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b344:	2b00      	cmp	r3, #0
 800b346:	d01a      	beq.n	800b37e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	430a      	orrs	r2, r1
 800b35c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b366:	d10a      	bne.n	800b37e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	430a      	orrs	r2, r1
 800b37c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b386:	2b00      	cmp	r3, #0
 800b388:	d00a      	beq.n	800b3a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	430a      	orrs	r2, r1
 800b39e:	605a      	str	r2, [r3, #4]
  }
}
 800b3a0:	bf00      	nop
 800b3a2:	370c      	adds	r7, #12
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr

0800b3ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b098      	sub	sp, #96	@ 0x60
 800b3b0:	af02      	add	r7, sp, #8
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b3bc:	f7f8 feae 	bl	800411c <HAL_GetTick>
 800b3c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f003 0308 	and.w	r3, r3, #8
 800b3cc:	2b08      	cmp	r3, #8
 800b3ce:	d12f      	bne.n	800b430 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b3d4:	9300      	str	r3, [sp, #0]
 800b3d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f000 f88e 	bl	800b500 <UART_WaitOnFlagUntilTimeout>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d022      	beq.n	800b430 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3f2:	e853 3f00 	ldrex	r3, [r3]
 800b3f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	461a      	mov	r2, r3
 800b406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b408:	647b      	str	r3, [r7, #68]	@ 0x44
 800b40a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b40c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b40e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b410:	e841 2300 	strex	r3, r2, [r1]
 800b414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d1e6      	bne.n	800b3ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2220      	movs	r2, #32
 800b420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b42c:	2303      	movs	r3, #3
 800b42e:	e063      	b.n	800b4f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f003 0304 	and.w	r3, r3, #4
 800b43a:	2b04      	cmp	r3, #4
 800b43c:	d149      	bne.n	800b4d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b43e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b446:	2200      	movs	r2, #0
 800b448:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 f857 	bl	800b500 <UART_WaitOnFlagUntilTimeout>
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d03c      	beq.n	800b4d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b460:	e853 3f00 	ldrex	r3, [r3]
 800b464:	623b      	str	r3, [r7, #32]
   return(result);
 800b466:	6a3b      	ldr	r3, [r7, #32]
 800b468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b46c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	461a      	mov	r2, r3
 800b474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b476:	633b      	str	r3, [r7, #48]	@ 0x30
 800b478:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b47a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b47c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b47e:	e841 2300 	strex	r3, r2, [r1]
 800b482:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b486:	2b00      	cmp	r3, #0
 800b488:	d1e6      	bne.n	800b458 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	3308      	adds	r3, #8
 800b490:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	e853 3f00 	ldrex	r3, [r3]
 800b498:	60fb      	str	r3, [r7, #12]
   return(result);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f023 0301 	bic.w	r3, r3, #1
 800b4a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	3308      	adds	r3, #8
 800b4a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4aa:	61fa      	str	r2, [r7, #28]
 800b4ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ae:	69b9      	ldr	r1, [r7, #24]
 800b4b0:	69fa      	ldr	r2, [r7, #28]
 800b4b2:	e841 2300 	strex	r3, r2, [r1]
 800b4b6:	617b      	str	r3, [r7, #20]
   return(result);
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d1e5      	bne.n	800b48a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2220      	movs	r2, #32
 800b4c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e012      	b.n	800b4f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2220      	movs	r2, #32
 800b4d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4f6:	2300      	movs	r3, #0
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3758      	adds	r7, #88	@ 0x58
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}

0800b500 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	603b      	str	r3, [r7, #0]
 800b50c:	4613      	mov	r3, r2
 800b50e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b510:	e04f      	b.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b518:	d04b      	beq.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b51a:	f7f8 fdff 	bl	800411c <HAL_GetTick>
 800b51e:	4602      	mov	r2, r0
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	1ad3      	subs	r3, r2, r3
 800b524:	69ba      	ldr	r2, [r7, #24]
 800b526:	429a      	cmp	r2, r3
 800b528:	d302      	bcc.n	800b530 <UART_WaitOnFlagUntilTimeout+0x30>
 800b52a:	69bb      	ldr	r3, [r7, #24]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d101      	bne.n	800b534 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b530:	2303      	movs	r3, #3
 800b532:	e04e      	b.n	800b5d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f003 0304 	and.w	r3, r3, #4
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d037      	beq.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	2b80      	cmp	r3, #128	@ 0x80
 800b546:	d034      	beq.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	2b40      	cmp	r3, #64	@ 0x40
 800b54c:	d031      	beq.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	69db      	ldr	r3, [r3, #28]
 800b554:	f003 0308 	and.w	r3, r3, #8
 800b558:	2b08      	cmp	r3, #8
 800b55a:	d110      	bne.n	800b57e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2208      	movs	r2, #8
 800b562:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f000 f920 	bl	800b7aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2208      	movs	r2, #8
 800b56e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2200      	movs	r2, #0
 800b576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b57a:	2301      	movs	r3, #1
 800b57c:	e029      	b.n	800b5d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	69db      	ldr	r3, [r3, #28]
 800b584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b588:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b58c:	d111      	bne.n	800b5b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b596:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b598:	68f8      	ldr	r0, [r7, #12]
 800b59a:	f000 f906 	bl	800b7aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	2220      	movs	r2, #32
 800b5a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	e00f      	b.n	800b5d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	69da      	ldr	r2, [r3, #28]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	4013      	ands	r3, r2
 800b5bc:	68ba      	ldr	r2, [r7, #8]
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	bf0c      	ite	eq
 800b5c2:	2301      	moveq	r3, #1
 800b5c4:	2300      	movne	r3, #0
 800b5c6:	b2db      	uxtb	r3, r3
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	79fb      	ldrb	r3, [r7, #7]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d0a0      	beq.n	800b512 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5d0:	2300      	movs	r3, #0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3710      	adds	r7, #16
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
	...

0800b5dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b096      	sub	sp, #88	@ 0x58
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	88fa      	ldrh	r2, [r7, #6]
 800b5f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2222      	movs	r2, #34	@ 0x22
 800b604:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d02d      	beq.n	800b66e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b618:	4a40      	ldr	r2, [pc, #256]	@ (800b71c <UART_Start_Receive_DMA+0x140>)
 800b61a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b622:	4a3f      	ldr	r2, [pc, #252]	@ (800b720 <UART_Start_Receive_DMA+0x144>)
 800b624:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b62c:	4a3d      	ldr	r2, [pc, #244]	@ (800b724 <UART_Start_Receive_DMA+0x148>)
 800b62e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b636:	2200      	movs	r2, #0
 800b638:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	3324      	adds	r3, #36	@ 0x24
 800b646:	4619      	mov	r1, r3
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b64c:	461a      	mov	r2, r3
 800b64e:	88fb      	ldrh	r3, [r7, #6]
 800b650:	f7fa fdf0 	bl	8006234 <HAL_DMA_Start_IT>
 800b654:	4603      	mov	r3, r0
 800b656:	2b00      	cmp	r3, #0
 800b658:	d009      	beq.n	800b66e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2210      	movs	r2, #16
 800b65e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2220      	movs	r2, #32
 800b666:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b66a:	2301      	movs	r3, #1
 800b66c:	e051      	b.n	800b712 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	691b      	ldr	r3, [r3, #16]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d018      	beq.n	800b6a8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b67e:	e853 3f00 	ldrex	r3, [r3]
 800b682:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b68a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	461a      	mov	r2, r3
 800b692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b694:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b696:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b698:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b69a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b69c:	e841 2300 	strex	r3, r2, [r1]
 800b6a0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b6a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1e6      	bne.n	800b676 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	e853 3f00 	ldrex	r3, [r3]
 800b6b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ba:	f043 0301 	orr.w	r3, r3, #1
 800b6be:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	3308      	adds	r3, #8
 800b6c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b6c8:	637a      	str	r2, [r7, #52]	@ 0x34
 800b6ca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6d0:	e841 2300 	strex	r3, r2, [r1]
 800b6d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b6d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d1e5      	bne.n	800b6a8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	3308      	adds	r3, #8
 800b6e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	e853 3f00 	ldrex	r3, [r3]
 800b6ea:	613b      	str	r3, [r7, #16]
   return(result);
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	3308      	adds	r3, #8
 800b6fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b6fc:	623a      	str	r2, [r7, #32]
 800b6fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b700:	69f9      	ldr	r1, [r7, #28]
 800b702:	6a3a      	ldr	r2, [r7, #32]
 800b704:	e841 2300 	strex	r3, r2, [r1]
 800b708:	61bb      	str	r3, [r7, #24]
   return(result);
 800b70a:	69bb      	ldr	r3, [r7, #24]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d1e5      	bne.n	800b6dc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3758      	adds	r7, #88	@ 0x58
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	0800b92d 	.word	0x0800b92d
 800b720:	0800ba59 	.word	0x0800ba59
 800b724:	0800ba97 	.word	0x0800ba97

0800b728 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b728:	b480      	push	{r7}
 800b72a:	b08f      	sub	sp, #60	@ 0x3c
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b736:	6a3b      	ldr	r3, [r7, #32]
 800b738:	e853 3f00 	ldrex	r3, [r3]
 800b73c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b73e:	69fb      	ldr	r3, [r7, #28]
 800b740:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b744:	637b      	str	r3, [r7, #52]	@ 0x34
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	461a      	mov	r2, r3
 800b74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b74e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b750:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b756:	e841 2300 	strex	r3, r2, [r1]
 800b75a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d1e6      	bne.n	800b730 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	3308      	adds	r3, #8
 800b768:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	e853 3f00 	ldrex	r3, [r3]
 800b770:	60bb      	str	r3, [r7, #8]
   return(result);
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b778:	633b      	str	r3, [r7, #48]	@ 0x30
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	3308      	adds	r3, #8
 800b780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b782:	61ba      	str	r2, [r7, #24]
 800b784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b786:	6979      	ldr	r1, [r7, #20]
 800b788:	69ba      	ldr	r2, [r7, #24]
 800b78a:	e841 2300 	strex	r3, r2, [r1]
 800b78e:	613b      	str	r3, [r7, #16]
   return(result);
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1e5      	bne.n	800b762 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2220      	movs	r2, #32
 800b79a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b79e:	bf00      	nop
 800b7a0:	373c      	adds	r7, #60	@ 0x3c
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b095      	sub	sp, #84	@ 0x54
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7ba:	e853 3f00 	ldrex	r3, [r3]
 800b7be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b7d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7d8:	e841 2300 	strex	r3, r2, [r1]
 800b7dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d1e6      	bne.n	800b7b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ec:	6a3b      	ldr	r3, [r7, #32]
 800b7ee:	e853 3f00 	ldrex	r3, [r3]
 800b7f2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7fa:	f023 0301 	bic.w	r3, r3, #1
 800b7fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	3308      	adds	r3, #8
 800b806:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b808:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b80a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b80c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b80e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b810:	e841 2300 	strex	r3, r2, [r1]
 800b814:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1e3      	bne.n	800b7e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b820:	2b01      	cmp	r3, #1
 800b822:	d118      	bne.n	800b856 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	e853 3f00 	ldrex	r3, [r3]
 800b830:	60bb      	str	r3, [r7, #8]
   return(result);
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	f023 0310 	bic.w	r3, r3, #16
 800b838:	647b      	str	r3, [r7, #68]	@ 0x44
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	461a      	mov	r2, r3
 800b840:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b842:	61bb      	str	r3, [r7, #24]
 800b844:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b846:	6979      	ldr	r1, [r7, #20]
 800b848:	69ba      	ldr	r2, [r7, #24]
 800b84a:	e841 2300 	strex	r3, r2, [r1]
 800b84e:	613b      	str	r3, [r7, #16]
   return(result);
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1e6      	bne.n	800b824 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2220      	movs	r2, #32
 800b85a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2200      	movs	r2, #0
 800b862:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2200      	movs	r2, #0
 800b868:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b86a:	bf00      	nop
 800b86c:	3754      	adds	r7, #84	@ 0x54
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr

0800b876 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b876:	b580      	push	{r7, lr}
 800b878:	b090      	sub	sp, #64	@ 0x40
 800b87a:	af00      	add	r7, sp, #0
 800b87c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b882:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f003 0320 	and.w	r3, r3, #32
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d137      	bne.n	800b902 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b894:	2200      	movs	r2, #0
 800b896:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b89a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	3308      	adds	r3, #8
 800b8a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	e853 3f00 	ldrex	r3, [r3]
 800b8a8:	623b      	str	r3, [r7, #32]
   return(result);
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	3308      	adds	r3, #8
 800b8b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8ba:	633a      	str	r2, [r7, #48]	@ 0x30
 800b8bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8c2:	e841 2300 	strex	r3, r2, [r1]
 800b8c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1e5      	bne.n	800b89a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b8ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	e853 3f00 	ldrex	r3, [r3]
 800b8da:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ec:	61fb      	str	r3, [r7, #28]
 800b8ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f0:	69b9      	ldr	r1, [r7, #24]
 800b8f2:	69fa      	ldr	r2, [r7, #28]
 800b8f4:	e841 2300 	strex	r3, r2, [r1]
 800b8f8:	617b      	str	r3, [r7, #20]
   return(result);
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d1e6      	bne.n	800b8ce <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b900:	e002      	b.n	800b908 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b902:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b904:	f7ff f9b2 	bl	800ac6c <HAL_UART_TxCpltCallback>
}
 800b908:	bf00      	nop
 800b90a:	3740      	adds	r7, #64	@ 0x40
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}

0800b910 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f7ff f9ae 	bl	800ac80 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b924:	bf00      	nop
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b09c      	sub	sp, #112	@ 0x70
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b938:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f003 0320 	and.w	r3, r3, #32
 800b944:	2b00      	cmp	r3, #0
 800b946:	d171      	bne.n	800ba2c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b94a:	2200      	movs	r2, #0
 800b94c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b950:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b958:	e853 3f00 	ldrex	r3, [r3]
 800b95c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b95e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b964:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	461a      	mov	r2, r3
 800b96c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b96e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b970:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b972:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b974:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b976:	e841 2300 	strex	r3, r2, [r1]
 800b97a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b97c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d1e6      	bne.n	800b950 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	3308      	adds	r3, #8
 800b988:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b98c:	e853 3f00 	ldrex	r3, [r3]
 800b990:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b994:	f023 0301 	bic.w	r3, r3, #1
 800b998:	667b      	str	r3, [r7, #100]	@ 0x64
 800b99a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	3308      	adds	r3, #8
 800b9a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b9a2:	647a      	str	r2, [r7, #68]	@ 0x44
 800b9a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b9a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9aa:	e841 2300 	strex	r3, r2, [r1]
 800b9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b9b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d1e5      	bne.n	800b982 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	3308      	adds	r3, #8
 800b9bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c0:	e853 3f00 	ldrex	r3, [r3]
 800b9c4:	623b      	str	r3, [r7, #32]
   return(result);
 800b9c6:	6a3b      	ldr	r3, [r7, #32]
 800b9c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9cc:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	3308      	adds	r3, #8
 800b9d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9d6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9de:	e841 2300 	strex	r3, r2, [r1]
 800b9e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1e5      	bne.n	800b9b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b9ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ec:	2220      	movs	r2, #32
 800b9ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d118      	bne.n	800ba2c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	e853 3f00 	ldrex	r3, [r3]
 800ba06:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f023 0310 	bic.w	r3, r3, #16
 800ba0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	461a      	mov	r2, r3
 800ba16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba18:	61fb      	str	r3, [r7, #28]
 800ba1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba1c:	69b9      	ldr	r1, [r7, #24]
 800ba1e:	69fa      	ldr	r2, [r7, #28]
 800ba20:	e841 2300 	strex	r3, r2, [r1]
 800ba24:	617b      	str	r3, [r7, #20]
   return(result);
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d1e6      	bne.n	800b9fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba2e:	2200      	movs	r2, #0
 800ba30:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba36:	2b01      	cmp	r3, #1
 800ba38:	d107      	bne.n	800ba4a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba40:	4619      	mov	r1, r3
 800ba42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba44:	f7f8 f9a6 	bl	8003d94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba48:	e002      	b.n	800ba50 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ba4a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba4c:	f7ff f922 	bl	800ac94 <HAL_UART_RxCpltCallback>
}
 800ba50:	bf00      	nop
 800ba52:	3770      	adds	r7, #112	@ 0x70
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba64:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	2201      	movs	r2, #1
 800ba6a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d109      	bne.n	800ba88 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba7a:	085b      	lsrs	r3, r3, #1
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	4619      	mov	r1, r3
 800ba80:	68f8      	ldr	r0, [r7, #12]
 800ba82:	f7f8 f987 	bl	8003d94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba86:	e002      	b.n	800ba8e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ba88:	68f8      	ldr	r0, [r7, #12]
 800ba8a:	f7ff f90d 	bl	800aca8 <HAL_UART_RxHalfCpltCallback>
}
 800ba8e:	bf00      	nop
 800ba90:	3710      	adds	r7, #16
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}

0800ba96 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba96:	b580      	push	{r7, lr}
 800ba98:	b086      	sub	sp, #24
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baa2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baaa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bab2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800babe:	2b80      	cmp	r3, #128	@ 0x80
 800bac0:	d109      	bne.n	800bad6 <UART_DMAError+0x40>
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	2b21      	cmp	r3, #33	@ 0x21
 800bac6:	d106      	bne.n	800bad6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	2200      	movs	r2, #0
 800bacc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bad0:	6978      	ldr	r0, [r7, #20]
 800bad2:	f7ff fe29 	bl	800b728 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bae0:	2b40      	cmp	r3, #64	@ 0x40
 800bae2:	d109      	bne.n	800baf8 <UART_DMAError+0x62>
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	2b22      	cmp	r3, #34	@ 0x22
 800bae8:	d106      	bne.n	800baf8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	2200      	movs	r2, #0
 800baee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800baf2:	6978      	ldr	r0, [r7, #20]
 800baf4:	f7ff fe59 	bl	800b7aa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bafe:	f043 0210 	orr.w	r2, r3, #16
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb08:	6978      	ldr	r0, [r7, #20]
 800bb0a:	f7ff f8d7 	bl	800acbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb0e:	bf00      	nop
 800bb10:	3718      	adds	r7, #24
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b084      	sub	sp, #16
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	2200      	movs	r2, #0
 800bb28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb2c:	68f8      	ldr	r0, [r7, #12]
 800bb2e:	f7ff f8c5 	bl	800acbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb32:	bf00      	nop
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}

0800bb3a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb3a:	b580      	push	{r7, lr}
 800bb3c:	b088      	sub	sp, #32
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	e853 3f00 	ldrex	r3, [r3]
 800bb4e:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	61bb      	str	r3, [r7, #24]
 800bb62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb64:	6979      	ldr	r1, [r7, #20]
 800bb66:	69ba      	ldr	r2, [r7, #24]
 800bb68:	e841 2300 	strex	r3, r2, [r1]
 800bb6c:	613b      	str	r3, [r7, #16]
   return(result);
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d1e6      	bne.n	800bb42 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2220      	movs	r2, #32
 800bb78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f7ff f872 	bl	800ac6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb88:	bf00      	nop
 800bb8a:	3720      	adds	r7, #32
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b083      	sub	sp, #12
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb98:	bf00      	nop
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bba4:	b480      	push	{r7}
 800bba6:	b083      	sub	sp, #12
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bbac:	bf00      	nop
 800bbae:	370c      	adds	r7, #12
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bbc0:	bf00      	nop
 800bbc2:	370c      	adds	r7, #12
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr

0800bbcc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b085      	sub	sp, #20
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d101      	bne.n	800bbe2 <HAL_UARTEx_DisableFifoMode+0x16>
 800bbde:	2302      	movs	r3, #2
 800bbe0:	e027      	b.n	800bc32 <HAL_UARTEx_DisableFifoMode+0x66>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2201      	movs	r2, #1
 800bbe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2224      	movs	r2, #36	@ 0x24
 800bbee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	681a      	ldr	r2, [r3, #0]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f022 0201 	bic.w	r2, r2, #1
 800bc08:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bc10:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2200      	movs	r2, #0
 800bc16:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2220      	movs	r2, #32
 800bc24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc30:	2300      	movs	r3, #0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3714      	adds	r7, #20
 800bc36:	46bd      	mov	sp, r7
 800bc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3c:	4770      	bx	lr

0800bc3e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b084      	sub	sp, #16
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
 800bc46:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d101      	bne.n	800bc56 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc52:	2302      	movs	r3, #2
 800bc54:	e02d      	b.n	800bcb2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2201      	movs	r2, #1
 800bc5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2224      	movs	r2, #36	@ 0x24
 800bc62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f022 0201 	bic.w	r2, r2, #1
 800bc7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	683a      	ldr	r2, [r7, #0]
 800bc8e:	430a      	orrs	r2, r1
 800bc90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f000 f8a4 	bl	800bde0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2220      	movs	r2, #32
 800bca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bcb0:	2300      	movs	r3, #0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}

0800bcba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b084      	sub	sp, #16
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d101      	bne.n	800bcd2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bcce:	2302      	movs	r3, #2
 800bcd0:	e02d      	b.n	800bd2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2224      	movs	r2, #36	@ 0x24
 800bcde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681a      	ldr	r2, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f022 0201 	bic.w	r2, r2, #1
 800bcf8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	689b      	ldr	r3, [r3, #8]
 800bd00:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	683a      	ldr	r2, [r7, #0]
 800bd0a:	430a      	orrs	r2, r1
 800bd0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f866 	bl	800bde0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2220      	movs	r2, #32
 800bd20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2200      	movs	r2, #0
 800bd28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3710      	adds	r7, #16
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b08c      	sub	sp, #48	@ 0x30
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	60f8      	str	r0, [r7, #12]
 800bd3e:	60b9      	str	r1, [r7, #8]
 800bd40:	4613      	mov	r3, r2
 800bd42:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd4a:	2b20      	cmp	r3, #32
 800bd4c:	d142      	bne.n	800bdd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d002      	beq.n	800bd5a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bd54:	88fb      	ldrh	r3, [r7, #6]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d101      	bne.n	800bd5e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e03b      	b.n	800bdd6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	2201      	movs	r2, #1
 800bd62:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2200      	movs	r2, #0
 800bd68:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bd6a:	88fb      	ldrh	r3, [r7, #6]
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	68b9      	ldr	r1, [r7, #8]
 800bd70:	68f8      	ldr	r0, [r7, #12]
 800bd72:	f7ff fc33 	bl	800b5dc <UART_Start_Receive_DMA>
 800bd76:	4603      	mov	r3, r0
 800bd78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bd7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d124      	bne.n	800bdce <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d11d      	bne.n	800bdc8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2210      	movs	r2, #16
 800bd92:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	e853 3f00 	ldrex	r3, [r3]
 800bda0:	617b      	str	r3, [r7, #20]
   return(result);
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	f043 0310 	orr.w	r3, r3, #16
 800bda8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	461a      	mov	r2, r3
 800bdb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdb4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb6:	6a39      	ldr	r1, [r7, #32]
 800bdb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdba:	e841 2300 	strex	r3, r2, [r1]
 800bdbe:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdc0:	69fb      	ldr	r3, [r7, #28]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1e6      	bne.n	800bd94 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bdc6:	e002      	b.n	800bdce <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bdce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bdd2:	e000      	b.n	800bdd6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bdd4:	2302      	movs	r3, #2
  }
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3730      	adds	r7, #48	@ 0x30
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
	...

0800bde0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d108      	bne.n	800be02 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800be00:	e031      	b.n	800be66 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800be02:	2308      	movs	r3, #8
 800be04:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800be06:	2308      	movs	r3, #8
 800be08:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	0e5b      	lsrs	r3, r3, #25
 800be12:	b2db      	uxtb	r3, r3
 800be14:	f003 0307 	and.w	r3, r3, #7
 800be18:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	0f5b      	lsrs	r3, r3, #29
 800be22:	b2db      	uxtb	r3, r3
 800be24:	f003 0307 	and.w	r3, r3, #7
 800be28:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be2a:	7bbb      	ldrb	r3, [r7, #14]
 800be2c:	7b3a      	ldrb	r2, [r7, #12]
 800be2e:	4911      	ldr	r1, [pc, #68]	@ (800be74 <UARTEx_SetNbDataToProcess+0x94>)
 800be30:	5c8a      	ldrb	r2, [r1, r2]
 800be32:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800be36:	7b3a      	ldrb	r2, [r7, #12]
 800be38:	490f      	ldr	r1, [pc, #60]	@ (800be78 <UARTEx_SetNbDataToProcess+0x98>)
 800be3a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be3c:	fb93 f3f2 	sdiv	r3, r3, r2
 800be40:	b29a      	uxth	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be48:	7bfb      	ldrb	r3, [r7, #15]
 800be4a:	7b7a      	ldrb	r2, [r7, #13]
 800be4c:	4909      	ldr	r1, [pc, #36]	@ (800be74 <UARTEx_SetNbDataToProcess+0x94>)
 800be4e:	5c8a      	ldrb	r2, [r1, r2]
 800be50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800be54:	7b7a      	ldrb	r2, [r7, #13]
 800be56:	4908      	ldr	r1, [pc, #32]	@ (800be78 <UARTEx_SetNbDataToProcess+0x98>)
 800be58:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be5a:	fb93 f3f2 	sdiv	r3, r3, r2
 800be5e:	b29a      	uxth	r2, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800be66:	bf00      	nop
 800be68:	3714      	adds	r7, #20
 800be6a:	46bd      	mov	sp, r7
 800be6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be70:	4770      	bx	lr
 800be72:	bf00      	nop
 800be74:	080149a0 	.word	0x080149a0
 800be78:	080149a8 	.word	0x080149a8

0800be7c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800be7c:	b480      	push	{r7}
 800be7e:	b085      	sub	sp, #20
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2200      	movs	r2, #0
 800be88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800be8c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800be90:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	b29a      	uxth	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800be9c:	2300      	movs	r3, #0
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	3714      	adds	r7, #20
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr

0800beaa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800beaa:	b480      	push	{r7}
 800beac:	b085      	sub	sp, #20
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800beb2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800beb6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bebe:	b29a      	uxth	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	43db      	mvns	r3, r3
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	4013      	ands	r3, r2
 800beca:	b29a      	uxth	r2, r3
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3714      	adds	r7, #20
 800bed8:	46bd      	mov	sp, r7
 800beda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bede:	4770      	bx	lr

0800bee0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b085      	sub	sp, #20
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	60f8      	str	r0, [r7, #12]
 800bee8:	1d3b      	adds	r3, r7, #4
 800beea:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	2201      	movs	r2, #1
 800bef2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2200      	movs	r2, #0
 800befa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800bf0e:	2300      	movs	r3, #0
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3714      	adds	r7, #20
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b0a7      	sub	sp, #156	@ 0x9c
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf26:	2300      	movs	r3, #0
 800bf28:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	009b      	lsls	r3, r3, #2
 800bf34:	4413      	add	r3, r2
 800bf36:	881b      	ldrh	r3, [r3, #0]
 800bf38:	b29b      	uxth	r3, r3
 800bf3a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800bf3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf42:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	78db      	ldrb	r3, [r3, #3]
 800bf4a:	2b03      	cmp	r3, #3
 800bf4c:	d81f      	bhi.n	800bf8e <USB_ActivateEndpoint+0x72>
 800bf4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <USB_ActivateEndpoint+0x38>)
 800bf50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf54:	0800bf65 	.word	0x0800bf65
 800bf58:	0800bf81 	.word	0x0800bf81
 800bf5c:	0800bf97 	.word	0x0800bf97
 800bf60:	0800bf73 	.word	0x0800bf73
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800bf64:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bf6c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf70:	e012      	b.n	800bf98 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800bf72:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf76:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800bf7a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf7e:	e00b      	b.n	800bf98 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800bf80:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bf88:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf8c:	e004      	b.n	800bf98 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800bf94:	e000      	b.n	800bf98 <USB_ActivateEndpoint+0x7c>
      break;
 800bf96:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800bf98:	687a      	ldr	r2, [r7, #4]
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	441a      	add	r2, r3
 800bfa2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bfa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	781b      	ldrb	r3, [r3, #0]
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	4413      	add	r3, r2
 800bfc4:	881b      	ldrh	r3, [r3, #0]
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	b21b      	sxth	r3, r3
 800bfca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfd2:	b21a      	sxth	r2, r3
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	b21b      	sxth	r3, r3
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	b21b      	sxth	r3, r3
 800bfde:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800bfe2:	687a      	ldr	r2, [r7, #4]
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	781b      	ldrb	r3, [r3, #0]
 800bfe8:	009b      	lsls	r3, r3, #2
 800bfea:	441a      	add	r2, r3
 800bfec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800bff0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bff4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bff8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c000:	b29b      	uxth	r3, r3
 800c002:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	7b1b      	ldrb	r3, [r3, #12]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f040 8180 	bne.w	800c30e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	785b      	ldrb	r3, [r3, #1]
 800c012:	2b00      	cmp	r3, #0
 800c014:	f000 8084 	beq.w	800c120 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	61bb      	str	r3, [r7, #24]
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c022:	b29b      	uxth	r3, r3
 800c024:	461a      	mov	r2, r3
 800c026:	69bb      	ldr	r3, [r7, #24]
 800c028:	4413      	add	r3, r2
 800c02a:	61bb      	str	r3, [r7, #24]
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	00da      	lsls	r2, r3, #3
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	4413      	add	r3, r2
 800c036:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c03a:	617b      	str	r3, [r7, #20]
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	88db      	ldrh	r3, [r3, #6]
 800c040:	085b      	lsrs	r3, r3, #1
 800c042:	b29b      	uxth	r3, r3
 800c044:	005b      	lsls	r3, r3, #1
 800c046:	b29a      	uxth	r2, r3
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	781b      	ldrb	r3, [r3, #0]
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4413      	add	r3, r2
 800c056:	881b      	ldrh	r3, [r3, #0]
 800c058:	827b      	strh	r3, [r7, #18]
 800c05a:	8a7b      	ldrh	r3, [r7, #18]
 800c05c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c060:	2b00      	cmp	r3, #0
 800c062:	d01b      	beq.n	800c09c <USB_ActivateEndpoint+0x180>
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	4413      	add	r3, r2
 800c06e:	881b      	ldrh	r3, [r3, #0]
 800c070:	b29b      	uxth	r3, r3
 800c072:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c07a:	823b      	strh	r3, [r7, #16]
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	781b      	ldrb	r3, [r3, #0]
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	441a      	add	r2, r3
 800c086:	8a3b      	ldrh	r3, [r7, #16]
 800c088:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c08c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c090:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c094:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c098:	b29b      	uxth	r3, r3
 800c09a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	78db      	ldrb	r3, [r3, #3]
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d020      	beq.n	800c0e6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	009b      	lsls	r3, r3, #2
 800c0ac:	4413      	add	r3, r2
 800c0ae:	881b      	ldrh	r3, [r3, #0]
 800c0b0:	b29b      	uxth	r3, r3
 800c0b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0ba:	81bb      	strh	r3, [r7, #12]
 800c0bc:	89bb      	ldrh	r3, [r7, #12]
 800c0be:	f083 0320 	eor.w	r3, r3, #32
 800c0c2:	81bb      	strh	r3, [r7, #12]
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	009b      	lsls	r3, r3, #2
 800c0cc:	441a      	add	r2, r3
 800c0ce:	89bb      	ldrh	r3, [r7, #12]
 800c0d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	8013      	strh	r3, [r2, #0]
 800c0e4:	e3f9      	b.n	800c8da <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	4413      	add	r3, r2
 800c0f0:	881b      	ldrh	r3, [r3, #0]
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0fc:	81fb      	strh	r3, [r7, #14]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	009b      	lsls	r3, r3, #2
 800c106:	441a      	add	r2, r3
 800c108:	89fb      	ldrh	r3, [r7, #14]
 800c10a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c10e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c112:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	8013      	strh	r3, [r2, #0]
 800c11e:	e3dc      	b.n	800c8da <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	633b      	str	r3, [r7, #48]	@ 0x30
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c12a:	b29b      	uxth	r3, r3
 800c12c:	461a      	mov	r2, r3
 800c12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c130:	4413      	add	r3, r2
 800c132:	633b      	str	r3, [r7, #48]	@ 0x30
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	00da      	lsls	r2, r3, #3
 800c13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13c:	4413      	add	r3, r2
 800c13e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c142:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	88db      	ldrh	r3, [r3, #6]
 800c148:	085b      	lsrs	r3, r3, #1
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	005b      	lsls	r3, r3, #1
 800c14e:	b29a      	uxth	r2, r3
 800c150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c152:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c15e:	b29b      	uxth	r3, r3
 800c160:	461a      	mov	r2, r3
 800c162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c164:	4413      	add	r3, r2
 800c166:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	00da      	lsls	r2, r3, #3
 800c16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c170:	4413      	add	r3, r2
 800c172:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c176:	627b      	str	r3, [r7, #36]	@ 0x24
 800c178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17a:	881b      	ldrh	r3, [r3, #0]
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c182:	b29a      	uxth	r2, r3
 800c184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c186:	801a      	strh	r2, [r3, #0]
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	691b      	ldr	r3, [r3, #16]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d10a      	bne.n	800c1a6 <USB_ActivateEndpoint+0x28a>
 800c190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c192:	881b      	ldrh	r3, [r3, #0]
 800c194:	b29b      	uxth	r3, r3
 800c196:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c19a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c19e:	b29a      	uxth	r2, r3
 800c1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a2:	801a      	strh	r2, [r3, #0]
 800c1a4:	e041      	b.n	800c22a <USB_ActivateEndpoint+0x30e>
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	2b3e      	cmp	r3, #62	@ 0x3e
 800c1ac:	d81c      	bhi.n	800c1e8 <USB_ActivateEndpoint+0x2cc>
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	691b      	ldr	r3, [r3, #16]
 800c1b2:	085b      	lsrs	r3, r3, #1
 800c1b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	691b      	ldr	r3, [r3, #16]
 800c1bc:	f003 0301 	and.w	r3, r3, #1
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d004      	beq.n	800c1ce <USB_ActivateEndpoint+0x2b2>
 800c1c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d0:	881b      	ldrh	r3, [r3, #0]
 800c1d2:	b29a      	uxth	r2, r3
 800c1d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1d8:	b29b      	uxth	r3, r3
 800c1da:	029b      	lsls	r3, r3, #10
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	4313      	orrs	r3, r2
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e4:	801a      	strh	r2, [r3, #0]
 800c1e6:	e020      	b.n	800c22a <USB_ActivateEndpoint+0x30e>
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	691b      	ldr	r3, [r3, #16]
 800c1ec:	095b      	lsrs	r3, r3, #5
 800c1ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	691b      	ldr	r3, [r3, #16]
 800c1f6:	f003 031f 	and.w	r3, r3, #31
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d104      	bne.n	800c208 <USB_ActivateEndpoint+0x2ec>
 800c1fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c202:	3b01      	subs	r3, #1
 800c204:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	881b      	ldrh	r3, [r3, #0]
 800c20c:	b29a      	uxth	r2, r3
 800c20e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c212:	b29b      	uxth	r3, r3
 800c214:	029b      	lsls	r3, r3, #10
 800c216:	b29b      	uxth	r3, r3
 800c218:	4313      	orrs	r3, r2
 800c21a:	b29b      	uxth	r3, r3
 800c21c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c224:	b29a      	uxth	r2, r3
 800c226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c228:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c22a:	687a      	ldr	r2, [r7, #4]
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	781b      	ldrb	r3, [r3, #0]
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	4413      	add	r3, r2
 800c234:	881b      	ldrh	r3, [r3, #0]
 800c236:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c238:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c23a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d01b      	beq.n	800c27a <USB_ActivateEndpoint+0x35e>
 800c242:	687a      	ldr	r2, [r7, #4]
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	009b      	lsls	r3, r3, #2
 800c24a:	4413      	add	r3, r2
 800c24c:	881b      	ldrh	r3, [r3, #0]
 800c24e:	b29b      	uxth	r3, r3
 800c250:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c254:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c258:	843b      	strh	r3, [r7, #32]
 800c25a:	687a      	ldr	r2, [r7, #4]
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	441a      	add	r2, r3
 800c264:	8c3b      	ldrh	r3, [r7, #32]
 800c266:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c26a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c26e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c276:	b29b      	uxth	r3, r3
 800c278:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d124      	bne.n	800c2cc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c282:	687a      	ldr	r2, [r7, #4]
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	781b      	ldrb	r3, [r3, #0]
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	881b      	ldrh	r3, [r3, #0]
 800c28e:	b29b      	uxth	r3, r3
 800c290:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c298:	83bb      	strh	r3, [r7, #28]
 800c29a:	8bbb      	ldrh	r3, [r7, #28]
 800c29c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c2a0:	83bb      	strh	r3, [r7, #28]
 800c2a2:	8bbb      	ldrh	r3, [r7, #28]
 800c2a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c2a8:	83bb      	strh	r3, [r7, #28]
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	441a      	add	r2, r3
 800c2b4:	8bbb      	ldrh	r3, [r7, #28]
 800c2b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	8013      	strh	r3, [r2, #0]
 800c2ca:	e306      	b.n	800c8da <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	4413      	add	r3, r2
 800c2d6:	881b      	ldrh	r3, [r3, #0]
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c2de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2e2:	83fb      	strh	r3, [r7, #30]
 800c2e4:	8bfb      	ldrh	r3, [r7, #30]
 800c2e6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c2ea:	83fb      	strh	r3, [r7, #30]
 800c2ec:	687a      	ldr	r2, [r7, #4]
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	009b      	lsls	r3, r3, #2
 800c2f4:	441a      	add	r2, r3
 800c2f6:	8bfb      	ldrh	r3, [r7, #30]
 800c2f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c308:	b29b      	uxth	r3, r3
 800c30a:	8013      	strh	r3, [r2, #0]
 800c30c:	e2e5      	b.n	800c8da <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	78db      	ldrb	r3, [r3, #3]
 800c312:	2b02      	cmp	r3, #2
 800c314:	d11e      	bne.n	800c354 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c316:	687a      	ldr	r2, [r7, #4]
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	009b      	lsls	r3, r3, #2
 800c31e:	4413      	add	r3, r2
 800c320:	881b      	ldrh	r3, [r3, #0]
 800c322:	b29b      	uxth	r3, r3
 800c324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c32c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	009b      	lsls	r3, r3, #2
 800c338:	441a      	add	r2, r3
 800c33a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800c33e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c346:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c34a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c34e:	b29b      	uxth	r3, r3
 800c350:	8013      	strh	r3, [r2, #0]
 800c352:	e01d      	b.n	800c390 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c354:	687a      	ldr	r2, [r7, #4]
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4413      	add	r3, r2
 800c35e:	881b      	ldrh	r3, [r3, #0]
 800c360:	b29b      	uxth	r3, r3
 800c362:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c36a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	009b      	lsls	r3, r3, #2
 800c376:	441a      	add	r2, r3
 800c378:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800c37c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c380:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c384:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c38c:	b29b      	uxth	r3, r3
 800c38e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	461a      	mov	r2, r3
 800c39e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3a0:	4413      	add	r3, r2
 800c3a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	781b      	ldrb	r3, [r3, #0]
 800c3a8:	00da      	lsls	r2, r3, #3
 800c3aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3ac:	4413      	add	r3, r2
 800c3ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c3b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	891b      	ldrh	r3, [r3, #8]
 800c3b8:	085b      	lsrs	r3, r3, #1
 800c3ba:	b29b      	uxth	r3, r3
 800c3bc:	005b      	lsls	r3, r3, #1
 800c3be:	b29a      	uxth	r2, r3
 800c3c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c3c2:	801a      	strh	r2, [r3, #0]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3ce:	b29b      	uxth	r3, r3
 800c3d0:	461a      	mov	r2, r3
 800c3d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3d4:	4413      	add	r3, r2
 800c3d6:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	00da      	lsls	r2, r3, #3
 800c3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3e0:	4413      	add	r3, r2
 800c3e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c3e6:	673b      	str	r3, [r7, #112]	@ 0x70
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	895b      	ldrh	r3, [r3, #10]
 800c3ec:	085b      	lsrs	r3, r3, #1
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	005b      	lsls	r3, r3, #1
 800c3f2:	b29a      	uxth	r2, r3
 800c3f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3f6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	785b      	ldrb	r3, [r3, #1]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f040 81af 	bne.w	800c760 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c402:	687a      	ldr	r2, [r7, #4]
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	009b      	lsls	r3, r3, #2
 800c40a:	4413      	add	r3, r2
 800c40c:	881b      	ldrh	r3, [r3, #0]
 800c40e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800c412:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800c416:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d01d      	beq.n	800c45a <USB_ActivateEndpoint+0x53e>
 800c41e:	687a      	ldr	r2, [r7, #4]
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	781b      	ldrb	r3, [r3, #0]
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	4413      	add	r3, r2
 800c428:	881b      	ldrh	r3, [r3, #0]
 800c42a:	b29b      	uxth	r3, r3
 800c42c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c434:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800c438:	687a      	ldr	r2, [r7, #4]
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	441a      	add	r2, r3
 800c442:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800c446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c44a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c44e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c456:	b29b      	uxth	r3, r3
 800c458:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	4413      	add	r3, r2
 800c464:	881b      	ldrh	r3, [r3, #0]
 800c466:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800c46a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800c46e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c472:	2b00      	cmp	r3, #0
 800c474:	d01d      	beq.n	800c4b2 <USB_ActivateEndpoint+0x596>
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	4413      	add	r3, r2
 800c480:	881b      	ldrh	r3, [r3, #0]
 800c482:	b29b      	uxth	r3, r3
 800c484:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c48c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800c490:	687a      	ldr	r2, [r7, #4]
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	441a      	add	r2, r3
 800c49a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800c49e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	785b      	ldrb	r3, [r3, #1]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d16b      	bne.n	800c592 <USB_ActivateEndpoint+0x676>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4c4:	b29b      	uxth	r3, r3
 800c4c6:	461a      	mov	r2, r3
 800c4c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4ca:	4413      	add	r3, r2
 800c4cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	00da      	lsls	r2, r3, #3
 800c4d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4d6:	4413      	add	r3, r2
 800c4d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c4dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4e0:	881b      	ldrh	r3, [r3, #0]
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4e8:	b29a      	uxth	r2, r3
 800c4ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4ec:	801a      	strh	r2, [r3, #0]
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	691b      	ldr	r3, [r3, #16]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d10a      	bne.n	800c50c <USB_ActivateEndpoint+0x5f0>
 800c4f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4f8:	881b      	ldrh	r3, [r3, #0]
 800c4fa:	b29b      	uxth	r3, r3
 800c4fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c504:	b29a      	uxth	r2, r3
 800c506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c508:	801a      	strh	r2, [r3, #0]
 800c50a:	e05d      	b.n	800c5c8 <USB_ActivateEndpoint+0x6ac>
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	691b      	ldr	r3, [r3, #16]
 800c510:	2b3e      	cmp	r3, #62	@ 0x3e
 800c512:	d81c      	bhi.n	800c54e <USB_ActivateEndpoint+0x632>
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	691b      	ldr	r3, [r3, #16]
 800c518:	085b      	lsrs	r3, r3, #1
 800c51a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	691b      	ldr	r3, [r3, #16]
 800c522:	f003 0301 	and.w	r3, r3, #1
 800c526:	2b00      	cmp	r3, #0
 800c528:	d004      	beq.n	800c534 <USB_ActivateEndpoint+0x618>
 800c52a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c52e:	3301      	adds	r3, #1
 800c530:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c534:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c536:	881b      	ldrh	r3, [r3, #0]
 800c538:	b29a      	uxth	r2, r3
 800c53a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c53e:	b29b      	uxth	r3, r3
 800c540:	029b      	lsls	r3, r3, #10
 800c542:	b29b      	uxth	r3, r3
 800c544:	4313      	orrs	r3, r2
 800c546:	b29a      	uxth	r2, r3
 800c548:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c54a:	801a      	strh	r2, [r3, #0]
 800c54c:	e03c      	b.n	800c5c8 <USB_ActivateEndpoint+0x6ac>
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	691b      	ldr	r3, [r3, #16]
 800c552:	095b      	lsrs	r3, r3, #5
 800c554:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	f003 031f 	and.w	r3, r3, #31
 800c560:	2b00      	cmp	r3, #0
 800c562:	d104      	bne.n	800c56e <USB_ActivateEndpoint+0x652>
 800c564:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c568:	3b01      	subs	r3, #1
 800c56a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c56e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c570:	881b      	ldrh	r3, [r3, #0]
 800c572:	b29a      	uxth	r2, r3
 800c574:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c578:	b29b      	uxth	r3, r3
 800c57a:	029b      	lsls	r3, r3, #10
 800c57c:	b29b      	uxth	r3, r3
 800c57e:	4313      	orrs	r3, r2
 800c580:	b29b      	uxth	r3, r3
 800c582:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c586:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c58a:	b29a      	uxth	r2, r3
 800c58c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c58e:	801a      	strh	r2, [r3, #0]
 800c590:	e01a      	b.n	800c5c8 <USB_ActivateEndpoint+0x6ac>
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	785b      	ldrb	r3, [r3, #1]
 800c596:	2b01      	cmp	r3, #1
 800c598:	d116      	bne.n	800c5c8 <USB_ActivateEndpoint+0x6ac>
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	461a      	mov	r2, r3
 800c5a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5aa:	4413      	add	r3, r2
 800c5ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	00da      	lsls	r2, r3, #3
 800c5b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5b6:	4413      	add	r3, r2
 800c5b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c5bc:	653b      	str	r3, [r7, #80]	@ 0x50
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	691b      	ldr	r3, [r3, #16]
 800c5c2:	b29a      	uxth	r2, r3
 800c5c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5c6:	801a      	strh	r2, [r3, #0]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	785b      	ldrb	r3, [r3, #1]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d16b      	bne.n	800c6ac <USB_ActivateEndpoint+0x790>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5de:	b29b      	uxth	r3, r3
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5e4:	4413      	add	r3, r2
 800c5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	00da      	lsls	r2, r3, #3
 800c5ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5f0:	4413      	add	r3, r2
 800c5f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c5f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5fa:	881b      	ldrh	r3, [r3, #0]
 800c5fc:	b29b      	uxth	r3, r3
 800c5fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c602:	b29a      	uxth	r2, r3
 800c604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c606:	801a      	strh	r2, [r3, #0]
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	691b      	ldr	r3, [r3, #16]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d10a      	bne.n	800c626 <USB_ActivateEndpoint+0x70a>
 800c610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c612:	881b      	ldrh	r3, [r3, #0]
 800c614:	b29b      	uxth	r3, r3
 800c616:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c61a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c61e:	b29a      	uxth	r2, r3
 800c620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c622:	801a      	strh	r2, [r3, #0]
 800c624:	e05b      	b.n	800c6de <USB_ActivateEndpoint+0x7c2>
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c62c:	d81c      	bhi.n	800c668 <USB_ActivateEndpoint+0x74c>
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	691b      	ldr	r3, [r3, #16]
 800c632:	085b      	lsrs	r3, r3, #1
 800c634:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	691b      	ldr	r3, [r3, #16]
 800c63c:	f003 0301 	and.w	r3, r3, #1
 800c640:	2b00      	cmp	r3, #0
 800c642:	d004      	beq.n	800c64e <USB_ActivateEndpoint+0x732>
 800c644:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c648:	3301      	adds	r3, #1
 800c64a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c650:	881b      	ldrh	r3, [r3, #0]
 800c652:	b29a      	uxth	r2, r3
 800c654:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c658:	b29b      	uxth	r3, r3
 800c65a:	029b      	lsls	r3, r3, #10
 800c65c:	b29b      	uxth	r3, r3
 800c65e:	4313      	orrs	r3, r2
 800c660:	b29a      	uxth	r2, r3
 800c662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c664:	801a      	strh	r2, [r3, #0]
 800c666:	e03a      	b.n	800c6de <USB_ActivateEndpoint+0x7c2>
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	691b      	ldr	r3, [r3, #16]
 800c66c:	095b      	lsrs	r3, r3, #5
 800c66e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	691b      	ldr	r3, [r3, #16]
 800c676:	f003 031f 	and.w	r3, r3, #31
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d104      	bne.n	800c688 <USB_ActivateEndpoint+0x76c>
 800c67e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c682:	3b01      	subs	r3, #1
 800c684:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68a:	881b      	ldrh	r3, [r3, #0]
 800c68c:	b29a      	uxth	r2, r3
 800c68e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c692:	b29b      	uxth	r3, r3
 800c694:	029b      	lsls	r3, r3, #10
 800c696:	b29b      	uxth	r3, r3
 800c698:	4313      	orrs	r3, r2
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6a4:	b29a      	uxth	r2, r3
 800c6a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a8:	801a      	strh	r2, [r3, #0]
 800c6aa:	e018      	b.n	800c6de <USB_ActivateEndpoint+0x7c2>
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	785b      	ldrb	r3, [r3, #1]
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	d114      	bne.n	800c6de <USB_ActivateEndpoint+0x7c2>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6ba:	b29b      	uxth	r3, r3
 800c6bc:	461a      	mov	r2, r3
 800c6be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6c0:	4413      	add	r3, r2
 800c6c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	781b      	ldrb	r3, [r3, #0]
 800c6c8:	00da      	lsls	r2, r3, #3
 800c6ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6cc:	4413      	add	r3, r2
 800c6ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c6d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	691b      	ldr	r3, [r3, #16]
 800c6d8:	b29a      	uxth	r2, r3
 800c6da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6dc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	781b      	ldrb	r3, [r3, #0]
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	4413      	add	r3, r2
 800c6e8:	881b      	ldrh	r3, [r3, #0]
 800c6ea:	b29b      	uxth	r3, r3
 800c6ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c6f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c6f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6f8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c6fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c6fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c700:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c704:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c706:	687a      	ldr	r2, [r7, #4]
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	009b      	lsls	r3, r3, #2
 800c70e:	441a      	add	r2, r3
 800c710:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c712:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c716:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c71a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c71e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c722:	b29b      	uxth	r3, r3
 800c724:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c726:	687a      	ldr	r2, [r7, #4]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	009b      	lsls	r3, r3, #2
 800c72e:	4413      	add	r3, r2
 800c730:	881b      	ldrh	r3, [r3, #0]
 800c732:	b29b      	uxth	r3, r3
 800c734:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c73c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c73e:	687a      	ldr	r2, [r7, #4]
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	441a      	add	r2, r3
 800c748:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c74a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c74e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c752:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c75a:	b29b      	uxth	r3, r3
 800c75c:	8013      	strh	r3, [r2, #0]
 800c75e:	e0bc      	b.n	800c8da <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	4413      	add	r3, r2
 800c76a:	881b      	ldrh	r3, [r3, #0]
 800c76c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800c770:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c774:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d01d      	beq.n	800c7b8 <USB_ActivateEndpoint+0x89c>
 800c77c:	687a      	ldr	r2, [r7, #4]
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	4413      	add	r3, r2
 800c786:	881b      	ldrh	r3, [r3, #0]
 800c788:	b29b      	uxth	r3, r3
 800c78a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c78e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c792:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	009b      	lsls	r3, r3, #2
 800c79e:	441a      	add	r2, r3
 800c7a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c7a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c7b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	4413      	add	r3, r2
 800c7c2:	881b      	ldrh	r3, [r3, #0]
 800c7c4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c7c8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c7cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d01d      	beq.n	800c810 <USB_ActivateEndpoint+0x8f4>
 800c7d4:	687a      	ldr	r2, [r7, #4]
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	781b      	ldrb	r3, [r3, #0]
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	4413      	add	r3, r2
 800c7de:	881b      	ldrh	r3, [r3, #0]
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ea:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	009b      	lsls	r3, r3, #2
 800c7f6:	441a      	add	r2, r3
 800c7f8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800c7fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c800:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c804:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c808:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c80c:	b29b      	uxth	r3, r3
 800c80e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	78db      	ldrb	r3, [r3, #3]
 800c814:	2b01      	cmp	r3, #1
 800c816:	d024      	beq.n	800c862 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	881b      	ldrh	r3, [r3, #0]
 800c824:	b29b      	uxth	r3, r3
 800c826:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c82a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c82e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c832:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c836:	f083 0320 	eor.w	r3, r3, #32
 800c83a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c83e:	687a      	ldr	r2, [r7, #4]
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	781b      	ldrb	r3, [r3, #0]
 800c844:	009b      	lsls	r3, r3, #2
 800c846:	441a      	add	r2, r3
 800c848:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c84c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c850:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c854:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	8013      	strh	r3, [r2, #0]
 800c860:	e01d      	b.n	800c89e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c862:	687a      	ldr	r2, [r7, #4]
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	009b      	lsls	r3, r3, #2
 800c86a:	4413      	add	r3, r2
 800c86c:	881b      	ldrh	r3, [r3, #0]
 800c86e:	b29b      	uxth	r3, r3
 800c870:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c874:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c878:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c87c:	687a      	ldr	r2, [r7, #4]
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	441a      	add	r2, r3
 800c886:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c88a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c88e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c892:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c89a:	b29b      	uxth	r3, r3
 800c89c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	781b      	ldrb	r3, [r3, #0]
 800c8a4:	009b      	lsls	r3, r3, #2
 800c8a6:	4413      	add	r3, r2
 800c8a8:	881b      	ldrh	r3, [r3, #0]
 800c8aa:	b29b      	uxth	r3, r3
 800c8ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8b4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c8b8:	687a      	ldr	r2, [r7, #4]
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	009b      	lsls	r3, r3, #2
 800c8c0:	441a      	add	r2, r3
 800c8c2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c8c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8d6:	b29b      	uxth	r3, r3
 800c8d8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c8da:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	379c      	adds	r7, #156	@ 0x9c
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e8:	4770      	bx	lr
 800c8ea:	bf00      	nop

0800c8ec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b08d      	sub	sp, #52	@ 0x34
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
 800c8f4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	7b1b      	ldrb	r3, [r3, #12]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	f040 808e 	bne.w	800ca1c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	785b      	ldrb	r3, [r3, #1]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d044      	beq.n	800c992 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c908:	687a      	ldr	r2, [r7, #4]
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	4413      	add	r3, r2
 800c912:	881b      	ldrh	r3, [r3, #0]
 800c914:	81bb      	strh	r3, [r7, #12]
 800c916:	89bb      	ldrh	r3, [r7, #12]
 800c918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d01b      	beq.n	800c958 <USB_DeactivateEndpoint+0x6c>
 800c920:	687a      	ldr	r2, [r7, #4]
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	009b      	lsls	r3, r3, #2
 800c928:	4413      	add	r3, r2
 800c92a:	881b      	ldrh	r3, [r3, #0]
 800c92c:	b29b      	uxth	r3, r3
 800c92e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c936:	817b      	strh	r3, [r7, #10]
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	441a      	add	r2, r3
 800c942:	897b      	ldrh	r3, [r7, #10]
 800c944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c94c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c950:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c954:	b29b      	uxth	r3, r3
 800c956:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c958:	687a      	ldr	r2, [r7, #4]
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	009b      	lsls	r3, r3, #2
 800c960:	4413      	add	r3, r2
 800c962:	881b      	ldrh	r3, [r3, #0]
 800c964:	b29b      	uxth	r3, r3
 800c966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c96a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c96e:	813b      	strh	r3, [r7, #8]
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	441a      	add	r2, r3
 800c97a:	893b      	ldrh	r3, [r7, #8]
 800c97c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	8013      	strh	r3, [r2, #0]
 800c990:	e192      	b.n	800ccb8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	4413      	add	r3, r2
 800c99c:	881b      	ldrh	r3, [r3, #0]
 800c99e:	827b      	strh	r3, [r7, #18]
 800c9a0:	8a7b      	ldrh	r3, [r7, #18]
 800c9a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d01b      	beq.n	800c9e2 <USB_DeactivateEndpoint+0xf6>
 800c9aa:	687a      	ldr	r2, [r7, #4]
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	781b      	ldrb	r3, [r3, #0]
 800c9b0:	009b      	lsls	r3, r3, #2
 800c9b2:	4413      	add	r3, r2
 800c9b4:	881b      	ldrh	r3, [r3, #0]
 800c9b6:	b29b      	uxth	r3, r3
 800c9b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9c0:	823b      	strh	r3, [r7, #16]
 800c9c2:	687a      	ldr	r2, [r7, #4]
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	781b      	ldrb	r3, [r3, #0]
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	441a      	add	r2, r3
 800c9cc:	8a3b      	ldrh	r3, [r7, #16]
 800c9ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c9da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c9e2:	687a      	ldr	r2, [r7, #4]
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	4413      	add	r3, r2
 800c9ec:	881b      	ldrh	r3, [r3, #0]
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9f8:	81fb      	strh	r3, [r7, #14]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	441a      	add	r2, r3
 800ca04:	89fb      	ldrh	r3, [r7, #14]
 800ca06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	8013      	strh	r3, [r2, #0]
 800ca1a:	e14d      	b.n	800ccb8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	785b      	ldrb	r3, [r3, #1]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	f040 80a5 	bne.w	800cb70 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ca26:	687a      	ldr	r2, [r7, #4]
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	4413      	add	r3, r2
 800ca30:	881b      	ldrh	r3, [r3, #0]
 800ca32:	843b      	strh	r3, [r7, #32]
 800ca34:	8c3b      	ldrh	r3, [r7, #32]
 800ca36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d01b      	beq.n	800ca76 <USB_DeactivateEndpoint+0x18a>
 800ca3e:	687a      	ldr	r2, [r7, #4]
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	781b      	ldrb	r3, [r3, #0]
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	4413      	add	r3, r2
 800ca48:	881b      	ldrh	r3, [r3, #0]
 800ca4a:	b29b      	uxth	r3, r3
 800ca4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca54:	83fb      	strh	r3, [r7, #30]
 800ca56:	687a      	ldr	r2, [r7, #4]
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	781b      	ldrb	r3, [r3, #0]
 800ca5c:	009b      	lsls	r3, r3, #2
 800ca5e:	441a      	add	r2, r3
 800ca60:	8bfb      	ldrh	r3, [r7, #30]
 800ca62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ca6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca72:	b29b      	uxth	r3, r3
 800ca74:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	781b      	ldrb	r3, [r3, #0]
 800ca7c:	009b      	lsls	r3, r3, #2
 800ca7e:	4413      	add	r3, r2
 800ca80:	881b      	ldrh	r3, [r3, #0]
 800ca82:	83bb      	strh	r3, [r7, #28]
 800ca84:	8bbb      	ldrh	r3, [r7, #28]
 800ca86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d01b      	beq.n	800cac6 <USB_DeactivateEndpoint+0x1da>
 800ca8e:	687a      	ldr	r2, [r7, #4]
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	781b      	ldrb	r3, [r3, #0]
 800ca94:	009b      	lsls	r3, r3, #2
 800ca96:	4413      	add	r3, r2
 800ca98:	881b      	ldrh	r3, [r3, #0]
 800ca9a:	b29b      	uxth	r3, r3
 800ca9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800caa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caa4:	837b      	strh	r3, [r7, #26]
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	781b      	ldrb	r3, [r3, #0]
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	441a      	add	r2, r3
 800cab0:	8b7b      	ldrh	r3, [r7, #26]
 800cab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cabe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	009b      	lsls	r3, r3, #2
 800cace:	4413      	add	r3, r2
 800cad0:	881b      	ldrh	r3, [r3, #0]
 800cad2:	b29b      	uxth	r3, r3
 800cad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cadc:	833b      	strh	r3, [r7, #24]
 800cade:	687a      	ldr	r2, [r7, #4]
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	441a      	add	r2, r3
 800cae8:	8b3b      	ldrh	r3, [r7, #24]
 800caea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800caf6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cafe:	687a      	ldr	r2, [r7, #4]
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	009b      	lsls	r3, r3, #2
 800cb06:	4413      	add	r3, r2
 800cb08:	881b      	ldrh	r3, [r3, #0]
 800cb0a:	b29b      	uxth	r3, r3
 800cb0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb14:	82fb      	strh	r3, [r7, #22]
 800cb16:	687a      	ldr	r2, [r7, #4]
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	009b      	lsls	r3, r3, #2
 800cb1e:	441a      	add	r2, r3
 800cb20:	8afb      	ldrh	r3, [r7, #22]
 800cb22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cb36:	687a      	ldr	r2, [r7, #4]
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	4413      	add	r3, r2
 800cb40:	881b      	ldrh	r3, [r3, #0]
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb4c:	82bb      	strh	r3, [r7, #20]
 800cb4e:	687a      	ldr	r2, [r7, #4]
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	009b      	lsls	r3, r3, #2
 800cb56:	441a      	add	r2, r3
 800cb58:	8abb      	ldrh	r3, [r7, #20]
 800cb5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	8013      	strh	r3, [r2, #0]
 800cb6e:	e0a3      	b.n	800ccb8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	009b      	lsls	r3, r3, #2
 800cb78:	4413      	add	r3, r2
 800cb7a:	881b      	ldrh	r3, [r3, #0]
 800cb7c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800cb7e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cb80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d01b      	beq.n	800cbc0 <USB_DeactivateEndpoint+0x2d4>
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	4413      	add	r3, r2
 800cb92:	881b      	ldrh	r3, [r3, #0]
 800cb94:	b29b      	uxth	r3, r3
 800cb96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb9e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	009b      	lsls	r3, r3, #2
 800cba8:	441a      	add	r2, r3
 800cbaa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cbac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cbb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	009b      	lsls	r3, r3, #2
 800cbc8:	4413      	add	r3, r2
 800cbca:	881b      	ldrh	r3, [r3, #0]
 800cbcc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cbce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cbd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d01b      	beq.n	800cc10 <USB_DeactivateEndpoint+0x324>
 800cbd8:	687a      	ldr	r2, [r7, #4]
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	781b      	ldrb	r3, [r3, #0]
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	4413      	add	r3, r2
 800cbe2:	881b      	ldrh	r3, [r3, #0]
 800cbe4:	b29b      	uxth	r3, r3
 800cbe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbee:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	441a      	add	r2, r3
 800cbfa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc08:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800cc10:	687a      	ldr	r2, [r7, #4]
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	781b      	ldrb	r3, [r3, #0]
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	4413      	add	r3, r2
 800cc1a:	881b      	ldrh	r3, [r3, #0]
 800cc1c:	b29b      	uxth	r3, r3
 800cc1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc26:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	441a      	add	r2, r3
 800cc32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cc34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cc48:	687a      	ldr	r2, [r7, #4]
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	4413      	add	r3, r2
 800cc52:	881b      	ldrh	r3, [r3, #0]
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc5e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	441a      	add	r2, r3
 800cc6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	4413      	add	r3, r2
 800cc8a:	881b      	ldrh	r3, [r3, #0]
 800cc8c:	b29b      	uxth	r3, r3
 800cc8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc96:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cc98:	687a      	ldr	r2, [r7, #4]
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	009b      	lsls	r3, r3, #2
 800cca0:	441a      	add	r2, r3
 800cca2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccb4:	b29b      	uxth	r3, r3
 800ccb6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ccb8:	2300      	movs	r3, #0
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3734      	adds	r7, #52	@ 0x34
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ccc6:	b580      	push	{r7, lr}
 800ccc8:	b0ac      	sub	sp, #176	@ 0xb0
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
 800ccce:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	785b      	ldrb	r3, [r3, #1]
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	f040 84ca 	bne.w	800d66e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	699a      	ldr	r2, [r3, #24]
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d904      	bls.n	800ccf0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	691b      	ldr	r3, [r3, #16]
 800ccea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ccee:	e003      	b.n	800ccf8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	699b      	ldr	r3, [r3, #24]
 800ccf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	7b1b      	ldrb	r3, [r3, #12]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d122      	bne.n	800cd46 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	6959      	ldr	r1, [r3, #20]
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	88da      	ldrh	r2, [r3, #6]
 800cd08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd0c:	b29b      	uxth	r3, r3
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 febd 	bl	800da8e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	613b      	str	r3, [r7, #16]
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd1e:	b29b      	uxth	r3, r3
 800cd20:	461a      	mov	r2, r3
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	4413      	add	r3, r2
 800cd26:	613b      	str	r3, [r7, #16]
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	00da      	lsls	r2, r3, #3
 800cd2e:	693b      	ldr	r3, [r7, #16]
 800cd30:	4413      	add	r3, r2
 800cd32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd36:	60fb      	str	r3, [r7, #12]
 800cd38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd3c:	b29a      	uxth	r2, r3
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	801a      	strh	r2, [r3, #0]
 800cd42:	f000 bc6f 	b.w	800d624 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	78db      	ldrb	r3, [r3, #3]
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	f040 831e 	bne.w	800d38c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	6a1a      	ldr	r2, [r3, #32]
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	691b      	ldr	r3, [r3, #16]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	f240 82cf 	bls.w	800d2fc <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cd5e:	687a      	ldr	r2, [r7, #4]
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	4413      	add	r3, r2
 800cd68:	881b      	ldrh	r3, [r3, #0]
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd74:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	009b      	lsls	r3, r3, #2
 800cd80:	441a      	add	r2, r3
 800cd82:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cd86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd8e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cd92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	6a1a      	ldr	r2, [r3, #32]
 800cd9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cda2:	1ad2      	subs	r2, r2, r3
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cda8:	687a      	ldr	r2, [r7, #4]
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	781b      	ldrb	r3, [r3, #0]
 800cdae:	009b      	lsls	r3, r3, #2
 800cdb0:	4413      	add	r3, r2
 800cdb2:	881b      	ldrh	r3, [r3, #0]
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f000 814f 	beq.w	800d05e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	785b      	ldrb	r3, [r3, #1]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d16b      	bne.n	800cea4 <USB_EPStartXfer+0x1de>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdd6:	b29b      	uxth	r3, r3
 800cdd8:	461a      	mov	r2, r3
 800cdda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cddc:	4413      	add	r3, r2
 800cdde:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	781b      	ldrb	r3, [r3, #0]
 800cde4:	00da      	lsls	r2, r3, #3
 800cde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde8:	4413      	add	r3, r2
 800cdea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cdee:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf2:	881b      	ldrh	r3, [r3, #0]
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cdfa:	b29a      	uxth	r2, r3
 800cdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfe:	801a      	strh	r2, [r3, #0]
 800ce00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d10a      	bne.n	800ce1e <USB_EPStartXfer+0x158>
 800ce08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0a:	881b      	ldrh	r3, [r3, #0]
 800ce0c:	b29b      	uxth	r3, r3
 800ce0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce16:	b29a      	uxth	r2, r3
 800ce18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1a:	801a      	strh	r2, [r3, #0]
 800ce1c:	e05b      	b.n	800ced6 <USB_EPStartXfer+0x210>
 800ce1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce22:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce24:	d81c      	bhi.n	800ce60 <USB_EPStartXfer+0x19a>
 800ce26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce2a:	085b      	lsrs	r3, r3, #1
 800ce2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce34:	f003 0301 	and.w	r3, r3, #1
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d004      	beq.n	800ce46 <USB_EPStartXfer+0x180>
 800ce3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce40:	3301      	adds	r3, #1
 800ce42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce48:	881b      	ldrh	r3, [r3, #0]
 800ce4a:	b29a      	uxth	r2, r3
 800ce4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce50:	b29b      	uxth	r3, r3
 800ce52:	029b      	lsls	r3, r3, #10
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	4313      	orrs	r3, r2
 800ce58:	b29a      	uxth	r2, r3
 800ce5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce5c:	801a      	strh	r2, [r3, #0]
 800ce5e:	e03a      	b.n	800ced6 <USB_EPStartXfer+0x210>
 800ce60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce64:	095b      	lsrs	r3, r3, #5
 800ce66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce6e:	f003 031f 	and.w	r3, r3, #31
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d104      	bne.n	800ce80 <USB_EPStartXfer+0x1ba>
 800ce76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce7a:	3b01      	subs	r3, #1
 800ce7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce82:	881b      	ldrh	r3, [r3, #0]
 800ce84:	b29a      	uxth	r2, r3
 800ce86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce8a:	b29b      	uxth	r3, r3
 800ce8c:	029b      	lsls	r3, r3, #10
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	4313      	orrs	r3, r2
 800ce92:	b29b      	uxth	r3, r3
 800ce94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce9c:	b29a      	uxth	r2, r3
 800ce9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea0:	801a      	strh	r2, [r3, #0]
 800cea2:	e018      	b.n	800ced6 <USB_EPStartXfer+0x210>
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	785b      	ldrb	r3, [r3, #1]
 800cea8:	2b01      	cmp	r3, #1
 800ceaa:	d114      	bne.n	800ced6 <USB_EPStartXfer+0x210>
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ceb2:	b29b      	uxth	r3, r3
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb8:	4413      	add	r3, r2
 800ceba:	633b      	str	r3, [r7, #48]	@ 0x30
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	00da      	lsls	r2, r3, #3
 800cec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cec4:	4413      	add	r3, r2
 800cec6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ceca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cecc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ced0:	b29a      	uxth	r2, r3
 800ced2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	895b      	ldrh	r3, [r3, #10]
 800ceda:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	6959      	ldr	r1, [r3, #20]
 800cee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cee6:	b29b      	uxth	r3, r3
 800cee8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f000 fdce 	bl	800da8e <USB_WritePMA>
            ep->xfer_buff += len;
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	695a      	ldr	r2, [r3, #20]
 800cef6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cefa:	441a      	add	r2, r3
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	6a1a      	ldr	r2, [r3, #32]
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	691b      	ldr	r3, [r3, #16]
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d907      	bls.n	800cf1c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	6a1a      	ldr	r2, [r3, #32]
 800cf10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf14:	1ad2      	subs	r2, r2, r3
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	621a      	str	r2, [r3, #32]
 800cf1a:	e006      	b.n	800cf2a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	6a1b      	ldr	r3, [r3, #32]
 800cf20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	2200      	movs	r2, #0
 800cf28:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d16b      	bne.n	800d00a <USB_EPStartXfer+0x344>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	61bb      	str	r3, [r7, #24]
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	461a      	mov	r2, r3
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	4413      	add	r3, r2
 800cf44:	61bb      	str	r3, [r7, #24]
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	00da      	lsls	r2, r3, #3
 800cf4c:	69bb      	ldr	r3, [r7, #24]
 800cf4e:	4413      	add	r3, r2
 800cf50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf54:	617b      	str	r3, [r7, #20]
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	881b      	ldrh	r3, [r3, #0]
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf60:	b29a      	uxth	r2, r3
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	801a      	strh	r2, [r3, #0]
 800cf66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d10a      	bne.n	800cf84 <USB_EPStartXfer+0x2be>
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	881b      	ldrh	r3, [r3, #0]
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf7c:	b29a      	uxth	r2, r3
 800cf7e:	697b      	ldr	r3, [r7, #20]
 800cf80:	801a      	strh	r2, [r3, #0]
 800cf82:	e05d      	b.n	800d040 <USB_EPStartXfer+0x37a>
 800cf84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf88:	2b3e      	cmp	r3, #62	@ 0x3e
 800cf8a:	d81c      	bhi.n	800cfc6 <USB_EPStartXfer+0x300>
 800cf8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf90:	085b      	lsrs	r3, r3, #1
 800cf92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cf96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf9a:	f003 0301 	and.w	r3, r3, #1
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d004      	beq.n	800cfac <USB_EPStartXfer+0x2e6>
 800cfa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	881b      	ldrh	r3, [r3, #0]
 800cfb0:	b29a      	uxth	r2, r3
 800cfb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfb6:	b29b      	uxth	r3, r3
 800cfb8:	029b      	lsls	r3, r3, #10
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	b29a      	uxth	r2, r3
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	801a      	strh	r2, [r3, #0]
 800cfc4:	e03c      	b.n	800d040 <USB_EPStartXfer+0x37a>
 800cfc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfca:	095b      	lsrs	r3, r3, #5
 800cfcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfd4:	f003 031f 	and.w	r3, r3, #31
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d104      	bne.n	800cfe6 <USB_EPStartXfer+0x320>
 800cfdc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfe0:	3b01      	subs	r3, #1
 800cfe2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfe6:	697b      	ldr	r3, [r7, #20]
 800cfe8:	881b      	ldrh	r3, [r3, #0]
 800cfea:	b29a      	uxth	r2, r3
 800cfec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cff0:	b29b      	uxth	r3, r3
 800cff2:	029b      	lsls	r3, r3, #10
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	4313      	orrs	r3, r2
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cffe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d002:	b29a      	uxth	r2, r3
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	801a      	strh	r2, [r3, #0]
 800d008:	e01a      	b.n	800d040 <USB_EPStartXfer+0x37a>
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	785b      	ldrb	r3, [r3, #1]
 800d00e:	2b01      	cmp	r3, #1
 800d010:	d116      	bne.n	800d040 <USB_EPStartXfer+0x37a>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	623b      	str	r3, [r7, #32]
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d01c:	b29b      	uxth	r3, r3
 800d01e:	461a      	mov	r2, r3
 800d020:	6a3b      	ldr	r3, [r7, #32]
 800d022:	4413      	add	r3, r2
 800d024:	623b      	str	r3, [r7, #32]
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	00da      	lsls	r2, r3, #3
 800d02c:	6a3b      	ldr	r3, [r7, #32]
 800d02e:	4413      	add	r3, r2
 800d030:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d034:	61fb      	str	r3, [r7, #28]
 800d036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d03a:	b29a      	uxth	r2, r3
 800d03c:	69fb      	ldr	r3, [r7, #28]
 800d03e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	891b      	ldrh	r3, [r3, #8]
 800d044:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	6959      	ldr	r1, [r3, #20]
 800d04c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d050:	b29b      	uxth	r3, r3
 800d052:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 fd19 	bl	800da8e <USB_WritePMA>
 800d05c:	e2e2      	b.n	800d624 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	785b      	ldrb	r3, [r3, #1]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d16b      	bne.n	800d13e <USB_EPStartXfer+0x478>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d070:	b29b      	uxth	r3, r3
 800d072:	461a      	mov	r2, r3
 800d074:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d076:	4413      	add	r3, r2
 800d078:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	781b      	ldrb	r3, [r3, #0]
 800d07e:	00da      	lsls	r2, r3, #3
 800d080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d082:	4413      	add	r3, r2
 800d084:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d088:	647b      	str	r3, [r7, #68]	@ 0x44
 800d08a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d08c:	881b      	ldrh	r3, [r3, #0]
 800d08e:	b29b      	uxth	r3, r3
 800d090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d094:	b29a      	uxth	r2, r3
 800d096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d098:	801a      	strh	r2, [r3, #0]
 800d09a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d10a      	bne.n	800d0b8 <USB_EPStartXfer+0x3f2>
 800d0a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0a4:	881b      	ldrh	r3, [r3, #0]
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d0ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d0b0:	b29a      	uxth	r2, r3
 800d0b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0b4:	801a      	strh	r2, [r3, #0]
 800d0b6:	e05d      	b.n	800d174 <USB_EPStartXfer+0x4ae>
 800d0b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800d0be:	d81c      	bhi.n	800d0fa <USB_EPStartXfer+0x434>
 800d0c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0c4:	085b      	lsrs	r3, r3, #1
 800d0c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0ce:	f003 0301 	and.w	r3, r3, #1
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d004      	beq.n	800d0e0 <USB_EPStartXfer+0x41a>
 800d0d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d0da:	3301      	adds	r3, #1
 800d0dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0e2:	881b      	ldrh	r3, [r3, #0]
 800d0e4:	b29a      	uxth	r2, r3
 800d0e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d0ea:	b29b      	uxth	r3, r3
 800d0ec:	029b      	lsls	r3, r3, #10
 800d0ee:	b29b      	uxth	r3, r3
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	b29a      	uxth	r2, r3
 800d0f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0f6:	801a      	strh	r2, [r3, #0]
 800d0f8:	e03c      	b.n	800d174 <USB_EPStartXfer+0x4ae>
 800d0fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0fe:	095b      	lsrs	r3, r3, #5
 800d100:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d108:	f003 031f 	and.w	r3, r3, #31
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d104      	bne.n	800d11a <USB_EPStartXfer+0x454>
 800d110:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d114:	3b01      	subs	r3, #1
 800d116:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d11a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d11c:	881b      	ldrh	r3, [r3, #0]
 800d11e:	b29a      	uxth	r2, r3
 800d120:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d124:	b29b      	uxth	r3, r3
 800d126:	029b      	lsls	r3, r3, #10
 800d128:	b29b      	uxth	r3, r3
 800d12a:	4313      	orrs	r3, r2
 800d12c:	b29b      	uxth	r3, r3
 800d12e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d132:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d136:	b29a      	uxth	r2, r3
 800d138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d13a:	801a      	strh	r2, [r3, #0]
 800d13c:	e01a      	b.n	800d174 <USB_EPStartXfer+0x4ae>
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	785b      	ldrb	r3, [r3, #1]
 800d142:	2b01      	cmp	r3, #1
 800d144:	d116      	bne.n	800d174 <USB_EPStartXfer+0x4ae>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	653b      	str	r3, [r7, #80]	@ 0x50
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d150:	b29b      	uxth	r3, r3
 800d152:	461a      	mov	r2, r3
 800d154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d156:	4413      	add	r3, r2
 800d158:	653b      	str	r3, [r7, #80]	@ 0x50
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	781b      	ldrb	r3, [r3, #0]
 800d15e:	00da      	lsls	r2, r3, #3
 800d160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d162:	4413      	add	r3, r2
 800d164:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d168:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d16a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d16e:	b29a      	uxth	r2, r3
 800d170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d172:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	891b      	ldrh	r3, [r3, #8]
 800d178:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	6959      	ldr	r1, [r3, #20]
 800d180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d184:	b29b      	uxth	r3, r3
 800d186:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f000 fc7f 	bl	800da8e <USB_WritePMA>
            ep->xfer_buff += len;
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	695a      	ldr	r2, [r3, #20]
 800d194:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d198:	441a      	add	r2, r3
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	6a1a      	ldr	r2, [r3, #32]
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	691b      	ldr	r3, [r3, #16]
 800d1a6:	429a      	cmp	r2, r3
 800d1a8:	d907      	bls.n	800d1ba <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	6a1a      	ldr	r2, [r3, #32]
 800d1ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1b2:	1ad2      	subs	r2, r2, r3
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	621a      	str	r2, [r3, #32]
 800d1b8:	e006      	b.n	800d1c8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	6a1b      	ldr	r3, [r3, #32]
 800d1be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	785b      	ldrb	r3, [r3, #1]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d16b      	bne.n	800d2ac <USB_EPStartXfer+0x5e6>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e4:	4413      	add	r3, r2
 800d1e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	781b      	ldrb	r3, [r3, #0]
 800d1ec:	00da      	lsls	r2, r3, #3
 800d1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1f0:	4413      	add	r3, r2
 800d1f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d1f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1fa:	881b      	ldrh	r3, [r3, #0]
 800d1fc:	b29b      	uxth	r3, r3
 800d1fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d202:	b29a      	uxth	r2, r3
 800d204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d206:	801a      	strh	r2, [r3, #0]
 800d208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d10a      	bne.n	800d226 <USB_EPStartXfer+0x560>
 800d210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d212:	881b      	ldrh	r3, [r3, #0]
 800d214:	b29b      	uxth	r3, r3
 800d216:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d21a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d21e:	b29a      	uxth	r2, r3
 800d220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d222:	801a      	strh	r2, [r3, #0]
 800d224:	e05b      	b.n	800d2de <USB_EPStartXfer+0x618>
 800d226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d22a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d22c:	d81c      	bhi.n	800d268 <USB_EPStartXfer+0x5a2>
 800d22e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d232:	085b      	lsrs	r3, r3, #1
 800d234:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d23c:	f003 0301 	and.w	r3, r3, #1
 800d240:	2b00      	cmp	r3, #0
 800d242:	d004      	beq.n	800d24e <USB_EPStartXfer+0x588>
 800d244:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d248:	3301      	adds	r3, #1
 800d24a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d24e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d250:	881b      	ldrh	r3, [r3, #0]
 800d252:	b29a      	uxth	r2, r3
 800d254:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d258:	b29b      	uxth	r3, r3
 800d25a:	029b      	lsls	r3, r3, #10
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	4313      	orrs	r3, r2
 800d260:	b29a      	uxth	r2, r3
 800d262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d264:	801a      	strh	r2, [r3, #0]
 800d266:	e03a      	b.n	800d2de <USB_EPStartXfer+0x618>
 800d268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d26c:	095b      	lsrs	r3, r3, #5
 800d26e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d276:	f003 031f 	and.w	r3, r3, #31
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d104      	bne.n	800d288 <USB_EPStartXfer+0x5c2>
 800d27e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d282:	3b01      	subs	r3, #1
 800d284:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d28a:	881b      	ldrh	r3, [r3, #0]
 800d28c:	b29a      	uxth	r2, r3
 800d28e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d292:	b29b      	uxth	r3, r3
 800d294:	029b      	lsls	r3, r3, #10
 800d296:	b29b      	uxth	r3, r3
 800d298:	4313      	orrs	r3, r2
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d2a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d2a4:	b29a      	uxth	r2, r3
 800d2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2a8:	801a      	strh	r2, [r3, #0]
 800d2aa:	e018      	b.n	800d2de <USB_EPStartXfer+0x618>
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	785b      	ldrb	r3, [r3, #1]
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d114      	bne.n	800d2de <USB_EPStartXfer+0x618>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	461a      	mov	r2, r3
 800d2be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2c0:	4413      	add	r3, r2
 800d2c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	781b      	ldrb	r3, [r3, #0]
 800d2c8:	00da      	lsls	r2, r3, #3
 800d2ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2cc:	4413      	add	r3, r2
 800d2ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d2d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2d8:	b29a      	uxth	r2, r3
 800d2da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	895b      	ldrh	r3, [r3, #10]
 800d2e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	6959      	ldr	r1, [r3, #20]
 800d2ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2ee:	b29b      	uxth	r3, r3
 800d2f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f000 fbca 	bl	800da8e <USB_WritePMA>
 800d2fa:	e193      	b.n	800d624 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	6a1b      	ldr	r3, [r3, #32]
 800d300:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	781b      	ldrb	r3, [r3, #0]
 800d30a:	009b      	lsls	r3, r3, #2
 800d30c:	4413      	add	r3, r2
 800d30e:	881b      	ldrh	r3, [r3, #0]
 800d310:	b29b      	uxth	r3, r3
 800d312:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d31a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	781b      	ldrb	r3, [r3, #0]
 800d324:	009b      	lsls	r3, r3, #2
 800d326:	441a      	add	r2, r3
 800d328:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d32c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d330:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d33c:	b29b      	uxth	r3, r3
 800d33e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	461a      	mov	r2, r3
 800d34e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d350:	4413      	add	r3, r2
 800d352:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	00da      	lsls	r2, r3, #3
 800d35a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d35c:	4413      	add	r3, r2
 800d35e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d362:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d368:	b29a      	uxth	r2, r3
 800d36a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d36c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	891b      	ldrh	r3, [r3, #8]
 800d372:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	6959      	ldr	r1, [r3, #20]
 800d37a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d37e:	b29b      	uxth	r3, r3
 800d380:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d384:	6878      	ldr	r0, [r7, #4]
 800d386:	f000 fb82 	bl	800da8e <USB_WritePMA>
 800d38a:	e14b      	b.n	800d624 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	6a1a      	ldr	r2, [r3, #32]
 800d390:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d394:	1ad2      	subs	r2, r2, r3
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	781b      	ldrb	r3, [r3, #0]
 800d3a0:	009b      	lsls	r3, r3, #2
 800d3a2:	4413      	add	r3, r2
 800d3a4:	881b      	ldrh	r3, [r3, #0]
 800d3a6:	b29b      	uxth	r3, r3
 800d3a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f000 809a 	beq.w	800d4e6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	673b      	str	r3, [r7, #112]	@ 0x70
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	785b      	ldrb	r3, [r3, #1]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d16b      	bne.n	800d496 <USB_EPStartXfer+0x7d0>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3ce:	4413      	add	r3, r2
 800d3d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	00da      	lsls	r2, r3, #3
 800d3d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3da:	4413      	add	r3, r2
 800d3dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3e0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3e4:	881b      	ldrh	r3, [r3, #0]
 800d3e6:	b29b      	uxth	r3, r3
 800d3e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3f0:	801a      	strh	r2, [r3, #0]
 800d3f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d10a      	bne.n	800d410 <USB_EPStartXfer+0x74a>
 800d3fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3fc:	881b      	ldrh	r3, [r3, #0]
 800d3fe:	b29b      	uxth	r3, r3
 800d400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d408:	b29a      	uxth	r2, r3
 800d40a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d40c:	801a      	strh	r2, [r3, #0]
 800d40e:	e05b      	b.n	800d4c8 <USB_EPStartXfer+0x802>
 800d410:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d414:	2b3e      	cmp	r3, #62	@ 0x3e
 800d416:	d81c      	bhi.n	800d452 <USB_EPStartXfer+0x78c>
 800d418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d41c:	085b      	lsrs	r3, r3, #1
 800d41e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d426:	f003 0301 	and.w	r3, r3, #1
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d004      	beq.n	800d438 <USB_EPStartXfer+0x772>
 800d42e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d432:	3301      	adds	r3, #1
 800d434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d438:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d43a:	881b      	ldrh	r3, [r3, #0]
 800d43c:	b29a      	uxth	r2, r3
 800d43e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d442:	b29b      	uxth	r3, r3
 800d444:	029b      	lsls	r3, r3, #10
 800d446:	b29b      	uxth	r3, r3
 800d448:	4313      	orrs	r3, r2
 800d44a:	b29a      	uxth	r2, r3
 800d44c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d44e:	801a      	strh	r2, [r3, #0]
 800d450:	e03a      	b.n	800d4c8 <USB_EPStartXfer+0x802>
 800d452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d456:	095b      	lsrs	r3, r3, #5
 800d458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d45c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d460:	f003 031f 	and.w	r3, r3, #31
 800d464:	2b00      	cmp	r3, #0
 800d466:	d104      	bne.n	800d472 <USB_EPStartXfer+0x7ac>
 800d468:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d46c:	3b01      	subs	r3, #1
 800d46e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d472:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d474:	881b      	ldrh	r3, [r3, #0]
 800d476:	b29a      	uxth	r2, r3
 800d478:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d47c:	b29b      	uxth	r3, r3
 800d47e:	029b      	lsls	r3, r3, #10
 800d480:	b29b      	uxth	r3, r3
 800d482:	4313      	orrs	r3, r2
 800d484:	b29b      	uxth	r3, r3
 800d486:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d48a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d48e:	b29a      	uxth	r2, r3
 800d490:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d492:	801a      	strh	r2, [r3, #0]
 800d494:	e018      	b.n	800d4c8 <USB_EPStartXfer+0x802>
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	785b      	ldrb	r3, [r3, #1]
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	d114      	bne.n	800d4c8 <USB_EPStartXfer+0x802>
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4a4:	b29b      	uxth	r3, r3
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4aa:	4413      	add	r3, r2
 800d4ac:	673b      	str	r3, [r7, #112]	@ 0x70
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	00da      	lsls	r2, r3, #3
 800d4b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4b6:	4413      	add	r3, r2
 800d4b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d4be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4c2:	b29a      	uxth	r2, r3
 800d4c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4c6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	895b      	ldrh	r3, [r3, #10]
 800d4cc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	6959      	ldr	r1, [r3, #20]
 800d4d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d4de:	6878      	ldr	r0, [r7, #4]
 800d4e0:	f000 fad5 	bl	800da8e <USB_WritePMA>
 800d4e4:	e09e      	b.n	800d624 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	785b      	ldrb	r3, [r3, #1]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d16b      	bne.n	800d5c6 <USB_EPStartXfer+0x900>
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4f8:	b29b      	uxth	r3, r3
 800d4fa:	461a      	mov	r2, r3
 800d4fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4fe:	4413      	add	r3, r2
 800d500:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	00da      	lsls	r2, r3, #3
 800d508:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d50a:	4413      	add	r3, r2
 800d50c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d510:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d512:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d514:	881b      	ldrh	r3, [r3, #0]
 800d516:	b29b      	uxth	r3, r3
 800d518:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d51c:	b29a      	uxth	r2, r3
 800d51e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d520:	801a      	strh	r2, [r3, #0]
 800d522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d526:	2b00      	cmp	r3, #0
 800d528:	d10a      	bne.n	800d540 <USB_EPStartXfer+0x87a>
 800d52a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d52c:	881b      	ldrh	r3, [r3, #0]
 800d52e:	b29b      	uxth	r3, r3
 800d530:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d534:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d538:	b29a      	uxth	r2, r3
 800d53a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d53c:	801a      	strh	r2, [r3, #0]
 800d53e:	e063      	b.n	800d608 <USB_EPStartXfer+0x942>
 800d540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d544:	2b3e      	cmp	r3, #62	@ 0x3e
 800d546:	d81c      	bhi.n	800d582 <USB_EPStartXfer+0x8bc>
 800d548:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d54c:	085b      	lsrs	r3, r3, #1
 800d54e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d556:	f003 0301 	and.w	r3, r3, #1
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d004      	beq.n	800d568 <USB_EPStartXfer+0x8a2>
 800d55e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d562:	3301      	adds	r3, #1
 800d564:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d568:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d56a:	881b      	ldrh	r3, [r3, #0]
 800d56c:	b29a      	uxth	r2, r3
 800d56e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d572:	b29b      	uxth	r3, r3
 800d574:	029b      	lsls	r3, r3, #10
 800d576:	b29b      	uxth	r3, r3
 800d578:	4313      	orrs	r3, r2
 800d57a:	b29a      	uxth	r2, r3
 800d57c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d57e:	801a      	strh	r2, [r3, #0]
 800d580:	e042      	b.n	800d608 <USB_EPStartXfer+0x942>
 800d582:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d586:	095b      	lsrs	r3, r3, #5
 800d588:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d58c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d590:	f003 031f 	and.w	r3, r3, #31
 800d594:	2b00      	cmp	r3, #0
 800d596:	d104      	bne.n	800d5a2 <USB_EPStartXfer+0x8dc>
 800d598:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d59c:	3b01      	subs	r3, #1
 800d59e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d5a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5a4:	881b      	ldrh	r3, [r3, #0]
 800d5a6:	b29a      	uxth	r2, r3
 800d5a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	029b      	lsls	r3, r3, #10
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5be:	b29a      	uxth	r2, r3
 800d5c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5c2:	801a      	strh	r2, [r3, #0]
 800d5c4:	e020      	b.n	800d608 <USB_EPStartXfer+0x942>
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	785b      	ldrb	r3, [r3, #1]
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d11c      	bne.n	800d608 <USB_EPStartXfer+0x942>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	461a      	mov	r2, r3
 800d5de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5e2:	4413      	add	r3, r2
 800d5e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	00da      	lsls	r2, r3, #3
 800d5ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5f2:	4413      	add	r3, r2
 800d5f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d600:	b29a      	uxth	r2, r3
 800d602:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d606:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	891b      	ldrh	r3, [r3, #8]
 800d60c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	6959      	ldr	r1, [r3, #20]
 800d614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d618:	b29b      	uxth	r3, r3
 800d61a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 fa35 	bl	800da8e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d624:	687a      	ldr	r2, [r7, #4]
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	781b      	ldrb	r3, [r3, #0]
 800d62a:	009b      	lsls	r3, r3, #2
 800d62c:	4413      	add	r3, r2
 800d62e:	881b      	ldrh	r3, [r3, #0]
 800d630:	b29b      	uxth	r3, r3
 800d632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d636:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d63a:	817b      	strh	r3, [r7, #10]
 800d63c:	897b      	ldrh	r3, [r7, #10]
 800d63e:	f083 0310 	eor.w	r3, r3, #16
 800d642:	817b      	strh	r3, [r7, #10]
 800d644:	897b      	ldrh	r3, [r7, #10]
 800d646:	f083 0320 	eor.w	r3, r3, #32
 800d64a:	817b      	strh	r3, [r7, #10]
 800d64c:	687a      	ldr	r2, [r7, #4]
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	441a      	add	r2, r3
 800d656:	897b      	ldrh	r3, [r7, #10]
 800d658:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d65c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d668:	b29b      	uxth	r3, r3
 800d66a:	8013      	strh	r3, [r2, #0]
 800d66c:	e0d5      	b.n	800d81a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	7b1b      	ldrb	r3, [r3, #12]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d156      	bne.n	800d724 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	699b      	ldr	r3, [r3, #24]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d122      	bne.n	800d6c4 <USB_EPStartXfer+0x9fe>
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	78db      	ldrb	r3, [r3, #3]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d11e      	bne.n	800d6c4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	009b      	lsls	r3, r3, #2
 800d68e:	4413      	add	r3, r2
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	b29b      	uxth	r3, r3
 800d694:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d69c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800d6a0:	687a      	ldr	r2, [r7, #4]
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	781b      	ldrb	r3, [r3, #0]
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	441a      	add	r2, r3
 800d6aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d6ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6b6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d6ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6be:	b29b      	uxth	r3, r3
 800d6c0:	8013      	strh	r3, [r2, #0]
 800d6c2:	e01d      	b.n	800d700 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	4413      	add	r3, r2
 800d6ce:	881b      	ldrh	r3, [r3, #0]
 800d6d0:	b29b      	uxth	r3, r3
 800d6d2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d6d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6da:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	781b      	ldrb	r3, [r3, #0]
 800d6e4:	009b      	lsls	r3, r3, #2
 800d6e6:	441a      	add	r2, r3
 800d6e8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d6ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	699a      	ldr	r2, [r3, #24]
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	691b      	ldr	r3, [r3, #16]
 800d708:	429a      	cmp	r2, r3
 800d70a:	d907      	bls.n	800d71c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	699a      	ldr	r2, [r3, #24]
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	691b      	ldr	r3, [r3, #16]
 800d714:	1ad2      	subs	r2, r2, r3
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	619a      	str	r2, [r3, #24]
 800d71a:	e054      	b.n	800d7c6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	2200      	movs	r2, #0
 800d720:	619a      	str	r2, [r3, #24]
 800d722:	e050      	b.n	800d7c6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	78db      	ldrb	r3, [r3, #3]
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d142      	bne.n	800d7b2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	69db      	ldr	r3, [r3, #28]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d048      	beq.n	800d7c6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	781b      	ldrb	r3, [r3, #0]
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	4413      	add	r3, r2
 800d73e:	881b      	ldrh	r3, [r3, #0]
 800d740:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d744:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d748:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d005      	beq.n	800d75c <USB_EPStartXfer+0xa96>
 800d750:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d10b      	bne.n	800d774 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d75c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d764:	2b00      	cmp	r3, #0
 800d766:	d12e      	bne.n	800d7c6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d768:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d76c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d770:	2b00      	cmp	r3, #0
 800d772:	d128      	bne.n	800d7c6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d774:	687a      	ldr	r2, [r7, #4]
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	009b      	lsls	r3, r3, #2
 800d77c:	4413      	add	r3, r2
 800d77e:	881b      	ldrh	r3, [r3, #0]
 800d780:	b29b      	uxth	r3, r3
 800d782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d78a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800d78e:	687a      	ldr	r2, [r7, #4]
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	441a      	add	r2, r3
 800d798:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d79c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	8013      	strh	r3, [r2, #0]
 800d7b0:	e009      	b.n	800d7c6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	78db      	ldrb	r3, [r3, #3]
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d103      	bne.n	800d7c2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	619a      	str	r2, [r3, #24]
 800d7c0:	e001      	b.n	800d7c6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	e02a      	b.n	800d81c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d7c6:	687a      	ldr	r2, [r7, #4]
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	781b      	ldrb	r3, [r3, #0]
 800d7cc:	009b      	lsls	r3, r3, #2
 800d7ce:	4413      	add	r3, r2
 800d7d0:	881b      	ldrh	r3, [r3, #0]
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7dc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7e0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d7e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d7e8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7ec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d7f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d7f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7f8:	687a      	ldr	r2, [r7, #4]
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	781b      	ldrb	r3, [r3, #0]
 800d7fe:	009b      	lsls	r3, r3, #2
 800d800:	441a      	add	r2, r3
 800d802:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d806:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d80a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d80e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d816:	b29b      	uxth	r3, r3
 800d818:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d81a:	2300      	movs	r3, #0
}
 800d81c:	4618      	mov	r0, r3
 800d81e:	37b0      	adds	r7, #176	@ 0xb0
 800d820:	46bd      	mov	sp, r7
 800d822:	bd80      	pop	{r7, pc}

0800d824 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d824:	b480      	push	{r7}
 800d826:	b085      	sub	sp, #20
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
 800d82c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	785b      	ldrb	r3, [r3, #1]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d020      	beq.n	800d878 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d836:	687a      	ldr	r2, [r7, #4]
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	781b      	ldrb	r3, [r3, #0]
 800d83c:	009b      	lsls	r3, r3, #2
 800d83e:	4413      	add	r3, r2
 800d840:	881b      	ldrh	r3, [r3, #0]
 800d842:	b29b      	uxth	r3, r3
 800d844:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d84c:	81bb      	strh	r3, [r7, #12]
 800d84e:	89bb      	ldrh	r3, [r7, #12]
 800d850:	f083 0310 	eor.w	r3, r3, #16
 800d854:	81bb      	strh	r3, [r7, #12]
 800d856:	687a      	ldr	r2, [r7, #4]
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	009b      	lsls	r3, r3, #2
 800d85e:	441a      	add	r2, r3
 800d860:	89bb      	ldrh	r3, [r7, #12]
 800d862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d86a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d86e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d872:	b29b      	uxth	r3, r3
 800d874:	8013      	strh	r3, [r2, #0]
 800d876:	e01f      	b.n	800d8b8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d878:	687a      	ldr	r2, [r7, #4]
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	781b      	ldrb	r3, [r3, #0]
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	4413      	add	r3, r2
 800d882:	881b      	ldrh	r3, [r3, #0]
 800d884:	b29b      	uxth	r3, r3
 800d886:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d88a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d88e:	81fb      	strh	r3, [r7, #14]
 800d890:	89fb      	ldrh	r3, [r7, #14]
 800d892:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d896:	81fb      	strh	r3, [r7, #14]
 800d898:	687a      	ldr	r2, [r7, #4]
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	009b      	lsls	r3, r3, #2
 800d8a0:	441a      	add	r2, r3
 800d8a2:	89fb      	ldrh	r3, [r7, #14]
 800d8a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d8b8:	2300      	movs	r3, #0
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3714      	adds	r7, #20
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c4:	4770      	bx	lr

0800d8c6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d8c6:	b480      	push	{r7}
 800d8c8:	b087      	sub	sp, #28
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
 800d8ce:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	785b      	ldrb	r3, [r3, #1]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d04c      	beq.n	800d972 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d8d8:	687a      	ldr	r2, [r7, #4]
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	009b      	lsls	r3, r3, #2
 800d8e0:	4413      	add	r3, r2
 800d8e2:	881b      	ldrh	r3, [r3, #0]
 800d8e4:	823b      	strh	r3, [r7, #16]
 800d8e6:	8a3b      	ldrh	r3, [r7, #16]
 800d8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d01b      	beq.n	800d928 <USB_EPClearStall+0x62>
 800d8f0:	687a      	ldr	r2, [r7, #4]
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	781b      	ldrb	r3, [r3, #0]
 800d8f6:	009b      	lsls	r3, r3, #2
 800d8f8:	4413      	add	r3, r2
 800d8fa:	881b      	ldrh	r3, [r3, #0]
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d902:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d906:	81fb      	strh	r3, [r7, #14]
 800d908:	687a      	ldr	r2, [r7, #4]
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	009b      	lsls	r3, r3, #2
 800d910:	441a      	add	r2, r3
 800d912:	89fb      	ldrh	r3, [r7, #14]
 800d914:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d918:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d91c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d920:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d924:	b29b      	uxth	r3, r3
 800d926:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	78db      	ldrb	r3, [r3, #3]
 800d92c:	2b01      	cmp	r3, #1
 800d92e:	d06c      	beq.n	800da0a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d930:	687a      	ldr	r2, [r7, #4]
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	781b      	ldrb	r3, [r3, #0]
 800d936:	009b      	lsls	r3, r3, #2
 800d938:	4413      	add	r3, r2
 800d93a:	881b      	ldrh	r3, [r3, #0]
 800d93c:	b29b      	uxth	r3, r3
 800d93e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d942:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d946:	81bb      	strh	r3, [r7, #12]
 800d948:	89bb      	ldrh	r3, [r7, #12]
 800d94a:	f083 0320 	eor.w	r3, r3, #32
 800d94e:	81bb      	strh	r3, [r7, #12]
 800d950:	687a      	ldr	r2, [r7, #4]
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	781b      	ldrb	r3, [r3, #0]
 800d956:	009b      	lsls	r3, r3, #2
 800d958:	441a      	add	r2, r3
 800d95a:	89bb      	ldrh	r3, [r7, #12]
 800d95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	8013      	strh	r3, [r2, #0]
 800d970:	e04b      	b.n	800da0a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	4413      	add	r3, r2
 800d97c:	881b      	ldrh	r3, [r3, #0]
 800d97e:	82fb      	strh	r3, [r7, #22]
 800d980:	8afb      	ldrh	r3, [r7, #22]
 800d982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d986:	2b00      	cmp	r3, #0
 800d988:	d01b      	beq.n	800d9c2 <USB_EPClearStall+0xfc>
 800d98a:	687a      	ldr	r2, [r7, #4]
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	781b      	ldrb	r3, [r3, #0]
 800d990:	009b      	lsls	r3, r3, #2
 800d992:	4413      	add	r3, r2
 800d994:	881b      	ldrh	r3, [r3, #0]
 800d996:	b29b      	uxth	r3, r3
 800d998:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d99c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9a0:	82bb      	strh	r3, [r7, #20]
 800d9a2:	687a      	ldr	r2, [r7, #4]
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	009b      	lsls	r3, r3, #2
 800d9aa:	441a      	add	r2, r3
 800d9ac:	8abb      	ldrh	r3, [r7, #20]
 800d9ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d9ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	781b      	ldrb	r3, [r3, #0]
 800d9c8:	009b      	lsls	r3, r3, #2
 800d9ca:	4413      	add	r3, r2
 800d9cc:	881b      	ldrh	r3, [r3, #0]
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d9d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9d8:	827b      	strh	r3, [r7, #18]
 800d9da:	8a7b      	ldrh	r3, [r7, #18]
 800d9dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d9e0:	827b      	strh	r3, [r7, #18]
 800d9e2:	8a7b      	ldrh	r3, [r7, #18]
 800d9e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d9e8:	827b      	strh	r3, [r7, #18]
 800d9ea:	687a      	ldr	r2, [r7, #4]
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	441a      	add	r2, r3
 800d9f4:	8a7b      	ldrh	r3, [r7, #18]
 800d9f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da06:	b29b      	uxth	r3, r3
 800da08:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	371c      	adds	r7, #28
 800da10:	46bd      	mov	sp, r7
 800da12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da16:	4770      	bx	lr

0800da18 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800da18:	b480      	push	{r7}
 800da1a:	b083      	sub	sp, #12
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	460b      	mov	r3, r1
 800da22:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800da24:	78fb      	ldrb	r3, [r7, #3]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d103      	bne.n	800da32 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2280      	movs	r2, #128	@ 0x80
 800da2e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800da32:	2300      	movs	r3, #0
}
 800da34:	4618      	mov	r0, r3
 800da36:	370c      	adds	r7, #12
 800da38:	46bd      	mov	sp, r7
 800da3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3e:	4770      	bx	lr

0800da40 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800da40:	b480      	push	{r7}
 800da42:	b083      	sub	sp, #12
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800da4e:	b29b      	uxth	r3, r3
 800da50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da58:	b29a      	uxth	r2, r3
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800da60:	2300      	movs	r3, #0
}
 800da62:	4618      	mov	r0, r3
 800da64:	370c      	adds	r7, #12
 800da66:	46bd      	mov	sp, r7
 800da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6c:	4770      	bx	lr

0800da6e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800da6e:	b480      	push	{r7}
 800da70:	b085      	sub	sp, #20
 800da72:	af00      	add	r7, sp, #0
 800da74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800da7c:	b29b      	uxth	r3, r3
 800da7e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800da80:	68fb      	ldr	r3, [r7, #12]
}
 800da82:	4618      	mov	r0, r3
 800da84:	3714      	adds	r7, #20
 800da86:	46bd      	mov	sp, r7
 800da88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8c:	4770      	bx	lr

0800da8e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800da8e:	b480      	push	{r7}
 800da90:	b08b      	sub	sp, #44	@ 0x2c
 800da92:	af00      	add	r7, sp, #0
 800da94:	60f8      	str	r0, [r7, #12]
 800da96:	60b9      	str	r1, [r7, #8]
 800da98:	4611      	mov	r1, r2
 800da9a:	461a      	mov	r2, r3
 800da9c:	460b      	mov	r3, r1
 800da9e:	80fb      	strh	r3, [r7, #6]
 800daa0:	4613      	mov	r3, r2
 800daa2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800daa4:	88bb      	ldrh	r3, [r7, #4]
 800daa6:	3301      	adds	r3, #1
 800daa8:	085b      	lsrs	r3, r3, #1
 800daaa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800dab0:	68bb      	ldr	r3, [r7, #8]
 800dab2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800dab4:	88fa      	ldrh	r2, [r7, #6]
 800dab6:	697b      	ldr	r3, [r7, #20]
 800dab8:	4413      	add	r3, r2
 800daba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dabe:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800dac0:	69bb      	ldr	r3, [r7, #24]
 800dac2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dac4:	e01c      	b.n	800db00 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	781b      	ldrb	r3, [r3, #0]
 800daca:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800dacc:	69fb      	ldr	r3, [r7, #28]
 800dace:	3301      	adds	r3, #1
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	b21b      	sxth	r3, r3
 800dad4:	021b      	lsls	r3, r3, #8
 800dad6:	b21a      	sxth	r2, r3
 800dad8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dadc:	4313      	orrs	r3, r2
 800dade:	b21b      	sxth	r3, r3
 800dae0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800dae2:	6a3b      	ldr	r3, [r7, #32]
 800dae4:	8a7a      	ldrh	r2, [r7, #18]
 800dae6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800dae8:	6a3b      	ldr	r3, [r7, #32]
 800daea:	3302      	adds	r3, #2
 800daec:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800daee:	69fb      	ldr	r3, [r7, #28]
 800daf0:	3301      	adds	r3, #1
 800daf2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	3301      	adds	r3, #1
 800daf8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800dafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafc:	3b01      	subs	r3, #1
 800dafe:	627b      	str	r3, [r7, #36]	@ 0x24
 800db00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1df      	bne.n	800dac6 <USB_WritePMA+0x38>
  }
}
 800db06:	bf00      	nop
 800db08:	bf00      	nop
 800db0a:	372c      	adds	r7, #44	@ 0x2c
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr

0800db14 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800db14:	b480      	push	{r7}
 800db16:	b08b      	sub	sp, #44	@ 0x2c
 800db18:	af00      	add	r7, sp, #0
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	4611      	mov	r1, r2
 800db20:	461a      	mov	r2, r3
 800db22:	460b      	mov	r3, r1
 800db24:	80fb      	strh	r3, [r7, #6]
 800db26:	4613      	mov	r3, r2
 800db28:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800db2a:	88bb      	ldrh	r3, [r7, #4]
 800db2c:	085b      	lsrs	r3, r3, #1
 800db2e:	b29b      	uxth	r3, r3
 800db30:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800db3a:	88fa      	ldrh	r2, [r7, #6]
 800db3c:	697b      	ldr	r3, [r7, #20]
 800db3e:	4413      	add	r3, r2
 800db40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800db44:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800db46:	69bb      	ldr	r3, [r7, #24]
 800db48:	627b      	str	r3, [r7, #36]	@ 0x24
 800db4a:	e018      	b.n	800db7e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800db4c:	6a3b      	ldr	r3, [r7, #32]
 800db4e:	881b      	ldrh	r3, [r3, #0]
 800db50:	b29b      	uxth	r3, r3
 800db52:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800db54:	6a3b      	ldr	r3, [r7, #32]
 800db56:	3302      	adds	r3, #2
 800db58:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800db5a:	693b      	ldr	r3, [r7, #16]
 800db5c:	b2da      	uxtb	r2, r3
 800db5e:	69fb      	ldr	r3, [r7, #28]
 800db60:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800db62:	69fb      	ldr	r3, [r7, #28]
 800db64:	3301      	adds	r3, #1
 800db66:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	0a1b      	lsrs	r3, r3, #8
 800db6c:	b2da      	uxtb	r2, r3
 800db6e:	69fb      	ldr	r3, [r7, #28]
 800db70:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800db72:	69fb      	ldr	r3, [r7, #28]
 800db74:	3301      	adds	r3, #1
 800db76:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800db78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db7a:	3b01      	subs	r3, #1
 800db7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800db7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db80:	2b00      	cmp	r3, #0
 800db82:	d1e3      	bne.n	800db4c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800db84:	88bb      	ldrh	r3, [r7, #4]
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d007      	beq.n	800dba0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800db90:	6a3b      	ldr	r3, [r7, #32]
 800db92:	881b      	ldrh	r3, [r3, #0]
 800db94:	b29b      	uxth	r3, r3
 800db96:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	b2da      	uxtb	r2, r3
 800db9c:	69fb      	ldr	r3, [r7, #28]
 800db9e:	701a      	strb	r2, [r3, #0]
  }
}
 800dba0:	bf00      	nop
 800dba2:	372c      	adds	r7, #44	@ 0x2c
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr

0800dbac <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800dbb0:	4907      	ldr	r1, [pc, #28]	@ (800dbd0 <MX_FATFS_Init+0x24>)
 800dbb2:	4808      	ldr	r0, [pc, #32]	@ (800dbd4 <MX_FATFS_Init+0x28>)
 800dbb4:	f001 fcfa 	bl	800f5ac <FATFS_LinkDriver>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d002      	beq.n	800dbc4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800dbbe:	f04f 33ff 	mov.w	r3, #4294967295
 800dbc2:	e003      	b.n	800dbcc <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800dbc4:	4b04      	ldr	r3, [pc, #16]	@ (800dbd8 <MX_FATFS_Init+0x2c>)
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800dbca:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	bd80      	pop	{r7, pc}
 800dbd0:	20002518 	.word	0x20002518
 800dbd4:	20000014 	.word	0x20000014
 800dbd8:	2000251c 	.word	0x2000251c

0800dbdc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b083      	sub	sp, #12
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800dbe6:	4b06      	ldr	r3, [pc, #24]	@ (800dc00 <USER_initialize+0x24>)
 800dbe8:	2201      	movs	r2, #1
 800dbea:	701a      	strb	r2, [r3, #0]
    return Stat;
 800dbec:	4b04      	ldr	r3, [pc, #16]	@ (800dc00 <USER_initialize+0x24>)
 800dbee:	781b      	ldrb	r3, [r3, #0]
 800dbf0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	370c      	adds	r7, #12
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	20000010 	.word	0x20000010

0800dc04 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b083      	sub	sp, #12
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800dc0e:	4b06      	ldr	r3, [pc, #24]	@ (800dc28 <USER_status+0x24>)
 800dc10:	2201      	movs	r2, #1
 800dc12:	701a      	strb	r2, [r3, #0]
    return Stat;
 800dc14:	4b04      	ldr	r3, [pc, #16]	@ (800dc28 <USER_status+0x24>)
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	370c      	adds	r7, #12
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc24:	4770      	bx	lr
 800dc26:	bf00      	nop
 800dc28:	20000010 	.word	0x20000010

0800dc2c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800dc2c:	b480      	push	{r7}
 800dc2e:	b085      	sub	sp, #20
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	60b9      	str	r1, [r7, #8]
 800dc34:	607a      	str	r2, [r7, #4]
 800dc36:	603b      	str	r3, [r7, #0]
 800dc38:	4603      	mov	r3, r0
 800dc3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800dc3c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3714      	adds	r7, #20
 800dc42:	46bd      	mov	sp, r7
 800dc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc48:	4770      	bx	lr

0800dc4a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800dc4a:	b480      	push	{r7}
 800dc4c:	b085      	sub	sp, #20
 800dc4e:	af00      	add	r7, sp, #0
 800dc50:	60b9      	str	r1, [r7, #8]
 800dc52:	607a      	str	r2, [r7, #4]
 800dc54:	603b      	str	r3, [r7, #0]
 800dc56:	4603      	mov	r3, r0
 800dc58:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800dc5a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3714      	adds	r7, #20
 800dc60:	46bd      	mov	sp, r7
 800dc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc66:	4770      	bx	lr

0800dc68 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b085      	sub	sp, #20
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	4603      	mov	r3, r0
 800dc70:	603a      	str	r2, [r7, #0]
 800dc72:	71fb      	strb	r3, [r7, #7]
 800dc74:	460b      	mov	r3, r1
 800dc76:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	73fb      	strb	r3, [r7, #15]
    return res;
 800dc7c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3714      	adds	r7, #20
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dc8a:	b580      	push	{r7, lr}
 800dc8c:	b084      	sub	sp, #16
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
 800dc92:	460b      	mov	r3, r1
 800dc94:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800dc96:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800dc9a:	f002 f957 	bl	800ff4c <USBD_static_malloc>
 800dc9e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d105      	bne.n	800dcb2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2200      	movs	r2, #0
 800dcaa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800dcae:	2302      	movs	r3, #2
 800dcb0:	e066      	b.n	800dd80 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	68fa      	ldr	r2, [r7, #12]
 800dcb6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	7c1b      	ldrb	r3, [r3, #16]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d119      	bne.n	800dcf6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dcc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dcc6:	2202      	movs	r2, #2
 800dcc8:	2181      	movs	r1, #129	@ 0x81
 800dcca:	6878      	ldr	r0, [r7, #4]
 800dccc:	f001 ffe5 	bl	800fc9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2201      	movs	r2, #1
 800dcd4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dcd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dcda:	2202      	movs	r2, #2
 800dcdc:	2101      	movs	r1, #1
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f001 ffdb 	bl	800fc9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2201      	movs	r2, #1
 800dce8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2210      	movs	r2, #16
 800dcf0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800dcf4:	e016      	b.n	800dd24 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dcf6:	2340      	movs	r3, #64	@ 0x40
 800dcf8:	2202      	movs	r2, #2
 800dcfa:	2181      	movs	r1, #129	@ 0x81
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f001 ffcc 	bl	800fc9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2201      	movs	r2, #1
 800dd06:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dd08:	2340      	movs	r3, #64	@ 0x40
 800dd0a:	2202      	movs	r2, #2
 800dd0c:	2101      	movs	r1, #1
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f001 ffc3 	bl	800fc9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2201      	movs	r2, #1
 800dd18:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2210      	movs	r2, #16
 800dd20:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dd24:	2308      	movs	r3, #8
 800dd26:	2203      	movs	r2, #3
 800dd28:	2182      	movs	r1, #130	@ 0x82
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f001 ffb5 	bl	800fc9a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2201      	movs	r2, #1
 800dd34:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	2200      	movs	r2, #0
 800dd46:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	7c1b      	ldrb	r3, [r3, #16]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d109      	bne.n	800dd6e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dd64:	2101      	movs	r1, #1
 800dd66:	6878      	ldr	r0, [r7, #4]
 800dd68:	f002 f886 	bl	800fe78 <USBD_LL_PrepareReceive>
 800dd6c:	e007      	b.n	800dd7e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd74:	2340      	movs	r3, #64	@ 0x40
 800dd76:	2101      	movs	r1, #1
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f002 f87d 	bl	800fe78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800dd7e:	2300      	movs	r3, #0
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3710      	adds	r7, #16
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b082      	sub	sp, #8
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
 800dd90:	460b      	mov	r3, r1
 800dd92:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800dd94:	2181      	movs	r1, #129	@ 0x81
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f001 ffa5 	bl	800fce6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800dda2:	2101      	movs	r1, #1
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	f001 ff9e 	bl	800fce6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2200      	movs	r2, #0
 800ddae:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ddb2:	2182      	movs	r1, #130	@ 0x82
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	f001 ff96 	bl	800fce6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d00e      	beq.n	800ddf2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ddda:	685b      	ldr	r3, [r3, #4]
 800dddc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dde4:	4618      	mov	r0, r3
 800dde6:	f002 f8bf 	bl	800ff68 <USBD_static_free>
    pdev->pClassData = NULL;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2200      	movs	r2, #0
 800ddee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3708      	adds	r7, #8
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}

0800ddfc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b086      	sub	sp, #24
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800de0c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800de0e:	2300      	movs	r3, #0
 800de10:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800de12:	2300      	movs	r3, #0
 800de14:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800de16:	2300      	movs	r3, #0
 800de18:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d101      	bne.n	800de24 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800de20:	2303      	movs	r3, #3
 800de22:	e0af      	b.n	800df84 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de24:	683b      	ldr	r3, [r7, #0]
 800de26:	781b      	ldrb	r3, [r3, #0]
 800de28:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d03f      	beq.n	800deb0 <USBD_CDC_Setup+0xb4>
 800de30:	2b20      	cmp	r3, #32
 800de32:	f040 809f 	bne.w	800df74 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	88db      	ldrh	r3, [r3, #6]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d02e      	beq.n	800de9c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	b25b      	sxtb	r3, r3
 800de44:	2b00      	cmp	r3, #0
 800de46:	da16      	bge.n	800de76 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800de4e:	689b      	ldr	r3, [r3, #8]
 800de50:	683a      	ldr	r2, [r7, #0]
 800de52:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800de54:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de56:	683a      	ldr	r2, [r7, #0]
 800de58:	88d2      	ldrh	r2, [r2, #6]
 800de5a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	88db      	ldrh	r3, [r3, #6]
 800de60:	2b07      	cmp	r3, #7
 800de62:	bf28      	it	cs
 800de64:	2307      	movcs	r3, #7
 800de66:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	89fa      	ldrh	r2, [r7, #14]
 800de6c:	4619      	mov	r1, r3
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f001 facf 	bl	800f412 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800de74:	e085      	b.n	800df82 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	785a      	ldrb	r2, [r3, #1]
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	88db      	ldrh	r3, [r3, #6]
 800de84:	b2da      	uxtb	r2, r3
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800de8c:	6939      	ldr	r1, [r7, #16]
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	88db      	ldrh	r3, [r3, #6]
 800de92:	461a      	mov	r2, r3
 800de94:	6878      	ldr	r0, [r7, #4]
 800de96:	f001 fae8 	bl	800f46a <USBD_CtlPrepareRx>
      break;
 800de9a:	e072      	b.n	800df82 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800dea2:	689b      	ldr	r3, [r3, #8]
 800dea4:	683a      	ldr	r2, [r7, #0]
 800dea6:	7850      	ldrb	r0, [r2, #1]
 800dea8:	2200      	movs	r2, #0
 800deaa:	6839      	ldr	r1, [r7, #0]
 800deac:	4798      	blx	r3
      break;
 800deae:	e068      	b.n	800df82 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	785b      	ldrb	r3, [r3, #1]
 800deb4:	2b0b      	cmp	r3, #11
 800deb6:	d852      	bhi.n	800df5e <USBD_CDC_Setup+0x162>
 800deb8:	a201      	add	r2, pc, #4	@ (adr r2, 800dec0 <USBD_CDC_Setup+0xc4>)
 800deba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800debe:	bf00      	nop
 800dec0:	0800def1 	.word	0x0800def1
 800dec4:	0800df6d 	.word	0x0800df6d
 800dec8:	0800df5f 	.word	0x0800df5f
 800decc:	0800df5f 	.word	0x0800df5f
 800ded0:	0800df5f 	.word	0x0800df5f
 800ded4:	0800df5f 	.word	0x0800df5f
 800ded8:	0800df5f 	.word	0x0800df5f
 800dedc:	0800df5f 	.word	0x0800df5f
 800dee0:	0800df5f 	.word	0x0800df5f
 800dee4:	0800df5f 	.word	0x0800df5f
 800dee8:	0800df1b 	.word	0x0800df1b
 800deec:	0800df45 	.word	0x0800df45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800def6:	b2db      	uxtb	r3, r3
 800def8:	2b03      	cmp	r3, #3
 800defa:	d107      	bne.n	800df0c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800defc:	f107 030a 	add.w	r3, r7, #10
 800df00:	2202      	movs	r2, #2
 800df02:	4619      	mov	r1, r3
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f001 fa84 	bl	800f412 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800df0a:	e032      	b.n	800df72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800df0c:	6839      	ldr	r1, [r7, #0]
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f001 fa0e 	bl	800f330 <USBD_CtlError>
            ret = USBD_FAIL;
 800df14:	2303      	movs	r3, #3
 800df16:	75fb      	strb	r3, [r7, #23]
          break;
 800df18:	e02b      	b.n	800df72 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df20:	b2db      	uxtb	r3, r3
 800df22:	2b03      	cmp	r3, #3
 800df24:	d107      	bne.n	800df36 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800df26:	f107 030d 	add.w	r3, r7, #13
 800df2a:	2201      	movs	r2, #1
 800df2c:	4619      	mov	r1, r3
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f001 fa6f 	bl	800f412 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800df34:	e01d      	b.n	800df72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800df36:	6839      	ldr	r1, [r7, #0]
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f001 f9f9 	bl	800f330 <USBD_CtlError>
            ret = USBD_FAIL;
 800df3e:	2303      	movs	r3, #3
 800df40:	75fb      	strb	r3, [r7, #23]
          break;
 800df42:	e016      	b.n	800df72 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df4a:	b2db      	uxtb	r3, r3
 800df4c:	2b03      	cmp	r3, #3
 800df4e:	d00f      	beq.n	800df70 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800df50:	6839      	ldr	r1, [r7, #0]
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f001 f9ec 	bl	800f330 <USBD_CtlError>
            ret = USBD_FAIL;
 800df58:	2303      	movs	r3, #3
 800df5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800df5c:	e008      	b.n	800df70 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800df5e:	6839      	ldr	r1, [r7, #0]
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f001 f9e5 	bl	800f330 <USBD_CtlError>
          ret = USBD_FAIL;
 800df66:	2303      	movs	r3, #3
 800df68:	75fb      	strb	r3, [r7, #23]
          break;
 800df6a:	e002      	b.n	800df72 <USBD_CDC_Setup+0x176>
          break;
 800df6c:	bf00      	nop
 800df6e:	e008      	b.n	800df82 <USBD_CDC_Setup+0x186>
          break;
 800df70:	bf00      	nop
      }
      break;
 800df72:	e006      	b.n	800df82 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800df74:	6839      	ldr	r1, [r7, #0]
 800df76:	6878      	ldr	r0, [r7, #4]
 800df78:	f001 f9da 	bl	800f330 <USBD_CtlError>
      ret = USBD_FAIL;
 800df7c:	2303      	movs	r3, #3
 800df7e:	75fb      	strb	r3, [r7, #23]
      break;
 800df80:	bf00      	nop
  }

  return (uint8_t)ret;
 800df82:	7dfb      	ldrb	r3, [r7, #23]
}
 800df84:	4618      	mov	r0, r3
 800df86:	3718      	adds	r7, #24
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b084      	sub	sp, #16
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
 800df94:	460b      	mov	r3, r1
 800df96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800df9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d101      	bne.n	800dfae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dfaa:	2303      	movs	r3, #3
 800dfac:	e04f      	b.n	800e04e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dfb4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dfb6:	78fa      	ldrb	r2, [r7, #3]
 800dfb8:	6879      	ldr	r1, [r7, #4]
 800dfba:	4613      	mov	r3, r2
 800dfbc:	009b      	lsls	r3, r3, #2
 800dfbe:	4413      	add	r3, r2
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	440b      	add	r3, r1
 800dfc4:	3318      	adds	r3, #24
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d029      	beq.n	800e020 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800dfcc:	78fa      	ldrb	r2, [r7, #3]
 800dfce:	6879      	ldr	r1, [r7, #4]
 800dfd0:	4613      	mov	r3, r2
 800dfd2:	009b      	lsls	r3, r3, #2
 800dfd4:	4413      	add	r3, r2
 800dfd6:	009b      	lsls	r3, r3, #2
 800dfd8:	440b      	add	r3, r1
 800dfda:	3318      	adds	r3, #24
 800dfdc:	681a      	ldr	r2, [r3, #0]
 800dfde:	78f9      	ldrb	r1, [r7, #3]
 800dfe0:	68f8      	ldr	r0, [r7, #12]
 800dfe2:	460b      	mov	r3, r1
 800dfe4:	009b      	lsls	r3, r3, #2
 800dfe6:	440b      	add	r3, r1
 800dfe8:	00db      	lsls	r3, r3, #3
 800dfea:	4403      	add	r3, r0
 800dfec:	3320      	adds	r3, #32
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	fbb2 f1f3 	udiv	r1, r2, r3
 800dff4:	fb01 f303 	mul.w	r3, r1, r3
 800dff8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d110      	bne.n	800e020 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800dffe:	78fa      	ldrb	r2, [r7, #3]
 800e000:	6879      	ldr	r1, [r7, #4]
 800e002:	4613      	mov	r3, r2
 800e004:	009b      	lsls	r3, r3, #2
 800e006:	4413      	add	r3, r2
 800e008:	009b      	lsls	r3, r3, #2
 800e00a:	440b      	add	r3, r1
 800e00c:	3318      	adds	r3, #24
 800e00e:	2200      	movs	r2, #0
 800e010:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e012:	78f9      	ldrb	r1, [r7, #3]
 800e014:	2300      	movs	r3, #0
 800e016:	2200      	movs	r2, #0
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f001 ff0c 	bl	800fe36 <USBD_LL_Transmit>
 800e01e:	e015      	b.n	800e04c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	2200      	movs	r2, #0
 800e024:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e02e:	691b      	ldr	r3, [r3, #16]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d00b      	beq.n	800e04c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e03a:	691b      	ldr	r3, [r3, #16]
 800e03c:	68ba      	ldr	r2, [r7, #8]
 800e03e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e042:	68ba      	ldr	r2, [r7, #8]
 800e044:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e048:	78fa      	ldrb	r2, [r7, #3]
 800e04a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e04c:	2300      	movs	r3, #0
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3710      	adds	r7, #16
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}

0800e056 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e056:	b580      	push	{r7, lr}
 800e058:	b084      	sub	sp, #16
 800e05a:	af00      	add	r7, sp, #0
 800e05c:	6078      	str	r0, [r7, #4]
 800e05e:	460b      	mov	r3, r1
 800e060:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e068:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e070:	2b00      	cmp	r3, #0
 800e072:	d101      	bne.n	800e078 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e074:	2303      	movs	r3, #3
 800e076:	e015      	b.n	800e0a4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e078:	78fb      	ldrb	r3, [r7, #3]
 800e07a:	4619      	mov	r1, r3
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f001 ff1c 	bl	800feba <USBD_LL_GetRxDataSize>
 800e082:	4602      	mov	r2, r0
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	68fa      	ldr	r2, [r7, #12]
 800e094:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e098:	68fa      	ldr	r2, [r7, #12]
 800e09a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e09e:	4611      	mov	r1, r2
 800e0a0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e0a2:	2300      	movs	r3, #0
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	3710      	adds	r7, #16
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b084      	sub	sp, #16
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e0ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d101      	bne.n	800e0c6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e0c2:	2303      	movs	r3, #3
 800e0c4:	e01a      	b.n	800e0fc <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d014      	beq.n	800e0fa <USBD_CDC_EP0_RxReady+0x4e>
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e0d6:	2bff      	cmp	r3, #255	@ 0xff
 800e0d8:	d00f      	beq.n	800e0fa <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e0e0:	689b      	ldr	r3, [r3, #8]
 800e0e2:	68fa      	ldr	r2, [r7, #12]
 800e0e4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e0e8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e0ea:	68fa      	ldr	r2, [r7, #12]
 800e0ec:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e0f0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	22ff      	movs	r2, #255	@ 0xff
 800e0f6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e0fa:	2300      	movs	r3, #0
}
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	3710      	adds	r7, #16
 800e100:	46bd      	mov	sp, r7
 800e102:	bd80      	pop	{r7, pc}

0800e104 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e104:	b480      	push	{r7}
 800e106:	b083      	sub	sp, #12
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2243      	movs	r2, #67	@ 0x43
 800e110:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e112:	4b03      	ldr	r3, [pc, #12]	@ (800e120 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e114:	4618      	mov	r0, r3
 800e116:	370c      	adds	r7, #12
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr
 800e120:	200000b0 	.word	0x200000b0

0800e124 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e124:	b480      	push	{r7}
 800e126:	b083      	sub	sp, #12
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2243      	movs	r2, #67	@ 0x43
 800e130:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e132:	4b03      	ldr	r3, [pc, #12]	@ (800e140 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e134:	4618      	mov	r0, r3
 800e136:	370c      	adds	r7, #12
 800e138:	46bd      	mov	sp, r7
 800e13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13e:	4770      	bx	lr
 800e140:	2000006c 	.word	0x2000006c

0800e144 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e144:	b480      	push	{r7}
 800e146:	b083      	sub	sp, #12
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2243      	movs	r2, #67	@ 0x43
 800e150:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e152:	4b03      	ldr	r3, [pc, #12]	@ (800e160 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e154:	4618      	mov	r0, r3
 800e156:	370c      	adds	r7, #12
 800e158:	46bd      	mov	sp, r7
 800e15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15e:	4770      	bx	lr
 800e160:	200000f4 	.word	0x200000f4

0800e164 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e164:	b480      	push	{r7}
 800e166:	b083      	sub	sp, #12
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	220a      	movs	r2, #10
 800e170:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e172:	4b03      	ldr	r3, [pc, #12]	@ (800e180 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e174:	4618      	mov	r0, r3
 800e176:	370c      	adds	r7, #12
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr
 800e180:	20000028 	.word	0x20000028

0800e184 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e184:	b480      	push	{r7}
 800e186:	b083      	sub	sp, #12
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
 800e18c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d101      	bne.n	800e198 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e194:	2303      	movs	r3, #3
 800e196:	e004      	b.n	800e1a2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	683a      	ldr	r2, [r7, #0]
 800e19c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e1a0:	2300      	movs	r3, #0
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	370c      	adds	r7, #12
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr

0800e1ae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e1ae:	b480      	push	{r7}
 800e1b0:	b087      	sub	sp, #28
 800e1b2:	af00      	add	r7, sp, #0
 800e1b4:	60f8      	str	r0, [r7, #12]
 800e1b6:	60b9      	str	r1, [r7, #8]
 800e1b8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e1c0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d101      	bne.n	800e1cc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e1c8:	2303      	movs	r3, #3
 800e1ca:	e008      	b.n	800e1de <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e1cc:	697b      	ldr	r3, [r7, #20]
 800e1ce:	68ba      	ldr	r2, [r7, #8]
 800e1d0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e1d4:	697b      	ldr	r3, [r7, #20]
 800e1d6:	687a      	ldr	r2, [r7, #4]
 800e1d8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e1dc:	2300      	movs	r3, #0
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	371c      	adds	r7, #28
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e8:	4770      	bx	lr

0800e1ea <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e1ea:	b480      	push	{r7}
 800e1ec:	b085      	sub	sp, #20
 800e1ee:	af00      	add	r7, sp, #0
 800e1f0:	6078      	str	r0, [r7, #4]
 800e1f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e1fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d101      	bne.n	800e206 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e202:	2303      	movs	r3, #3
 800e204:	e004      	b.n	800e210 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	683a      	ldr	r2, [r7, #0]
 800e20a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e20e:	2300      	movs	r3, #0
}
 800e210:	4618      	mov	r0, r3
 800e212:	3714      	adds	r7, #20
 800e214:	46bd      	mov	sp, r7
 800e216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21a:	4770      	bx	lr

0800e21c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e22a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e22c:	2301      	movs	r3, #1
 800e22e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e236:	2b00      	cmp	r3, #0
 800e238:	d101      	bne.n	800e23e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e23a:	2303      	movs	r3, #3
 800e23c:	e01a      	b.n	800e274 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e244:	2b00      	cmp	r3, #0
 800e246:	d114      	bne.n	800e272 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e248:	68bb      	ldr	r3, [r7, #8]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e266:	2181      	movs	r1, #129	@ 0x81
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f001 fde4 	bl	800fe36 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e26e:	2300      	movs	r3, #0
 800e270:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e272:	7bfb      	ldrb	r3, [r7, #15]
}
 800e274:	4618      	mov	r0, r3
 800e276:	3710      	adds	r7, #16
 800e278:	46bd      	mov	sp, r7
 800e27a:	bd80      	pop	{r7, pc}

0800e27c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b084      	sub	sp, #16
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e28a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e292:	2b00      	cmp	r3, #0
 800e294:	d101      	bne.n	800e29a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e296:	2303      	movs	r3, #3
 800e298:	e016      	b.n	800e2c8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	7c1b      	ldrb	r3, [r3, #16]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d109      	bne.n	800e2b6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e2a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e2ac:	2101      	movs	r1, #1
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f001 fde2 	bl	800fe78 <USBD_LL_PrepareReceive>
 800e2b4:	e007      	b.n	800e2c6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e2bc:	2340      	movs	r3, #64	@ 0x40
 800e2be:	2101      	movs	r1, #1
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f001 fdd9 	bl	800fe78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e2c6:	2300      	movs	r3, #0
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3710      	adds	r7, #16
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}

0800e2d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b086      	sub	sp, #24
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	60f8      	str	r0, [r7, #12]
 800e2d8:	60b9      	str	r1, [r7, #8]
 800e2da:	4613      	mov	r3, r2
 800e2dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d101      	bne.n	800e2e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e2e4:	2303      	movs	r3, #3
 800e2e6:	e01f      	b.n	800e328 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d003      	beq.n	800e30e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	68ba      	ldr	r2, [r7, #8]
 800e30a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	2201      	movs	r2, #1
 800e312:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	79fa      	ldrb	r2, [r7, #7]
 800e31a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e31c:	68f8      	ldr	r0, [r7, #12]
 800e31e:	f001 fc41 	bl	800fba4 <USBD_LL_Init>
 800e322:	4603      	mov	r3, r0
 800e324:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e326:	7dfb      	ldrb	r3, [r7, #23]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3718      	adds	r7, #24
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b084      	sub	sp, #16
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
 800e338:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e33a:	2300      	movs	r3, #0
 800e33c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d101      	bne.n	800e348 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e344:	2303      	movs	r3, #3
 800e346:	e016      	b.n	800e376 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	683a      	ldr	r2, [r7, #0]
 800e34c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00b      	beq.n	800e374 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e364:	f107 020e 	add.w	r2, r7, #14
 800e368:	4610      	mov	r0, r2
 800e36a:	4798      	blx	r3
 800e36c:	4602      	mov	r2, r0
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800e374:	2300      	movs	r3, #0
}
 800e376:	4618      	mov	r0, r3
 800e378:	3710      	adds	r7, #16
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}

0800e37e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e37e:	b580      	push	{r7, lr}
 800e380:	b082      	sub	sp, #8
 800e382:	af00      	add	r7, sp, #0
 800e384:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f001 fc6c 	bl	800fc64 <USBD_LL_Start>
 800e38c:	4603      	mov	r3, r0
}
 800e38e:	4618      	mov	r0, r3
 800e390:	3708      	adds	r7, #8
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}

0800e396 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e396:	b480      	push	{r7}
 800e398:	b083      	sub	sp, #12
 800e39a:	af00      	add	r7, sp, #0
 800e39c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e39e:	2300      	movs	r3, #0
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	370c      	adds	r7, #12
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr

0800e3ac <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b084      	sub	sp, #16
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e3b8:	2303      	movs	r3, #3
 800e3ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d009      	beq.n	800e3da <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	78fa      	ldrb	r2, [r7, #3]
 800e3d0:	4611      	mov	r1, r2
 800e3d2:	6878      	ldr	r0, [r7, #4]
 800e3d4:	4798      	blx	r3
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e3da:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3710      	adds	r7, #16
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}

0800e3e4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
 800e3ec:	460b      	mov	r3, r1
 800e3ee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d007      	beq.n	800e40a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	78fa      	ldrb	r2, [r7, #3]
 800e404:	4611      	mov	r1, r2
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	4798      	blx	r3
  }

  return USBD_OK;
 800e40a:	2300      	movs	r3, #0
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	3708      	adds	r7, #8
 800e410:	46bd      	mov	sp, r7
 800e412:	bd80      	pop	{r7, pc}

0800e414 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b084      	sub	sp, #16
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
 800e41c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e424:	6839      	ldr	r1, [r7, #0]
 800e426:	4618      	mov	r0, r3
 800e428:	f000 ff48 	bl	800f2bc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2201      	movs	r2, #1
 800e430:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e43a:	461a      	mov	r2, r3
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e448:	f003 031f 	and.w	r3, r3, #31
 800e44c:	2b02      	cmp	r3, #2
 800e44e:	d01a      	beq.n	800e486 <USBD_LL_SetupStage+0x72>
 800e450:	2b02      	cmp	r3, #2
 800e452:	d822      	bhi.n	800e49a <USBD_LL_SetupStage+0x86>
 800e454:	2b00      	cmp	r3, #0
 800e456:	d002      	beq.n	800e45e <USBD_LL_SetupStage+0x4a>
 800e458:	2b01      	cmp	r3, #1
 800e45a:	d00a      	beq.n	800e472 <USBD_LL_SetupStage+0x5e>
 800e45c:	e01d      	b.n	800e49a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e464:	4619      	mov	r1, r3
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f000 f9f0 	bl	800e84c <USBD_StdDevReq>
 800e46c:	4603      	mov	r3, r0
 800e46e:	73fb      	strb	r3, [r7, #15]
      break;
 800e470:	e020      	b.n	800e4b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e478:	4619      	mov	r1, r3
 800e47a:	6878      	ldr	r0, [r7, #4]
 800e47c:	f000 fa54 	bl	800e928 <USBD_StdItfReq>
 800e480:	4603      	mov	r3, r0
 800e482:	73fb      	strb	r3, [r7, #15]
      break;
 800e484:	e016      	b.n	800e4b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e48c:	4619      	mov	r1, r3
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f000 fa93 	bl	800e9ba <USBD_StdEPReq>
 800e494:	4603      	mov	r3, r0
 800e496:	73fb      	strb	r3, [r7, #15]
      break;
 800e498:	e00c      	b.n	800e4b4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e4a0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e4a4:	b2db      	uxtb	r3, r3
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	6878      	ldr	r0, [r7, #4]
 800e4aa:	f001 fc3b 	bl	800fd24 <USBD_LL_StallEP>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	73fb      	strb	r3, [r7, #15]
      break;
 800e4b2:	bf00      	nop
  }

  return ret;
 800e4b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3710      	adds	r7, #16
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b086      	sub	sp, #24
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	60f8      	str	r0, [r7, #12]
 800e4c6:	460b      	mov	r3, r1
 800e4c8:	607a      	str	r2, [r7, #4]
 800e4ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e4cc:	7afb      	ldrb	r3, [r7, #11]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d138      	bne.n	800e544 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e4d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e4e0:	2b03      	cmp	r3, #3
 800e4e2:	d14a      	bne.n	800e57a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e4e4:	693b      	ldr	r3, [r7, #16]
 800e4e6:	689a      	ldr	r2, [r3, #8]
 800e4e8:	693b      	ldr	r3, [r7, #16]
 800e4ea:	68db      	ldr	r3, [r3, #12]
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	d913      	bls.n	800e518 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	689a      	ldr	r2, [r3, #8]
 800e4f4:	693b      	ldr	r3, [r7, #16]
 800e4f6:	68db      	ldr	r3, [r3, #12]
 800e4f8:	1ad2      	subs	r2, r2, r3
 800e4fa:	693b      	ldr	r3, [r7, #16]
 800e4fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	68da      	ldr	r2, [r3, #12]
 800e502:	693b      	ldr	r3, [r7, #16]
 800e504:	689b      	ldr	r3, [r3, #8]
 800e506:	4293      	cmp	r3, r2
 800e508:	bf28      	it	cs
 800e50a:	4613      	movcs	r3, r2
 800e50c:	461a      	mov	r2, r3
 800e50e:	6879      	ldr	r1, [r7, #4]
 800e510:	68f8      	ldr	r0, [r7, #12]
 800e512:	f000 ffc7 	bl	800f4a4 <USBD_CtlContinueRx>
 800e516:	e030      	b.n	800e57a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e51e:	b2db      	uxtb	r3, r3
 800e520:	2b03      	cmp	r3, #3
 800e522:	d10b      	bne.n	800e53c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e52a:	691b      	ldr	r3, [r3, #16]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d005      	beq.n	800e53c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e536:	691b      	ldr	r3, [r3, #16]
 800e538:	68f8      	ldr	r0, [r7, #12]
 800e53a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e53c:	68f8      	ldr	r0, [r7, #12]
 800e53e:	f000 ffc2 	bl	800f4c6 <USBD_CtlSendStatus>
 800e542:	e01a      	b.n	800e57a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	2b03      	cmp	r3, #3
 800e54e:	d114      	bne.n	800e57a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e556:	699b      	ldr	r3, [r3, #24]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d00e      	beq.n	800e57a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e562:	699b      	ldr	r3, [r3, #24]
 800e564:	7afa      	ldrb	r2, [r7, #11]
 800e566:	4611      	mov	r1, r2
 800e568:	68f8      	ldr	r0, [r7, #12]
 800e56a:	4798      	blx	r3
 800e56c:	4603      	mov	r3, r0
 800e56e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e570:	7dfb      	ldrb	r3, [r7, #23]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d001      	beq.n	800e57a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e576:	7dfb      	ldrb	r3, [r7, #23]
 800e578:	e000      	b.n	800e57c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e57a:	2300      	movs	r3, #0
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3718      	adds	r7, #24
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}

0800e584 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b086      	sub	sp, #24
 800e588:	af00      	add	r7, sp, #0
 800e58a:	60f8      	str	r0, [r7, #12]
 800e58c:	460b      	mov	r3, r1
 800e58e:	607a      	str	r2, [r7, #4]
 800e590:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e592:	7afb      	ldrb	r3, [r7, #11]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d16b      	bne.n	800e670 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	3314      	adds	r3, #20
 800e59c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e5a4:	2b02      	cmp	r3, #2
 800e5a6:	d156      	bne.n	800e656 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	689a      	ldr	r2, [r3, #8]
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	68db      	ldr	r3, [r3, #12]
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d914      	bls.n	800e5de <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	689a      	ldr	r2, [r3, #8]
 800e5b8:	693b      	ldr	r3, [r7, #16]
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	1ad2      	subs	r2, r2, r3
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	689b      	ldr	r3, [r3, #8]
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	6879      	ldr	r1, [r7, #4]
 800e5ca:	68f8      	ldr	r0, [r7, #12]
 800e5cc:	f000 ff3c 	bl	800f448 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	2100      	movs	r1, #0
 800e5d6:	68f8      	ldr	r0, [r7, #12]
 800e5d8:	f001 fc4e 	bl	800fe78 <USBD_LL_PrepareReceive>
 800e5dc:	e03b      	b.n	800e656 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e5de:	693b      	ldr	r3, [r7, #16]
 800e5e0:	68da      	ldr	r2, [r3, #12]
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	689b      	ldr	r3, [r3, #8]
 800e5e6:	429a      	cmp	r2, r3
 800e5e8:	d11c      	bne.n	800e624 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	685a      	ldr	r2, [r3, #4]
 800e5ee:	693b      	ldr	r3, [r7, #16]
 800e5f0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d316      	bcc.n	800e624 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	685a      	ldr	r2, [r3, #4]
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e600:	429a      	cmp	r2, r3
 800e602:	d20f      	bcs.n	800e624 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e604:	2200      	movs	r2, #0
 800e606:	2100      	movs	r1, #0
 800e608:	68f8      	ldr	r0, [r7, #12]
 800e60a:	f000 ff1d 	bl	800f448 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2200      	movs	r2, #0
 800e612:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e616:	2300      	movs	r3, #0
 800e618:	2200      	movs	r2, #0
 800e61a:	2100      	movs	r1, #0
 800e61c:	68f8      	ldr	r0, [r7, #12]
 800e61e:	f001 fc2b 	bl	800fe78 <USBD_LL_PrepareReceive>
 800e622:	e018      	b.n	800e656 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e62a:	b2db      	uxtb	r3, r3
 800e62c:	2b03      	cmp	r3, #3
 800e62e:	d10b      	bne.n	800e648 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e636:	68db      	ldr	r3, [r3, #12]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d005      	beq.n	800e648 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e642:	68db      	ldr	r3, [r3, #12]
 800e644:	68f8      	ldr	r0, [r7, #12]
 800e646:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e648:	2180      	movs	r1, #128	@ 0x80
 800e64a:	68f8      	ldr	r0, [r7, #12]
 800e64c:	f001 fb6a 	bl	800fd24 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e650:	68f8      	ldr	r0, [r7, #12]
 800e652:	f000 ff4b 	bl	800f4ec <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e65c:	2b01      	cmp	r3, #1
 800e65e:	d122      	bne.n	800e6a6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e660:	68f8      	ldr	r0, [r7, #12]
 800e662:	f7ff fe98 	bl	800e396 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	2200      	movs	r2, #0
 800e66a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e66e:	e01a      	b.n	800e6a6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e676:	b2db      	uxtb	r3, r3
 800e678:	2b03      	cmp	r3, #3
 800e67a:	d114      	bne.n	800e6a6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e682:	695b      	ldr	r3, [r3, #20]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d00e      	beq.n	800e6a6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e68e:	695b      	ldr	r3, [r3, #20]
 800e690:	7afa      	ldrb	r2, [r7, #11]
 800e692:	4611      	mov	r1, r2
 800e694:	68f8      	ldr	r0, [r7, #12]
 800e696:	4798      	blx	r3
 800e698:	4603      	mov	r3, r0
 800e69a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e69c:	7dfb      	ldrb	r3, [r7, #23]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d001      	beq.n	800e6a6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e6a2:	7dfb      	ldrb	r3, [r7, #23]
 800e6a4:	e000      	b.n	800e6a8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e6a6:	2300      	movs	r3, #0
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3718      	adds	r7, #24
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}

0800e6b0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b082      	sub	sp, #8
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2201      	movs	r2, #1
 800e6bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d101      	bne.n	800e6e4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	e02f      	b.n	800e744 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d00f      	beq.n	800e70e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6f4:	685b      	ldr	r3, [r3, #4]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d009      	beq.n	800e70e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e700:	685b      	ldr	r3, [r3, #4]
 800e702:	687a      	ldr	r2, [r7, #4]
 800e704:	6852      	ldr	r2, [r2, #4]
 800e706:	b2d2      	uxtb	r2, r2
 800e708:	4611      	mov	r1, r2
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e70e:	2340      	movs	r3, #64	@ 0x40
 800e710:	2200      	movs	r2, #0
 800e712:	2100      	movs	r1, #0
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f001 fac0 	bl	800fc9a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	2201      	movs	r2, #1
 800e71e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2240      	movs	r2, #64	@ 0x40
 800e726:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e72a:	2340      	movs	r3, #64	@ 0x40
 800e72c:	2200      	movs	r2, #0
 800e72e:	2180      	movs	r1, #128	@ 0x80
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f001 fab2 	bl	800fc9a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2201      	movs	r2, #1
 800e73a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	2240      	movs	r2, #64	@ 0x40
 800e740:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e742:	2300      	movs	r3, #0
}
 800e744:	4618      	mov	r0, r3
 800e746:	3708      	adds	r7, #8
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}

0800e74c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e74c:	b480      	push	{r7}
 800e74e:	b083      	sub	sp, #12
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
 800e754:	460b      	mov	r3, r1
 800e756:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	78fa      	ldrb	r2, [r7, #3]
 800e75c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e75e:	2300      	movs	r3, #0
}
 800e760:	4618      	mov	r0, r3
 800e762:	370c      	adds	r7, #12
 800e764:	46bd      	mov	sp, r7
 800e766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76a:	4770      	bx	lr

0800e76c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e77a:	b2da      	uxtb	r2, r3
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	2204      	movs	r2, #4
 800e786:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e78a:	2300      	movs	r3, #0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	370c      	adds	r7, #12
 800e790:	46bd      	mov	sp, r7
 800e792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e796:	4770      	bx	lr

0800e798 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e798:	b480      	push	{r7}
 800e79a:	b083      	sub	sp, #12
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7a6:	b2db      	uxtb	r3, r3
 800e7a8:	2b04      	cmp	r3, #4
 800e7aa:	d106      	bne.n	800e7ba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e7b2:	b2da      	uxtb	r2, r3
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e7ba:	2300      	movs	r3, #0
}
 800e7bc:	4618      	mov	r0, r3
 800e7be:	370c      	adds	r7, #12
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c6:	4770      	bx	lr

0800e7c8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b082      	sub	sp, #8
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d101      	bne.n	800e7de <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e7da:	2303      	movs	r3, #3
 800e7dc:	e012      	b.n	800e804 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7e4:	b2db      	uxtb	r3, r3
 800e7e6:	2b03      	cmp	r3, #3
 800e7e8:	d10b      	bne.n	800e802 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7f0:	69db      	ldr	r3, [r3, #28]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d005      	beq.n	800e802 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7fc:	69db      	ldr	r3, [r3, #28]
 800e7fe:	6878      	ldr	r0, [r7, #4]
 800e800:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e802:	2300      	movs	r3, #0
}
 800e804:	4618      	mov	r0, r3
 800e806:	3708      	adds	r7, #8
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}

0800e80c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b087      	sub	sp, #28
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	3301      	adds	r3, #1
 800e822:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	781b      	ldrb	r3, [r3, #0]
 800e828:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e82a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e82e:	021b      	lsls	r3, r3, #8
 800e830:	b21a      	sxth	r2, r3
 800e832:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e836:	4313      	orrs	r3, r2
 800e838:	b21b      	sxth	r3, r3
 800e83a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e83c:	89fb      	ldrh	r3, [r7, #14]
}
 800e83e:	4618      	mov	r0, r3
 800e840:	371c      	adds	r7, #28
 800e842:	46bd      	mov	sp, r7
 800e844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e848:	4770      	bx	lr
	...

0800e84c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	b084      	sub	sp, #16
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]
 800e854:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e856:	2300      	movs	r3, #0
 800e858:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	781b      	ldrb	r3, [r3, #0]
 800e85e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e862:	2b40      	cmp	r3, #64	@ 0x40
 800e864:	d005      	beq.n	800e872 <USBD_StdDevReq+0x26>
 800e866:	2b40      	cmp	r3, #64	@ 0x40
 800e868:	d853      	bhi.n	800e912 <USBD_StdDevReq+0xc6>
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d00b      	beq.n	800e886 <USBD_StdDevReq+0x3a>
 800e86e:	2b20      	cmp	r3, #32
 800e870:	d14f      	bne.n	800e912 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e878:	689b      	ldr	r3, [r3, #8]
 800e87a:	6839      	ldr	r1, [r7, #0]
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	4798      	blx	r3
 800e880:	4603      	mov	r3, r0
 800e882:	73fb      	strb	r3, [r7, #15]
      break;
 800e884:	e04a      	b.n	800e91c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	785b      	ldrb	r3, [r3, #1]
 800e88a:	2b09      	cmp	r3, #9
 800e88c:	d83b      	bhi.n	800e906 <USBD_StdDevReq+0xba>
 800e88e:	a201      	add	r2, pc, #4	@ (adr r2, 800e894 <USBD_StdDevReq+0x48>)
 800e890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e894:	0800e8e9 	.word	0x0800e8e9
 800e898:	0800e8fd 	.word	0x0800e8fd
 800e89c:	0800e907 	.word	0x0800e907
 800e8a0:	0800e8f3 	.word	0x0800e8f3
 800e8a4:	0800e907 	.word	0x0800e907
 800e8a8:	0800e8c7 	.word	0x0800e8c7
 800e8ac:	0800e8bd 	.word	0x0800e8bd
 800e8b0:	0800e907 	.word	0x0800e907
 800e8b4:	0800e8df 	.word	0x0800e8df
 800e8b8:	0800e8d1 	.word	0x0800e8d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e8bc:	6839      	ldr	r1, [r7, #0]
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f000 f9de 	bl	800ec80 <USBD_GetDescriptor>
          break;
 800e8c4:	e024      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e8c6:	6839      	ldr	r1, [r7, #0]
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 fb6d 	bl	800efa8 <USBD_SetAddress>
          break;
 800e8ce:	e01f      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e8d0:	6839      	ldr	r1, [r7, #0]
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f000 fbac 	bl	800f030 <USBD_SetConfig>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	73fb      	strb	r3, [r7, #15]
          break;
 800e8dc:	e018      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e8de:	6839      	ldr	r1, [r7, #0]
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f000 fc4b 	bl	800f17c <USBD_GetConfig>
          break;
 800e8e6:	e013      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e8e8:	6839      	ldr	r1, [r7, #0]
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f000 fc7c 	bl	800f1e8 <USBD_GetStatus>
          break;
 800e8f0:	e00e      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e8f2:	6839      	ldr	r1, [r7, #0]
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f000 fcab 	bl	800f250 <USBD_SetFeature>
          break;
 800e8fa:	e009      	b.n	800e910 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e8fc:	6839      	ldr	r1, [r7, #0]
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f000 fcba 	bl	800f278 <USBD_ClrFeature>
          break;
 800e904:	e004      	b.n	800e910 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e906:	6839      	ldr	r1, [r7, #0]
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f000 fd11 	bl	800f330 <USBD_CtlError>
          break;
 800e90e:	bf00      	nop
      }
      break;
 800e910:	e004      	b.n	800e91c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e912:	6839      	ldr	r1, [r7, #0]
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f000 fd0b 	bl	800f330 <USBD_CtlError>
      break;
 800e91a:	bf00      	nop
  }

  return ret;
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3710      	adds	r7, #16
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop

0800e928 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b084      	sub	sp, #16
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
 800e930:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e932:	2300      	movs	r3, #0
 800e934:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e93e:	2b40      	cmp	r3, #64	@ 0x40
 800e940:	d005      	beq.n	800e94e <USBD_StdItfReq+0x26>
 800e942:	2b40      	cmp	r3, #64	@ 0x40
 800e944:	d82f      	bhi.n	800e9a6 <USBD_StdItfReq+0x7e>
 800e946:	2b00      	cmp	r3, #0
 800e948:	d001      	beq.n	800e94e <USBD_StdItfReq+0x26>
 800e94a:	2b20      	cmp	r3, #32
 800e94c:	d12b      	bne.n	800e9a6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e954:	b2db      	uxtb	r3, r3
 800e956:	3b01      	subs	r3, #1
 800e958:	2b02      	cmp	r3, #2
 800e95a:	d81d      	bhi.n	800e998 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	889b      	ldrh	r3, [r3, #4]
 800e960:	b2db      	uxtb	r3, r3
 800e962:	2b01      	cmp	r3, #1
 800e964:	d813      	bhi.n	800e98e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e96c:	689b      	ldr	r3, [r3, #8]
 800e96e:	6839      	ldr	r1, [r7, #0]
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	4798      	blx	r3
 800e974:	4603      	mov	r3, r0
 800e976:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	88db      	ldrh	r3, [r3, #6]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d110      	bne.n	800e9a2 <USBD_StdItfReq+0x7a>
 800e980:	7bfb      	ldrb	r3, [r7, #15]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d10d      	bne.n	800e9a2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e986:	6878      	ldr	r0, [r7, #4]
 800e988:	f000 fd9d 	bl	800f4c6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e98c:	e009      	b.n	800e9a2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e98e:	6839      	ldr	r1, [r7, #0]
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fccd 	bl	800f330 <USBD_CtlError>
          break;
 800e996:	e004      	b.n	800e9a2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e998:	6839      	ldr	r1, [r7, #0]
 800e99a:	6878      	ldr	r0, [r7, #4]
 800e99c:	f000 fcc8 	bl	800f330 <USBD_CtlError>
          break;
 800e9a0:	e000      	b.n	800e9a4 <USBD_StdItfReq+0x7c>
          break;
 800e9a2:	bf00      	nop
      }
      break;
 800e9a4:	e004      	b.n	800e9b0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e9a6:	6839      	ldr	r1, [r7, #0]
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f000 fcc1 	bl	800f330 <USBD_CtlError>
      break;
 800e9ae:	bf00      	nop
  }

  return ret;
 800e9b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	3710      	adds	r7, #16
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	bd80      	pop	{r7, pc}

0800e9ba <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9ba:	b580      	push	{r7, lr}
 800e9bc:	b084      	sub	sp, #16
 800e9be:	af00      	add	r7, sp, #0
 800e9c0:	6078      	str	r0, [r7, #4]
 800e9c2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	889b      	ldrh	r3, [r3, #4]
 800e9cc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	781b      	ldrb	r3, [r3, #0]
 800e9d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e9d6:	2b40      	cmp	r3, #64	@ 0x40
 800e9d8:	d007      	beq.n	800e9ea <USBD_StdEPReq+0x30>
 800e9da:	2b40      	cmp	r3, #64	@ 0x40
 800e9dc:	f200 8145 	bhi.w	800ec6a <USBD_StdEPReq+0x2b0>
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d00c      	beq.n	800e9fe <USBD_StdEPReq+0x44>
 800e9e4:	2b20      	cmp	r3, #32
 800e9e6:	f040 8140 	bne.w	800ec6a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9f0:	689b      	ldr	r3, [r3, #8]
 800e9f2:	6839      	ldr	r1, [r7, #0]
 800e9f4:	6878      	ldr	r0, [r7, #4]
 800e9f6:	4798      	blx	r3
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	73fb      	strb	r3, [r7, #15]
      break;
 800e9fc:	e13a      	b.n	800ec74 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	785b      	ldrb	r3, [r3, #1]
 800ea02:	2b03      	cmp	r3, #3
 800ea04:	d007      	beq.n	800ea16 <USBD_StdEPReq+0x5c>
 800ea06:	2b03      	cmp	r3, #3
 800ea08:	f300 8129 	bgt.w	800ec5e <USBD_StdEPReq+0x2a4>
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d07f      	beq.n	800eb10 <USBD_StdEPReq+0x156>
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d03c      	beq.n	800ea8e <USBD_StdEPReq+0xd4>
 800ea14:	e123      	b.n	800ec5e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea1c:	b2db      	uxtb	r3, r3
 800ea1e:	2b02      	cmp	r3, #2
 800ea20:	d002      	beq.n	800ea28 <USBD_StdEPReq+0x6e>
 800ea22:	2b03      	cmp	r3, #3
 800ea24:	d016      	beq.n	800ea54 <USBD_StdEPReq+0x9a>
 800ea26:	e02c      	b.n	800ea82 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ea28:	7bbb      	ldrb	r3, [r7, #14]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d00d      	beq.n	800ea4a <USBD_StdEPReq+0x90>
 800ea2e:	7bbb      	ldrb	r3, [r7, #14]
 800ea30:	2b80      	cmp	r3, #128	@ 0x80
 800ea32:	d00a      	beq.n	800ea4a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea34:	7bbb      	ldrb	r3, [r7, #14]
 800ea36:	4619      	mov	r1, r3
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f001 f973 	bl	800fd24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea3e:	2180      	movs	r1, #128	@ 0x80
 800ea40:	6878      	ldr	r0, [r7, #4]
 800ea42:	f001 f96f 	bl	800fd24 <USBD_LL_StallEP>
 800ea46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ea48:	e020      	b.n	800ea8c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ea4a:	6839      	ldr	r1, [r7, #0]
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f000 fc6f 	bl	800f330 <USBD_CtlError>
              break;
 800ea52:	e01b      	b.n	800ea8c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	885b      	ldrh	r3, [r3, #2]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d10e      	bne.n	800ea7a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ea5c:	7bbb      	ldrb	r3, [r7, #14]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d00b      	beq.n	800ea7a <USBD_StdEPReq+0xc0>
 800ea62:	7bbb      	ldrb	r3, [r7, #14]
 800ea64:	2b80      	cmp	r3, #128	@ 0x80
 800ea66:	d008      	beq.n	800ea7a <USBD_StdEPReq+0xc0>
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	88db      	ldrh	r3, [r3, #6]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d104      	bne.n	800ea7a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea70:	7bbb      	ldrb	r3, [r7, #14]
 800ea72:	4619      	mov	r1, r3
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f001 f955 	bl	800fd24 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ea7a:	6878      	ldr	r0, [r7, #4]
 800ea7c:	f000 fd23 	bl	800f4c6 <USBD_CtlSendStatus>

              break;
 800ea80:	e004      	b.n	800ea8c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ea82:	6839      	ldr	r1, [r7, #0]
 800ea84:	6878      	ldr	r0, [r7, #4]
 800ea86:	f000 fc53 	bl	800f330 <USBD_CtlError>
              break;
 800ea8a:	bf00      	nop
          }
          break;
 800ea8c:	e0ec      	b.n	800ec68 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	2b02      	cmp	r3, #2
 800ea98:	d002      	beq.n	800eaa0 <USBD_StdEPReq+0xe6>
 800ea9a:	2b03      	cmp	r3, #3
 800ea9c:	d016      	beq.n	800eacc <USBD_StdEPReq+0x112>
 800ea9e:	e030      	b.n	800eb02 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eaa0:	7bbb      	ldrb	r3, [r7, #14]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d00d      	beq.n	800eac2 <USBD_StdEPReq+0x108>
 800eaa6:	7bbb      	ldrb	r3, [r7, #14]
 800eaa8:	2b80      	cmp	r3, #128	@ 0x80
 800eaaa:	d00a      	beq.n	800eac2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eaac:	7bbb      	ldrb	r3, [r7, #14]
 800eaae:	4619      	mov	r1, r3
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	f001 f937 	bl	800fd24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800eab6:	2180      	movs	r1, #128	@ 0x80
 800eab8:	6878      	ldr	r0, [r7, #4]
 800eaba:	f001 f933 	bl	800fd24 <USBD_LL_StallEP>
 800eabe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eac0:	e025      	b.n	800eb0e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800eac2:	6839      	ldr	r1, [r7, #0]
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f000 fc33 	bl	800f330 <USBD_CtlError>
              break;
 800eaca:	e020      	b.n	800eb0e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	885b      	ldrh	r3, [r3, #2]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d11b      	bne.n	800eb0c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ead4:	7bbb      	ldrb	r3, [r7, #14]
 800ead6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d004      	beq.n	800eae8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800eade:	7bbb      	ldrb	r3, [r7, #14]
 800eae0:	4619      	mov	r1, r3
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f001 f93d 	bl	800fd62 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800eae8:	6878      	ldr	r0, [r7, #4]
 800eaea:	f000 fcec 	bl	800f4c6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eaf4:	689b      	ldr	r3, [r3, #8]
 800eaf6:	6839      	ldr	r1, [r7, #0]
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	4798      	blx	r3
 800eafc:	4603      	mov	r3, r0
 800eafe:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800eb00:	e004      	b.n	800eb0c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800eb02:	6839      	ldr	r1, [r7, #0]
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f000 fc13 	bl	800f330 <USBD_CtlError>
              break;
 800eb0a:	e000      	b.n	800eb0e <USBD_StdEPReq+0x154>
              break;
 800eb0c:	bf00      	nop
          }
          break;
 800eb0e:	e0ab      	b.n	800ec68 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb16:	b2db      	uxtb	r3, r3
 800eb18:	2b02      	cmp	r3, #2
 800eb1a:	d002      	beq.n	800eb22 <USBD_StdEPReq+0x168>
 800eb1c:	2b03      	cmp	r3, #3
 800eb1e:	d032      	beq.n	800eb86 <USBD_StdEPReq+0x1cc>
 800eb20:	e097      	b.n	800ec52 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eb22:	7bbb      	ldrb	r3, [r7, #14]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d007      	beq.n	800eb38 <USBD_StdEPReq+0x17e>
 800eb28:	7bbb      	ldrb	r3, [r7, #14]
 800eb2a:	2b80      	cmp	r3, #128	@ 0x80
 800eb2c:	d004      	beq.n	800eb38 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800eb2e:	6839      	ldr	r1, [r7, #0]
 800eb30:	6878      	ldr	r0, [r7, #4]
 800eb32:	f000 fbfd 	bl	800f330 <USBD_CtlError>
                break;
 800eb36:	e091      	b.n	800ec5c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eb38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	da0b      	bge.n	800eb58 <USBD_StdEPReq+0x19e>
 800eb40:	7bbb      	ldrb	r3, [r7, #14]
 800eb42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eb46:	4613      	mov	r3, r2
 800eb48:	009b      	lsls	r3, r3, #2
 800eb4a:	4413      	add	r3, r2
 800eb4c:	009b      	lsls	r3, r3, #2
 800eb4e:	3310      	adds	r3, #16
 800eb50:	687a      	ldr	r2, [r7, #4]
 800eb52:	4413      	add	r3, r2
 800eb54:	3304      	adds	r3, #4
 800eb56:	e00b      	b.n	800eb70 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eb58:	7bbb      	ldrb	r3, [r7, #14]
 800eb5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eb5e:	4613      	mov	r3, r2
 800eb60:	009b      	lsls	r3, r3, #2
 800eb62:	4413      	add	r3, r2
 800eb64:	009b      	lsls	r3, r3, #2
 800eb66:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800eb6a:	687a      	ldr	r2, [r7, #4]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	3304      	adds	r3, #4
 800eb70:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800eb72:	68bb      	ldr	r3, [r7, #8]
 800eb74:	2200      	movs	r2, #0
 800eb76:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	2202      	movs	r2, #2
 800eb7c:	4619      	mov	r1, r3
 800eb7e:	6878      	ldr	r0, [r7, #4]
 800eb80:	f000 fc47 	bl	800f412 <USBD_CtlSendData>
              break;
 800eb84:	e06a      	b.n	800ec5c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800eb86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	da11      	bge.n	800ebb2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800eb8e:	7bbb      	ldrb	r3, [r7, #14]
 800eb90:	f003 020f 	and.w	r2, r3, #15
 800eb94:	6879      	ldr	r1, [r7, #4]
 800eb96:	4613      	mov	r3, r2
 800eb98:	009b      	lsls	r3, r3, #2
 800eb9a:	4413      	add	r3, r2
 800eb9c:	009b      	lsls	r3, r3, #2
 800eb9e:	440b      	add	r3, r1
 800eba0:	3324      	adds	r3, #36	@ 0x24
 800eba2:	881b      	ldrh	r3, [r3, #0]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d117      	bne.n	800ebd8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800eba8:	6839      	ldr	r1, [r7, #0]
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	f000 fbc0 	bl	800f330 <USBD_CtlError>
                  break;
 800ebb0:	e054      	b.n	800ec5c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ebb2:	7bbb      	ldrb	r3, [r7, #14]
 800ebb4:	f003 020f 	and.w	r2, r3, #15
 800ebb8:	6879      	ldr	r1, [r7, #4]
 800ebba:	4613      	mov	r3, r2
 800ebbc:	009b      	lsls	r3, r3, #2
 800ebbe:	4413      	add	r3, r2
 800ebc0:	009b      	lsls	r3, r3, #2
 800ebc2:	440b      	add	r3, r1
 800ebc4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ebc8:	881b      	ldrh	r3, [r3, #0]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d104      	bne.n	800ebd8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ebce:	6839      	ldr	r1, [r7, #0]
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	f000 fbad 	bl	800f330 <USBD_CtlError>
                  break;
 800ebd6:	e041      	b.n	800ec5c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ebd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	da0b      	bge.n	800ebf8 <USBD_StdEPReq+0x23e>
 800ebe0:	7bbb      	ldrb	r3, [r7, #14]
 800ebe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ebe6:	4613      	mov	r3, r2
 800ebe8:	009b      	lsls	r3, r3, #2
 800ebea:	4413      	add	r3, r2
 800ebec:	009b      	lsls	r3, r3, #2
 800ebee:	3310      	adds	r3, #16
 800ebf0:	687a      	ldr	r2, [r7, #4]
 800ebf2:	4413      	add	r3, r2
 800ebf4:	3304      	adds	r3, #4
 800ebf6:	e00b      	b.n	800ec10 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ebf8:	7bbb      	ldrb	r3, [r7, #14]
 800ebfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ebfe:	4613      	mov	r3, r2
 800ec00:	009b      	lsls	r3, r3, #2
 800ec02:	4413      	add	r3, r2
 800ec04:	009b      	lsls	r3, r3, #2
 800ec06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ec0a:	687a      	ldr	r2, [r7, #4]
 800ec0c:	4413      	add	r3, r2
 800ec0e:	3304      	adds	r3, #4
 800ec10:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ec12:	7bbb      	ldrb	r3, [r7, #14]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d002      	beq.n	800ec1e <USBD_StdEPReq+0x264>
 800ec18:	7bbb      	ldrb	r3, [r7, #14]
 800ec1a:	2b80      	cmp	r3, #128	@ 0x80
 800ec1c:	d103      	bne.n	800ec26 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ec1e:	68bb      	ldr	r3, [r7, #8]
 800ec20:	2200      	movs	r2, #0
 800ec22:	601a      	str	r2, [r3, #0]
 800ec24:	e00e      	b.n	800ec44 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ec26:	7bbb      	ldrb	r3, [r7, #14]
 800ec28:	4619      	mov	r1, r3
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f001 f8b8 	bl	800fda0 <USBD_LL_IsStallEP>
 800ec30:	4603      	mov	r3, r0
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d003      	beq.n	800ec3e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ec36:	68bb      	ldr	r3, [r7, #8]
 800ec38:	2201      	movs	r2, #1
 800ec3a:	601a      	str	r2, [r3, #0]
 800ec3c:	e002      	b.n	800ec44 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	2200      	movs	r2, #0
 800ec42:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ec44:	68bb      	ldr	r3, [r7, #8]
 800ec46:	2202      	movs	r2, #2
 800ec48:	4619      	mov	r1, r3
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f000 fbe1 	bl	800f412 <USBD_CtlSendData>
              break;
 800ec50:	e004      	b.n	800ec5c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ec52:	6839      	ldr	r1, [r7, #0]
 800ec54:	6878      	ldr	r0, [r7, #4]
 800ec56:	f000 fb6b 	bl	800f330 <USBD_CtlError>
              break;
 800ec5a:	bf00      	nop
          }
          break;
 800ec5c:	e004      	b.n	800ec68 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ec5e:	6839      	ldr	r1, [r7, #0]
 800ec60:	6878      	ldr	r0, [r7, #4]
 800ec62:	f000 fb65 	bl	800f330 <USBD_CtlError>
          break;
 800ec66:	bf00      	nop
      }
      break;
 800ec68:	e004      	b.n	800ec74 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ec6a:	6839      	ldr	r1, [r7, #0]
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f000 fb5f 	bl	800f330 <USBD_CtlError>
      break;
 800ec72:	bf00      	nop
  }

  return ret;
 800ec74:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3710      	adds	r7, #16
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}
	...

0800ec80 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b084      	sub	sp, #16
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ec92:	2300      	movs	r3, #0
 800ec94:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	885b      	ldrh	r3, [r3, #2]
 800ec9a:	0a1b      	lsrs	r3, r3, #8
 800ec9c:	b29b      	uxth	r3, r3
 800ec9e:	3b01      	subs	r3, #1
 800eca0:	2b0e      	cmp	r3, #14
 800eca2:	f200 8152 	bhi.w	800ef4a <USBD_GetDescriptor+0x2ca>
 800eca6:	a201      	add	r2, pc, #4	@ (adr r2, 800ecac <USBD_GetDescriptor+0x2c>)
 800eca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecac:	0800ed1d 	.word	0x0800ed1d
 800ecb0:	0800ed35 	.word	0x0800ed35
 800ecb4:	0800ed75 	.word	0x0800ed75
 800ecb8:	0800ef4b 	.word	0x0800ef4b
 800ecbc:	0800ef4b 	.word	0x0800ef4b
 800ecc0:	0800eeeb 	.word	0x0800eeeb
 800ecc4:	0800ef17 	.word	0x0800ef17
 800ecc8:	0800ef4b 	.word	0x0800ef4b
 800eccc:	0800ef4b 	.word	0x0800ef4b
 800ecd0:	0800ef4b 	.word	0x0800ef4b
 800ecd4:	0800ef4b 	.word	0x0800ef4b
 800ecd8:	0800ef4b 	.word	0x0800ef4b
 800ecdc:	0800ef4b 	.word	0x0800ef4b
 800ece0:	0800ef4b 	.word	0x0800ef4b
 800ece4:	0800ece9 	.word	0x0800ece9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecee:	69db      	ldr	r3, [r3, #28]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d00b      	beq.n	800ed0c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecfa:	69db      	ldr	r3, [r3, #28]
 800ecfc:	687a      	ldr	r2, [r7, #4]
 800ecfe:	7c12      	ldrb	r2, [r2, #16]
 800ed00:	f107 0108 	add.w	r1, r7, #8
 800ed04:	4610      	mov	r0, r2
 800ed06:	4798      	blx	r3
 800ed08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ed0a:	e126      	b.n	800ef5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ed0c:	6839      	ldr	r1, [r7, #0]
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 fb0e 	bl	800f330 <USBD_CtlError>
        err++;
 800ed14:	7afb      	ldrb	r3, [r7, #11]
 800ed16:	3301      	adds	r3, #1
 800ed18:	72fb      	strb	r3, [r7, #11]
      break;
 800ed1a:	e11e      	b.n	800ef5a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	687a      	ldr	r2, [r7, #4]
 800ed26:	7c12      	ldrb	r2, [r2, #16]
 800ed28:	f107 0108 	add.w	r1, r7, #8
 800ed2c:	4610      	mov	r0, r2
 800ed2e:	4798      	blx	r3
 800ed30:	60f8      	str	r0, [r7, #12]
      break;
 800ed32:	e112      	b.n	800ef5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	7c1b      	ldrb	r3, [r3, #16]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d10d      	bne.n	800ed58 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed44:	f107 0208 	add.w	r2, r7, #8
 800ed48:	4610      	mov	r0, r2
 800ed4a:	4798      	blx	r3
 800ed4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	3301      	adds	r3, #1
 800ed52:	2202      	movs	r2, #2
 800ed54:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ed56:	e100      	b.n	800ef5a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed60:	f107 0208 	add.w	r2, r7, #8
 800ed64:	4610      	mov	r0, r2
 800ed66:	4798      	blx	r3
 800ed68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	2202      	movs	r2, #2
 800ed70:	701a      	strb	r2, [r3, #0]
      break;
 800ed72:	e0f2      	b.n	800ef5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	885b      	ldrh	r3, [r3, #2]
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	2b05      	cmp	r3, #5
 800ed7c:	f200 80ac 	bhi.w	800eed8 <USBD_GetDescriptor+0x258>
 800ed80:	a201      	add	r2, pc, #4	@ (adr r2, 800ed88 <USBD_GetDescriptor+0x108>)
 800ed82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed86:	bf00      	nop
 800ed88:	0800eda1 	.word	0x0800eda1
 800ed8c:	0800edd5 	.word	0x0800edd5
 800ed90:	0800ee09 	.word	0x0800ee09
 800ed94:	0800ee3d 	.word	0x0800ee3d
 800ed98:	0800ee71 	.word	0x0800ee71
 800ed9c:	0800eea5 	.word	0x0800eea5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eda6:	685b      	ldr	r3, [r3, #4]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d00b      	beq.n	800edc4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edb2:	685b      	ldr	r3, [r3, #4]
 800edb4:	687a      	ldr	r2, [r7, #4]
 800edb6:	7c12      	ldrb	r2, [r2, #16]
 800edb8:	f107 0108 	add.w	r1, r7, #8
 800edbc:	4610      	mov	r0, r2
 800edbe:	4798      	blx	r3
 800edc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800edc2:	e091      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800edc4:	6839      	ldr	r1, [r7, #0]
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 fab2 	bl	800f330 <USBD_CtlError>
            err++;
 800edcc:	7afb      	ldrb	r3, [r7, #11]
 800edce:	3301      	adds	r3, #1
 800edd0:	72fb      	strb	r3, [r7, #11]
          break;
 800edd2:	e089      	b.n	800eee8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edda:	689b      	ldr	r3, [r3, #8]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d00b      	beq.n	800edf8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ede6:	689b      	ldr	r3, [r3, #8]
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	7c12      	ldrb	r2, [r2, #16]
 800edec:	f107 0108 	add.w	r1, r7, #8
 800edf0:	4610      	mov	r0, r2
 800edf2:	4798      	blx	r3
 800edf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800edf6:	e077      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800edf8:	6839      	ldr	r1, [r7, #0]
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f000 fa98 	bl	800f330 <USBD_CtlError>
            err++;
 800ee00:	7afb      	ldrb	r3, [r7, #11]
 800ee02:	3301      	adds	r3, #1
 800ee04:	72fb      	strb	r3, [r7, #11]
          break;
 800ee06:	e06f      	b.n	800eee8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee0e:	68db      	ldr	r3, [r3, #12]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d00b      	beq.n	800ee2c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	687a      	ldr	r2, [r7, #4]
 800ee1e:	7c12      	ldrb	r2, [r2, #16]
 800ee20:	f107 0108 	add.w	r1, r7, #8
 800ee24:	4610      	mov	r0, r2
 800ee26:	4798      	blx	r3
 800ee28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee2a:	e05d      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee2c:	6839      	ldr	r1, [r7, #0]
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f000 fa7e 	bl	800f330 <USBD_CtlError>
            err++;
 800ee34:	7afb      	ldrb	r3, [r7, #11]
 800ee36:	3301      	adds	r3, #1
 800ee38:	72fb      	strb	r3, [r7, #11]
          break;
 800ee3a:	e055      	b.n	800eee8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee42:	691b      	ldr	r3, [r3, #16]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d00b      	beq.n	800ee60 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee4e:	691b      	ldr	r3, [r3, #16]
 800ee50:	687a      	ldr	r2, [r7, #4]
 800ee52:	7c12      	ldrb	r2, [r2, #16]
 800ee54:	f107 0108 	add.w	r1, r7, #8
 800ee58:	4610      	mov	r0, r2
 800ee5a:	4798      	blx	r3
 800ee5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee5e:	e043      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee60:	6839      	ldr	r1, [r7, #0]
 800ee62:	6878      	ldr	r0, [r7, #4]
 800ee64:	f000 fa64 	bl	800f330 <USBD_CtlError>
            err++;
 800ee68:	7afb      	ldrb	r3, [r7, #11]
 800ee6a:	3301      	adds	r3, #1
 800ee6c:	72fb      	strb	r3, [r7, #11]
          break;
 800ee6e:	e03b      	b.n	800eee8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee76:	695b      	ldr	r3, [r3, #20]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d00b      	beq.n	800ee94 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee82:	695b      	ldr	r3, [r3, #20]
 800ee84:	687a      	ldr	r2, [r7, #4]
 800ee86:	7c12      	ldrb	r2, [r2, #16]
 800ee88:	f107 0108 	add.w	r1, r7, #8
 800ee8c:	4610      	mov	r0, r2
 800ee8e:	4798      	blx	r3
 800ee90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee92:	e029      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee94:	6839      	ldr	r1, [r7, #0]
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f000 fa4a 	bl	800f330 <USBD_CtlError>
            err++;
 800ee9c:	7afb      	ldrb	r3, [r7, #11]
 800ee9e:	3301      	adds	r3, #1
 800eea0:	72fb      	strb	r3, [r7, #11]
          break;
 800eea2:	e021      	b.n	800eee8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eeaa:	699b      	ldr	r3, [r3, #24]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d00b      	beq.n	800eec8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eeb6:	699b      	ldr	r3, [r3, #24]
 800eeb8:	687a      	ldr	r2, [r7, #4]
 800eeba:	7c12      	ldrb	r2, [r2, #16]
 800eebc:	f107 0108 	add.w	r1, r7, #8
 800eec0:	4610      	mov	r0, r2
 800eec2:	4798      	blx	r3
 800eec4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eec6:	e00f      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800eec8:	6839      	ldr	r1, [r7, #0]
 800eeca:	6878      	ldr	r0, [r7, #4]
 800eecc:	f000 fa30 	bl	800f330 <USBD_CtlError>
            err++;
 800eed0:	7afb      	ldrb	r3, [r7, #11]
 800eed2:	3301      	adds	r3, #1
 800eed4:	72fb      	strb	r3, [r7, #11]
          break;
 800eed6:	e007      	b.n	800eee8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800eed8:	6839      	ldr	r1, [r7, #0]
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f000 fa28 	bl	800f330 <USBD_CtlError>
          err++;
 800eee0:	7afb      	ldrb	r3, [r7, #11]
 800eee2:	3301      	adds	r3, #1
 800eee4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800eee6:	bf00      	nop
      }
      break;
 800eee8:	e037      	b.n	800ef5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	7c1b      	ldrb	r3, [r3, #16]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d109      	bne.n	800ef06 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eefa:	f107 0208 	add.w	r2, r7, #8
 800eefe:	4610      	mov	r0, r2
 800ef00:	4798      	blx	r3
 800ef02:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ef04:	e029      	b.n	800ef5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ef06:	6839      	ldr	r1, [r7, #0]
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 fa11 	bl	800f330 <USBD_CtlError>
        err++;
 800ef0e:	7afb      	ldrb	r3, [r7, #11]
 800ef10:	3301      	adds	r3, #1
 800ef12:	72fb      	strb	r3, [r7, #11]
      break;
 800ef14:	e021      	b.n	800ef5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	7c1b      	ldrb	r3, [r3, #16]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d10d      	bne.n	800ef3a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef26:	f107 0208 	add.w	r2, r7, #8
 800ef2a:	4610      	mov	r0, r2
 800ef2c:	4798      	blx	r3
 800ef2e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	3301      	adds	r3, #1
 800ef34:	2207      	movs	r2, #7
 800ef36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ef38:	e00f      	b.n	800ef5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ef3a:	6839      	ldr	r1, [r7, #0]
 800ef3c:	6878      	ldr	r0, [r7, #4]
 800ef3e:	f000 f9f7 	bl	800f330 <USBD_CtlError>
        err++;
 800ef42:	7afb      	ldrb	r3, [r7, #11]
 800ef44:	3301      	adds	r3, #1
 800ef46:	72fb      	strb	r3, [r7, #11]
      break;
 800ef48:	e007      	b.n	800ef5a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ef4a:	6839      	ldr	r1, [r7, #0]
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 f9ef 	bl	800f330 <USBD_CtlError>
      err++;
 800ef52:	7afb      	ldrb	r3, [r7, #11]
 800ef54:	3301      	adds	r3, #1
 800ef56:	72fb      	strb	r3, [r7, #11]
      break;
 800ef58:	bf00      	nop
  }

  if (err != 0U)
 800ef5a:	7afb      	ldrb	r3, [r7, #11]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d11e      	bne.n	800ef9e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	88db      	ldrh	r3, [r3, #6]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d016      	beq.n	800ef96 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ef68:	893b      	ldrh	r3, [r7, #8]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d00e      	beq.n	800ef8c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	88da      	ldrh	r2, [r3, #6]
 800ef72:	893b      	ldrh	r3, [r7, #8]
 800ef74:	4293      	cmp	r3, r2
 800ef76:	bf28      	it	cs
 800ef78:	4613      	movcs	r3, r2
 800ef7a:	b29b      	uxth	r3, r3
 800ef7c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ef7e:	893b      	ldrh	r3, [r7, #8]
 800ef80:	461a      	mov	r2, r3
 800ef82:	68f9      	ldr	r1, [r7, #12]
 800ef84:	6878      	ldr	r0, [r7, #4]
 800ef86:	f000 fa44 	bl	800f412 <USBD_CtlSendData>
 800ef8a:	e009      	b.n	800efa0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ef8c:	6839      	ldr	r1, [r7, #0]
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 f9ce 	bl	800f330 <USBD_CtlError>
 800ef94:	e004      	b.n	800efa0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ef96:	6878      	ldr	r0, [r7, #4]
 800ef98:	f000 fa95 	bl	800f4c6 <USBD_CtlSendStatus>
 800ef9c:	e000      	b.n	800efa0 <USBD_GetDescriptor+0x320>
    return;
 800ef9e:	bf00      	nop
  }
}
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop

0800efa8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b084      	sub	sp, #16
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	889b      	ldrh	r3, [r3, #4]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d131      	bne.n	800f01e <USBD_SetAddress+0x76>
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	88db      	ldrh	r3, [r3, #6]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d12d      	bne.n	800f01e <USBD_SetAddress+0x76>
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	885b      	ldrh	r3, [r3, #2]
 800efc6:	2b7f      	cmp	r3, #127	@ 0x7f
 800efc8:	d829      	bhi.n	800f01e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	885b      	ldrh	r3, [r3, #2]
 800efce:	b2db      	uxtb	r3, r3
 800efd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800efd4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efdc:	b2db      	uxtb	r3, r3
 800efde:	2b03      	cmp	r3, #3
 800efe0:	d104      	bne.n	800efec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800efe2:	6839      	ldr	r1, [r7, #0]
 800efe4:	6878      	ldr	r0, [r7, #4]
 800efe6:	f000 f9a3 	bl	800f330 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efea:	e01d      	b.n	800f028 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	7bfa      	ldrb	r2, [r7, #15]
 800eff0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800eff4:	7bfb      	ldrb	r3, [r7, #15]
 800eff6:	4619      	mov	r1, r3
 800eff8:	6878      	ldr	r0, [r7, #4]
 800effa:	f000 fefd 	bl	800fdf8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f000 fa61 	bl	800f4c6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f004:	7bfb      	ldrb	r3, [r7, #15]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d004      	beq.n	800f014 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	2202      	movs	r2, #2
 800f00e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f012:	e009      	b.n	800f028 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2201      	movs	r2, #1
 800f018:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f01c:	e004      	b.n	800f028 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f01e:	6839      	ldr	r1, [r7, #0]
 800f020:	6878      	ldr	r0, [r7, #4]
 800f022:	f000 f985 	bl	800f330 <USBD_CtlError>
  }
}
 800f026:	bf00      	nop
 800f028:	bf00      	nop
 800f02a:	3710      	adds	r7, #16
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}

0800f030 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b084      	sub	sp, #16
 800f034:	af00      	add	r7, sp, #0
 800f036:	6078      	str	r0, [r7, #4]
 800f038:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f03a:	2300      	movs	r3, #0
 800f03c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	885b      	ldrh	r3, [r3, #2]
 800f042:	b2da      	uxtb	r2, r3
 800f044:	4b4c      	ldr	r3, [pc, #304]	@ (800f178 <USBD_SetConfig+0x148>)
 800f046:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f048:	4b4b      	ldr	r3, [pc, #300]	@ (800f178 <USBD_SetConfig+0x148>)
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d905      	bls.n	800f05c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f050:	6839      	ldr	r1, [r7, #0]
 800f052:	6878      	ldr	r0, [r7, #4]
 800f054:	f000 f96c 	bl	800f330 <USBD_CtlError>
    return USBD_FAIL;
 800f058:	2303      	movs	r3, #3
 800f05a:	e088      	b.n	800f16e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f062:	b2db      	uxtb	r3, r3
 800f064:	2b02      	cmp	r3, #2
 800f066:	d002      	beq.n	800f06e <USBD_SetConfig+0x3e>
 800f068:	2b03      	cmp	r3, #3
 800f06a:	d025      	beq.n	800f0b8 <USBD_SetConfig+0x88>
 800f06c:	e071      	b.n	800f152 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f06e:	4b42      	ldr	r3, [pc, #264]	@ (800f178 <USBD_SetConfig+0x148>)
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d01c      	beq.n	800f0b0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f076:	4b40      	ldr	r3, [pc, #256]	@ (800f178 <USBD_SetConfig+0x148>)
 800f078:	781b      	ldrb	r3, [r3, #0]
 800f07a:	461a      	mov	r2, r3
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f080:	4b3d      	ldr	r3, [pc, #244]	@ (800f178 <USBD_SetConfig+0x148>)
 800f082:	781b      	ldrb	r3, [r3, #0]
 800f084:	4619      	mov	r1, r3
 800f086:	6878      	ldr	r0, [r7, #4]
 800f088:	f7ff f990 	bl	800e3ac <USBD_SetClassConfig>
 800f08c:	4603      	mov	r3, r0
 800f08e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f090:	7bfb      	ldrb	r3, [r7, #15]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d004      	beq.n	800f0a0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f096:	6839      	ldr	r1, [r7, #0]
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f000 f949 	bl	800f330 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f09e:	e065      	b.n	800f16c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f000 fa10 	bl	800f4c6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2203      	movs	r2, #3
 800f0aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f0ae:	e05d      	b.n	800f16c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f0b0:	6878      	ldr	r0, [r7, #4]
 800f0b2:	f000 fa08 	bl	800f4c6 <USBD_CtlSendStatus>
      break;
 800f0b6:	e059      	b.n	800f16c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f0b8:	4b2f      	ldr	r3, [pc, #188]	@ (800f178 <USBD_SetConfig+0x148>)
 800f0ba:	781b      	ldrb	r3, [r3, #0]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d112      	bne.n	800f0e6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	2202      	movs	r2, #2
 800f0c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f0c8:	4b2b      	ldr	r3, [pc, #172]	@ (800f178 <USBD_SetConfig+0x148>)
 800f0ca:	781b      	ldrb	r3, [r3, #0]
 800f0cc:	461a      	mov	r2, r3
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f0d2:	4b29      	ldr	r3, [pc, #164]	@ (800f178 <USBD_SetConfig+0x148>)
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f7ff f983 	bl	800e3e4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f000 f9f1 	bl	800f4c6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f0e4:	e042      	b.n	800f16c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f0e6:	4b24      	ldr	r3, [pc, #144]	@ (800f178 <USBD_SetConfig+0x148>)
 800f0e8:	781b      	ldrb	r3, [r3, #0]
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	685b      	ldr	r3, [r3, #4]
 800f0f0:	429a      	cmp	r2, r3
 800f0f2:	d02a      	beq.n	800f14a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	685b      	ldr	r3, [r3, #4]
 800f0f8:	b2db      	uxtb	r3, r3
 800f0fa:	4619      	mov	r1, r3
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f7ff f971 	bl	800e3e4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f102:	4b1d      	ldr	r3, [pc, #116]	@ (800f178 <USBD_SetConfig+0x148>)
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	461a      	mov	r2, r3
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f10c:	4b1a      	ldr	r3, [pc, #104]	@ (800f178 <USBD_SetConfig+0x148>)
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	4619      	mov	r1, r3
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f7ff f94a 	bl	800e3ac <USBD_SetClassConfig>
 800f118:	4603      	mov	r3, r0
 800f11a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f11c:	7bfb      	ldrb	r3, [r7, #15]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d00f      	beq.n	800f142 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f122:	6839      	ldr	r1, [r7, #0]
 800f124:	6878      	ldr	r0, [r7, #4]
 800f126:	f000 f903 	bl	800f330 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	b2db      	uxtb	r3, r3
 800f130:	4619      	mov	r1, r3
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f7ff f956 	bl	800e3e4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2202      	movs	r2, #2
 800f13c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f140:	e014      	b.n	800f16c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f000 f9bf 	bl	800f4c6 <USBD_CtlSendStatus>
      break;
 800f148:	e010      	b.n	800f16c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f000 f9bb 	bl	800f4c6 <USBD_CtlSendStatus>
      break;
 800f150:	e00c      	b.n	800f16c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 f8eb 	bl	800f330 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f15a:	4b07      	ldr	r3, [pc, #28]	@ (800f178 <USBD_SetConfig+0x148>)
 800f15c:	781b      	ldrb	r3, [r3, #0]
 800f15e:	4619      	mov	r1, r3
 800f160:	6878      	ldr	r0, [r7, #4]
 800f162:	f7ff f93f 	bl	800e3e4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f166:	2303      	movs	r3, #3
 800f168:	73fb      	strb	r3, [r7, #15]
      break;
 800f16a:	bf00      	nop
  }

  return ret;
 800f16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3710      	adds	r7, #16
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}
 800f176:	bf00      	nop
 800f178:	2000251d 	.word	0x2000251d

0800f17c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b082      	sub	sp, #8
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
 800f184:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	88db      	ldrh	r3, [r3, #6]
 800f18a:	2b01      	cmp	r3, #1
 800f18c:	d004      	beq.n	800f198 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f18e:	6839      	ldr	r1, [r7, #0]
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f000 f8cd 	bl	800f330 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f196:	e023      	b.n	800f1e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f19e:	b2db      	uxtb	r3, r3
 800f1a0:	2b02      	cmp	r3, #2
 800f1a2:	dc02      	bgt.n	800f1aa <USBD_GetConfig+0x2e>
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	dc03      	bgt.n	800f1b0 <USBD_GetConfig+0x34>
 800f1a8:	e015      	b.n	800f1d6 <USBD_GetConfig+0x5a>
 800f1aa:	2b03      	cmp	r3, #3
 800f1ac:	d00b      	beq.n	800f1c6 <USBD_GetConfig+0x4a>
 800f1ae:	e012      	b.n	800f1d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	3308      	adds	r3, #8
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	4619      	mov	r1, r3
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f000 f927 	bl	800f412 <USBD_CtlSendData>
        break;
 800f1c4:	e00c      	b.n	800f1e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	3304      	adds	r3, #4
 800f1ca:	2201      	movs	r2, #1
 800f1cc:	4619      	mov	r1, r3
 800f1ce:	6878      	ldr	r0, [r7, #4]
 800f1d0:	f000 f91f 	bl	800f412 <USBD_CtlSendData>
        break;
 800f1d4:	e004      	b.n	800f1e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f1d6:	6839      	ldr	r1, [r7, #0]
 800f1d8:	6878      	ldr	r0, [r7, #4]
 800f1da:	f000 f8a9 	bl	800f330 <USBD_CtlError>
        break;
 800f1de:	bf00      	nop
}
 800f1e0:	bf00      	nop
 800f1e2:	3708      	adds	r7, #8
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}

0800f1e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b082      	sub	sp, #8
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1f8:	b2db      	uxtb	r3, r3
 800f1fa:	3b01      	subs	r3, #1
 800f1fc:	2b02      	cmp	r3, #2
 800f1fe:	d81e      	bhi.n	800f23e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	88db      	ldrh	r3, [r3, #6]
 800f204:	2b02      	cmp	r3, #2
 800f206:	d004      	beq.n	800f212 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f208:	6839      	ldr	r1, [r7, #0]
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	f000 f890 	bl	800f330 <USBD_CtlError>
        break;
 800f210:	e01a      	b.n	800f248 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	2201      	movs	r2, #1
 800f216:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d005      	beq.n	800f22e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	68db      	ldr	r3, [r3, #12]
 800f226:	f043 0202 	orr.w	r2, r3, #2
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	330c      	adds	r3, #12
 800f232:	2202      	movs	r2, #2
 800f234:	4619      	mov	r1, r3
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f000 f8eb 	bl	800f412 <USBD_CtlSendData>
      break;
 800f23c:	e004      	b.n	800f248 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f23e:	6839      	ldr	r1, [r7, #0]
 800f240:	6878      	ldr	r0, [r7, #4]
 800f242:	f000 f875 	bl	800f330 <USBD_CtlError>
      break;
 800f246:	bf00      	nop
  }
}
 800f248:	bf00      	nop
 800f24a:	3708      	adds	r7, #8
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}

0800f250 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b082      	sub	sp, #8
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
 800f258:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	885b      	ldrh	r3, [r3, #2]
 800f25e:	2b01      	cmp	r3, #1
 800f260:	d106      	bne.n	800f270 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2201      	movs	r2, #1
 800f266:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f000 f92b 	bl	800f4c6 <USBD_CtlSendStatus>
  }
}
 800f270:	bf00      	nop
 800f272:	3708      	adds	r7, #8
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}

0800f278 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b082      	sub	sp, #8
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f288:	b2db      	uxtb	r3, r3
 800f28a:	3b01      	subs	r3, #1
 800f28c:	2b02      	cmp	r3, #2
 800f28e:	d80b      	bhi.n	800f2a8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f290:	683b      	ldr	r3, [r7, #0]
 800f292:	885b      	ldrh	r3, [r3, #2]
 800f294:	2b01      	cmp	r3, #1
 800f296:	d10c      	bne.n	800f2b2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	2200      	movs	r2, #0
 800f29c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f000 f910 	bl	800f4c6 <USBD_CtlSendStatus>
      }
      break;
 800f2a6:	e004      	b.n	800f2b2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f2a8:	6839      	ldr	r1, [r7, #0]
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f000 f840 	bl	800f330 <USBD_CtlError>
      break;
 800f2b0:	e000      	b.n	800f2b4 <USBD_ClrFeature+0x3c>
      break;
 800f2b2:	bf00      	nop
  }
}
 800f2b4:	bf00      	nop
 800f2b6:	3708      	adds	r7, #8
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}

0800f2bc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b084      	sub	sp, #16
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	781a      	ldrb	r2, [r3, #0]
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	3301      	adds	r3, #1
 800f2d6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	781a      	ldrb	r2, [r3, #0]
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	3301      	adds	r3, #1
 800f2e4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f2e6:	68f8      	ldr	r0, [r7, #12]
 800f2e8:	f7ff fa90 	bl	800e80c <SWAPBYTE>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	461a      	mov	r2, r3
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	3301      	adds	r3, #1
 800f2f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	3301      	adds	r3, #1
 800f2fe:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f300:	68f8      	ldr	r0, [r7, #12]
 800f302:	f7ff fa83 	bl	800e80c <SWAPBYTE>
 800f306:	4603      	mov	r3, r0
 800f308:	461a      	mov	r2, r3
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	3301      	adds	r3, #1
 800f312:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	3301      	adds	r3, #1
 800f318:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f31a:	68f8      	ldr	r0, [r7, #12]
 800f31c:	f7ff fa76 	bl	800e80c <SWAPBYTE>
 800f320:	4603      	mov	r3, r0
 800f322:	461a      	mov	r2, r3
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	80da      	strh	r2, [r3, #6]
}
 800f328:	bf00      	nop
 800f32a:	3710      	adds	r7, #16
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b082      	sub	sp, #8
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f33a:	2180      	movs	r1, #128	@ 0x80
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f000 fcf1 	bl	800fd24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f342:	2100      	movs	r1, #0
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	f000 fced 	bl	800fd24 <USBD_LL_StallEP>
}
 800f34a:	bf00      	nop
 800f34c:	3708      	adds	r7, #8
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f352:	b580      	push	{r7, lr}
 800f354:	b086      	sub	sp, #24
 800f356:	af00      	add	r7, sp, #0
 800f358:	60f8      	str	r0, [r7, #12]
 800f35a:	60b9      	str	r1, [r7, #8]
 800f35c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f35e:	2300      	movs	r3, #0
 800f360:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d036      	beq.n	800f3d6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f36c:	6938      	ldr	r0, [r7, #16]
 800f36e:	f000 f836 	bl	800f3de <USBD_GetLen>
 800f372:	4603      	mov	r3, r0
 800f374:	3301      	adds	r3, #1
 800f376:	b29b      	uxth	r3, r3
 800f378:	005b      	lsls	r3, r3, #1
 800f37a:	b29a      	uxth	r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f380:	7dfb      	ldrb	r3, [r7, #23]
 800f382:	68ba      	ldr	r2, [r7, #8]
 800f384:	4413      	add	r3, r2
 800f386:	687a      	ldr	r2, [r7, #4]
 800f388:	7812      	ldrb	r2, [r2, #0]
 800f38a:	701a      	strb	r2, [r3, #0]
  idx++;
 800f38c:	7dfb      	ldrb	r3, [r7, #23]
 800f38e:	3301      	adds	r3, #1
 800f390:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f392:	7dfb      	ldrb	r3, [r7, #23]
 800f394:	68ba      	ldr	r2, [r7, #8]
 800f396:	4413      	add	r3, r2
 800f398:	2203      	movs	r2, #3
 800f39a:	701a      	strb	r2, [r3, #0]
  idx++;
 800f39c:	7dfb      	ldrb	r3, [r7, #23]
 800f39e:	3301      	adds	r3, #1
 800f3a0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f3a2:	e013      	b.n	800f3cc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f3a4:	7dfb      	ldrb	r3, [r7, #23]
 800f3a6:	68ba      	ldr	r2, [r7, #8]
 800f3a8:	4413      	add	r3, r2
 800f3aa:	693a      	ldr	r2, [r7, #16]
 800f3ac:	7812      	ldrb	r2, [r2, #0]
 800f3ae:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	613b      	str	r3, [r7, #16]
    idx++;
 800f3b6:	7dfb      	ldrb	r3, [r7, #23]
 800f3b8:	3301      	adds	r3, #1
 800f3ba:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f3bc:	7dfb      	ldrb	r3, [r7, #23]
 800f3be:	68ba      	ldr	r2, [r7, #8]
 800f3c0:	4413      	add	r3, r2
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	701a      	strb	r2, [r3, #0]
    idx++;
 800f3c6:	7dfb      	ldrb	r3, [r7, #23]
 800f3c8:	3301      	adds	r3, #1
 800f3ca:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f3cc:	693b      	ldr	r3, [r7, #16]
 800f3ce:	781b      	ldrb	r3, [r3, #0]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d1e7      	bne.n	800f3a4 <USBD_GetString+0x52>
 800f3d4:	e000      	b.n	800f3d8 <USBD_GetString+0x86>
    return;
 800f3d6:	bf00      	nop
  }
}
 800f3d8:	3718      	adds	r7, #24
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}

0800f3de <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f3de:	b480      	push	{r7}
 800f3e0:	b085      	sub	sp, #20
 800f3e2:	af00      	add	r7, sp, #0
 800f3e4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f3ee:	e005      	b.n	800f3fc <USBD_GetLen+0x1e>
  {
    len++;
 800f3f0:	7bfb      	ldrb	r3, [r7, #15]
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f3f6:	68bb      	ldr	r3, [r7, #8]
 800f3f8:	3301      	adds	r3, #1
 800f3fa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f3fc:	68bb      	ldr	r3, [r7, #8]
 800f3fe:	781b      	ldrb	r3, [r3, #0]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1f5      	bne.n	800f3f0 <USBD_GetLen+0x12>
  }

  return len;
 800f404:	7bfb      	ldrb	r3, [r7, #15]
}
 800f406:	4618      	mov	r0, r3
 800f408:	3714      	adds	r7, #20
 800f40a:	46bd      	mov	sp, r7
 800f40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f410:	4770      	bx	lr

0800f412 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f412:	b580      	push	{r7, lr}
 800f414:	b084      	sub	sp, #16
 800f416:	af00      	add	r7, sp, #0
 800f418:	60f8      	str	r0, [r7, #12]
 800f41a:	60b9      	str	r1, [r7, #8]
 800f41c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	2202      	movs	r2, #2
 800f422:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	687a      	ldr	r2, [r7, #4]
 800f42a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	687a      	ldr	r2, [r7, #4]
 800f430:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	68ba      	ldr	r2, [r7, #8]
 800f436:	2100      	movs	r1, #0
 800f438:	68f8      	ldr	r0, [r7, #12]
 800f43a:	f000 fcfc 	bl	800fe36 <USBD_LL_Transmit>

  return USBD_OK;
 800f43e:	2300      	movs	r3, #0
}
 800f440:	4618      	mov	r0, r3
 800f442:	3710      	adds	r7, #16
 800f444:	46bd      	mov	sp, r7
 800f446:	bd80      	pop	{r7, pc}

0800f448 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f448:	b580      	push	{r7, lr}
 800f44a:	b084      	sub	sp, #16
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	60b9      	str	r1, [r7, #8]
 800f452:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	68ba      	ldr	r2, [r7, #8]
 800f458:	2100      	movs	r1, #0
 800f45a:	68f8      	ldr	r0, [r7, #12]
 800f45c:	f000 fceb 	bl	800fe36 <USBD_LL_Transmit>

  return USBD_OK;
 800f460:	2300      	movs	r3, #0
}
 800f462:	4618      	mov	r0, r3
 800f464:	3710      	adds	r7, #16
 800f466:	46bd      	mov	sp, r7
 800f468:	bd80      	pop	{r7, pc}

0800f46a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f46a:	b580      	push	{r7, lr}
 800f46c:	b084      	sub	sp, #16
 800f46e:	af00      	add	r7, sp, #0
 800f470:	60f8      	str	r0, [r7, #12]
 800f472:	60b9      	str	r1, [r7, #8]
 800f474:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	2203      	movs	r2, #3
 800f47a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	687a      	ldr	r2, [r7, #4]
 800f482:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	687a      	ldr	r2, [r7, #4]
 800f48a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	68ba      	ldr	r2, [r7, #8]
 800f492:	2100      	movs	r1, #0
 800f494:	68f8      	ldr	r0, [r7, #12]
 800f496:	f000 fcef 	bl	800fe78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f49a:	2300      	movs	r3, #0
}
 800f49c:	4618      	mov	r0, r3
 800f49e:	3710      	adds	r7, #16
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	bd80      	pop	{r7, pc}

0800f4a4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b084      	sub	sp, #16
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	60f8      	str	r0, [r7, #12]
 800f4ac:	60b9      	str	r1, [r7, #8]
 800f4ae:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	68ba      	ldr	r2, [r7, #8]
 800f4b4:	2100      	movs	r1, #0
 800f4b6:	68f8      	ldr	r0, [r7, #12]
 800f4b8:	f000 fcde 	bl	800fe78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f4bc:	2300      	movs	r3, #0
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3710      	adds	r7, #16
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}

0800f4c6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f4c6:	b580      	push	{r7, lr}
 800f4c8:	b082      	sub	sp, #8
 800f4ca:	af00      	add	r7, sp, #0
 800f4cc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2204      	movs	r2, #4
 800f4d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	2200      	movs	r2, #0
 800f4da:	2100      	movs	r1, #0
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f000 fcaa 	bl	800fe36 <USBD_LL_Transmit>

  return USBD_OK;
 800f4e2:	2300      	movs	r3, #0
}
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	3708      	adds	r7, #8
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	bd80      	pop	{r7, pc}

0800f4ec <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f4ec:	b580      	push	{r7, lr}
 800f4ee:	b082      	sub	sp, #8
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2205      	movs	r2, #5
 800f4f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	2200      	movs	r2, #0
 800f500:	2100      	movs	r1, #0
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	f000 fcb8 	bl	800fe78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f508:	2300      	movs	r3, #0
}
 800f50a:	4618      	mov	r0, r3
 800f50c:	3708      	adds	r7, #8
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}
	...

0800f514 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f514:	b480      	push	{r7}
 800f516:	b087      	sub	sp, #28
 800f518:	af00      	add	r7, sp, #0
 800f51a:	60f8      	str	r0, [r7, #12]
 800f51c:	60b9      	str	r1, [r7, #8]
 800f51e:	4613      	mov	r3, r2
 800f520:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f522:	2301      	movs	r3, #1
 800f524:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f526:	2300      	movs	r3, #0
 800f528:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f52a:	4b1f      	ldr	r3, [pc, #124]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f52c:	7a5b      	ldrb	r3, [r3, #9]
 800f52e:	b2db      	uxtb	r3, r3
 800f530:	2b00      	cmp	r3, #0
 800f532:	d131      	bne.n	800f598 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f534:	4b1c      	ldr	r3, [pc, #112]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f536:	7a5b      	ldrb	r3, [r3, #9]
 800f538:	b2db      	uxtb	r3, r3
 800f53a:	461a      	mov	r2, r3
 800f53c:	4b1a      	ldr	r3, [pc, #104]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f53e:	2100      	movs	r1, #0
 800f540:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f542:	4b19      	ldr	r3, [pc, #100]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f544:	7a5b      	ldrb	r3, [r3, #9]
 800f546:	b2db      	uxtb	r3, r3
 800f548:	4a17      	ldr	r2, [pc, #92]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	68fa      	ldr	r2, [r7, #12]
 800f550:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f552:	4b15      	ldr	r3, [pc, #84]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f554:	7a5b      	ldrb	r3, [r3, #9]
 800f556:	b2db      	uxtb	r3, r3
 800f558:	461a      	mov	r2, r3
 800f55a:	4b13      	ldr	r3, [pc, #76]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f55c:	4413      	add	r3, r2
 800f55e:	79fa      	ldrb	r2, [r7, #7]
 800f560:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f562:	4b11      	ldr	r3, [pc, #68]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f564:	7a5b      	ldrb	r3, [r3, #9]
 800f566:	b2db      	uxtb	r3, r3
 800f568:	1c5a      	adds	r2, r3, #1
 800f56a:	b2d1      	uxtb	r1, r2
 800f56c:	4a0e      	ldr	r2, [pc, #56]	@ (800f5a8 <FATFS_LinkDriverEx+0x94>)
 800f56e:	7251      	strb	r1, [r2, #9]
 800f570:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f572:	7dbb      	ldrb	r3, [r7, #22]
 800f574:	3330      	adds	r3, #48	@ 0x30
 800f576:	b2da      	uxtb	r2, r3
 800f578:	68bb      	ldr	r3, [r7, #8]
 800f57a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	3301      	adds	r3, #1
 800f580:	223a      	movs	r2, #58	@ 0x3a
 800f582:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	3302      	adds	r3, #2
 800f588:	222f      	movs	r2, #47	@ 0x2f
 800f58a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	3303      	adds	r3, #3
 800f590:	2200      	movs	r2, #0
 800f592:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f594:	2300      	movs	r3, #0
 800f596:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f598:	7dfb      	ldrb	r3, [r7, #23]
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	371c      	adds	r7, #28
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr
 800f5a6:	bf00      	nop
 800f5a8:	20002520 	.word	0x20002520

0800f5ac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b082      	sub	sp, #8
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
 800f5b4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	6839      	ldr	r1, [r7, #0]
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f7ff ffaa 	bl	800f514 <FATFS_LinkDriverEx>
 800f5c0:	4603      	mov	r3, r0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3708      	adds	r7, #8
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}
	...

0800f5cc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	4912      	ldr	r1, [pc, #72]	@ (800f61c <MX_USB_Device_Init+0x50>)
 800f5d4:	4812      	ldr	r0, [pc, #72]	@ (800f620 <MX_USB_Device_Init+0x54>)
 800f5d6:	f7fe fe7b 	bl	800e2d0 <USBD_Init>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d001      	beq.n	800f5e4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800f5e0:	f7f3 f8a6 	bl	8002730 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800f5e4:	490f      	ldr	r1, [pc, #60]	@ (800f624 <MX_USB_Device_Init+0x58>)
 800f5e6:	480e      	ldr	r0, [pc, #56]	@ (800f620 <MX_USB_Device_Init+0x54>)
 800f5e8:	f7fe fea2 	bl	800e330 <USBD_RegisterClass>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d001      	beq.n	800f5f6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800f5f2:	f7f3 f89d 	bl	8002730 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800f5f6:	490c      	ldr	r1, [pc, #48]	@ (800f628 <MX_USB_Device_Init+0x5c>)
 800f5f8:	4809      	ldr	r0, [pc, #36]	@ (800f620 <MX_USB_Device_Init+0x54>)
 800f5fa:	f7fe fdc3 	bl	800e184 <USBD_CDC_RegisterInterface>
 800f5fe:	4603      	mov	r3, r0
 800f600:	2b00      	cmp	r3, #0
 800f602:	d001      	beq.n	800f608 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800f604:	f7f3 f894 	bl	8002730 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800f608:	4805      	ldr	r0, [pc, #20]	@ (800f620 <MX_USB_Device_Init+0x54>)
 800f60a:	f7fe feb8 	bl	800e37e <USBD_Start>
 800f60e:	4603      	mov	r3, r0
 800f610:	2b00      	cmp	r3, #0
 800f612:	d001      	beq.n	800f618 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800f614:	f7f3 f88c 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800f618:	bf00      	nop
 800f61a:	bd80      	pop	{r7, pc}
 800f61c:	2000014c 	.word	0x2000014c
 800f620:	2000252c 	.word	0x2000252c
 800f624:	20000034 	.word	0x20000034
 800f628:	20000138 	.word	0x20000138

0800f62c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f630:	2200      	movs	r2, #0
 800f632:	4905      	ldr	r1, [pc, #20]	@ (800f648 <CDC_Init_FS+0x1c>)
 800f634:	4805      	ldr	r0, [pc, #20]	@ (800f64c <CDC_Init_FS+0x20>)
 800f636:	f7fe fdba 	bl	800e1ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f63a:	4905      	ldr	r1, [pc, #20]	@ (800f650 <CDC_Init_FS+0x24>)
 800f63c:	4803      	ldr	r0, [pc, #12]	@ (800f64c <CDC_Init_FS+0x20>)
 800f63e:	f7fe fdd4 	bl	800e1ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f642:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f644:	4618      	mov	r0, r3
 800f646:	bd80      	pop	{r7, pc}
 800f648:	20002bfc 	.word	0x20002bfc
 800f64c:	2000252c 	.word	0x2000252c
 800f650:	200027fc 	.word	0x200027fc

0800f654 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f654:	b480      	push	{r7}
 800f656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f658:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	46bd      	mov	sp, r7
 800f65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f662:	4770      	bx	lr

0800f664 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f664:	b480      	push	{r7}
 800f666:	b083      	sub	sp, #12
 800f668:	af00      	add	r7, sp, #0
 800f66a:	4603      	mov	r3, r0
 800f66c:	6039      	str	r1, [r7, #0]
 800f66e:	71fb      	strb	r3, [r7, #7]
 800f670:	4613      	mov	r3, r2
 800f672:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f674:	79fb      	ldrb	r3, [r7, #7]
 800f676:	2b23      	cmp	r3, #35	@ 0x23
 800f678:	d84a      	bhi.n	800f710 <CDC_Control_FS+0xac>
 800f67a:	a201      	add	r2, pc, #4	@ (adr r2, 800f680 <CDC_Control_FS+0x1c>)
 800f67c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f680:	0800f711 	.word	0x0800f711
 800f684:	0800f711 	.word	0x0800f711
 800f688:	0800f711 	.word	0x0800f711
 800f68c:	0800f711 	.word	0x0800f711
 800f690:	0800f711 	.word	0x0800f711
 800f694:	0800f711 	.word	0x0800f711
 800f698:	0800f711 	.word	0x0800f711
 800f69c:	0800f711 	.word	0x0800f711
 800f6a0:	0800f711 	.word	0x0800f711
 800f6a4:	0800f711 	.word	0x0800f711
 800f6a8:	0800f711 	.word	0x0800f711
 800f6ac:	0800f711 	.word	0x0800f711
 800f6b0:	0800f711 	.word	0x0800f711
 800f6b4:	0800f711 	.word	0x0800f711
 800f6b8:	0800f711 	.word	0x0800f711
 800f6bc:	0800f711 	.word	0x0800f711
 800f6c0:	0800f711 	.word	0x0800f711
 800f6c4:	0800f711 	.word	0x0800f711
 800f6c8:	0800f711 	.word	0x0800f711
 800f6cc:	0800f711 	.word	0x0800f711
 800f6d0:	0800f711 	.word	0x0800f711
 800f6d4:	0800f711 	.word	0x0800f711
 800f6d8:	0800f711 	.word	0x0800f711
 800f6dc:	0800f711 	.word	0x0800f711
 800f6e0:	0800f711 	.word	0x0800f711
 800f6e4:	0800f711 	.word	0x0800f711
 800f6e8:	0800f711 	.word	0x0800f711
 800f6ec:	0800f711 	.word	0x0800f711
 800f6f0:	0800f711 	.word	0x0800f711
 800f6f4:	0800f711 	.word	0x0800f711
 800f6f8:	0800f711 	.word	0x0800f711
 800f6fc:	0800f711 	.word	0x0800f711
 800f700:	0800f711 	.word	0x0800f711
 800f704:	0800f711 	.word	0x0800f711
 800f708:	0800f711 	.word	0x0800f711
 800f70c:	0800f711 	.word	0x0800f711
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f710:	bf00      	nop
  }

  return (USBD_OK);
 800f712:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f714:	4618      	mov	r0, r3
 800f716:	370c      	adds	r7, #12
 800f718:	46bd      	mov	sp, r7
 800f71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71e:	4770      	bx	lr

0800f720 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b082      	sub	sp, #8
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
 800f728:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f72a:	6879      	ldr	r1, [r7, #4]
 800f72c:	4805      	ldr	r0, [pc, #20]	@ (800f744 <CDC_Receive_FS+0x24>)
 800f72e:	f7fe fd5c 	bl	800e1ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f732:	4804      	ldr	r0, [pc, #16]	@ (800f744 <CDC_Receive_FS+0x24>)
 800f734:	f7fe fda2 	bl	800e27c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f738:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3708      	adds	r7, #8
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop
 800f744:	2000252c 	.word	0x2000252c

0800f748 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	b084      	sub	sp, #16
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
 800f750:	460b      	mov	r3, r1
 800f752:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f754:	2300      	movs	r3, #0
 800f756:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f758:	4b0d      	ldr	r3, [pc, #52]	@ (800f790 <CDC_Transmit_FS+0x48>)
 800f75a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f75e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f766:	2b00      	cmp	r3, #0
 800f768:	d001      	beq.n	800f76e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f76a:	2301      	movs	r3, #1
 800f76c:	e00b      	b.n	800f786 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f76e:	887b      	ldrh	r3, [r7, #2]
 800f770:	461a      	mov	r2, r3
 800f772:	6879      	ldr	r1, [r7, #4]
 800f774:	4806      	ldr	r0, [pc, #24]	@ (800f790 <CDC_Transmit_FS+0x48>)
 800f776:	f7fe fd1a 	bl	800e1ae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f77a:	4805      	ldr	r0, [pc, #20]	@ (800f790 <CDC_Transmit_FS+0x48>)
 800f77c:	f7fe fd4e 	bl	800e21c <USBD_CDC_TransmitPacket>
 800f780:	4603      	mov	r3, r0
 800f782:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f784:	7bfb      	ldrb	r3, [r7, #15]
}
 800f786:	4618      	mov	r0, r3
 800f788:	3710      	adds	r7, #16
 800f78a:	46bd      	mov	sp, r7
 800f78c:	bd80      	pop	{r7, pc}
 800f78e:	bf00      	nop
 800f790:	2000252c 	.word	0x2000252c

0800f794 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f794:	b480      	push	{r7}
 800f796:	b087      	sub	sp, #28
 800f798:	af00      	add	r7, sp, #0
 800f79a:	60f8      	str	r0, [r7, #12]
 800f79c:	60b9      	str	r1, [r7, #8]
 800f79e:	4613      	mov	r3, r2
 800f7a0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f7a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	371c      	adds	r7, #28
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b4:	4770      	bx	lr
	...

0800f7b8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b083      	sub	sp, #12
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	4603      	mov	r3, r0
 800f7c0:	6039      	str	r1, [r7, #0]
 800f7c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	2212      	movs	r2, #18
 800f7c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800f7ca:	4b03      	ldr	r3, [pc, #12]	@ (800f7d8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	370c      	adds	r7, #12
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	2000016c 	.word	0x2000016c

0800f7dc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b083      	sub	sp, #12
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	6039      	str	r1, [r7, #0]
 800f7e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	2204      	movs	r2, #4
 800f7ec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f7ee:	4b03      	ldr	r3, [pc, #12]	@ (800f7fc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	370c      	adds	r7, #12
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fa:	4770      	bx	lr
 800f7fc:	20000180 	.word	0x20000180

0800f800 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b082      	sub	sp, #8
 800f804:	af00      	add	r7, sp, #0
 800f806:	4603      	mov	r3, r0
 800f808:	6039      	str	r1, [r7, #0]
 800f80a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f80c:	79fb      	ldrb	r3, [r7, #7]
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d105      	bne.n	800f81e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f812:	683a      	ldr	r2, [r7, #0]
 800f814:	4907      	ldr	r1, [pc, #28]	@ (800f834 <USBD_CDC_ProductStrDescriptor+0x34>)
 800f816:	4808      	ldr	r0, [pc, #32]	@ (800f838 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f818:	f7ff fd9b 	bl	800f352 <USBD_GetString>
 800f81c:	e004      	b.n	800f828 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f81e:	683a      	ldr	r2, [r7, #0]
 800f820:	4904      	ldr	r1, [pc, #16]	@ (800f834 <USBD_CDC_ProductStrDescriptor+0x34>)
 800f822:	4805      	ldr	r0, [pc, #20]	@ (800f838 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f824:	f7ff fd95 	bl	800f352 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f828:	4b02      	ldr	r3, [pc, #8]	@ (800f834 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3708      	adds	r7, #8
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop
 800f834:	20002ffc 	.word	0x20002ffc
 800f838:	08012e4c 	.word	0x08012e4c

0800f83c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b082      	sub	sp, #8
 800f840:	af00      	add	r7, sp, #0
 800f842:	4603      	mov	r3, r0
 800f844:	6039      	str	r1, [r7, #0]
 800f846:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	4904      	ldr	r1, [pc, #16]	@ (800f85c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800f84c:	4804      	ldr	r0, [pc, #16]	@ (800f860 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800f84e:	f7ff fd80 	bl	800f352 <USBD_GetString>
  return USBD_StrDesc;
 800f852:	4b02      	ldr	r3, [pc, #8]	@ (800f85c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800f854:	4618      	mov	r0, r3
 800f856:	3708      	adds	r7, #8
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}
 800f85c:	20002ffc 	.word	0x20002ffc
 800f860:	08012e64 	.word	0x08012e64

0800f864 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	4603      	mov	r3, r0
 800f86c:	6039      	str	r1, [r7, #0]
 800f86e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	221a      	movs	r2, #26
 800f874:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f876:	f000 f843 	bl	800f900 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f87a:	4b02      	ldr	r3, [pc, #8]	@ (800f884 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3708      	adds	r7, #8
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}
 800f884:	20000184 	.word	0x20000184

0800f888 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b082      	sub	sp, #8
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	4603      	mov	r3, r0
 800f890:	6039      	str	r1, [r7, #0]
 800f892:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f894:	79fb      	ldrb	r3, [r7, #7]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d105      	bne.n	800f8a6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f89a:	683a      	ldr	r2, [r7, #0]
 800f89c:	4907      	ldr	r1, [pc, #28]	@ (800f8bc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f89e:	4808      	ldr	r0, [pc, #32]	@ (800f8c0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f8a0:	f7ff fd57 	bl	800f352 <USBD_GetString>
 800f8a4:	e004      	b.n	800f8b0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f8a6:	683a      	ldr	r2, [r7, #0]
 800f8a8:	4904      	ldr	r1, [pc, #16]	@ (800f8bc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f8aa:	4805      	ldr	r0, [pc, #20]	@ (800f8c0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f8ac:	f7ff fd51 	bl	800f352 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f8b0:	4b02      	ldr	r3, [pc, #8]	@ (800f8bc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3708      	adds	r7, #8
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
 800f8ba:	bf00      	nop
 800f8bc:	20002ffc 	.word	0x20002ffc
 800f8c0:	08012e78 	.word	0x08012e78

0800f8c4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b082      	sub	sp, #8
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	6039      	str	r1, [r7, #0]
 800f8ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f8d0:	79fb      	ldrb	r3, [r7, #7]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d105      	bne.n	800f8e2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f8d6:	683a      	ldr	r2, [r7, #0]
 800f8d8:	4907      	ldr	r1, [pc, #28]	@ (800f8f8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f8da:	4808      	ldr	r0, [pc, #32]	@ (800f8fc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f8dc:	f7ff fd39 	bl	800f352 <USBD_GetString>
 800f8e0:	e004      	b.n	800f8ec <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f8e2:	683a      	ldr	r2, [r7, #0]
 800f8e4:	4904      	ldr	r1, [pc, #16]	@ (800f8f8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f8e6:	4805      	ldr	r0, [pc, #20]	@ (800f8fc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f8e8:	f7ff fd33 	bl	800f352 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f8ec:	4b02      	ldr	r3, [pc, #8]	@ (800f8f8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3708      	adds	r7, #8
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop
 800f8f8:	20002ffc 	.word	0x20002ffc
 800f8fc:	08012e84 	.word	0x08012e84

0800f900 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f906:	4b0f      	ldr	r3, [pc, #60]	@ (800f944 <Get_SerialNum+0x44>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f90c:	4b0e      	ldr	r3, [pc, #56]	@ (800f948 <Get_SerialNum+0x48>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f912:	4b0e      	ldr	r3, [pc, #56]	@ (800f94c <Get_SerialNum+0x4c>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f918:	68fa      	ldr	r2, [r7, #12]
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	4413      	add	r3, r2
 800f91e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d009      	beq.n	800f93a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f926:	2208      	movs	r2, #8
 800f928:	4909      	ldr	r1, [pc, #36]	@ (800f950 <Get_SerialNum+0x50>)
 800f92a:	68f8      	ldr	r0, [r7, #12]
 800f92c:	f000 f814 	bl	800f958 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f930:	2204      	movs	r2, #4
 800f932:	4908      	ldr	r1, [pc, #32]	@ (800f954 <Get_SerialNum+0x54>)
 800f934:	68b8      	ldr	r0, [r7, #8]
 800f936:	f000 f80f 	bl	800f958 <IntToUnicode>
  }
}
 800f93a:	bf00      	nop
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop
 800f944:	1fff7590 	.word	0x1fff7590
 800f948:	1fff7594 	.word	0x1fff7594
 800f94c:	1fff7598 	.word	0x1fff7598
 800f950:	20000186 	.word	0x20000186
 800f954:	20000196 	.word	0x20000196

0800f958 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f958:	b480      	push	{r7}
 800f95a:	b087      	sub	sp, #28
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	60f8      	str	r0, [r7, #12]
 800f960:	60b9      	str	r1, [r7, #8]
 800f962:	4613      	mov	r3, r2
 800f964:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f966:	2300      	movs	r3, #0
 800f968:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f96a:	2300      	movs	r3, #0
 800f96c:	75fb      	strb	r3, [r7, #23]
 800f96e:	e027      	b.n	800f9c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	0f1b      	lsrs	r3, r3, #28
 800f974:	2b09      	cmp	r3, #9
 800f976:	d80b      	bhi.n	800f990 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	0f1b      	lsrs	r3, r3, #28
 800f97c:	b2da      	uxtb	r2, r3
 800f97e:	7dfb      	ldrb	r3, [r7, #23]
 800f980:	005b      	lsls	r3, r3, #1
 800f982:	4619      	mov	r1, r3
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	440b      	add	r3, r1
 800f988:	3230      	adds	r2, #48	@ 0x30
 800f98a:	b2d2      	uxtb	r2, r2
 800f98c:	701a      	strb	r2, [r3, #0]
 800f98e:	e00a      	b.n	800f9a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	0f1b      	lsrs	r3, r3, #28
 800f994:	b2da      	uxtb	r2, r3
 800f996:	7dfb      	ldrb	r3, [r7, #23]
 800f998:	005b      	lsls	r3, r3, #1
 800f99a:	4619      	mov	r1, r3
 800f99c:	68bb      	ldr	r3, [r7, #8]
 800f99e:	440b      	add	r3, r1
 800f9a0:	3237      	adds	r2, #55	@ 0x37
 800f9a2:	b2d2      	uxtb	r2, r2
 800f9a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	011b      	lsls	r3, r3, #4
 800f9aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f9ac:	7dfb      	ldrb	r3, [r7, #23]
 800f9ae:	005b      	lsls	r3, r3, #1
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	68ba      	ldr	r2, [r7, #8]
 800f9b4:	4413      	add	r3, r2
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f9ba:	7dfb      	ldrb	r3, [r7, #23]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	75fb      	strb	r3, [r7, #23]
 800f9c0:	7dfa      	ldrb	r2, [r7, #23]
 800f9c2:	79fb      	ldrb	r3, [r7, #7]
 800f9c4:	429a      	cmp	r2, r3
 800f9c6:	d3d3      	bcc.n	800f970 <IntToUnicode+0x18>
  }
}
 800f9c8:	bf00      	nop
 800f9ca:	bf00      	nop
 800f9cc:	371c      	adds	r7, #28
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d4:	4770      	bx	lr
	...

0800f9d8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b094      	sub	sp, #80	@ 0x50
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f9e0:	f107 030c 	add.w	r3, r7, #12
 800f9e4:	2244      	movs	r2, #68	@ 0x44
 800f9e6:	2100      	movs	r1, #0
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f001 f8c6 	bl	8010b7a <memset>
  if(pcdHandle->Instance==USB)
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	4a15      	ldr	r2, [pc, #84]	@ (800fa48 <HAL_PCD_MspInit+0x70>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d123      	bne.n	800fa40 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f9f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f9fc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800f9fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800fa02:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fa04:	f107 030c 	add.w	r3, r7, #12
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f7fa fa81 	bl	8009f10 <HAL_RCCEx_PeriphCLKConfig>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d001      	beq.n	800fa18 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800fa14:	f7f2 fe8c 	bl	8002730 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800fa18:	4b0c      	ldr	r3, [pc, #48]	@ (800fa4c <HAL_PCD_MspInit+0x74>)
 800fa1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa1c:	4a0b      	ldr	r2, [pc, #44]	@ (800fa4c <HAL_PCD_MspInit+0x74>)
 800fa1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fa22:	6593      	str	r3, [r2, #88]	@ 0x58
 800fa24:	4b09      	ldr	r3, [pc, #36]	@ (800fa4c <HAL_PCD_MspInit+0x74>)
 800fa26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa2c:	60bb      	str	r3, [r7, #8]
 800fa2e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800fa30:	2200      	movs	r2, #0
 800fa32:	2100      	movs	r1, #0
 800fa34:	2014      	movs	r0, #20
 800fa36:	f7f6 f8aa 	bl	8005b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800fa3a:	2014      	movs	r0, #20
 800fa3c:	f7f6 f8c1 	bl	8005bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800fa40:	bf00      	nop
 800fa42:	3750      	adds	r7, #80	@ 0x50
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bd80      	pop	{r7, pc}
 800fa48:	40005c00 	.word	0x40005c00
 800fa4c:	40021000 	.word	0x40021000

0800fa50 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800fa64:	4619      	mov	r1, r3
 800fa66:	4610      	mov	r0, r2
 800fa68:	f7fe fcd4 	bl	800e414 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800fa6c:	bf00      	nop
 800fa6e:	3708      	adds	r7, #8
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
 800fa7c:	460b      	mov	r3, r1
 800fa7e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fa86:	78fa      	ldrb	r2, [r7, #3]
 800fa88:	6879      	ldr	r1, [r7, #4]
 800fa8a:	4613      	mov	r3, r2
 800fa8c:	009b      	lsls	r3, r3, #2
 800fa8e:	4413      	add	r3, r2
 800fa90:	00db      	lsls	r3, r3, #3
 800fa92:	440b      	add	r3, r1
 800fa94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fa98:	681a      	ldr	r2, [r3, #0]
 800fa9a:	78fb      	ldrb	r3, [r7, #3]
 800fa9c:	4619      	mov	r1, r3
 800fa9e:	f7fe fd0e 	bl	800e4be <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800faa2:	bf00      	nop
 800faa4:	3708      	adds	r7, #8
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b082      	sub	sp, #8
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
 800fab2:	460b      	mov	r3, r1
 800fab4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fabc:	78fa      	ldrb	r2, [r7, #3]
 800fabe:	6879      	ldr	r1, [r7, #4]
 800fac0:	4613      	mov	r3, r2
 800fac2:	009b      	lsls	r3, r3, #2
 800fac4:	4413      	add	r3, r2
 800fac6:	00db      	lsls	r3, r3, #3
 800fac8:	440b      	add	r3, r1
 800faca:	3324      	adds	r3, #36	@ 0x24
 800facc:	681a      	ldr	r2, [r3, #0]
 800face:	78fb      	ldrb	r3, [r7, #3]
 800fad0:	4619      	mov	r1, r3
 800fad2:	f7fe fd57 	bl	800e584 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800fad6:	bf00      	nop
 800fad8:	3708      	adds	r7, #8
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}

0800fade <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fade:	b580      	push	{r7, lr}
 800fae0:	b082      	sub	sp, #8
 800fae2:	af00      	add	r7, sp, #0
 800fae4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800faec:	4618      	mov	r0, r3
 800faee:	f7fe fe6b 	bl	800e7c8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800faf2:	bf00      	nop
 800faf4:	3708      	adds	r7, #8
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}

0800fafa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fafa:	b580      	push	{r7, lr}
 800fafc:	b084      	sub	sp, #16
 800fafe:	af00      	add	r7, sp, #0
 800fb00:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fb02:	2301      	movs	r3, #1
 800fb04:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	795b      	ldrb	r3, [r3, #5]
 800fb0a:	2b02      	cmp	r3, #2
 800fb0c:	d001      	beq.n	800fb12 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800fb0e:	f7f2 fe0f 	bl	8002730 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb18:	7bfa      	ldrb	r2, [r7, #15]
 800fb1a:	4611      	mov	r1, r2
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	f7fe fe15 	bl	800e74c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb28:	4618      	mov	r0, r3
 800fb2a:	f7fe fdc1 	bl	800e6b0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800fb2e:	bf00      	nop
 800fb30:	3710      	adds	r7, #16
 800fb32:	46bd      	mov	sp, r7
 800fb34:	bd80      	pop	{r7, pc}
	...

0800fb38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b082      	sub	sp, #8
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb46:	4618      	mov	r0, r3
 800fb48:	f7fe fe10 	bl	800e76c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	7a5b      	ldrb	r3, [r3, #9]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d005      	beq.n	800fb60 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fb54:	4b04      	ldr	r3, [pc, #16]	@ (800fb68 <HAL_PCD_SuspendCallback+0x30>)
 800fb56:	691b      	ldr	r3, [r3, #16]
 800fb58:	4a03      	ldr	r2, [pc, #12]	@ (800fb68 <HAL_PCD_SuspendCallback+0x30>)
 800fb5a:	f043 0306 	orr.w	r3, r3, #6
 800fb5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800fb60:	bf00      	nop
 800fb62:	3708      	adds	r7, #8
 800fb64:	46bd      	mov	sp, r7
 800fb66:	bd80      	pop	{r7, pc}
 800fb68:	e000ed00 	.word	0xe000ed00

0800fb6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b082      	sub	sp, #8
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	7a5b      	ldrb	r3, [r3, #9]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d007      	beq.n	800fb8c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fb7c:	4b08      	ldr	r3, [pc, #32]	@ (800fba0 <HAL_PCD_ResumeCallback+0x34>)
 800fb7e:	691b      	ldr	r3, [r3, #16]
 800fb80:	4a07      	ldr	r2, [pc, #28]	@ (800fba0 <HAL_PCD_ResumeCallback+0x34>)
 800fb82:	f023 0306 	bic.w	r3, r3, #6
 800fb86:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800fb88:	f000 f9f8 	bl	800ff7c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb92:	4618      	mov	r0, r3
 800fb94:	f7fe fe00 	bl	800e798 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800fb98:	bf00      	nop
 800fb9a:	3708      	adds	r7, #8
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	bd80      	pop	{r7, pc}
 800fba0:	e000ed00 	.word	0xe000ed00

0800fba4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b082      	sub	sp, #8
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800fbac:	4a2b      	ldr	r2, [pc, #172]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	4a29      	ldr	r2, [pc, #164]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbb8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800fbbc:	4b27      	ldr	r3, [pc, #156]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbbe:	4a28      	ldr	r2, [pc, #160]	@ (800fc60 <USBD_LL_Init+0xbc>)
 800fbc0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fbc2:	4b26      	ldr	r3, [pc, #152]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbc4:	2208      	movs	r2, #8
 800fbc6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fbc8:	4b24      	ldr	r3, [pc, #144]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbca:	2202      	movs	r2, #2
 800fbcc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fbce:	4b23      	ldr	r3, [pc, #140]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbd0:	2202      	movs	r2, #2
 800fbd2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800fbd4:	4b21      	ldr	r3, [pc, #132]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fbda:	4b20      	ldr	r3, [pc, #128]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbdc:	2200      	movs	r2, #0
 800fbde:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fbe0:	4b1e      	ldr	r3, [pc, #120]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fbe6:	4b1d      	ldr	r3, [pc, #116]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbe8:	2200      	movs	r2, #0
 800fbea:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fbec:	481b      	ldr	r0, [pc, #108]	@ (800fc5c <USBD_LL_Init+0xb8>)
 800fbee:	f7f7 feac 	bl	800794a <HAL_PCD_Init>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d001      	beq.n	800fbfc <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800fbf8:	f7f2 fd9a 	bl	8002730 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc02:	2318      	movs	r3, #24
 800fc04:	2200      	movs	r2, #0
 800fc06:	2100      	movs	r1, #0
 800fc08:	f7f9 fb33 	bl	8009272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc12:	2358      	movs	r3, #88	@ 0x58
 800fc14:	2200      	movs	r2, #0
 800fc16:	2180      	movs	r1, #128	@ 0x80
 800fc18:	f7f9 fb2b 	bl	8009272 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc22:	23c0      	movs	r3, #192	@ 0xc0
 800fc24:	2200      	movs	r2, #0
 800fc26:	2181      	movs	r1, #129	@ 0x81
 800fc28:	f7f9 fb23 	bl	8009272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc32:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800fc36:	2200      	movs	r2, #0
 800fc38:	2101      	movs	r1, #1
 800fc3a:	f7f9 fb1a 	bl	8009272 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fc48:	2200      	movs	r2, #0
 800fc4a:	2182      	movs	r1, #130	@ 0x82
 800fc4c:	f7f9 fb11 	bl	8009272 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800fc50:	2300      	movs	r3, #0
}
 800fc52:	4618      	mov	r0, r3
 800fc54:	3708      	adds	r7, #8
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}
 800fc5a:	bf00      	nop
 800fc5c:	200031fc 	.word	0x200031fc
 800fc60:	40005c00 	.word	0x40005c00

0800fc64 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b084      	sub	sp, #16
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc70:	2300      	movs	r3, #0
 800fc72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f7f7 ff33 	bl	8007ae6 <HAL_PCD_Start>
 800fc80:	4603      	mov	r3, r0
 800fc82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc84:	7bfb      	ldrb	r3, [r7, #15]
 800fc86:	4618      	mov	r0, r3
 800fc88:	f000 f97e 	bl	800ff88 <USBD_Get_USB_Status>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc90:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	3710      	adds	r7, #16
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}

0800fc9a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fc9a:	b580      	push	{r7, lr}
 800fc9c:	b084      	sub	sp, #16
 800fc9e:	af00      	add	r7, sp, #0
 800fca0:	6078      	str	r0, [r7, #4]
 800fca2:	4608      	mov	r0, r1
 800fca4:	4611      	mov	r1, r2
 800fca6:	461a      	mov	r2, r3
 800fca8:	4603      	mov	r3, r0
 800fcaa:	70fb      	strb	r3, [r7, #3]
 800fcac:	460b      	mov	r3, r1
 800fcae:	70bb      	strb	r3, [r7, #2]
 800fcb0:	4613      	mov	r3, r2
 800fcb2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fcb8:	2300      	movs	r3, #0
 800fcba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fcc2:	78bb      	ldrb	r3, [r7, #2]
 800fcc4:	883a      	ldrh	r2, [r7, #0]
 800fcc6:	78f9      	ldrb	r1, [r7, #3]
 800fcc8:	f7f8 f87a 	bl	8007dc0 <HAL_PCD_EP_Open>
 800fccc:	4603      	mov	r3, r0
 800fcce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcd0:	7bfb      	ldrb	r3, [r7, #15]
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	f000 f958 	bl	800ff88 <USBD_Get_USB_Status>
 800fcd8:	4603      	mov	r3, r0
 800fcda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcdc:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcde:	4618      	mov	r0, r3
 800fce0:	3710      	adds	r7, #16
 800fce2:	46bd      	mov	sp, r7
 800fce4:	bd80      	pop	{r7, pc}

0800fce6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fce6:	b580      	push	{r7, lr}
 800fce8:	b084      	sub	sp, #16
 800fcea:	af00      	add	r7, sp, #0
 800fcec:	6078      	str	r0, [r7, #4]
 800fcee:	460b      	mov	r3, r1
 800fcf0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd00:	78fa      	ldrb	r2, [r7, #3]
 800fd02:	4611      	mov	r1, r2
 800fd04:	4618      	mov	r0, r3
 800fd06:	f7f8 f8ba 	bl	8007e7e <HAL_PCD_EP_Close>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd0e:	7bfb      	ldrb	r3, [r7, #15]
 800fd10:	4618      	mov	r0, r3
 800fd12:	f000 f939 	bl	800ff88 <USBD_Get_USB_Status>
 800fd16:	4603      	mov	r3, r0
 800fd18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd1a:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	3710      	adds	r7, #16
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}

0800fd24 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	460b      	mov	r3, r1
 800fd2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd30:	2300      	movs	r3, #0
 800fd32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd34:	2300      	movs	r3, #0
 800fd36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd3e:	78fa      	ldrb	r2, [r7, #3]
 800fd40:	4611      	mov	r1, r2
 800fd42:	4618      	mov	r0, r3
 800fd44:	f7f8 f963 	bl	800800e <HAL_PCD_EP_SetStall>
 800fd48:	4603      	mov	r3, r0
 800fd4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd4c:	7bfb      	ldrb	r3, [r7, #15]
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f000 f91a 	bl	800ff88 <USBD_Get_USB_Status>
 800fd54:	4603      	mov	r3, r0
 800fd56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd58:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	3710      	adds	r7, #16
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}

0800fd62 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fd62:	b580      	push	{r7, lr}
 800fd64:	b084      	sub	sp, #16
 800fd66:	af00      	add	r7, sp, #0
 800fd68:	6078      	str	r0, [r7, #4]
 800fd6a:	460b      	mov	r3, r1
 800fd6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd72:	2300      	movs	r3, #0
 800fd74:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd7c:	78fa      	ldrb	r2, [r7, #3]
 800fd7e:	4611      	mov	r1, r2
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7f8 f996 	bl	80080b2 <HAL_PCD_EP_ClrStall>
 800fd86:	4603      	mov	r3, r0
 800fd88:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd8a:	7bfb      	ldrb	r3, [r7, #15]
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f000 f8fb 	bl	800ff88 <USBD_Get_USB_Status>
 800fd92:	4603      	mov	r3, r0
 800fd94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd96:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3710      	adds	r7, #16
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}

0800fda0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fda0:	b480      	push	{r7}
 800fda2:	b085      	sub	sp, #20
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
 800fda8:	460b      	mov	r3, r1
 800fdaa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fdb2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fdb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	da0b      	bge.n	800fdd4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fdbc:	78fb      	ldrb	r3, [r7, #3]
 800fdbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fdc2:	68f9      	ldr	r1, [r7, #12]
 800fdc4:	4613      	mov	r3, r2
 800fdc6:	009b      	lsls	r3, r3, #2
 800fdc8:	4413      	add	r3, r2
 800fdca:	00db      	lsls	r3, r3, #3
 800fdcc:	440b      	add	r3, r1
 800fdce:	3312      	adds	r3, #18
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	e00b      	b.n	800fdec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fdd4:	78fb      	ldrb	r3, [r7, #3]
 800fdd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fdda:	68f9      	ldr	r1, [r7, #12]
 800fddc:	4613      	mov	r3, r2
 800fdde:	009b      	lsls	r3, r3, #2
 800fde0:	4413      	add	r3, r2
 800fde2:	00db      	lsls	r3, r3, #3
 800fde4:	440b      	add	r3, r1
 800fde6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800fdea:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3714      	adds	r7, #20
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf6:	4770      	bx	lr

0800fdf8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b084      	sub	sp, #16
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
 800fe00:	460b      	mov	r3, r1
 800fe02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe04:	2300      	movs	r3, #0
 800fe06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fe12:	78fa      	ldrb	r2, [r7, #3]
 800fe14:	4611      	mov	r1, r2
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7f7 ffae 	bl	8007d78 <HAL_PCD_SetAddress>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe20:	7bfb      	ldrb	r3, [r7, #15]
 800fe22:	4618      	mov	r0, r3
 800fe24:	f000 f8b0 	bl	800ff88 <USBD_Get_USB_Status>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3710      	adds	r7, #16
 800fe32:	46bd      	mov	sp, r7
 800fe34:	bd80      	pop	{r7, pc}

0800fe36 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fe36:	b580      	push	{r7, lr}
 800fe38:	b086      	sub	sp, #24
 800fe3a:	af00      	add	r7, sp, #0
 800fe3c:	60f8      	str	r0, [r7, #12]
 800fe3e:	607a      	str	r2, [r7, #4]
 800fe40:	603b      	str	r3, [r7, #0]
 800fe42:	460b      	mov	r3, r1
 800fe44:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe46:	2300      	movs	r3, #0
 800fe48:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe54:	7af9      	ldrb	r1, [r7, #11]
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	687a      	ldr	r2, [r7, #4]
 800fe5a:	f7f8 f8a1 	bl	8007fa0 <HAL_PCD_EP_Transmit>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe62:	7dfb      	ldrb	r3, [r7, #23]
 800fe64:	4618      	mov	r0, r3
 800fe66:	f000 f88f 	bl	800ff88 <USBD_Get_USB_Status>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fe6e:	7dbb      	ldrb	r3, [r7, #22]
}
 800fe70:	4618      	mov	r0, r3
 800fe72:	3718      	adds	r7, #24
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}

0800fe78 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b086      	sub	sp, #24
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	60f8      	str	r0, [r7, #12]
 800fe80:	607a      	str	r2, [r7, #4]
 800fe82:	603b      	str	r3, [r7, #0]
 800fe84:	460b      	mov	r3, r1
 800fe86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe88:	2300      	movs	r3, #0
 800fe8a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe96:	7af9      	ldrb	r1, [r7, #11]
 800fe98:	683b      	ldr	r3, [r7, #0]
 800fe9a:	687a      	ldr	r2, [r7, #4]
 800fe9c:	f7f8 f837 	bl	8007f0e <HAL_PCD_EP_Receive>
 800fea0:	4603      	mov	r3, r0
 800fea2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fea4:	7dfb      	ldrb	r3, [r7, #23]
 800fea6:	4618      	mov	r0, r3
 800fea8:	f000 f86e 	bl	800ff88 <USBD_Get_USB_Status>
 800feac:	4603      	mov	r3, r0
 800feae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800feb0:	7dbb      	ldrb	r3, [r7, #22]
}
 800feb2:	4618      	mov	r0, r3
 800feb4:	3718      	adds	r7, #24
 800feb6:	46bd      	mov	sp, r7
 800feb8:	bd80      	pop	{r7, pc}

0800feba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800feba:	b580      	push	{r7, lr}
 800febc:	b082      	sub	sp, #8
 800febe:	af00      	add	r7, sp, #0
 800fec0:	6078      	str	r0, [r7, #4]
 800fec2:	460b      	mov	r3, r1
 800fec4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fecc:	78fa      	ldrb	r2, [r7, #3]
 800fece:	4611      	mov	r1, r2
 800fed0:	4618      	mov	r0, r3
 800fed2:	f7f8 f84d 	bl	8007f70 <HAL_PCD_EP_GetRxCount>
 800fed6:	4603      	mov	r3, r0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3708      	adds	r7, #8
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}

0800fee0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b082      	sub	sp, #8
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
 800fee8:	460b      	mov	r3, r1
 800feea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800feec:	78fb      	ldrb	r3, [r7, #3]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d002      	beq.n	800fef8 <HAL_PCDEx_LPM_Callback+0x18>
 800fef2:	2b01      	cmp	r3, #1
 800fef4:	d013      	beq.n	800ff1e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800fef6:	e023      	b.n	800ff40 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	7a5b      	ldrb	r3, [r3, #9]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d007      	beq.n	800ff10 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800ff00:	f000 f83c 	bl	800ff7c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ff04:	4b10      	ldr	r3, [pc, #64]	@ (800ff48 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff06:	691b      	ldr	r3, [r3, #16]
 800ff08:	4a0f      	ldr	r2, [pc, #60]	@ (800ff48 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff0a:	f023 0306 	bic.w	r3, r3, #6
 800ff0e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ff16:	4618      	mov	r0, r3
 800ff18:	f7fe fc3e 	bl	800e798 <USBD_LL_Resume>
    break;
 800ff1c:	e010      	b.n	800ff40 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ff24:	4618      	mov	r0, r3
 800ff26:	f7fe fc21 	bl	800e76c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	7a5b      	ldrb	r3, [r3, #9]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d005      	beq.n	800ff3e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ff32:	4b05      	ldr	r3, [pc, #20]	@ (800ff48 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff34:	691b      	ldr	r3, [r3, #16]
 800ff36:	4a04      	ldr	r2, [pc, #16]	@ (800ff48 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff38:	f043 0306 	orr.w	r3, r3, #6
 800ff3c:	6113      	str	r3, [r2, #16]
    break;
 800ff3e:	bf00      	nop
}
 800ff40:	bf00      	nop
 800ff42:	3708      	adds	r7, #8
 800ff44:	46bd      	mov	sp, r7
 800ff46:	bd80      	pop	{r7, pc}
 800ff48:	e000ed00 	.word	0xe000ed00

0800ff4c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b083      	sub	sp, #12
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ff54:	4b03      	ldr	r3, [pc, #12]	@ (800ff64 <USBD_static_malloc+0x18>)
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	370c      	adds	r7, #12
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff60:	4770      	bx	lr
 800ff62:	bf00      	nop
 800ff64:	200034d8 	.word	0x200034d8

0800ff68 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ff68:	b480      	push	{r7}
 800ff6a:	b083      	sub	sp, #12
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]

}
 800ff70:	bf00      	nop
 800ff72:	370c      	adds	r7, #12
 800ff74:	46bd      	mov	sp, r7
 800ff76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7a:	4770      	bx	lr

0800ff7c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ff80:	f7f2 f932 	bl	80021e8 <SystemClock_Config>
}
 800ff84:	bf00      	nop
 800ff86:	bd80      	pop	{r7, pc}

0800ff88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b085      	sub	sp, #20
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	4603      	mov	r3, r0
 800ff90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff92:	2300      	movs	r3, #0
 800ff94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ff96:	79fb      	ldrb	r3, [r7, #7]
 800ff98:	2b03      	cmp	r3, #3
 800ff9a:	d817      	bhi.n	800ffcc <USBD_Get_USB_Status+0x44>
 800ff9c:	a201      	add	r2, pc, #4	@ (adr r2, 800ffa4 <USBD_Get_USB_Status+0x1c>)
 800ff9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffa2:	bf00      	nop
 800ffa4:	0800ffb5 	.word	0x0800ffb5
 800ffa8:	0800ffbb 	.word	0x0800ffbb
 800ffac:	0800ffc1 	.word	0x0800ffc1
 800ffb0:	0800ffc7 	.word	0x0800ffc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	73fb      	strb	r3, [r7, #15]
    break;
 800ffb8:	e00b      	b.n	800ffd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ffba:	2303      	movs	r3, #3
 800ffbc:	73fb      	strb	r3, [r7, #15]
    break;
 800ffbe:	e008      	b.n	800ffd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ffc0:	2301      	movs	r3, #1
 800ffc2:	73fb      	strb	r3, [r7, #15]
    break;
 800ffc4:	e005      	b.n	800ffd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ffc6:	2303      	movs	r3, #3
 800ffc8:	73fb      	strb	r3, [r7, #15]
    break;
 800ffca:	e002      	b.n	800ffd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ffcc:	2303      	movs	r3, #3
 800ffce:	73fb      	strb	r3, [r7, #15]
    break;
 800ffd0:	bf00      	nop
  }
  return usb_status;
 800ffd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3714      	adds	r7, #20
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffde:	4770      	bx	lr

0800ffe0 <__cvt>:
 800ffe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe4:	ec57 6b10 	vmov	r6, r7, d0
 800ffe8:	2f00      	cmp	r7, #0
 800ffea:	460c      	mov	r4, r1
 800ffec:	4619      	mov	r1, r3
 800ffee:	463b      	mov	r3, r7
 800fff0:	bfbb      	ittet	lt
 800fff2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fff6:	461f      	movlt	r7, r3
 800fff8:	2300      	movge	r3, #0
 800fffa:	232d      	movlt	r3, #45	@ 0x2d
 800fffc:	700b      	strb	r3, [r1, #0]
 800fffe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010000:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010004:	4691      	mov	r9, r2
 8010006:	f023 0820 	bic.w	r8, r3, #32
 801000a:	bfbc      	itt	lt
 801000c:	4632      	movlt	r2, r6
 801000e:	4616      	movlt	r6, r2
 8010010:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010014:	d005      	beq.n	8010022 <__cvt+0x42>
 8010016:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801001a:	d100      	bne.n	801001e <__cvt+0x3e>
 801001c:	3401      	adds	r4, #1
 801001e:	2102      	movs	r1, #2
 8010020:	e000      	b.n	8010024 <__cvt+0x44>
 8010022:	2103      	movs	r1, #3
 8010024:	ab03      	add	r3, sp, #12
 8010026:	9301      	str	r3, [sp, #4]
 8010028:	ab02      	add	r3, sp, #8
 801002a:	9300      	str	r3, [sp, #0]
 801002c:	ec47 6b10 	vmov	d0, r6, r7
 8010030:	4653      	mov	r3, sl
 8010032:	4622      	mov	r2, r4
 8010034:	f000 feb8 	bl	8010da8 <_dtoa_r>
 8010038:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801003c:	4605      	mov	r5, r0
 801003e:	d119      	bne.n	8010074 <__cvt+0x94>
 8010040:	f019 0f01 	tst.w	r9, #1
 8010044:	d00e      	beq.n	8010064 <__cvt+0x84>
 8010046:	eb00 0904 	add.w	r9, r0, r4
 801004a:	2200      	movs	r2, #0
 801004c:	2300      	movs	r3, #0
 801004e:	4630      	mov	r0, r6
 8010050:	4639      	mov	r1, r7
 8010052:	f7f0 fd61 	bl	8000b18 <__aeabi_dcmpeq>
 8010056:	b108      	cbz	r0, 801005c <__cvt+0x7c>
 8010058:	f8cd 900c 	str.w	r9, [sp, #12]
 801005c:	2230      	movs	r2, #48	@ 0x30
 801005e:	9b03      	ldr	r3, [sp, #12]
 8010060:	454b      	cmp	r3, r9
 8010062:	d31e      	bcc.n	80100a2 <__cvt+0xc2>
 8010064:	9b03      	ldr	r3, [sp, #12]
 8010066:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010068:	1b5b      	subs	r3, r3, r5
 801006a:	4628      	mov	r0, r5
 801006c:	6013      	str	r3, [r2, #0]
 801006e:	b004      	add	sp, #16
 8010070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010074:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010078:	eb00 0904 	add.w	r9, r0, r4
 801007c:	d1e5      	bne.n	801004a <__cvt+0x6a>
 801007e:	7803      	ldrb	r3, [r0, #0]
 8010080:	2b30      	cmp	r3, #48	@ 0x30
 8010082:	d10a      	bne.n	801009a <__cvt+0xba>
 8010084:	2200      	movs	r2, #0
 8010086:	2300      	movs	r3, #0
 8010088:	4630      	mov	r0, r6
 801008a:	4639      	mov	r1, r7
 801008c:	f7f0 fd44 	bl	8000b18 <__aeabi_dcmpeq>
 8010090:	b918      	cbnz	r0, 801009a <__cvt+0xba>
 8010092:	f1c4 0401 	rsb	r4, r4, #1
 8010096:	f8ca 4000 	str.w	r4, [sl]
 801009a:	f8da 3000 	ldr.w	r3, [sl]
 801009e:	4499      	add	r9, r3
 80100a0:	e7d3      	b.n	801004a <__cvt+0x6a>
 80100a2:	1c59      	adds	r1, r3, #1
 80100a4:	9103      	str	r1, [sp, #12]
 80100a6:	701a      	strb	r2, [r3, #0]
 80100a8:	e7d9      	b.n	801005e <__cvt+0x7e>

080100aa <__exponent>:
 80100aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80100ac:	2900      	cmp	r1, #0
 80100ae:	bfba      	itte	lt
 80100b0:	4249      	neglt	r1, r1
 80100b2:	232d      	movlt	r3, #45	@ 0x2d
 80100b4:	232b      	movge	r3, #43	@ 0x2b
 80100b6:	2909      	cmp	r1, #9
 80100b8:	7002      	strb	r2, [r0, #0]
 80100ba:	7043      	strb	r3, [r0, #1]
 80100bc:	dd29      	ble.n	8010112 <__exponent+0x68>
 80100be:	f10d 0307 	add.w	r3, sp, #7
 80100c2:	461d      	mov	r5, r3
 80100c4:	270a      	movs	r7, #10
 80100c6:	461a      	mov	r2, r3
 80100c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80100cc:	fb07 1416 	mls	r4, r7, r6, r1
 80100d0:	3430      	adds	r4, #48	@ 0x30
 80100d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80100d6:	460c      	mov	r4, r1
 80100d8:	2c63      	cmp	r4, #99	@ 0x63
 80100da:	f103 33ff 	add.w	r3, r3, #4294967295
 80100de:	4631      	mov	r1, r6
 80100e0:	dcf1      	bgt.n	80100c6 <__exponent+0x1c>
 80100e2:	3130      	adds	r1, #48	@ 0x30
 80100e4:	1e94      	subs	r4, r2, #2
 80100e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80100ea:	1c41      	adds	r1, r0, #1
 80100ec:	4623      	mov	r3, r4
 80100ee:	42ab      	cmp	r3, r5
 80100f0:	d30a      	bcc.n	8010108 <__exponent+0x5e>
 80100f2:	f10d 0309 	add.w	r3, sp, #9
 80100f6:	1a9b      	subs	r3, r3, r2
 80100f8:	42ac      	cmp	r4, r5
 80100fa:	bf88      	it	hi
 80100fc:	2300      	movhi	r3, #0
 80100fe:	3302      	adds	r3, #2
 8010100:	4403      	add	r3, r0
 8010102:	1a18      	subs	r0, r3, r0
 8010104:	b003      	add	sp, #12
 8010106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010108:	f813 6b01 	ldrb.w	r6, [r3], #1
 801010c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010110:	e7ed      	b.n	80100ee <__exponent+0x44>
 8010112:	2330      	movs	r3, #48	@ 0x30
 8010114:	3130      	adds	r1, #48	@ 0x30
 8010116:	7083      	strb	r3, [r0, #2]
 8010118:	70c1      	strb	r1, [r0, #3]
 801011a:	1d03      	adds	r3, r0, #4
 801011c:	e7f1      	b.n	8010102 <__exponent+0x58>
	...

08010120 <_printf_float>:
 8010120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010124:	b08d      	sub	sp, #52	@ 0x34
 8010126:	460c      	mov	r4, r1
 8010128:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801012c:	4616      	mov	r6, r2
 801012e:	461f      	mov	r7, r3
 8010130:	4605      	mov	r5, r0
 8010132:	f000 fd2b 	bl	8010b8c <_localeconv_r>
 8010136:	6803      	ldr	r3, [r0, #0]
 8010138:	9304      	str	r3, [sp, #16]
 801013a:	4618      	mov	r0, r3
 801013c:	f7f0 f8c0 	bl	80002c0 <strlen>
 8010140:	2300      	movs	r3, #0
 8010142:	930a      	str	r3, [sp, #40]	@ 0x28
 8010144:	f8d8 3000 	ldr.w	r3, [r8]
 8010148:	9005      	str	r0, [sp, #20]
 801014a:	3307      	adds	r3, #7
 801014c:	f023 0307 	bic.w	r3, r3, #7
 8010150:	f103 0208 	add.w	r2, r3, #8
 8010154:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010158:	f8d4 b000 	ldr.w	fp, [r4]
 801015c:	f8c8 2000 	str.w	r2, [r8]
 8010160:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010164:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010168:	9307      	str	r3, [sp, #28]
 801016a:	f8cd 8018 	str.w	r8, [sp, #24]
 801016e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010172:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010176:	4b9c      	ldr	r3, [pc, #624]	@ (80103e8 <_printf_float+0x2c8>)
 8010178:	f04f 32ff 	mov.w	r2, #4294967295
 801017c:	f7f0 fcfe 	bl	8000b7c <__aeabi_dcmpun>
 8010180:	bb70      	cbnz	r0, 80101e0 <_printf_float+0xc0>
 8010182:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010186:	4b98      	ldr	r3, [pc, #608]	@ (80103e8 <_printf_float+0x2c8>)
 8010188:	f04f 32ff 	mov.w	r2, #4294967295
 801018c:	f7f0 fcd8 	bl	8000b40 <__aeabi_dcmple>
 8010190:	bb30      	cbnz	r0, 80101e0 <_printf_float+0xc0>
 8010192:	2200      	movs	r2, #0
 8010194:	2300      	movs	r3, #0
 8010196:	4640      	mov	r0, r8
 8010198:	4649      	mov	r1, r9
 801019a:	f7f0 fcc7 	bl	8000b2c <__aeabi_dcmplt>
 801019e:	b110      	cbz	r0, 80101a6 <_printf_float+0x86>
 80101a0:	232d      	movs	r3, #45	@ 0x2d
 80101a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101a6:	4a91      	ldr	r2, [pc, #580]	@ (80103ec <_printf_float+0x2cc>)
 80101a8:	4b91      	ldr	r3, [pc, #580]	@ (80103f0 <_printf_float+0x2d0>)
 80101aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80101ae:	bf8c      	ite	hi
 80101b0:	4690      	movhi	r8, r2
 80101b2:	4698      	movls	r8, r3
 80101b4:	2303      	movs	r3, #3
 80101b6:	6123      	str	r3, [r4, #16]
 80101b8:	f02b 0304 	bic.w	r3, fp, #4
 80101bc:	6023      	str	r3, [r4, #0]
 80101be:	f04f 0900 	mov.w	r9, #0
 80101c2:	9700      	str	r7, [sp, #0]
 80101c4:	4633      	mov	r3, r6
 80101c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80101c8:	4621      	mov	r1, r4
 80101ca:	4628      	mov	r0, r5
 80101cc:	f000 f9d2 	bl	8010574 <_printf_common>
 80101d0:	3001      	adds	r0, #1
 80101d2:	f040 808d 	bne.w	80102f0 <_printf_float+0x1d0>
 80101d6:	f04f 30ff 	mov.w	r0, #4294967295
 80101da:	b00d      	add	sp, #52	@ 0x34
 80101dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101e0:	4642      	mov	r2, r8
 80101e2:	464b      	mov	r3, r9
 80101e4:	4640      	mov	r0, r8
 80101e6:	4649      	mov	r1, r9
 80101e8:	f7f0 fcc8 	bl	8000b7c <__aeabi_dcmpun>
 80101ec:	b140      	cbz	r0, 8010200 <_printf_float+0xe0>
 80101ee:	464b      	mov	r3, r9
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	bfbc      	itt	lt
 80101f4:	232d      	movlt	r3, #45	@ 0x2d
 80101f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80101fa:	4a7e      	ldr	r2, [pc, #504]	@ (80103f4 <_printf_float+0x2d4>)
 80101fc:	4b7e      	ldr	r3, [pc, #504]	@ (80103f8 <_printf_float+0x2d8>)
 80101fe:	e7d4      	b.n	80101aa <_printf_float+0x8a>
 8010200:	6863      	ldr	r3, [r4, #4]
 8010202:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010206:	9206      	str	r2, [sp, #24]
 8010208:	1c5a      	adds	r2, r3, #1
 801020a:	d13b      	bne.n	8010284 <_printf_float+0x164>
 801020c:	2306      	movs	r3, #6
 801020e:	6063      	str	r3, [r4, #4]
 8010210:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010214:	2300      	movs	r3, #0
 8010216:	6022      	str	r2, [r4, #0]
 8010218:	9303      	str	r3, [sp, #12]
 801021a:	ab0a      	add	r3, sp, #40	@ 0x28
 801021c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010220:	ab09      	add	r3, sp, #36	@ 0x24
 8010222:	9300      	str	r3, [sp, #0]
 8010224:	6861      	ldr	r1, [r4, #4]
 8010226:	ec49 8b10 	vmov	d0, r8, r9
 801022a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801022e:	4628      	mov	r0, r5
 8010230:	f7ff fed6 	bl	800ffe0 <__cvt>
 8010234:	9b06      	ldr	r3, [sp, #24]
 8010236:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010238:	2b47      	cmp	r3, #71	@ 0x47
 801023a:	4680      	mov	r8, r0
 801023c:	d129      	bne.n	8010292 <_printf_float+0x172>
 801023e:	1cc8      	adds	r0, r1, #3
 8010240:	db02      	blt.n	8010248 <_printf_float+0x128>
 8010242:	6863      	ldr	r3, [r4, #4]
 8010244:	4299      	cmp	r1, r3
 8010246:	dd41      	ble.n	80102cc <_printf_float+0x1ac>
 8010248:	f1aa 0a02 	sub.w	sl, sl, #2
 801024c:	fa5f fa8a 	uxtb.w	sl, sl
 8010250:	3901      	subs	r1, #1
 8010252:	4652      	mov	r2, sl
 8010254:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010258:	9109      	str	r1, [sp, #36]	@ 0x24
 801025a:	f7ff ff26 	bl	80100aa <__exponent>
 801025e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010260:	1813      	adds	r3, r2, r0
 8010262:	2a01      	cmp	r2, #1
 8010264:	4681      	mov	r9, r0
 8010266:	6123      	str	r3, [r4, #16]
 8010268:	dc02      	bgt.n	8010270 <_printf_float+0x150>
 801026a:	6822      	ldr	r2, [r4, #0]
 801026c:	07d2      	lsls	r2, r2, #31
 801026e:	d501      	bpl.n	8010274 <_printf_float+0x154>
 8010270:	3301      	adds	r3, #1
 8010272:	6123      	str	r3, [r4, #16]
 8010274:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010278:	2b00      	cmp	r3, #0
 801027a:	d0a2      	beq.n	80101c2 <_printf_float+0xa2>
 801027c:	232d      	movs	r3, #45	@ 0x2d
 801027e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010282:	e79e      	b.n	80101c2 <_printf_float+0xa2>
 8010284:	9a06      	ldr	r2, [sp, #24]
 8010286:	2a47      	cmp	r2, #71	@ 0x47
 8010288:	d1c2      	bne.n	8010210 <_printf_float+0xf0>
 801028a:	2b00      	cmp	r3, #0
 801028c:	d1c0      	bne.n	8010210 <_printf_float+0xf0>
 801028e:	2301      	movs	r3, #1
 8010290:	e7bd      	b.n	801020e <_printf_float+0xee>
 8010292:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010296:	d9db      	bls.n	8010250 <_printf_float+0x130>
 8010298:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801029c:	d118      	bne.n	80102d0 <_printf_float+0x1b0>
 801029e:	2900      	cmp	r1, #0
 80102a0:	6863      	ldr	r3, [r4, #4]
 80102a2:	dd0b      	ble.n	80102bc <_printf_float+0x19c>
 80102a4:	6121      	str	r1, [r4, #16]
 80102a6:	b913      	cbnz	r3, 80102ae <_printf_float+0x18e>
 80102a8:	6822      	ldr	r2, [r4, #0]
 80102aa:	07d0      	lsls	r0, r2, #31
 80102ac:	d502      	bpl.n	80102b4 <_printf_float+0x194>
 80102ae:	3301      	adds	r3, #1
 80102b0:	440b      	add	r3, r1
 80102b2:	6123      	str	r3, [r4, #16]
 80102b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80102b6:	f04f 0900 	mov.w	r9, #0
 80102ba:	e7db      	b.n	8010274 <_printf_float+0x154>
 80102bc:	b913      	cbnz	r3, 80102c4 <_printf_float+0x1a4>
 80102be:	6822      	ldr	r2, [r4, #0]
 80102c0:	07d2      	lsls	r2, r2, #31
 80102c2:	d501      	bpl.n	80102c8 <_printf_float+0x1a8>
 80102c4:	3302      	adds	r3, #2
 80102c6:	e7f4      	b.n	80102b2 <_printf_float+0x192>
 80102c8:	2301      	movs	r3, #1
 80102ca:	e7f2      	b.n	80102b2 <_printf_float+0x192>
 80102cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80102d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102d2:	4299      	cmp	r1, r3
 80102d4:	db05      	blt.n	80102e2 <_printf_float+0x1c2>
 80102d6:	6823      	ldr	r3, [r4, #0]
 80102d8:	6121      	str	r1, [r4, #16]
 80102da:	07d8      	lsls	r0, r3, #31
 80102dc:	d5ea      	bpl.n	80102b4 <_printf_float+0x194>
 80102de:	1c4b      	adds	r3, r1, #1
 80102e0:	e7e7      	b.n	80102b2 <_printf_float+0x192>
 80102e2:	2900      	cmp	r1, #0
 80102e4:	bfd4      	ite	le
 80102e6:	f1c1 0202 	rsble	r2, r1, #2
 80102ea:	2201      	movgt	r2, #1
 80102ec:	4413      	add	r3, r2
 80102ee:	e7e0      	b.n	80102b2 <_printf_float+0x192>
 80102f0:	6823      	ldr	r3, [r4, #0]
 80102f2:	055a      	lsls	r2, r3, #21
 80102f4:	d407      	bmi.n	8010306 <_printf_float+0x1e6>
 80102f6:	6923      	ldr	r3, [r4, #16]
 80102f8:	4642      	mov	r2, r8
 80102fa:	4631      	mov	r1, r6
 80102fc:	4628      	mov	r0, r5
 80102fe:	47b8      	blx	r7
 8010300:	3001      	adds	r0, #1
 8010302:	d12b      	bne.n	801035c <_printf_float+0x23c>
 8010304:	e767      	b.n	80101d6 <_printf_float+0xb6>
 8010306:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801030a:	f240 80dd 	bls.w	80104c8 <_printf_float+0x3a8>
 801030e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010312:	2200      	movs	r2, #0
 8010314:	2300      	movs	r3, #0
 8010316:	f7f0 fbff 	bl	8000b18 <__aeabi_dcmpeq>
 801031a:	2800      	cmp	r0, #0
 801031c:	d033      	beq.n	8010386 <_printf_float+0x266>
 801031e:	4a37      	ldr	r2, [pc, #220]	@ (80103fc <_printf_float+0x2dc>)
 8010320:	2301      	movs	r3, #1
 8010322:	4631      	mov	r1, r6
 8010324:	4628      	mov	r0, r5
 8010326:	47b8      	blx	r7
 8010328:	3001      	adds	r0, #1
 801032a:	f43f af54 	beq.w	80101d6 <_printf_float+0xb6>
 801032e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010332:	4543      	cmp	r3, r8
 8010334:	db02      	blt.n	801033c <_printf_float+0x21c>
 8010336:	6823      	ldr	r3, [r4, #0]
 8010338:	07d8      	lsls	r0, r3, #31
 801033a:	d50f      	bpl.n	801035c <_printf_float+0x23c>
 801033c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010340:	4631      	mov	r1, r6
 8010342:	4628      	mov	r0, r5
 8010344:	47b8      	blx	r7
 8010346:	3001      	adds	r0, #1
 8010348:	f43f af45 	beq.w	80101d6 <_printf_float+0xb6>
 801034c:	f04f 0900 	mov.w	r9, #0
 8010350:	f108 38ff 	add.w	r8, r8, #4294967295
 8010354:	f104 0a1a 	add.w	sl, r4, #26
 8010358:	45c8      	cmp	r8, r9
 801035a:	dc09      	bgt.n	8010370 <_printf_float+0x250>
 801035c:	6823      	ldr	r3, [r4, #0]
 801035e:	079b      	lsls	r3, r3, #30
 8010360:	f100 8103 	bmi.w	801056a <_printf_float+0x44a>
 8010364:	68e0      	ldr	r0, [r4, #12]
 8010366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010368:	4298      	cmp	r0, r3
 801036a:	bfb8      	it	lt
 801036c:	4618      	movlt	r0, r3
 801036e:	e734      	b.n	80101da <_printf_float+0xba>
 8010370:	2301      	movs	r3, #1
 8010372:	4652      	mov	r2, sl
 8010374:	4631      	mov	r1, r6
 8010376:	4628      	mov	r0, r5
 8010378:	47b8      	blx	r7
 801037a:	3001      	adds	r0, #1
 801037c:	f43f af2b 	beq.w	80101d6 <_printf_float+0xb6>
 8010380:	f109 0901 	add.w	r9, r9, #1
 8010384:	e7e8      	b.n	8010358 <_printf_float+0x238>
 8010386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010388:	2b00      	cmp	r3, #0
 801038a:	dc39      	bgt.n	8010400 <_printf_float+0x2e0>
 801038c:	4a1b      	ldr	r2, [pc, #108]	@ (80103fc <_printf_float+0x2dc>)
 801038e:	2301      	movs	r3, #1
 8010390:	4631      	mov	r1, r6
 8010392:	4628      	mov	r0, r5
 8010394:	47b8      	blx	r7
 8010396:	3001      	adds	r0, #1
 8010398:	f43f af1d 	beq.w	80101d6 <_printf_float+0xb6>
 801039c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80103a0:	ea59 0303 	orrs.w	r3, r9, r3
 80103a4:	d102      	bne.n	80103ac <_printf_float+0x28c>
 80103a6:	6823      	ldr	r3, [r4, #0]
 80103a8:	07d9      	lsls	r1, r3, #31
 80103aa:	d5d7      	bpl.n	801035c <_printf_float+0x23c>
 80103ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103b0:	4631      	mov	r1, r6
 80103b2:	4628      	mov	r0, r5
 80103b4:	47b8      	blx	r7
 80103b6:	3001      	adds	r0, #1
 80103b8:	f43f af0d 	beq.w	80101d6 <_printf_float+0xb6>
 80103bc:	f04f 0a00 	mov.w	sl, #0
 80103c0:	f104 0b1a 	add.w	fp, r4, #26
 80103c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103c6:	425b      	negs	r3, r3
 80103c8:	4553      	cmp	r3, sl
 80103ca:	dc01      	bgt.n	80103d0 <_printf_float+0x2b0>
 80103cc:	464b      	mov	r3, r9
 80103ce:	e793      	b.n	80102f8 <_printf_float+0x1d8>
 80103d0:	2301      	movs	r3, #1
 80103d2:	465a      	mov	r2, fp
 80103d4:	4631      	mov	r1, r6
 80103d6:	4628      	mov	r0, r5
 80103d8:	47b8      	blx	r7
 80103da:	3001      	adds	r0, #1
 80103dc:	f43f aefb 	beq.w	80101d6 <_printf_float+0xb6>
 80103e0:	f10a 0a01 	add.w	sl, sl, #1
 80103e4:	e7ee      	b.n	80103c4 <_printf_float+0x2a4>
 80103e6:	bf00      	nop
 80103e8:	7fefffff 	.word	0x7fefffff
 80103ec:	080149b4 	.word	0x080149b4
 80103f0:	080149b0 	.word	0x080149b0
 80103f4:	080149bc 	.word	0x080149bc
 80103f8:	080149b8 	.word	0x080149b8
 80103fc:	080149c0 	.word	0x080149c0
 8010400:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010402:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010406:	4553      	cmp	r3, sl
 8010408:	bfa8      	it	ge
 801040a:	4653      	movge	r3, sl
 801040c:	2b00      	cmp	r3, #0
 801040e:	4699      	mov	r9, r3
 8010410:	dc36      	bgt.n	8010480 <_printf_float+0x360>
 8010412:	f04f 0b00 	mov.w	fp, #0
 8010416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801041a:	f104 021a 	add.w	r2, r4, #26
 801041e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010420:	9306      	str	r3, [sp, #24]
 8010422:	eba3 0309 	sub.w	r3, r3, r9
 8010426:	455b      	cmp	r3, fp
 8010428:	dc31      	bgt.n	801048e <_printf_float+0x36e>
 801042a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801042c:	459a      	cmp	sl, r3
 801042e:	dc3a      	bgt.n	80104a6 <_printf_float+0x386>
 8010430:	6823      	ldr	r3, [r4, #0]
 8010432:	07da      	lsls	r2, r3, #31
 8010434:	d437      	bmi.n	80104a6 <_printf_float+0x386>
 8010436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010438:	ebaa 0903 	sub.w	r9, sl, r3
 801043c:	9b06      	ldr	r3, [sp, #24]
 801043e:	ebaa 0303 	sub.w	r3, sl, r3
 8010442:	4599      	cmp	r9, r3
 8010444:	bfa8      	it	ge
 8010446:	4699      	movge	r9, r3
 8010448:	f1b9 0f00 	cmp.w	r9, #0
 801044c:	dc33      	bgt.n	80104b6 <_printf_float+0x396>
 801044e:	f04f 0800 	mov.w	r8, #0
 8010452:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010456:	f104 0b1a 	add.w	fp, r4, #26
 801045a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801045c:	ebaa 0303 	sub.w	r3, sl, r3
 8010460:	eba3 0309 	sub.w	r3, r3, r9
 8010464:	4543      	cmp	r3, r8
 8010466:	f77f af79 	ble.w	801035c <_printf_float+0x23c>
 801046a:	2301      	movs	r3, #1
 801046c:	465a      	mov	r2, fp
 801046e:	4631      	mov	r1, r6
 8010470:	4628      	mov	r0, r5
 8010472:	47b8      	blx	r7
 8010474:	3001      	adds	r0, #1
 8010476:	f43f aeae 	beq.w	80101d6 <_printf_float+0xb6>
 801047a:	f108 0801 	add.w	r8, r8, #1
 801047e:	e7ec      	b.n	801045a <_printf_float+0x33a>
 8010480:	4642      	mov	r2, r8
 8010482:	4631      	mov	r1, r6
 8010484:	4628      	mov	r0, r5
 8010486:	47b8      	blx	r7
 8010488:	3001      	adds	r0, #1
 801048a:	d1c2      	bne.n	8010412 <_printf_float+0x2f2>
 801048c:	e6a3      	b.n	80101d6 <_printf_float+0xb6>
 801048e:	2301      	movs	r3, #1
 8010490:	4631      	mov	r1, r6
 8010492:	4628      	mov	r0, r5
 8010494:	9206      	str	r2, [sp, #24]
 8010496:	47b8      	blx	r7
 8010498:	3001      	adds	r0, #1
 801049a:	f43f ae9c 	beq.w	80101d6 <_printf_float+0xb6>
 801049e:	9a06      	ldr	r2, [sp, #24]
 80104a0:	f10b 0b01 	add.w	fp, fp, #1
 80104a4:	e7bb      	b.n	801041e <_printf_float+0x2fe>
 80104a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80104aa:	4631      	mov	r1, r6
 80104ac:	4628      	mov	r0, r5
 80104ae:	47b8      	blx	r7
 80104b0:	3001      	adds	r0, #1
 80104b2:	d1c0      	bne.n	8010436 <_printf_float+0x316>
 80104b4:	e68f      	b.n	80101d6 <_printf_float+0xb6>
 80104b6:	9a06      	ldr	r2, [sp, #24]
 80104b8:	464b      	mov	r3, r9
 80104ba:	4442      	add	r2, r8
 80104bc:	4631      	mov	r1, r6
 80104be:	4628      	mov	r0, r5
 80104c0:	47b8      	blx	r7
 80104c2:	3001      	adds	r0, #1
 80104c4:	d1c3      	bne.n	801044e <_printf_float+0x32e>
 80104c6:	e686      	b.n	80101d6 <_printf_float+0xb6>
 80104c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80104cc:	f1ba 0f01 	cmp.w	sl, #1
 80104d0:	dc01      	bgt.n	80104d6 <_printf_float+0x3b6>
 80104d2:	07db      	lsls	r3, r3, #31
 80104d4:	d536      	bpl.n	8010544 <_printf_float+0x424>
 80104d6:	2301      	movs	r3, #1
 80104d8:	4642      	mov	r2, r8
 80104da:	4631      	mov	r1, r6
 80104dc:	4628      	mov	r0, r5
 80104de:	47b8      	blx	r7
 80104e0:	3001      	adds	r0, #1
 80104e2:	f43f ae78 	beq.w	80101d6 <_printf_float+0xb6>
 80104e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80104ea:	4631      	mov	r1, r6
 80104ec:	4628      	mov	r0, r5
 80104ee:	47b8      	blx	r7
 80104f0:	3001      	adds	r0, #1
 80104f2:	f43f ae70 	beq.w	80101d6 <_printf_float+0xb6>
 80104f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80104fa:	2200      	movs	r2, #0
 80104fc:	2300      	movs	r3, #0
 80104fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010502:	f7f0 fb09 	bl	8000b18 <__aeabi_dcmpeq>
 8010506:	b9c0      	cbnz	r0, 801053a <_printf_float+0x41a>
 8010508:	4653      	mov	r3, sl
 801050a:	f108 0201 	add.w	r2, r8, #1
 801050e:	4631      	mov	r1, r6
 8010510:	4628      	mov	r0, r5
 8010512:	47b8      	blx	r7
 8010514:	3001      	adds	r0, #1
 8010516:	d10c      	bne.n	8010532 <_printf_float+0x412>
 8010518:	e65d      	b.n	80101d6 <_printf_float+0xb6>
 801051a:	2301      	movs	r3, #1
 801051c:	465a      	mov	r2, fp
 801051e:	4631      	mov	r1, r6
 8010520:	4628      	mov	r0, r5
 8010522:	47b8      	blx	r7
 8010524:	3001      	adds	r0, #1
 8010526:	f43f ae56 	beq.w	80101d6 <_printf_float+0xb6>
 801052a:	f108 0801 	add.w	r8, r8, #1
 801052e:	45d0      	cmp	r8, sl
 8010530:	dbf3      	blt.n	801051a <_printf_float+0x3fa>
 8010532:	464b      	mov	r3, r9
 8010534:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010538:	e6df      	b.n	80102fa <_printf_float+0x1da>
 801053a:	f04f 0800 	mov.w	r8, #0
 801053e:	f104 0b1a 	add.w	fp, r4, #26
 8010542:	e7f4      	b.n	801052e <_printf_float+0x40e>
 8010544:	2301      	movs	r3, #1
 8010546:	4642      	mov	r2, r8
 8010548:	e7e1      	b.n	801050e <_printf_float+0x3ee>
 801054a:	2301      	movs	r3, #1
 801054c:	464a      	mov	r2, r9
 801054e:	4631      	mov	r1, r6
 8010550:	4628      	mov	r0, r5
 8010552:	47b8      	blx	r7
 8010554:	3001      	adds	r0, #1
 8010556:	f43f ae3e 	beq.w	80101d6 <_printf_float+0xb6>
 801055a:	f108 0801 	add.w	r8, r8, #1
 801055e:	68e3      	ldr	r3, [r4, #12]
 8010560:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010562:	1a5b      	subs	r3, r3, r1
 8010564:	4543      	cmp	r3, r8
 8010566:	dcf0      	bgt.n	801054a <_printf_float+0x42a>
 8010568:	e6fc      	b.n	8010364 <_printf_float+0x244>
 801056a:	f04f 0800 	mov.w	r8, #0
 801056e:	f104 0919 	add.w	r9, r4, #25
 8010572:	e7f4      	b.n	801055e <_printf_float+0x43e>

08010574 <_printf_common>:
 8010574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010578:	4616      	mov	r6, r2
 801057a:	4698      	mov	r8, r3
 801057c:	688a      	ldr	r2, [r1, #8]
 801057e:	690b      	ldr	r3, [r1, #16]
 8010580:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010584:	4293      	cmp	r3, r2
 8010586:	bfb8      	it	lt
 8010588:	4613      	movlt	r3, r2
 801058a:	6033      	str	r3, [r6, #0]
 801058c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010590:	4607      	mov	r7, r0
 8010592:	460c      	mov	r4, r1
 8010594:	b10a      	cbz	r2, 801059a <_printf_common+0x26>
 8010596:	3301      	adds	r3, #1
 8010598:	6033      	str	r3, [r6, #0]
 801059a:	6823      	ldr	r3, [r4, #0]
 801059c:	0699      	lsls	r1, r3, #26
 801059e:	bf42      	ittt	mi
 80105a0:	6833      	ldrmi	r3, [r6, #0]
 80105a2:	3302      	addmi	r3, #2
 80105a4:	6033      	strmi	r3, [r6, #0]
 80105a6:	6825      	ldr	r5, [r4, #0]
 80105a8:	f015 0506 	ands.w	r5, r5, #6
 80105ac:	d106      	bne.n	80105bc <_printf_common+0x48>
 80105ae:	f104 0a19 	add.w	sl, r4, #25
 80105b2:	68e3      	ldr	r3, [r4, #12]
 80105b4:	6832      	ldr	r2, [r6, #0]
 80105b6:	1a9b      	subs	r3, r3, r2
 80105b8:	42ab      	cmp	r3, r5
 80105ba:	dc26      	bgt.n	801060a <_printf_common+0x96>
 80105bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80105c0:	6822      	ldr	r2, [r4, #0]
 80105c2:	3b00      	subs	r3, #0
 80105c4:	bf18      	it	ne
 80105c6:	2301      	movne	r3, #1
 80105c8:	0692      	lsls	r2, r2, #26
 80105ca:	d42b      	bmi.n	8010624 <_printf_common+0xb0>
 80105cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80105d0:	4641      	mov	r1, r8
 80105d2:	4638      	mov	r0, r7
 80105d4:	47c8      	blx	r9
 80105d6:	3001      	adds	r0, #1
 80105d8:	d01e      	beq.n	8010618 <_printf_common+0xa4>
 80105da:	6823      	ldr	r3, [r4, #0]
 80105dc:	6922      	ldr	r2, [r4, #16]
 80105de:	f003 0306 	and.w	r3, r3, #6
 80105e2:	2b04      	cmp	r3, #4
 80105e4:	bf02      	ittt	eq
 80105e6:	68e5      	ldreq	r5, [r4, #12]
 80105e8:	6833      	ldreq	r3, [r6, #0]
 80105ea:	1aed      	subeq	r5, r5, r3
 80105ec:	68a3      	ldr	r3, [r4, #8]
 80105ee:	bf0c      	ite	eq
 80105f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80105f4:	2500      	movne	r5, #0
 80105f6:	4293      	cmp	r3, r2
 80105f8:	bfc4      	itt	gt
 80105fa:	1a9b      	subgt	r3, r3, r2
 80105fc:	18ed      	addgt	r5, r5, r3
 80105fe:	2600      	movs	r6, #0
 8010600:	341a      	adds	r4, #26
 8010602:	42b5      	cmp	r5, r6
 8010604:	d11a      	bne.n	801063c <_printf_common+0xc8>
 8010606:	2000      	movs	r0, #0
 8010608:	e008      	b.n	801061c <_printf_common+0xa8>
 801060a:	2301      	movs	r3, #1
 801060c:	4652      	mov	r2, sl
 801060e:	4641      	mov	r1, r8
 8010610:	4638      	mov	r0, r7
 8010612:	47c8      	blx	r9
 8010614:	3001      	adds	r0, #1
 8010616:	d103      	bne.n	8010620 <_printf_common+0xac>
 8010618:	f04f 30ff 	mov.w	r0, #4294967295
 801061c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010620:	3501      	adds	r5, #1
 8010622:	e7c6      	b.n	80105b2 <_printf_common+0x3e>
 8010624:	18e1      	adds	r1, r4, r3
 8010626:	1c5a      	adds	r2, r3, #1
 8010628:	2030      	movs	r0, #48	@ 0x30
 801062a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801062e:	4422      	add	r2, r4
 8010630:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010634:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010638:	3302      	adds	r3, #2
 801063a:	e7c7      	b.n	80105cc <_printf_common+0x58>
 801063c:	2301      	movs	r3, #1
 801063e:	4622      	mov	r2, r4
 8010640:	4641      	mov	r1, r8
 8010642:	4638      	mov	r0, r7
 8010644:	47c8      	blx	r9
 8010646:	3001      	adds	r0, #1
 8010648:	d0e6      	beq.n	8010618 <_printf_common+0xa4>
 801064a:	3601      	adds	r6, #1
 801064c:	e7d9      	b.n	8010602 <_printf_common+0x8e>
	...

08010650 <_printf_i>:
 8010650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010654:	7e0f      	ldrb	r7, [r1, #24]
 8010656:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010658:	2f78      	cmp	r7, #120	@ 0x78
 801065a:	4691      	mov	r9, r2
 801065c:	4680      	mov	r8, r0
 801065e:	460c      	mov	r4, r1
 8010660:	469a      	mov	sl, r3
 8010662:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010666:	d807      	bhi.n	8010678 <_printf_i+0x28>
 8010668:	2f62      	cmp	r7, #98	@ 0x62
 801066a:	d80a      	bhi.n	8010682 <_printf_i+0x32>
 801066c:	2f00      	cmp	r7, #0
 801066e:	f000 80d1 	beq.w	8010814 <_printf_i+0x1c4>
 8010672:	2f58      	cmp	r7, #88	@ 0x58
 8010674:	f000 80b8 	beq.w	80107e8 <_printf_i+0x198>
 8010678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801067c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010680:	e03a      	b.n	80106f8 <_printf_i+0xa8>
 8010682:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010686:	2b15      	cmp	r3, #21
 8010688:	d8f6      	bhi.n	8010678 <_printf_i+0x28>
 801068a:	a101      	add	r1, pc, #4	@ (adr r1, 8010690 <_printf_i+0x40>)
 801068c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010690:	080106e9 	.word	0x080106e9
 8010694:	080106fd 	.word	0x080106fd
 8010698:	08010679 	.word	0x08010679
 801069c:	08010679 	.word	0x08010679
 80106a0:	08010679 	.word	0x08010679
 80106a4:	08010679 	.word	0x08010679
 80106a8:	080106fd 	.word	0x080106fd
 80106ac:	08010679 	.word	0x08010679
 80106b0:	08010679 	.word	0x08010679
 80106b4:	08010679 	.word	0x08010679
 80106b8:	08010679 	.word	0x08010679
 80106bc:	080107fb 	.word	0x080107fb
 80106c0:	08010727 	.word	0x08010727
 80106c4:	080107b5 	.word	0x080107b5
 80106c8:	08010679 	.word	0x08010679
 80106cc:	08010679 	.word	0x08010679
 80106d0:	0801081d 	.word	0x0801081d
 80106d4:	08010679 	.word	0x08010679
 80106d8:	08010727 	.word	0x08010727
 80106dc:	08010679 	.word	0x08010679
 80106e0:	08010679 	.word	0x08010679
 80106e4:	080107bd 	.word	0x080107bd
 80106e8:	6833      	ldr	r3, [r6, #0]
 80106ea:	1d1a      	adds	r2, r3, #4
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	6032      	str	r2, [r6, #0]
 80106f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80106f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80106f8:	2301      	movs	r3, #1
 80106fa:	e09c      	b.n	8010836 <_printf_i+0x1e6>
 80106fc:	6833      	ldr	r3, [r6, #0]
 80106fe:	6820      	ldr	r0, [r4, #0]
 8010700:	1d19      	adds	r1, r3, #4
 8010702:	6031      	str	r1, [r6, #0]
 8010704:	0606      	lsls	r6, r0, #24
 8010706:	d501      	bpl.n	801070c <_printf_i+0xbc>
 8010708:	681d      	ldr	r5, [r3, #0]
 801070a:	e003      	b.n	8010714 <_printf_i+0xc4>
 801070c:	0645      	lsls	r5, r0, #25
 801070e:	d5fb      	bpl.n	8010708 <_printf_i+0xb8>
 8010710:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010714:	2d00      	cmp	r5, #0
 8010716:	da03      	bge.n	8010720 <_printf_i+0xd0>
 8010718:	232d      	movs	r3, #45	@ 0x2d
 801071a:	426d      	negs	r5, r5
 801071c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010720:	4858      	ldr	r0, [pc, #352]	@ (8010884 <_printf_i+0x234>)
 8010722:	230a      	movs	r3, #10
 8010724:	e011      	b.n	801074a <_printf_i+0xfa>
 8010726:	6821      	ldr	r1, [r4, #0]
 8010728:	6833      	ldr	r3, [r6, #0]
 801072a:	0608      	lsls	r0, r1, #24
 801072c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010730:	d402      	bmi.n	8010738 <_printf_i+0xe8>
 8010732:	0649      	lsls	r1, r1, #25
 8010734:	bf48      	it	mi
 8010736:	b2ad      	uxthmi	r5, r5
 8010738:	2f6f      	cmp	r7, #111	@ 0x6f
 801073a:	4852      	ldr	r0, [pc, #328]	@ (8010884 <_printf_i+0x234>)
 801073c:	6033      	str	r3, [r6, #0]
 801073e:	bf14      	ite	ne
 8010740:	230a      	movne	r3, #10
 8010742:	2308      	moveq	r3, #8
 8010744:	2100      	movs	r1, #0
 8010746:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801074a:	6866      	ldr	r6, [r4, #4]
 801074c:	60a6      	str	r6, [r4, #8]
 801074e:	2e00      	cmp	r6, #0
 8010750:	db05      	blt.n	801075e <_printf_i+0x10e>
 8010752:	6821      	ldr	r1, [r4, #0]
 8010754:	432e      	orrs	r6, r5
 8010756:	f021 0104 	bic.w	r1, r1, #4
 801075a:	6021      	str	r1, [r4, #0]
 801075c:	d04b      	beq.n	80107f6 <_printf_i+0x1a6>
 801075e:	4616      	mov	r6, r2
 8010760:	fbb5 f1f3 	udiv	r1, r5, r3
 8010764:	fb03 5711 	mls	r7, r3, r1, r5
 8010768:	5dc7      	ldrb	r7, [r0, r7]
 801076a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801076e:	462f      	mov	r7, r5
 8010770:	42bb      	cmp	r3, r7
 8010772:	460d      	mov	r5, r1
 8010774:	d9f4      	bls.n	8010760 <_printf_i+0x110>
 8010776:	2b08      	cmp	r3, #8
 8010778:	d10b      	bne.n	8010792 <_printf_i+0x142>
 801077a:	6823      	ldr	r3, [r4, #0]
 801077c:	07df      	lsls	r7, r3, #31
 801077e:	d508      	bpl.n	8010792 <_printf_i+0x142>
 8010780:	6923      	ldr	r3, [r4, #16]
 8010782:	6861      	ldr	r1, [r4, #4]
 8010784:	4299      	cmp	r1, r3
 8010786:	bfde      	ittt	le
 8010788:	2330      	movle	r3, #48	@ 0x30
 801078a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801078e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010792:	1b92      	subs	r2, r2, r6
 8010794:	6122      	str	r2, [r4, #16]
 8010796:	f8cd a000 	str.w	sl, [sp]
 801079a:	464b      	mov	r3, r9
 801079c:	aa03      	add	r2, sp, #12
 801079e:	4621      	mov	r1, r4
 80107a0:	4640      	mov	r0, r8
 80107a2:	f7ff fee7 	bl	8010574 <_printf_common>
 80107a6:	3001      	adds	r0, #1
 80107a8:	d14a      	bne.n	8010840 <_printf_i+0x1f0>
 80107aa:	f04f 30ff 	mov.w	r0, #4294967295
 80107ae:	b004      	add	sp, #16
 80107b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107b4:	6823      	ldr	r3, [r4, #0]
 80107b6:	f043 0320 	orr.w	r3, r3, #32
 80107ba:	6023      	str	r3, [r4, #0]
 80107bc:	4832      	ldr	r0, [pc, #200]	@ (8010888 <_printf_i+0x238>)
 80107be:	2778      	movs	r7, #120	@ 0x78
 80107c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80107c4:	6823      	ldr	r3, [r4, #0]
 80107c6:	6831      	ldr	r1, [r6, #0]
 80107c8:	061f      	lsls	r7, r3, #24
 80107ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80107ce:	d402      	bmi.n	80107d6 <_printf_i+0x186>
 80107d0:	065f      	lsls	r7, r3, #25
 80107d2:	bf48      	it	mi
 80107d4:	b2ad      	uxthmi	r5, r5
 80107d6:	6031      	str	r1, [r6, #0]
 80107d8:	07d9      	lsls	r1, r3, #31
 80107da:	bf44      	itt	mi
 80107dc:	f043 0320 	orrmi.w	r3, r3, #32
 80107e0:	6023      	strmi	r3, [r4, #0]
 80107e2:	b11d      	cbz	r5, 80107ec <_printf_i+0x19c>
 80107e4:	2310      	movs	r3, #16
 80107e6:	e7ad      	b.n	8010744 <_printf_i+0xf4>
 80107e8:	4826      	ldr	r0, [pc, #152]	@ (8010884 <_printf_i+0x234>)
 80107ea:	e7e9      	b.n	80107c0 <_printf_i+0x170>
 80107ec:	6823      	ldr	r3, [r4, #0]
 80107ee:	f023 0320 	bic.w	r3, r3, #32
 80107f2:	6023      	str	r3, [r4, #0]
 80107f4:	e7f6      	b.n	80107e4 <_printf_i+0x194>
 80107f6:	4616      	mov	r6, r2
 80107f8:	e7bd      	b.n	8010776 <_printf_i+0x126>
 80107fa:	6833      	ldr	r3, [r6, #0]
 80107fc:	6825      	ldr	r5, [r4, #0]
 80107fe:	6961      	ldr	r1, [r4, #20]
 8010800:	1d18      	adds	r0, r3, #4
 8010802:	6030      	str	r0, [r6, #0]
 8010804:	062e      	lsls	r6, r5, #24
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	d501      	bpl.n	801080e <_printf_i+0x1be>
 801080a:	6019      	str	r1, [r3, #0]
 801080c:	e002      	b.n	8010814 <_printf_i+0x1c4>
 801080e:	0668      	lsls	r0, r5, #25
 8010810:	d5fb      	bpl.n	801080a <_printf_i+0x1ba>
 8010812:	8019      	strh	r1, [r3, #0]
 8010814:	2300      	movs	r3, #0
 8010816:	6123      	str	r3, [r4, #16]
 8010818:	4616      	mov	r6, r2
 801081a:	e7bc      	b.n	8010796 <_printf_i+0x146>
 801081c:	6833      	ldr	r3, [r6, #0]
 801081e:	1d1a      	adds	r2, r3, #4
 8010820:	6032      	str	r2, [r6, #0]
 8010822:	681e      	ldr	r6, [r3, #0]
 8010824:	6862      	ldr	r2, [r4, #4]
 8010826:	2100      	movs	r1, #0
 8010828:	4630      	mov	r0, r6
 801082a:	f7ef fcf9 	bl	8000220 <memchr>
 801082e:	b108      	cbz	r0, 8010834 <_printf_i+0x1e4>
 8010830:	1b80      	subs	r0, r0, r6
 8010832:	6060      	str	r0, [r4, #4]
 8010834:	6863      	ldr	r3, [r4, #4]
 8010836:	6123      	str	r3, [r4, #16]
 8010838:	2300      	movs	r3, #0
 801083a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801083e:	e7aa      	b.n	8010796 <_printf_i+0x146>
 8010840:	6923      	ldr	r3, [r4, #16]
 8010842:	4632      	mov	r2, r6
 8010844:	4649      	mov	r1, r9
 8010846:	4640      	mov	r0, r8
 8010848:	47d0      	blx	sl
 801084a:	3001      	adds	r0, #1
 801084c:	d0ad      	beq.n	80107aa <_printf_i+0x15a>
 801084e:	6823      	ldr	r3, [r4, #0]
 8010850:	079b      	lsls	r3, r3, #30
 8010852:	d413      	bmi.n	801087c <_printf_i+0x22c>
 8010854:	68e0      	ldr	r0, [r4, #12]
 8010856:	9b03      	ldr	r3, [sp, #12]
 8010858:	4298      	cmp	r0, r3
 801085a:	bfb8      	it	lt
 801085c:	4618      	movlt	r0, r3
 801085e:	e7a6      	b.n	80107ae <_printf_i+0x15e>
 8010860:	2301      	movs	r3, #1
 8010862:	4632      	mov	r2, r6
 8010864:	4649      	mov	r1, r9
 8010866:	4640      	mov	r0, r8
 8010868:	47d0      	blx	sl
 801086a:	3001      	adds	r0, #1
 801086c:	d09d      	beq.n	80107aa <_printf_i+0x15a>
 801086e:	3501      	adds	r5, #1
 8010870:	68e3      	ldr	r3, [r4, #12]
 8010872:	9903      	ldr	r1, [sp, #12]
 8010874:	1a5b      	subs	r3, r3, r1
 8010876:	42ab      	cmp	r3, r5
 8010878:	dcf2      	bgt.n	8010860 <_printf_i+0x210>
 801087a:	e7eb      	b.n	8010854 <_printf_i+0x204>
 801087c:	2500      	movs	r5, #0
 801087e:	f104 0619 	add.w	r6, r4, #25
 8010882:	e7f5      	b.n	8010870 <_printf_i+0x220>
 8010884:	080149c2 	.word	0x080149c2
 8010888:	080149d3 	.word	0x080149d3

0801088c <std>:
 801088c:	2300      	movs	r3, #0
 801088e:	b510      	push	{r4, lr}
 8010890:	4604      	mov	r4, r0
 8010892:	e9c0 3300 	strd	r3, r3, [r0]
 8010896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801089a:	6083      	str	r3, [r0, #8]
 801089c:	8181      	strh	r1, [r0, #12]
 801089e:	6643      	str	r3, [r0, #100]	@ 0x64
 80108a0:	81c2      	strh	r2, [r0, #14]
 80108a2:	6183      	str	r3, [r0, #24]
 80108a4:	4619      	mov	r1, r3
 80108a6:	2208      	movs	r2, #8
 80108a8:	305c      	adds	r0, #92	@ 0x5c
 80108aa:	f000 f966 	bl	8010b7a <memset>
 80108ae:	4b0d      	ldr	r3, [pc, #52]	@ (80108e4 <std+0x58>)
 80108b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80108b2:	4b0d      	ldr	r3, [pc, #52]	@ (80108e8 <std+0x5c>)
 80108b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80108b6:	4b0d      	ldr	r3, [pc, #52]	@ (80108ec <std+0x60>)
 80108b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80108ba:	4b0d      	ldr	r3, [pc, #52]	@ (80108f0 <std+0x64>)
 80108bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80108be:	4b0d      	ldr	r3, [pc, #52]	@ (80108f4 <std+0x68>)
 80108c0:	6224      	str	r4, [r4, #32]
 80108c2:	429c      	cmp	r4, r3
 80108c4:	d006      	beq.n	80108d4 <std+0x48>
 80108c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80108ca:	4294      	cmp	r4, r2
 80108cc:	d002      	beq.n	80108d4 <std+0x48>
 80108ce:	33d0      	adds	r3, #208	@ 0xd0
 80108d0:	429c      	cmp	r4, r3
 80108d2:	d105      	bne.n	80108e0 <std+0x54>
 80108d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80108d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108dc:	f000 b9ca 	b.w	8010c74 <__retarget_lock_init_recursive>
 80108e0:	bd10      	pop	{r4, pc}
 80108e2:	bf00      	nop
 80108e4:	08010ac1 	.word	0x08010ac1
 80108e8:	08010ae3 	.word	0x08010ae3
 80108ec:	08010b1b 	.word	0x08010b1b
 80108f0:	08010b3f 	.word	0x08010b3f
 80108f4:	200036f8 	.word	0x200036f8

080108f8 <stdio_exit_handler>:
 80108f8:	4a02      	ldr	r2, [pc, #8]	@ (8010904 <stdio_exit_handler+0xc>)
 80108fa:	4903      	ldr	r1, [pc, #12]	@ (8010908 <stdio_exit_handler+0x10>)
 80108fc:	4803      	ldr	r0, [pc, #12]	@ (801090c <stdio_exit_handler+0x14>)
 80108fe:	f000 b869 	b.w	80109d4 <_fwalk_sglue>
 8010902:	bf00      	nop
 8010904:	200001a0 	.word	0x200001a0
 8010908:	080125f5 	.word	0x080125f5
 801090c:	200001b0 	.word	0x200001b0

08010910 <cleanup_stdio>:
 8010910:	6841      	ldr	r1, [r0, #4]
 8010912:	4b0c      	ldr	r3, [pc, #48]	@ (8010944 <cleanup_stdio+0x34>)
 8010914:	4299      	cmp	r1, r3
 8010916:	b510      	push	{r4, lr}
 8010918:	4604      	mov	r4, r0
 801091a:	d001      	beq.n	8010920 <cleanup_stdio+0x10>
 801091c:	f001 fe6a 	bl	80125f4 <_fflush_r>
 8010920:	68a1      	ldr	r1, [r4, #8]
 8010922:	4b09      	ldr	r3, [pc, #36]	@ (8010948 <cleanup_stdio+0x38>)
 8010924:	4299      	cmp	r1, r3
 8010926:	d002      	beq.n	801092e <cleanup_stdio+0x1e>
 8010928:	4620      	mov	r0, r4
 801092a:	f001 fe63 	bl	80125f4 <_fflush_r>
 801092e:	68e1      	ldr	r1, [r4, #12]
 8010930:	4b06      	ldr	r3, [pc, #24]	@ (801094c <cleanup_stdio+0x3c>)
 8010932:	4299      	cmp	r1, r3
 8010934:	d004      	beq.n	8010940 <cleanup_stdio+0x30>
 8010936:	4620      	mov	r0, r4
 8010938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801093c:	f001 be5a 	b.w	80125f4 <_fflush_r>
 8010940:	bd10      	pop	{r4, pc}
 8010942:	bf00      	nop
 8010944:	200036f8 	.word	0x200036f8
 8010948:	20003760 	.word	0x20003760
 801094c:	200037c8 	.word	0x200037c8

08010950 <global_stdio_init.part.0>:
 8010950:	b510      	push	{r4, lr}
 8010952:	4b0b      	ldr	r3, [pc, #44]	@ (8010980 <global_stdio_init.part.0+0x30>)
 8010954:	4c0b      	ldr	r4, [pc, #44]	@ (8010984 <global_stdio_init.part.0+0x34>)
 8010956:	4a0c      	ldr	r2, [pc, #48]	@ (8010988 <global_stdio_init.part.0+0x38>)
 8010958:	601a      	str	r2, [r3, #0]
 801095a:	4620      	mov	r0, r4
 801095c:	2200      	movs	r2, #0
 801095e:	2104      	movs	r1, #4
 8010960:	f7ff ff94 	bl	801088c <std>
 8010964:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010968:	2201      	movs	r2, #1
 801096a:	2109      	movs	r1, #9
 801096c:	f7ff ff8e 	bl	801088c <std>
 8010970:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010974:	2202      	movs	r2, #2
 8010976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801097a:	2112      	movs	r1, #18
 801097c:	f7ff bf86 	b.w	801088c <std>
 8010980:	20003830 	.word	0x20003830
 8010984:	200036f8 	.word	0x200036f8
 8010988:	080108f9 	.word	0x080108f9

0801098c <__sfp_lock_acquire>:
 801098c:	4801      	ldr	r0, [pc, #4]	@ (8010994 <__sfp_lock_acquire+0x8>)
 801098e:	f000 b972 	b.w	8010c76 <__retarget_lock_acquire_recursive>
 8010992:	bf00      	nop
 8010994:	20003839 	.word	0x20003839

08010998 <__sfp_lock_release>:
 8010998:	4801      	ldr	r0, [pc, #4]	@ (80109a0 <__sfp_lock_release+0x8>)
 801099a:	f000 b96d 	b.w	8010c78 <__retarget_lock_release_recursive>
 801099e:	bf00      	nop
 80109a0:	20003839 	.word	0x20003839

080109a4 <__sinit>:
 80109a4:	b510      	push	{r4, lr}
 80109a6:	4604      	mov	r4, r0
 80109a8:	f7ff fff0 	bl	801098c <__sfp_lock_acquire>
 80109ac:	6a23      	ldr	r3, [r4, #32]
 80109ae:	b11b      	cbz	r3, 80109b8 <__sinit+0x14>
 80109b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80109b4:	f7ff bff0 	b.w	8010998 <__sfp_lock_release>
 80109b8:	4b04      	ldr	r3, [pc, #16]	@ (80109cc <__sinit+0x28>)
 80109ba:	6223      	str	r3, [r4, #32]
 80109bc:	4b04      	ldr	r3, [pc, #16]	@ (80109d0 <__sinit+0x2c>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d1f5      	bne.n	80109b0 <__sinit+0xc>
 80109c4:	f7ff ffc4 	bl	8010950 <global_stdio_init.part.0>
 80109c8:	e7f2      	b.n	80109b0 <__sinit+0xc>
 80109ca:	bf00      	nop
 80109cc:	08010911 	.word	0x08010911
 80109d0:	20003830 	.word	0x20003830

080109d4 <_fwalk_sglue>:
 80109d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109d8:	4607      	mov	r7, r0
 80109da:	4688      	mov	r8, r1
 80109dc:	4614      	mov	r4, r2
 80109de:	2600      	movs	r6, #0
 80109e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80109e4:	f1b9 0901 	subs.w	r9, r9, #1
 80109e8:	d505      	bpl.n	80109f6 <_fwalk_sglue+0x22>
 80109ea:	6824      	ldr	r4, [r4, #0]
 80109ec:	2c00      	cmp	r4, #0
 80109ee:	d1f7      	bne.n	80109e0 <_fwalk_sglue+0xc>
 80109f0:	4630      	mov	r0, r6
 80109f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109f6:	89ab      	ldrh	r3, [r5, #12]
 80109f8:	2b01      	cmp	r3, #1
 80109fa:	d907      	bls.n	8010a0c <_fwalk_sglue+0x38>
 80109fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010a00:	3301      	adds	r3, #1
 8010a02:	d003      	beq.n	8010a0c <_fwalk_sglue+0x38>
 8010a04:	4629      	mov	r1, r5
 8010a06:	4638      	mov	r0, r7
 8010a08:	47c0      	blx	r8
 8010a0a:	4306      	orrs	r6, r0
 8010a0c:	3568      	adds	r5, #104	@ 0x68
 8010a0e:	e7e9      	b.n	80109e4 <_fwalk_sglue+0x10>

08010a10 <sniprintf>:
 8010a10:	b40c      	push	{r2, r3}
 8010a12:	b530      	push	{r4, r5, lr}
 8010a14:	4b18      	ldr	r3, [pc, #96]	@ (8010a78 <sniprintf+0x68>)
 8010a16:	1e0c      	subs	r4, r1, #0
 8010a18:	681d      	ldr	r5, [r3, #0]
 8010a1a:	b09d      	sub	sp, #116	@ 0x74
 8010a1c:	da08      	bge.n	8010a30 <sniprintf+0x20>
 8010a1e:	238b      	movs	r3, #139	@ 0x8b
 8010a20:	602b      	str	r3, [r5, #0]
 8010a22:	f04f 30ff 	mov.w	r0, #4294967295
 8010a26:	b01d      	add	sp, #116	@ 0x74
 8010a28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a2c:	b002      	add	sp, #8
 8010a2e:	4770      	bx	lr
 8010a30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010a34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010a38:	f04f 0300 	mov.w	r3, #0
 8010a3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010a3e:	bf14      	ite	ne
 8010a40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010a44:	4623      	moveq	r3, r4
 8010a46:	9304      	str	r3, [sp, #16]
 8010a48:	9307      	str	r3, [sp, #28]
 8010a4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010a4e:	9002      	str	r0, [sp, #8]
 8010a50:	9006      	str	r0, [sp, #24]
 8010a52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010a56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010a58:	ab21      	add	r3, sp, #132	@ 0x84
 8010a5a:	a902      	add	r1, sp, #8
 8010a5c:	4628      	mov	r0, r5
 8010a5e:	9301      	str	r3, [sp, #4]
 8010a60:	f001 fc48 	bl	80122f4 <_svfiprintf_r>
 8010a64:	1c43      	adds	r3, r0, #1
 8010a66:	bfbc      	itt	lt
 8010a68:	238b      	movlt	r3, #139	@ 0x8b
 8010a6a:	602b      	strlt	r3, [r5, #0]
 8010a6c:	2c00      	cmp	r4, #0
 8010a6e:	d0da      	beq.n	8010a26 <sniprintf+0x16>
 8010a70:	9b02      	ldr	r3, [sp, #8]
 8010a72:	2200      	movs	r2, #0
 8010a74:	701a      	strb	r2, [r3, #0]
 8010a76:	e7d6      	b.n	8010a26 <sniprintf+0x16>
 8010a78:	200001ac 	.word	0x200001ac

08010a7c <siprintf>:
 8010a7c:	b40e      	push	{r1, r2, r3}
 8010a7e:	b510      	push	{r4, lr}
 8010a80:	b09d      	sub	sp, #116	@ 0x74
 8010a82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010a84:	9002      	str	r0, [sp, #8]
 8010a86:	9006      	str	r0, [sp, #24]
 8010a88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010a8c:	480a      	ldr	r0, [pc, #40]	@ (8010ab8 <siprintf+0x3c>)
 8010a8e:	9107      	str	r1, [sp, #28]
 8010a90:	9104      	str	r1, [sp, #16]
 8010a92:	490a      	ldr	r1, [pc, #40]	@ (8010abc <siprintf+0x40>)
 8010a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a98:	9105      	str	r1, [sp, #20]
 8010a9a:	2400      	movs	r4, #0
 8010a9c:	a902      	add	r1, sp, #8
 8010a9e:	6800      	ldr	r0, [r0, #0]
 8010aa0:	9301      	str	r3, [sp, #4]
 8010aa2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010aa4:	f001 fc26 	bl	80122f4 <_svfiprintf_r>
 8010aa8:	9b02      	ldr	r3, [sp, #8]
 8010aaa:	701c      	strb	r4, [r3, #0]
 8010aac:	b01d      	add	sp, #116	@ 0x74
 8010aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ab2:	b003      	add	sp, #12
 8010ab4:	4770      	bx	lr
 8010ab6:	bf00      	nop
 8010ab8:	200001ac 	.word	0x200001ac
 8010abc:	ffff0208 	.word	0xffff0208

08010ac0 <__sread>:
 8010ac0:	b510      	push	{r4, lr}
 8010ac2:	460c      	mov	r4, r1
 8010ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ac8:	f000 f886 	bl	8010bd8 <_read_r>
 8010acc:	2800      	cmp	r0, #0
 8010ace:	bfab      	itete	ge
 8010ad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8010ad4:	181b      	addge	r3, r3, r0
 8010ad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010ada:	bfac      	ite	ge
 8010adc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010ade:	81a3      	strhlt	r3, [r4, #12]
 8010ae0:	bd10      	pop	{r4, pc}

08010ae2 <__swrite>:
 8010ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ae6:	461f      	mov	r7, r3
 8010ae8:	898b      	ldrh	r3, [r1, #12]
 8010aea:	05db      	lsls	r3, r3, #23
 8010aec:	4605      	mov	r5, r0
 8010aee:	460c      	mov	r4, r1
 8010af0:	4616      	mov	r6, r2
 8010af2:	d505      	bpl.n	8010b00 <__swrite+0x1e>
 8010af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010af8:	2302      	movs	r3, #2
 8010afa:	2200      	movs	r2, #0
 8010afc:	f000 f85a 	bl	8010bb4 <_lseek_r>
 8010b00:	89a3      	ldrh	r3, [r4, #12]
 8010b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010b0a:	81a3      	strh	r3, [r4, #12]
 8010b0c:	4632      	mov	r2, r6
 8010b0e:	463b      	mov	r3, r7
 8010b10:	4628      	mov	r0, r5
 8010b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b16:	f000 b871 	b.w	8010bfc <_write_r>

08010b1a <__sseek>:
 8010b1a:	b510      	push	{r4, lr}
 8010b1c:	460c      	mov	r4, r1
 8010b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b22:	f000 f847 	bl	8010bb4 <_lseek_r>
 8010b26:	1c43      	adds	r3, r0, #1
 8010b28:	89a3      	ldrh	r3, [r4, #12]
 8010b2a:	bf15      	itete	ne
 8010b2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010b2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010b32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010b36:	81a3      	strheq	r3, [r4, #12]
 8010b38:	bf18      	it	ne
 8010b3a:	81a3      	strhne	r3, [r4, #12]
 8010b3c:	bd10      	pop	{r4, pc}

08010b3e <__sclose>:
 8010b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b42:	f000 b827 	b.w	8010b94 <_close_r>

08010b46 <memmove>:
 8010b46:	4288      	cmp	r0, r1
 8010b48:	b510      	push	{r4, lr}
 8010b4a:	eb01 0402 	add.w	r4, r1, r2
 8010b4e:	d902      	bls.n	8010b56 <memmove+0x10>
 8010b50:	4284      	cmp	r4, r0
 8010b52:	4623      	mov	r3, r4
 8010b54:	d807      	bhi.n	8010b66 <memmove+0x20>
 8010b56:	1e43      	subs	r3, r0, #1
 8010b58:	42a1      	cmp	r1, r4
 8010b5a:	d008      	beq.n	8010b6e <memmove+0x28>
 8010b5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b64:	e7f8      	b.n	8010b58 <memmove+0x12>
 8010b66:	4402      	add	r2, r0
 8010b68:	4601      	mov	r1, r0
 8010b6a:	428a      	cmp	r2, r1
 8010b6c:	d100      	bne.n	8010b70 <memmove+0x2a>
 8010b6e:	bd10      	pop	{r4, pc}
 8010b70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b78:	e7f7      	b.n	8010b6a <memmove+0x24>

08010b7a <memset>:
 8010b7a:	4402      	add	r2, r0
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	4293      	cmp	r3, r2
 8010b80:	d100      	bne.n	8010b84 <memset+0xa>
 8010b82:	4770      	bx	lr
 8010b84:	f803 1b01 	strb.w	r1, [r3], #1
 8010b88:	e7f9      	b.n	8010b7e <memset+0x4>
	...

08010b8c <_localeconv_r>:
 8010b8c:	4800      	ldr	r0, [pc, #0]	@ (8010b90 <_localeconv_r+0x4>)
 8010b8e:	4770      	bx	lr
 8010b90:	200002ec 	.word	0x200002ec

08010b94 <_close_r>:
 8010b94:	b538      	push	{r3, r4, r5, lr}
 8010b96:	4d06      	ldr	r5, [pc, #24]	@ (8010bb0 <_close_r+0x1c>)
 8010b98:	2300      	movs	r3, #0
 8010b9a:	4604      	mov	r4, r0
 8010b9c:	4608      	mov	r0, r1
 8010b9e:	602b      	str	r3, [r5, #0]
 8010ba0:	f7f2 f8f6 	bl	8002d90 <_close>
 8010ba4:	1c43      	adds	r3, r0, #1
 8010ba6:	d102      	bne.n	8010bae <_close_r+0x1a>
 8010ba8:	682b      	ldr	r3, [r5, #0]
 8010baa:	b103      	cbz	r3, 8010bae <_close_r+0x1a>
 8010bac:	6023      	str	r3, [r4, #0]
 8010bae:	bd38      	pop	{r3, r4, r5, pc}
 8010bb0:	20003834 	.word	0x20003834

08010bb4 <_lseek_r>:
 8010bb4:	b538      	push	{r3, r4, r5, lr}
 8010bb6:	4d07      	ldr	r5, [pc, #28]	@ (8010bd4 <_lseek_r+0x20>)
 8010bb8:	4604      	mov	r4, r0
 8010bba:	4608      	mov	r0, r1
 8010bbc:	4611      	mov	r1, r2
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	602a      	str	r2, [r5, #0]
 8010bc2:	461a      	mov	r2, r3
 8010bc4:	f7f2 f90b 	bl	8002dde <_lseek>
 8010bc8:	1c43      	adds	r3, r0, #1
 8010bca:	d102      	bne.n	8010bd2 <_lseek_r+0x1e>
 8010bcc:	682b      	ldr	r3, [r5, #0]
 8010bce:	b103      	cbz	r3, 8010bd2 <_lseek_r+0x1e>
 8010bd0:	6023      	str	r3, [r4, #0]
 8010bd2:	bd38      	pop	{r3, r4, r5, pc}
 8010bd4:	20003834 	.word	0x20003834

08010bd8 <_read_r>:
 8010bd8:	b538      	push	{r3, r4, r5, lr}
 8010bda:	4d07      	ldr	r5, [pc, #28]	@ (8010bf8 <_read_r+0x20>)
 8010bdc:	4604      	mov	r4, r0
 8010bde:	4608      	mov	r0, r1
 8010be0:	4611      	mov	r1, r2
 8010be2:	2200      	movs	r2, #0
 8010be4:	602a      	str	r2, [r5, #0]
 8010be6:	461a      	mov	r2, r3
 8010be8:	f7f2 f899 	bl	8002d1e <_read>
 8010bec:	1c43      	adds	r3, r0, #1
 8010bee:	d102      	bne.n	8010bf6 <_read_r+0x1e>
 8010bf0:	682b      	ldr	r3, [r5, #0]
 8010bf2:	b103      	cbz	r3, 8010bf6 <_read_r+0x1e>
 8010bf4:	6023      	str	r3, [r4, #0]
 8010bf6:	bd38      	pop	{r3, r4, r5, pc}
 8010bf8:	20003834 	.word	0x20003834

08010bfc <_write_r>:
 8010bfc:	b538      	push	{r3, r4, r5, lr}
 8010bfe:	4d07      	ldr	r5, [pc, #28]	@ (8010c1c <_write_r+0x20>)
 8010c00:	4604      	mov	r4, r0
 8010c02:	4608      	mov	r0, r1
 8010c04:	4611      	mov	r1, r2
 8010c06:	2200      	movs	r2, #0
 8010c08:	602a      	str	r2, [r5, #0]
 8010c0a:	461a      	mov	r2, r3
 8010c0c:	f7f2 f8a4 	bl	8002d58 <_write>
 8010c10:	1c43      	adds	r3, r0, #1
 8010c12:	d102      	bne.n	8010c1a <_write_r+0x1e>
 8010c14:	682b      	ldr	r3, [r5, #0]
 8010c16:	b103      	cbz	r3, 8010c1a <_write_r+0x1e>
 8010c18:	6023      	str	r3, [r4, #0]
 8010c1a:	bd38      	pop	{r3, r4, r5, pc}
 8010c1c:	20003834 	.word	0x20003834

08010c20 <__errno>:
 8010c20:	4b01      	ldr	r3, [pc, #4]	@ (8010c28 <__errno+0x8>)
 8010c22:	6818      	ldr	r0, [r3, #0]
 8010c24:	4770      	bx	lr
 8010c26:	bf00      	nop
 8010c28:	200001ac 	.word	0x200001ac

08010c2c <__libc_init_array>:
 8010c2c:	b570      	push	{r4, r5, r6, lr}
 8010c2e:	4d0d      	ldr	r5, [pc, #52]	@ (8010c64 <__libc_init_array+0x38>)
 8010c30:	4c0d      	ldr	r4, [pc, #52]	@ (8010c68 <__libc_init_array+0x3c>)
 8010c32:	1b64      	subs	r4, r4, r5
 8010c34:	10a4      	asrs	r4, r4, #2
 8010c36:	2600      	movs	r6, #0
 8010c38:	42a6      	cmp	r6, r4
 8010c3a:	d109      	bne.n	8010c50 <__libc_init_array+0x24>
 8010c3c:	4d0b      	ldr	r5, [pc, #44]	@ (8010c6c <__libc_init_array+0x40>)
 8010c3e:	4c0c      	ldr	r4, [pc, #48]	@ (8010c70 <__libc_init_array+0x44>)
 8010c40:	f002 f84e 	bl	8012ce0 <_init>
 8010c44:	1b64      	subs	r4, r4, r5
 8010c46:	10a4      	asrs	r4, r4, #2
 8010c48:	2600      	movs	r6, #0
 8010c4a:	42a6      	cmp	r6, r4
 8010c4c:	d105      	bne.n	8010c5a <__libc_init_array+0x2e>
 8010c4e:	bd70      	pop	{r4, r5, r6, pc}
 8010c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c54:	4798      	blx	r3
 8010c56:	3601      	adds	r6, #1
 8010c58:	e7ee      	b.n	8010c38 <__libc_init_array+0xc>
 8010c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c5e:	4798      	blx	r3
 8010c60:	3601      	adds	r6, #1
 8010c62:	e7f2      	b.n	8010c4a <__libc_init_array+0x1e>
 8010c64:	08014d2c 	.word	0x08014d2c
 8010c68:	08014d2c 	.word	0x08014d2c
 8010c6c:	08014d2c 	.word	0x08014d2c
 8010c70:	08014d30 	.word	0x08014d30

08010c74 <__retarget_lock_init_recursive>:
 8010c74:	4770      	bx	lr

08010c76 <__retarget_lock_acquire_recursive>:
 8010c76:	4770      	bx	lr

08010c78 <__retarget_lock_release_recursive>:
 8010c78:	4770      	bx	lr

08010c7a <memcpy>:
 8010c7a:	440a      	add	r2, r1
 8010c7c:	4291      	cmp	r1, r2
 8010c7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8010c82:	d100      	bne.n	8010c86 <memcpy+0xc>
 8010c84:	4770      	bx	lr
 8010c86:	b510      	push	{r4, lr}
 8010c88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c90:	4291      	cmp	r1, r2
 8010c92:	d1f9      	bne.n	8010c88 <memcpy+0xe>
 8010c94:	bd10      	pop	{r4, pc}

08010c96 <quorem>:
 8010c96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c9a:	6903      	ldr	r3, [r0, #16]
 8010c9c:	690c      	ldr	r4, [r1, #16]
 8010c9e:	42a3      	cmp	r3, r4
 8010ca0:	4607      	mov	r7, r0
 8010ca2:	db7e      	blt.n	8010da2 <quorem+0x10c>
 8010ca4:	3c01      	subs	r4, #1
 8010ca6:	f101 0814 	add.w	r8, r1, #20
 8010caa:	00a3      	lsls	r3, r4, #2
 8010cac:	f100 0514 	add.w	r5, r0, #20
 8010cb0:	9300      	str	r3, [sp, #0]
 8010cb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010cb6:	9301      	str	r3, [sp, #4]
 8010cb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010cbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010cc0:	3301      	adds	r3, #1
 8010cc2:	429a      	cmp	r2, r3
 8010cc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8010ccc:	d32e      	bcc.n	8010d2c <quorem+0x96>
 8010cce:	f04f 0a00 	mov.w	sl, #0
 8010cd2:	46c4      	mov	ip, r8
 8010cd4:	46ae      	mov	lr, r5
 8010cd6:	46d3      	mov	fp, sl
 8010cd8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010cdc:	b298      	uxth	r0, r3
 8010cde:	fb06 a000 	mla	r0, r6, r0, sl
 8010ce2:	0c02      	lsrs	r2, r0, #16
 8010ce4:	0c1b      	lsrs	r3, r3, #16
 8010ce6:	fb06 2303 	mla	r3, r6, r3, r2
 8010cea:	f8de 2000 	ldr.w	r2, [lr]
 8010cee:	b280      	uxth	r0, r0
 8010cf0:	b292      	uxth	r2, r2
 8010cf2:	1a12      	subs	r2, r2, r0
 8010cf4:	445a      	add	r2, fp
 8010cf6:	f8de 0000 	ldr.w	r0, [lr]
 8010cfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010cfe:	b29b      	uxth	r3, r3
 8010d00:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010d04:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010d08:	b292      	uxth	r2, r2
 8010d0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010d0e:	45e1      	cmp	r9, ip
 8010d10:	f84e 2b04 	str.w	r2, [lr], #4
 8010d14:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010d18:	d2de      	bcs.n	8010cd8 <quorem+0x42>
 8010d1a:	9b00      	ldr	r3, [sp, #0]
 8010d1c:	58eb      	ldr	r3, [r5, r3]
 8010d1e:	b92b      	cbnz	r3, 8010d2c <quorem+0x96>
 8010d20:	9b01      	ldr	r3, [sp, #4]
 8010d22:	3b04      	subs	r3, #4
 8010d24:	429d      	cmp	r5, r3
 8010d26:	461a      	mov	r2, r3
 8010d28:	d32f      	bcc.n	8010d8a <quorem+0xf4>
 8010d2a:	613c      	str	r4, [r7, #16]
 8010d2c:	4638      	mov	r0, r7
 8010d2e:	f001 f97d 	bl	801202c <__mcmp>
 8010d32:	2800      	cmp	r0, #0
 8010d34:	db25      	blt.n	8010d82 <quorem+0xec>
 8010d36:	4629      	mov	r1, r5
 8010d38:	2000      	movs	r0, #0
 8010d3a:	f858 2b04 	ldr.w	r2, [r8], #4
 8010d3e:	f8d1 c000 	ldr.w	ip, [r1]
 8010d42:	fa1f fe82 	uxth.w	lr, r2
 8010d46:	fa1f f38c 	uxth.w	r3, ip
 8010d4a:	eba3 030e 	sub.w	r3, r3, lr
 8010d4e:	4403      	add	r3, r0
 8010d50:	0c12      	lsrs	r2, r2, #16
 8010d52:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010d56:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010d5a:	b29b      	uxth	r3, r3
 8010d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d60:	45c1      	cmp	r9, r8
 8010d62:	f841 3b04 	str.w	r3, [r1], #4
 8010d66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010d6a:	d2e6      	bcs.n	8010d3a <quorem+0xa4>
 8010d6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d74:	b922      	cbnz	r2, 8010d80 <quorem+0xea>
 8010d76:	3b04      	subs	r3, #4
 8010d78:	429d      	cmp	r5, r3
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	d30b      	bcc.n	8010d96 <quorem+0x100>
 8010d7e:	613c      	str	r4, [r7, #16]
 8010d80:	3601      	adds	r6, #1
 8010d82:	4630      	mov	r0, r6
 8010d84:	b003      	add	sp, #12
 8010d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d8a:	6812      	ldr	r2, [r2, #0]
 8010d8c:	3b04      	subs	r3, #4
 8010d8e:	2a00      	cmp	r2, #0
 8010d90:	d1cb      	bne.n	8010d2a <quorem+0x94>
 8010d92:	3c01      	subs	r4, #1
 8010d94:	e7c6      	b.n	8010d24 <quorem+0x8e>
 8010d96:	6812      	ldr	r2, [r2, #0]
 8010d98:	3b04      	subs	r3, #4
 8010d9a:	2a00      	cmp	r2, #0
 8010d9c:	d1ef      	bne.n	8010d7e <quorem+0xe8>
 8010d9e:	3c01      	subs	r4, #1
 8010da0:	e7ea      	b.n	8010d78 <quorem+0xe2>
 8010da2:	2000      	movs	r0, #0
 8010da4:	e7ee      	b.n	8010d84 <quorem+0xee>
	...

08010da8 <_dtoa_r>:
 8010da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dac:	69c7      	ldr	r7, [r0, #28]
 8010dae:	b097      	sub	sp, #92	@ 0x5c
 8010db0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010db4:	ec55 4b10 	vmov	r4, r5, d0
 8010db8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010dba:	9107      	str	r1, [sp, #28]
 8010dbc:	4681      	mov	r9, r0
 8010dbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8010dc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8010dc2:	b97f      	cbnz	r7, 8010de4 <_dtoa_r+0x3c>
 8010dc4:	2010      	movs	r0, #16
 8010dc6:	f000 fe09 	bl	80119dc <malloc>
 8010dca:	4602      	mov	r2, r0
 8010dcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8010dd0:	b920      	cbnz	r0, 8010ddc <_dtoa_r+0x34>
 8010dd2:	4ba9      	ldr	r3, [pc, #676]	@ (8011078 <_dtoa_r+0x2d0>)
 8010dd4:	21ef      	movs	r1, #239	@ 0xef
 8010dd6:	48a9      	ldr	r0, [pc, #676]	@ (801107c <_dtoa_r+0x2d4>)
 8010dd8:	f001 fc44 	bl	8012664 <__assert_func>
 8010ddc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010de0:	6007      	str	r7, [r0, #0]
 8010de2:	60c7      	str	r7, [r0, #12]
 8010de4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010de8:	6819      	ldr	r1, [r3, #0]
 8010dea:	b159      	cbz	r1, 8010e04 <_dtoa_r+0x5c>
 8010dec:	685a      	ldr	r2, [r3, #4]
 8010dee:	604a      	str	r2, [r1, #4]
 8010df0:	2301      	movs	r3, #1
 8010df2:	4093      	lsls	r3, r2
 8010df4:	608b      	str	r3, [r1, #8]
 8010df6:	4648      	mov	r0, r9
 8010df8:	f000 fee6 	bl	8011bc8 <_Bfree>
 8010dfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010e00:	2200      	movs	r2, #0
 8010e02:	601a      	str	r2, [r3, #0]
 8010e04:	1e2b      	subs	r3, r5, #0
 8010e06:	bfb9      	ittee	lt
 8010e08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010e0c:	9305      	strlt	r3, [sp, #20]
 8010e0e:	2300      	movge	r3, #0
 8010e10:	6033      	strge	r3, [r6, #0]
 8010e12:	9f05      	ldr	r7, [sp, #20]
 8010e14:	4b9a      	ldr	r3, [pc, #616]	@ (8011080 <_dtoa_r+0x2d8>)
 8010e16:	bfbc      	itt	lt
 8010e18:	2201      	movlt	r2, #1
 8010e1a:	6032      	strlt	r2, [r6, #0]
 8010e1c:	43bb      	bics	r3, r7
 8010e1e:	d112      	bne.n	8010e46 <_dtoa_r+0x9e>
 8010e20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010e22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010e26:	6013      	str	r3, [r2, #0]
 8010e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010e2c:	4323      	orrs	r3, r4
 8010e2e:	f000 855a 	beq.w	80118e6 <_dtoa_r+0xb3e>
 8010e32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011094 <_dtoa_r+0x2ec>
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	f000 855c 	beq.w	80118f6 <_dtoa_r+0xb4e>
 8010e3e:	f10a 0303 	add.w	r3, sl, #3
 8010e42:	f000 bd56 	b.w	80118f2 <_dtoa_r+0xb4a>
 8010e46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010e4a:	2200      	movs	r2, #0
 8010e4c:	ec51 0b17 	vmov	r0, r1, d7
 8010e50:	2300      	movs	r3, #0
 8010e52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010e56:	f7ef fe5f 	bl	8000b18 <__aeabi_dcmpeq>
 8010e5a:	4680      	mov	r8, r0
 8010e5c:	b158      	cbz	r0, 8010e76 <_dtoa_r+0xce>
 8010e5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010e60:	2301      	movs	r3, #1
 8010e62:	6013      	str	r3, [r2, #0]
 8010e64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e66:	b113      	cbz	r3, 8010e6e <_dtoa_r+0xc6>
 8010e68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010e6a:	4b86      	ldr	r3, [pc, #536]	@ (8011084 <_dtoa_r+0x2dc>)
 8010e6c:	6013      	str	r3, [r2, #0]
 8010e6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011098 <_dtoa_r+0x2f0>
 8010e72:	f000 bd40 	b.w	80118f6 <_dtoa_r+0xb4e>
 8010e76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010e7a:	aa14      	add	r2, sp, #80	@ 0x50
 8010e7c:	a915      	add	r1, sp, #84	@ 0x54
 8010e7e:	4648      	mov	r0, r9
 8010e80:	f001 f984 	bl	801218c <__d2b>
 8010e84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010e88:	9002      	str	r0, [sp, #8]
 8010e8a:	2e00      	cmp	r6, #0
 8010e8c:	d078      	beq.n	8010f80 <_dtoa_r+0x1d8>
 8010e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010e9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010ea0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010ea4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010ea8:	4619      	mov	r1, r3
 8010eaa:	2200      	movs	r2, #0
 8010eac:	4b76      	ldr	r3, [pc, #472]	@ (8011088 <_dtoa_r+0x2e0>)
 8010eae:	f7ef fa13 	bl	80002d8 <__aeabi_dsub>
 8010eb2:	a36b      	add	r3, pc, #428	@ (adr r3, 8011060 <_dtoa_r+0x2b8>)
 8010eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb8:	f7ef fbc6 	bl	8000648 <__aeabi_dmul>
 8010ebc:	a36a      	add	r3, pc, #424	@ (adr r3, 8011068 <_dtoa_r+0x2c0>)
 8010ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec2:	f7ef fa0b 	bl	80002dc <__adddf3>
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	4630      	mov	r0, r6
 8010eca:	460d      	mov	r5, r1
 8010ecc:	f7ef fb52 	bl	8000574 <__aeabi_i2d>
 8010ed0:	a367      	add	r3, pc, #412	@ (adr r3, 8011070 <_dtoa_r+0x2c8>)
 8010ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ed6:	f7ef fbb7 	bl	8000648 <__aeabi_dmul>
 8010eda:	4602      	mov	r2, r0
 8010edc:	460b      	mov	r3, r1
 8010ede:	4620      	mov	r0, r4
 8010ee0:	4629      	mov	r1, r5
 8010ee2:	f7ef f9fb 	bl	80002dc <__adddf3>
 8010ee6:	4604      	mov	r4, r0
 8010ee8:	460d      	mov	r5, r1
 8010eea:	f7ef fe5d 	bl	8000ba8 <__aeabi_d2iz>
 8010eee:	2200      	movs	r2, #0
 8010ef0:	4607      	mov	r7, r0
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	f7ef fe18 	bl	8000b2c <__aeabi_dcmplt>
 8010efc:	b140      	cbz	r0, 8010f10 <_dtoa_r+0x168>
 8010efe:	4638      	mov	r0, r7
 8010f00:	f7ef fb38 	bl	8000574 <__aeabi_i2d>
 8010f04:	4622      	mov	r2, r4
 8010f06:	462b      	mov	r3, r5
 8010f08:	f7ef fe06 	bl	8000b18 <__aeabi_dcmpeq>
 8010f0c:	b900      	cbnz	r0, 8010f10 <_dtoa_r+0x168>
 8010f0e:	3f01      	subs	r7, #1
 8010f10:	2f16      	cmp	r7, #22
 8010f12:	d852      	bhi.n	8010fba <_dtoa_r+0x212>
 8010f14:	4b5d      	ldr	r3, [pc, #372]	@ (801108c <_dtoa_r+0x2e4>)
 8010f16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010f22:	f7ef fe03 	bl	8000b2c <__aeabi_dcmplt>
 8010f26:	2800      	cmp	r0, #0
 8010f28:	d049      	beq.n	8010fbe <_dtoa_r+0x216>
 8010f2a:	3f01      	subs	r7, #1
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010f30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010f32:	1b9b      	subs	r3, r3, r6
 8010f34:	1e5a      	subs	r2, r3, #1
 8010f36:	bf45      	ittet	mi
 8010f38:	f1c3 0301 	rsbmi	r3, r3, #1
 8010f3c:	9300      	strmi	r3, [sp, #0]
 8010f3e:	2300      	movpl	r3, #0
 8010f40:	2300      	movmi	r3, #0
 8010f42:	9206      	str	r2, [sp, #24]
 8010f44:	bf54      	ite	pl
 8010f46:	9300      	strpl	r3, [sp, #0]
 8010f48:	9306      	strmi	r3, [sp, #24]
 8010f4a:	2f00      	cmp	r7, #0
 8010f4c:	db39      	blt.n	8010fc2 <_dtoa_r+0x21a>
 8010f4e:	9b06      	ldr	r3, [sp, #24]
 8010f50:	970d      	str	r7, [sp, #52]	@ 0x34
 8010f52:	443b      	add	r3, r7
 8010f54:	9306      	str	r3, [sp, #24]
 8010f56:	2300      	movs	r3, #0
 8010f58:	9308      	str	r3, [sp, #32]
 8010f5a:	9b07      	ldr	r3, [sp, #28]
 8010f5c:	2b09      	cmp	r3, #9
 8010f5e:	d863      	bhi.n	8011028 <_dtoa_r+0x280>
 8010f60:	2b05      	cmp	r3, #5
 8010f62:	bfc4      	itt	gt
 8010f64:	3b04      	subgt	r3, #4
 8010f66:	9307      	strgt	r3, [sp, #28]
 8010f68:	9b07      	ldr	r3, [sp, #28]
 8010f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8010f6e:	bfcc      	ite	gt
 8010f70:	2400      	movgt	r4, #0
 8010f72:	2401      	movle	r4, #1
 8010f74:	2b03      	cmp	r3, #3
 8010f76:	d863      	bhi.n	8011040 <_dtoa_r+0x298>
 8010f78:	e8df f003 	tbb	[pc, r3]
 8010f7c:	2b375452 	.word	0x2b375452
 8010f80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010f84:	441e      	add	r6, r3
 8010f86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010f8a:	2b20      	cmp	r3, #32
 8010f8c:	bfc1      	itttt	gt
 8010f8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010f92:	409f      	lslgt	r7, r3
 8010f94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010f98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010f9c:	bfd6      	itet	le
 8010f9e:	f1c3 0320 	rsble	r3, r3, #32
 8010fa2:	ea47 0003 	orrgt.w	r0, r7, r3
 8010fa6:	fa04 f003 	lslle.w	r0, r4, r3
 8010faa:	f7ef fad3 	bl	8000554 <__aeabi_ui2d>
 8010fae:	2201      	movs	r2, #1
 8010fb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010fb4:	3e01      	subs	r6, #1
 8010fb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8010fb8:	e776      	b.n	8010ea8 <_dtoa_r+0x100>
 8010fba:	2301      	movs	r3, #1
 8010fbc:	e7b7      	b.n	8010f2e <_dtoa_r+0x186>
 8010fbe:	9010      	str	r0, [sp, #64]	@ 0x40
 8010fc0:	e7b6      	b.n	8010f30 <_dtoa_r+0x188>
 8010fc2:	9b00      	ldr	r3, [sp, #0]
 8010fc4:	1bdb      	subs	r3, r3, r7
 8010fc6:	9300      	str	r3, [sp, #0]
 8010fc8:	427b      	negs	r3, r7
 8010fca:	9308      	str	r3, [sp, #32]
 8010fcc:	2300      	movs	r3, #0
 8010fce:	930d      	str	r3, [sp, #52]	@ 0x34
 8010fd0:	e7c3      	b.n	8010f5a <_dtoa_r+0x1b2>
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010fd8:	eb07 0b03 	add.w	fp, r7, r3
 8010fdc:	f10b 0301 	add.w	r3, fp, #1
 8010fe0:	2b01      	cmp	r3, #1
 8010fe2:	9303      	str	r3, [sp, #12]
 8010fe4:	bfb8      	it	lt
 8010fe6:	2301      	movlt	r3, #1
 8010fe8:	e006      	b.n	8010ff8 <_dtoa_r+0x250>
 8010fea:	2301      	movs	r3, #1
 8010fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	dd28      	ble.n	8011046 <_dtoa_r+0x29e>
 8010ff4:	469b      	mov	fp, r3
 8010ff6:	9303      	str	r3, [sp, #12]
 8010ff8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010ffc:	2100      	movs	r1, #0
 8010ffe:	2204      	movs	r2, #4
 8011000:	f102 0514 	add.w	r5, r2, #20
 8011004:	429d      	cmp	r5, r3
 8011006:	d926      	bls.n	8011056 <_dtoa_r+0x2ae>
 8011008:	6041      	str	r1, [r0, #4]
 801100a:	4648      	mov	r0, r9
 801100c:	f000 fd9c 	bl	8011b48 <_Balloc>
 8011010:	4682      	mov	sl, r0
 8011012:	2800      	cmp	r0, #0
 8011014:	d142      	bne.n	801109c <_dtoa_r+0x2f4>
 8011016:	4b1e      	ldr	r3, [pc, #120]	@ (8011090 <_dtoa_r+0x2e8>)
 8011018:	4602      	mov	r2, r0
 801101a:	f240 11af 	movw	r1, #431	@ 0x1af
 801101e:	e6da      	b.n	8010dd6 <_dtoa_r+0x2e>
 8011020:	2300      	movs	r3, #0
 8011022:	e7e3      	b.n	8010fec <_dtoa_r+0x244>
 8011024:	2300      	movs	r3, #0
 8011026:	e7d5      	b.n	8010fd4 <_dtoa_r+0x22c>
 8011028:	2401      	movs	r4, #1
 801102a:	2300      	movs	r3, #0
 801102c:	9307      	str	r3, [sp, #28]
 801102e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011030:	f04f 3bff 	mov.w	fp, #4294967295
 8011034:	2200      	movs	r2, #0
 8011036:	f8cd b00c 	str.w	fp, [sp, #12]
 801103a:	2312      	movs	r3, #18
 801103c:	920c      	str	r2, [sp, #48]	@ 0x30
 801103e:	e7db      	b.n	8010ff8 <_dtoa_r+0x250>
 8011040:	2301      	movs	r3, #1
 8011042:	9309      	str	r3, [sp, #36]	@ 0x24
 8011044:	e7f4      	b.n	8011030 <_dtoa_r+0x288>
 8011046:	f04f 0b01 	mov.w	fp, #1
 801104a:	f8cd b00c 	str.w	fp, [sp, #12]
 801104e:	465b      	mov	r3, fp
 8011050:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011054:	e7d0      	b.n	8010ff8 <_dtoa_r+0x250>
 8011056:	3101      	adds	r1, #1
 8011058:	0052      	lsls	r2, r2, #1
 801105a:	e7d1      	b.n	8011000 <_dtoa_r+0x258>
 801105c:	f3af 8000 	nop.w
 8011060:	636f4361 	.word	0x636f4361
 8011064:	3fd287a7 	.word	0x3fd287a7
 8011068:	8b60c8b3 	.word	0x8b60c8b3
 801106c:	3fc68a28 	.word	0x3fc68a28
 8011070:	509f79fb 	.word	0x509f79fb
 8011074:	3fd34413 	.word	0x3fd34413
 8011078:	080149f1 	.word	0x080149f1
 801107c:	08014a08 	.word	0x08014a08
 8011080:	7ff00000 	.word	0x7ff00000
 8011084:	080149c1 	.word	0x080149c1
 8011088:	3ff80000 	.word	0x3ff80000
 801108c:	08014b58 	.word	0x08014b58
 8011090:	08014a60 	.word	0x08014a60
 8011094:	080149ed 	.word	0x080149ed
 8011098:	080149c0 	.word	0x080149c0
 801109c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80110a0:	6018      	str	r0, [r3, #0]
 80110a2:	9b03      	ldr	r3, [sp, #12]
 80110a4:	2b0e      	cmp	r3, #14
 80110a6:	f200 80a1 	bhi.w	80111ec <_dtoa_r+0x444>
 80110aa:	2c00      	cmp	r4, #0
 80110ac:	f000 809e 	beq.w	80111ec <_dtoa_r+0x444>
 80110b0:	2f00      	cmp	r7, #0
 80110b2:	dd33      	ble.n	801111c <_dtoa_r+0x374>
 80110b4:	4b9c      	ldr	r3, [pc, #624]	@ (8011328 <_dtoa_r+0x580>)
 80110b6:	f007 020f 	and.w	r2, r7, #15
 80110ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80110be:	ed93 7b00 	vldr	d7, [r3]
 80110c2:	05f8      	lsls	r0, r7, #23
 80110c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80110c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80110cc:	d516      	bpl.n	80110fc <_dtoa_r+0x354>
 80110ce:	4b97      	ldr	r3, [pc, #604]	@ (801132c <_dtoa_r+0x584>)
 80110d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80110d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80110d8:	f7ef fbe0 	bl	800089c <__aeabi_ddiv>
 80110dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110e0:	f004 040f 	and.w	r4, r4, #15
 80110e4:	2603      	movs	r6, #3
 80110e6:	4d91      	ldr	r5, [pc, #580]	@ (801132c <_dtoa_r+0x584>)
 80110e8:	b954      	cbnz	r4, 8011100 <_dtoa_r+0x358>
 80110ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80110ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110f2:	f7ef fbd3 	bl	800089c <__aeabi_ddiv>
 80110f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110fa:	e028      	b.n	801114e <_dtoa_r+0x3a6>
 80110fc:	2602      	movs	r6, #2
 80110fe:	e7f2      	b.n	80110e6 <_dtoa_r+0x33e>
 8011100:	07e1      	lsls	r1, r4, #31
 8011102:	d508      	bpl.n	8011116 <_dtoa_r+0x36e>
 8011104:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011108:	e9d5 2300 	ldrd	r2, r3, [r5]
 801110c:	f7ef fa9c 	bl	8000648 <__aeabi_dmul>
 8011110:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011114:	3601      	adds	r6, #1
 8011116:	1064      	asrs	r4, r4, #1
 8011118:	3508      	adds	r5, #8
 801111a:	e7e5      	b.n	80110e8 <_dtoa_r+0x340>
 801111c:	f000 80af 	beq.w	801127e <_dtoa_r+0x4d6>
 8011120:	427c      	negs	r4, r7
 8011122:	4b81      	ldr	r3, [pc, #516]	@ (8011328 <_dtoa_r+0x580>)
 8011124:	4d81      	ldr	r5, [pc, #516]	@ (801132c <_dtoa_r+0x584>)
 8011126:	f004 020f 	and.w	r2, r4, #15
 801112a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011136:	f7ef fa87 	bl	8000648 <__aeabi_dmul>
 801113a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801113e:	1124      	asrs	r4, r4, #4
 8011140:	2300      	movs	r3, #0
 8011142:	2602      	movs	r6, #2
 8011144:	2c00      	cmp	r4, #0
 8011146:	f040 808f 	bne.w	8011268 <_dtoa_r+0x4c0>
 801114a:	2b00      	cmp	r3, #0
 801114c:	d1d3      	bne.n	80110f6 <_dtoa_r+0x34e>
 801114e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011150:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011154:	2b00      	cmp	r3, #0
 8011156:	f000 8094 	beq.w	8011282 <_dtoa_r+0x4da>
 801115a:	4b75      	ldr	r3, [pc, #468]	@ (8011330 <_dtoa_r+0x588>)
 801115c:	2200      	movs	r2, #0
 801115e:	4620      	mov	r0, r4
 8011160:	4629      	mov	r1, r5
 8011162:	f7ef fce3 	bl	8000b2c <__aeabi_dcmplt>
 8011166:	2800      	cmp	r0, #0
 8011168:	f000 808b 	beq.w	8011282 <_dtoa_r+0x4da>
 801116c:	9b03      	ldr	r3, [sp, #12]
 801116e:	2b00      	cmp	r3, #0
 8011170:	f000 8087 	beq.w	8011282 <_dtoa_r+0x4da>
 8011174:	f1bb 0f00 	cmp.w	fp, #0
 8011178:	dd34      	ble.n	80111e4 <_dtoa_r+0x43c>
 801117a:	4620      	mov	r0, r4
 801117c:	4b6d      	ldr	r3, [pc, #436]	@ (8011334 <_dtoa_r+0x58c>)
 801117e:	2200      	movs	r2, #0
 8011180:	4629      	mov	r1, r5
 8011182:	f7ef fa61 	bl	8000648 <__aeabi_dmul>
 8011186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801118a:	f107 38ff 	add.w	r8, r7, #4294967295
 801118e:	3601      	adds	r6, #1
 8011190:	465c      	mov	r4, fp
 8011192:	4630      	mov	r0, r6
 8011194:	f7ef f9ee 	bl	8000574 <__aeabi_i2d>
 8011198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801119c:	f7ef fa54 	bl	8000648 <__aeabi_dmul>
 80111a0:	4b65      	ldr	r3, [pc, #404]	@ (8011338 <_dtoa_r+0x590>)
 80111a2:	2200      	movs	r2, #0
 80111a4:	f7ef f89a 	bl	80002dc <__adddf3>
 80111a8:	4605      	mov	r5, r0
 80111aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80111ae:	2c00      	cmp	r4, #0
 80111b0:	d16a      	bne.n	8011288 <_dtoa_r+0x4e0>
 80111b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111b6:	4b61      	ldr	r3, [pc, #388]	@ (801133c <_dtoa_r+0x594>)
 80111b8:	2200      	movs	r2, #0
 80111ba:	f7ef f88d 	bl	80002d8 <__aeabi_dsub>
 80111be:	4602      	mov	r2, r0
 80111c0:	460b      	mov	r3, r1
 80111c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80111c6:	462a      	mov	r2, r5
 80111c8:	4633      	mov	r3, r6
 80111ca:	f7ef fccd 	bl	8000b68 <__aeabi_dcmpgt>
 80111ce:	2800      	cmp	r0, #0
 80111d0:	f040 8298 	bne.w	8011704 <_dtoa_r+0x95c>
 80111d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111d8:	462a      	mov	r2, r5
 80111da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80111de:	f7ef fca5 	bl	8000b2c <__aeabi_dcmplt>
 80111e2:	bb38      	cbnz	r0, 8011234 <_dtoa_r+0x48c>
 80111e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80111e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80111ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	f2c0 8157 	blt.w	80114a2 <_dtoa_r+0x6fa>
 80111f4:	2f0e      	cmp	r7, #14
 80111f6:	f300 8154 	bgt.w	80114a2 <_dtoa_r+0x6fa>
 80111fa:	4b4b      	ldr	r3, [pc, #300]	@ (8011328 <_dtoa_r+0x580>)
 80111fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011200:	ed93 7b00 	vldr	d7, [r3]
 8011204:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011206:	2b00      	cmp	r3, #0
 8011208:	ed8d 7b00 	vstr	d7, [sp]
 801120c:	f280 80e5 	bge.w	80113da <_dtoa_r+0x632>
 8011210:	9b03      	ldr	r3, [sp, #12]
 8011212:	2b00      	cmp	r3, #0
 8011214:	f300 80e1 	bgt.w	80113da <_dtoa_r+0x632>
 8011218:	d10c      	bne.n	8011234 <_dtoa_r+0x48c>
 801121a:	4b48      	ldr	r3, [pc, #288]	@ (801133c <_dtoa_r+0x594>)
 801121c:	2200      	movs	r2, #0
 801121e:	ec51 0b17 	vmov	r0, r1, d7
 8011222:	f7ef fa11 	bl	8000648 <__aeabi_dmul>
 8011226:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801122a:	f7ef fc93 	bl	8000b54 <__aeabi_dcmpge>
 801122e:	2800      	cmp	r0, #0
 8011230:	f000 8266 	beq.w	8011700 <_dtoa_r+0x958>
 8011234:	2400      	movs	r4, #0
 8011236:	4625      	mov	r5, r4
 8011238:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801123a:	4656      	mov	r6, sl
 801123c:	ea6f 0803 	mvn.w	r8, r3
 8011240:	2700      	movs	r7, #0
 8011242:	4621      	mov	r1, r4
 8011244:	4648      	mov	r0, r9
 8011246:	f000 fcbf 	bl	8011bc8 <_Bfree>
 801124a:	2d00      	cmp	r5, #0
 801124c:	f000 80bd 	beq.w	80113ca <_dtoa_r+0x622>
 8011250:	b12f      	cbz	r7, 801125e <_dtoa_r+0x4b6>
 8011252:	42af      	cmp	r7, r5
 8011254:	d003      	beq.n	801125e <_dtoa_r+0x4b6>
 8011256:	4639      	mov	r1, r7
 8011258:	4648      	mov	r0, r9
 801125a:	f000 fcb5 	bl	8011bc8 <_Bfree>
 801125e:	4629      	mov	r1, r5
 8011260:	4648      	mov	r0, r9
 8011262:	f000 fcb1 	bl	8011bc8 <_Bfree>
 8011266:	e0b0      	b.n	80113ca <_dtoa_r+0x622>
 8011268:	07e2      	lsls	r2, r4, #31
 801126a:	d505      	bpl.n	8011278 <_dtoa_r+0x4d0>
 801126c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011270:	f7ef f9ea 	bl	8000648 <__aeabi_dmul>
 8011274:	3601      	adds	r6, #1
 8011276:	2301      	movs	r3, #1
 8011278:	1064      	asrs	r4, r4, #1
 801127a:	3508      	adds	r5, #8
 801127c:	e762      	b.n	8011144 <_dtoa_r+0x39c>
 801127e:	2602      	movs	r6, #2
 8011280:	e765      	b.n	801114e <_dtoa_r+0x3a6>
 8011282:	9c03      	ldr	r4, [sp, #12]
 8011284:	46b8      	mov	r8, r7
 8011286:	e784      	b.n	8011192 <_dtoa_r+0x3ea>
 8011288:	4b27      	ldr	r3, [pc, #156]	@ (8011328 <_dtoa_r+0x580>)
 801128a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801128c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011290:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011294:	4454      	add	r4, sl
 8011296:	2900      	cmp	r1, #0
 8011298:	d054      	beq.n	8011344 <_dtoa_r+0x59c>
 801129a:	4929      	ldr	r1, [pc, #164]	@ (8011340 <_dtoa_r+0x598>)
 801129c:	2000      	movs	r0, #0
 801129e:	f7ef fafd 	bl	800089c <__aeabi_ddiv>
 80112a2:	4633      	mov	r3, r6
 80112a4:	462a      	mov	r2, r5
 80112a6:	f7ef f817 	bl	80002d8 <__aeabi_dsub>
 80112aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80112ae:	4656      	mov	r6, sl
 80112b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112b4:	f7ef fc78 	bl	8000ba8 <__aeabi_d2iz>
 80112b8:	4605      	mov	r5, r0
 80112ba:	f7ef f95b 	bl	8000574 <__aeabi_i2d>
 80112be:	4602      	mov	r2, r0
 80112c0:	460b      	mov	r3, r1
 80112c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112c6:	f7ef f807 	bl	80002d8 <__aeabi_dsub>
 80112ca:	3530      	adds	r5, #48	@ 0x30
 80112cc:	4602      	mov	r2, r0
 80112ce:	460b      	mov	r3, r1
 80112d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80112d4:	f806 5b01 	strb.w	r5, [r6], #1
 80112d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80112dc:	f7ef fc26 	bl	8000b2c <__aeabi_dcmplt>
 80112e0:	2800      	cmp	r0, #0
 80112e2:	d172      	bne.n	80113ca <_dtoa_r+0x622>
 80112e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112e8:	4911      	ldr	r1, [pc, #68]	@ (8011330 <_dtoa_r+0x588>)
 80112ea:	2000      	movs	r0, #0
 80112ec:	f7ee fff4 	bl	80002d8 <__aeabi_dsub>
 80112f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80112f4:	f7ef fc1a 	bl	8000b2c <__aeabi_dcmplt>
 80112f8:	2800      	cmp	r0, #0
 80112fa:	f040 80b4 	bne.w	8011466 <_dtoa_r+0x6be>
 80112fe:	42a6      	cmp	r6, r4
 8011300:	f43f af70 	beq.w	80111e4 <_dtoa_r+0x43c>
 8011304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011308:	4b0a      	ldr	r3, [pc, #40]	@ (8011334 <_dtoa_r+0x58c>)
 801130a:	2200      	movs	r2, #0
 801130c:	f7ef f99c 	bl	8000648 <__aeabi_dmul>
 8011310:	4b08      	ldr	r3, [pc, #32]	@ (8011334 <_dtoa_r+0x58c>)
 8011312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011316:	2200      	movs	r2, #0
 8011318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801131c:	f7ef f994 	bl	8000648 <__aeabi_dmul>
 8011320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011324:	e7c4      	b.n	80112b0 <_dtoa_r+0x508>
 8011326:	bf00      	nop
 8011328:	08014b58 	.word	0x08014b58
 801132c:	08014b30 	.word	0x08014b30
 8011330:	3ff00000 	.word	0x3ff00000
 8011334:	40240000 	.word	0x40240000
 8011338:	401c0000 	.word	0x401c0000
 801133c:	40140000 	.word	0x40140000
 8011340:	3fe00000 	.word	0x3fe00000
 8011344:	4631      	mov	r1, r6
 8011346:	4628      	mov	r0, r5
 8011348:	f7ef f97e 	bl	8000648 <__aeabi_dmul>
 801134c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011350:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011352:	4656      	mov	r6, sl
 8011354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011358:	f7ef fc26 	bl	8000ba8 <__aeabi_d2iz>
 801135c:	4605      	mov	r5, r0
 801135e:	f7ef f909 	bl	8000574 <__aeabi_i2d>
 8011362:	4602      	mov	r2, r0
 8011364:	460b      	mov	r3, r1
 8011366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801136a:	f7ee ffb5 	bl	80002d8 <__aeabi_dsub>
 801136e:	3530      	adds	r5, #48	@ 0x30
 8011370:	f806 5b01 	strb.w	r5, [r6], #1
 8011374:	4602      	mov	r2, r0
 8011376:	460b      	mov	r3, r1
 8011378:	42a6      	cmp	r6, r4
 801137a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801137e:	f04f 0200 	mov.w	r2, #0
 8011382:	d124      	bne.n	80113ce <_dtoa_r+0x626>
 8011384:	4baf      	ldr	r3, [pc, #700]	@ (8011644 <_dtoa_r+0x89c>)
 8011386:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801138a:	f7ee ffa7 	bl	80002dc <__adddf3>
 801138e:	4602      	mov	r2, r0
 8011390:	460b      	mov	r3, r1
 8011392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011396:	f7ef fbe7 	bl	8000b68 <__aeabi_dcmpgt>
 801139a:	2800      	cmp	r0, #0
 801139c:	d163      	bne.n	8011466 <_dtoa_r+0x6be>
 801139e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80113a2:	49a8      	ldr	r1, [pc, #672]	@ (8011644 <_dtoa_r+0x89c>)
 80113a4:	2000      	movs	r0, #0
 80113a6:	f7ee ff97 	bl	80002d8 <__aeabi_dsub>
 80113aa:	4602      	mov	r2, r0
 80113ac:	460b      	mov	r3, r1
 80113ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80113b2:	f7ef fbbb 	bl	8000b2c <__aeabi_dcmplt>
 80113b6:	2800      	cmp	r0, #0
 80113b8:	f43f af14 	beq.w	80111e4 <_dtoa_r+0x43c>
 80113bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80113be:	1e73      	subs	r3, r6, #1
 80113c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80113c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80113c6:	2b30      	cmp	r3, #48	@ 0x30
 80113c8:	d0f8      	beq.n	80113bc <_dtoa_r+0x614>
 80113ca:	4647      	mov	r7, r8
 80113cc:	e03b      	b.n	8011446 <_dtoa_r+0x69e>
 80113ce:	4b9e      	ldr	r3, [pc, #632]	@ (8011648 <_dtoa_r+0x8a0>)
 80113d0:	f7ef f93a 	bl	8000648 <__aeabi_dmul>
 80113d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113d8:	e7bc      	b.n	8011354 <_dtoa_r+0x5ac>
 80113da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80113de:	4656      	mov	r6, sl
 80113e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113e4:	4620      	mov	r0, r4
 80113e6:	4629      	mov	r1, r5
 80113e8:	f7ef fa58 	bl	800089c <__aeabi_ddiv>
 80113ec:	f7ef fbdc 	bl	8000ba8 <__aeabi_d2iz>
 80113f0:	4680      	mov	r8, r0
 80113f2:	f7ef f8bf 	bl	8000574 <__aeabi_i2d>
 80113f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113fa:	f7ef f925 	bl	8000648 <__aeabi_dmul>
 80113fe:	4602      	mov	r2, r0
 8011400:	460b      	mov	r3, r1
 8011402:	4620      	mov	r0, r4
 8011404:	4629      	mov	r1, r5
 8011406:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801140a:	f7ee ff65 	bl	80002d8 <__aeabi_dsub>
 801140e:	f806 4b01 	strb.w	r4, [r6], #1
 8011412:	9d03      	ldr	r5, [sp, #12]
 8011414:	eba6 040a 	sub.w	r4, r6, sl
 8011418:	42a5      	cmp	r5, r4
 801141a:	4602      	mov	r2, r0
 801141c:	460b      	mov	r3, r1
 801141e:	d133      	bne.n	8011488 <_dtoa_r+0x6e0>
 8011420:	f7ee ff5c 	bl	80002dc <__adddf3>
 8011424:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011428:	4604      	mov	r4, r0
 801142a:	460d      	mov	r5, r1
 801142c:	f7ef fb9c 	bl	8000b68 <__aeabi_dcmpgt>
 8011430:	b9c0      	cbnz	r0, 8011464 <_dtoa_r+0x6bc>
 8011432:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011436:	4620      	mov	r0, r4
 8011438:	4629      	mov	r1, r5
 801143a:	f7ef fb6d 	bl	8000b18 <__aeabi_dcmpeq>
 801143e:	b110      	cbz	r0, 8011446 <_dtoa_r+0x69e>
 8011440:	f018 0f01 	tst.w	r8, #1
 8011444:	d10e      	bne.n	8011464 <_dtoa_r+0x6bc>
 8011446:	9902      	ldr	r1, [sp, #8]
 8011448:	4648      	mov	r0, r9
 801144a:	f000 fbbd 	bl	8011bc8 <_Bfree>
 801144e:	2300      	movs	r3, #0
 8011450:	7033      	strb	r3, [r6, #0]
 8011452:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011454:	3701      	adds	r7, #1
 8011456:	601f      	str	r7, [r3, #0]
 8011458:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801145a:	2b00      	cmp	r3, #0
 801145c:	f000 824b 	beq.w	80118f6 <_dtoa_r+0xb4e>
 8011460:	601e      	str	r6, [r3, #0]
 8011462:	e248      	b.n	80118f6 <_dtoa_r+0xb4e>
 8011464:	46b8      	mov	r8, r7
 8011466:	4633      	mov	r3, r6
 8011468:	461e      	mov	r6, r3
 801146a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801146e:	2a39      	cmp	r2, #57	@ 0x39
 8011470:	d106      	bne.n	8011480 <_dtoa_r+0x6d8>
 8011472:	459a      	cmp	sl, r3
 8011474:	d1f8      	bne.n	8011468 <_dtoa_r+0x6c0>
 8011476:	2230      	movs	r2, #48	@ 0x30
 8011478:	f108 0801 	add.w	r8, r8, #1
 801147c:	f88a 2000 	strb.w	r2, [sl]
 8011480:	781a      	ldrb	r2, [r3, #0]
 8011482:	3201      	adds	r2, #1
 8011484:	701a      	strb	r2, [r3, #0]
 8011486:	e7a0      	b.n	80113ca <_dtoa_r+0x622>
 8011488:	4b6f      	ldr	r3, [pc, #444]	@ (8011648 <_dtoa_r+0x8a0>)
 801148a:	2200      	movs	r2, #0
 801148c:	f7ef f8dc 	bl	8000648 <__aeabi_dmul>
 8011490:	2200      	movs	r2, #0
 8011492:	2300      	movs	r3, #0
 8011494:	4604      	mov	r4, r0
 8011496:	460d      	mov	r5, r1
 8011498:	f7ef fb3e 	bl	8000b18 <__aeabi_dcmpeq>
 801149c:	2800      	cmp	r0, #0
 801149e:	d09f      	beq.n	80113e0 <_dtoa_r+0x638>
 80114a0:	e7d1      	b.n	8011446 <_dtoa_r+0x69e>
 80114a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80114a4:	2a00      	cmp	r2, #0
 80114a6:	f000 80ea 	beq.w	801167e <_dtoa_r+0x8d6>
 80114aa:	9a07      	ldr	r2, [sp, #28]
 80114ac:	2a01      	cmp	r2, #1
 80114ae:	f300 80cd 	bgt.w	801164c <_dtoa_r+0x8a4>
 80114b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80114b4:	2a00      	cmp	r2, #0
 80114b6:	f000 80c1 	beq.w	801163c <_dtoa_r+0x894>
 80114ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80114be:	9c08      	ldr	r4, [sp, #32]
 80114c0:	9e00      	ldr	r6, [sp, #0]
 80114c2:	9a00      	ldr	r2, [sp, #0]
 80114c4:	441a      	add	r2, r3
 80114c6:	9200      	str	r2, [sp, #0]
 80114c8:	9a06      	ldr	r2, [sp, #24]
 80114ca:	2101      	movs	r1, #1
 80114cc:	441a      	add	r2, r3
 80114ce:	4648      	mov	r0, r9
 80114d0:	9206      	str	r2, [sp, #24]
 80114d2:	f000 fc2d 	bl	8011d30 <__i2b>
 80114d6:	4605      	mov	r5, r0
 80114d8:	b166      	cbz	r6, 80114f4 <_dtoa_r+0x74c>
 80114da:	9b06      	ldr	r3, [sp, #24]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	dd09      	ble.n	80114f4 <_dtoa_r+0x74c>
 80114e0:	42b3      	cmp	r3, r6
 80114e2:	9a00      	ldr	r2, [sp, #0]
 80114e4:	bfa8      	it	ge
 80114e6:	4633      	movge	r3, r6
 80114e8:	1ad2      	subs	r2, r2, r3
 80114ea:	9200      	str	r2, [sp, #0]
 80114ec:	9a06      	ldr	r2, [sp, #24]
 80114ee:	1af6      	subs	r6, r6, r3
 80114f0:	1ad3      	subs	r3, r2, r3
 80114f2:	9306      	str	r3, [sp, #24]
 80114f4:	9b08      	ldr	r3, [sp, #32]
 80114f6:	b30b      	cbz	r3, 801153c <_dtoa_r+0x794>
 80114f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	f000 80c6 	beq.w	801168c <_dtoa_r+0x8e4>
 8011500:	2c00      	cmp	r4, #0
 8011502:	f000 80c0 	beq.w	8011686 <_dtoa_r+0x8de>
 8011506:	4629      	mov	r1, r5
 8011508:	4622      	mov	r2, r4
 801150a:	4648      	mov	r0, r9
 801150c:	f000 fcc8 	bl	8011ea0 <__pow5mult>
 8011510:	9a02      	ldr	r2, [sp, #8]
 8011512:	4601      	mov	r1, r0
 8011514:	4605      	mov	r5, r0
 8011516:	4648      	mov	r0, r9
 8011518:	f000 fc20 	bl	8011d5c <__multiply>
 801151c:	9902      	ldr	r1, [sp, #8]
 801151e:	4680      	mov	r8, r0
 8011520:	4648      	mov	r0, r9
 8011522:	f000 fb51 	bl	8011bc8 <_Bfree>
 8011526:	9b08      	ldr	r3, [sp, #32]
 8011528:	1b1b      	subs	r3, r3, r4
 801152a:	9308      	str	r3, [sp, #32]
 801152c:	f000 80b1 	beq.w	8011692 <_dtoa_r+0x8ea>
 8011530:	9a08      	ldr	r2, [sp, #32]
 8011532:	4641      	mov	r1, r8
 8011534:	4648      	mov	r0, r9
 8011536:	f000 fcb3 	bl	8011ea0 <__pow5mult>
 801153a:	9002      	str	r0, [sp, #8]
 801153c:	2101      	movs	r1, #1
 801153e:	4648      	mov	r0, r9
 8011540:	f000 fbf6 	bl	8011d30 <__i2b>
 8011544:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011546:	4604      	mov	r4, r0
 8011548:	2b00      	cmp	r3, #0
 801154a:	f000 81d8 	beq.w	80118fe <_dtoa_r+0xb56>
 801154e:	461a      	mov	r2, r3
 8011550:	4601      	mov	r1, r0
 8011552:	4648      	mov	r0, r9
 8011554:	f000 fca4 	bl	8011ea0 <__pow5mult>
 8011558:	9b07      	ldr	r3, [sp, #28]
 801155a:	2b01      	cmp	r3, #1
 801155c:	4604      	mov	r4, r0
 801155e:	f300 809f 	bgt.w	80116a0 <_dtoa_r+0x8f8>
 8011562:	9b04      	ldr	r3, [sp, #16]
 8011564:	2b00      	cmp	r3, #0
 8011566:	f040 8097 	bne.w	8011698 <_dtoa_r+0x8f0>
 801156a:	9b05      	ldr	r3, [sp, #20]
 801156c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011570:	2b00      	cmp	r3, #0
 8011572:	f040 8093 	bne.w	801169c <_dtoa_r+0x8f4>
 8011576:	9b05      	ldr	r3, [sp, #20]
 8011578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801157c:	0d1b      	lsrs	r3, r3, #20
 801157e:	051b      	lsls	r3, r3, #20
 8011580:	b133      	cbz	r3, 8011590 <_dtoa_r+0x7e8>
 8011582:	9b00      	ldr	r3, [sp, #0]
 8011584:	3301      	adds	r3, #1
 8011586:	9300      	str	r3, [sp, #0]
 8011588:	9b06      	ldr	r3, [sp, #24]
 801158a:	3301      	adds	r3, #1
 801158c:	9306      	str	r3, [sp, #24]
 801158e:	2301      	movs	r3, #1
 8011590:	9308      	str	r3, [sp, #32]
 8011592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011594:	2b00      	cmp	r3, #0
 8011596:	f000 81b8 	beq.w	801190a <_dtoa_r+0xb62>
 801159a:	6923      	ldr	r3, [r4, #16]
 801159c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80115a0:	6918      	ldr	r0, [r3, #16]
 80115a2:	f000 fb79 	bl	8011c98 <__hi0bits>
 80115a6:	f1c0 0020 	rsb	r0, r0, #32
 80115aa:	9b06      	ldr	r3, [sp, #24]
 80115ac:	4418      	add	r0, r3
 80115ae:	f010 001f 	ands.w	r0, r0, #31
 80115b2:	f000 8082 	beq.w	80116ba <_dtoa_r+0x912>
 80115b6:	f1c0 0320 	rsb	r3, r0, #32
 80115ba:	2b04      	cmp	r3, #4
 80115bc:	dd73      	ble.n	80116a6 <_dtoa_r+0x8fe>
 80115be:	9b00      	ldr	r3, [sp, #0]
 80115c0:	f1c0 001c 	rsb	r0, r0, #28
 80115c4:	4403      	add	r3, r0
 80115c6:	9300      	str	r3, [sp, #0]
 80115c8:	9b06      	ldr	r3, [sp, #24]
 80115ca:	4403      	add	r3, r0
 80115cc:	4406      	add	r6, r0
 80115ce:	9306      	str	r3, [sp, #24]
 80115d0:	9b00      	ldr	r3, [sp, #0]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	dd05      	ble.n	80115e2 <_dtoa_r+0x83a>
 80115d6:	9902      	ldr	r1, [sp, #8]
 80115d8:	461a      	mov	r2, r3
 80115da:	4648      	mov	r0, r9
 80115dc:	f000 fcba 	bl	8011f54 <__lshift>
 80115e0:	9002      	str	r0, [sp, #8]
 80115e2:	9b06      	ldr	r3, [sp, #24]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	dd05      	ble.n	80115f4 <_dtoa_r+0x84c>
 80115e8:	4621      	mov	r1, r4
 80115ea:	461a      	mov	r2, r3
 80115ec:	4648      	mov	r0, r9
 80115ee:	f000 fcb1 	bl	8011f54 <__lshift>
 80115f2:	4604      	mov	r4, r0
 80115f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d061      	beq.n	80116be <_dtoa_r+0x916>
 80115fa:	9802      	ldr	r0, [sp, #8]
 80115fc:	4621      	mov	r1, r4
 80115fe:	f000 fd15 	bl	801202c <__mcmp>
 8011602:	2800      	cmp	r0, #0
 8011604:	da5b      	bge.n	80116be <_dtoa_r+0x916>
 8011606:	2300      	movs	r3, #0
 8011608:	9902      	ldr	r1, [sp, #8]
 801160a:	220a      	movs	r2, #10
 801160c:	4648      	mov	r0, r9
 801160e:	f000 fafd 	bl	8011c0c <__multadd>
 8011612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011614:	9002      	str	r0, [sp, #8]
 8011616:	f107 38ff 	add.w	r8, r7, #4294967295
 801161a:	2b00      	cmp	r3, #0
 801161c:	f000 8177 	beq.w	801190e <_dtoa_r+0xb66>
 8011620:	4629      	mov	r1, r5
 8011622:	2300      	movs	r3, #0
 8011624:	220a      	movs	r2, #10
 8011626:	4648      	mov	r0, r9
 8011628:	f000 faf0 	bl	8011c0c <__multadd>
 801162c:	f1bb 0f00 	cmp.w	fp, #0
 8011630:	4605      	mov	r5, r0
 8011632:	dc6f      	bgt.n	8011714 <_dtoa_r+0x96c>
 8011634:	9b07      	ldr	r3, [sp, #28]
 8011636:	2b02      	cmp	r3, #2
 8011638:	dc49      	bgt.n	80116ce <_dtoa_r+0x926>
 801163a:	e06b      	b.n	8011714 <_dtoa_r+0x96c>
 801163c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801163e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011642:	e73c      	b.n	80114be <_dtoa_r+0x716>
 8011644:	3fe00000 	.word	0x3fe00000
 8011648:	40240000 	.word	0x40240000
 801164c:	9b03      	ldr	r3, [sp, #12]
 801164e:	1e5c      	subs	r4, r3, #1
 8011650:	9b08      	ldr	r3, [sp, #32]
 8011652:	42a3      	cmp	r3, r4
 8011654:	db09      	blt.n	801166a <_dtoa_r+0x8c2>
 8011656:	1b1c      	subs	r4, r3, r4
 8011658:	9b03      	ldr	r3, [sp, #12]
 801165a:	2b00      	cmp	r3, #0
 801165c:	f6bf af30 	bge.w	80114c0 <_dtoa_r+0x718>
 8011660:	9b00      	ldr	r3, [sp, #0]
 8011662:	9a03      	ldr	r2, [sp, #12]
 8011664:	1a9e      	subs	r6, r3, r2
 8011666:	2300      	movs	r3, #0
 8011668:	e72b      	b.n	80114c2 <_dtoa_r+0x71a>
 801166a:	9b08      	ldr	r3, [sp, #32]
 801166c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801166e:	9408      	str	r4, [sp, #32]
 8011670:	1ae3      	subs	r3, r4, r3
 8011672:	441a      	add	r2, r3
 8011674:	9e00      	ldr	r6, [sp, #0]
 8011676:	9b03      	ldr	r3, [sp, #12]
 8011678:	920d      	str	r2, [sp, #52]	@ 0x34
 801167a:	2400      	movs	r4, #0
 801167c:	e721      	b.n	80114c2 <_dtoa_r+0x71a>
 801167e:	9c08      	ldr	r4, [sp, #32]
 8011680:	9e00      	ldr	r6, [sp, #0]
 8011682:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011684:	e728      	b.n	80114d8 <_dtoa_r+0x730>
 8011686:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801168a:	e751      	b.n	8011530 <_dtoa_r+0x788>
 801168c:	9a08      	ldr	r2, [sp, #32]
 801168e:	9902      	ldr	r1, [sp, #8]
 8011690:	e750      	b.n	8011534 <_dtoa_r+0x78c>
 8011692:	f8cd 8008 	str.w	r8, [sp, #8]
 8011696:	e751      	b.n	801153c <_dtoa_r+0x794>
 8011698:	2300      	movs	r3, #0
 801169a:	e779      	b.n	8011590 <_dtoa_r+0x7e8>
 801169c:	9b04      	ldr	r3, [sp, #16]
 801169e:	e777      	b.n	8011590 <_dtoa_r+0x7e8>
 80116a0:	2300      	movs	r3, #0
 80116a2:	9308      	str	r3, [sp, #32]
 80116a4:	e779      	b.n	801159a <_dtoa_r+0x7f2>
 80116a6:	d093      	beq.n	80115d0 <_dtoa_r+0x828>
 80116a8:	9a00      	ldr	r2, [sp, #0]
 80116aa:	331c      	adds	r3, #28
 80116ac:	441a      	add	r2, r3
 80116ae:	9200      	str	r2, [sp, #0]
 80116b0:	9a06      	ldr	r2, [sp, #24]
 80116b2:	441a      	add	r2, r3
 80116b4:	441e      	add	r6, r3
 80116b6:	9206      	str	r2, [sp, #24]
 80116b8:	e78a      	b.n	80115d0 <_dtoa_r+0x828>
 80116ba:	4603      	mov	r3, r0
 80116bc:	e7f4      	b.n	80116a8 <_dtoa_r+0x900>
 80116be:	9b03      	ldr	r3, [sp, #12]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	46b8      	mov	r8, r7
 80116c4:	dc20      	bgt.n	8011708 <_dtoa_r+0x960>
 80116c6:	469b      	mov	fp, r3
 80116c8:	9b07      	ldr	r3, [sp, #28]
 80116ca:	2b02      	cmp	r3, #2
 80116cc:	dd1e      	ble.n	801170c <_dtoa_r+0x964>
 80116ce:	f1bb 0f00 	cmp.w	fp, #0
 80116d2:	f47f adb1 	bne.w	8011238 <_dtoa_r+0x490>
 80116d6:	4621      	mov	r1, r4
 80116d8:	465b      	mov	r3, fp
 80116da:	2205      	movs	r2, #5
 80116dc:	4648      	mov	r0, r9
 80116de:	f000 fa95 	bl	8011c0c <__multadd>
 80116e2:	4601      	mov	r1, r0
 80116e4:	4604      	mov	r4, r0
 80116e6:	9802      	ldr	r0, [sp, #8]
 80116e8:	f000 fca0 	bl	801202c <__mcmp>
 80116ec:	2800      	cmp	r0, #0
 80116ee:	f77f ada3 	ble.w	8011238 <_dtoa_r+0x490>
 80116f2:	4656      	mov	r6, sl
 80116f4:	2331      	movs	r3, #49	@ 0x31
 80116f6:	f806 3b01 	strb.w	r3, [r6], #1
 80116fa:	f108 0801 	add.w	r8, r8, #1
 80116fe:	e59f      	b.n	8011240 <_dtoa_r+0x498>
 8011700:	9c03      	ldr	r4, [sp, #12]
 8011702:	46b8      	mov	r8, r7
 8011704:	4625      	mov	r5, r4
 8011706:	e7f4      	b.n	80116f2 <_dtoa_r+0x94a>
 8011708:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801170c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801170e:	2b00      	cmp	r3, #0
 8011710:	f000 8101 	beq.w	8011916 <_dtoa_r+0xb6e>
 8011714:	2e00      	cmp	r6, #0
 8011716:	dd05      	ble.n	8011724 <_dtoa_r+0x97c>
 8011718:	4629      	mov	r1, r5
 801171a:	4632      	mov	r2, r6
 801171c:	4648      	mov	r0, r9
 801171e:	f000 fc19 	bl	8011f54 <__lshift>
 8011722:	4605      	mov	r5, r0
 8011724:	9b08      	ldr	r3, [sp, #32]
 8011726:	2b00      	cmp	r3, #0
 8011728:	d05c      	beq.n	80117e4 <_dtoa_r+0xa3c>
 801172a:	6869      	ldr	r1, [r5, #4]
 801172c:	4648      	mov	r0, r9
 801172e:	f000 fa0b 	bl	8011b48 <_Balloc>
 8011732:	4606      	mov	r6, r0
 8011734:	b928      	cbnz	r0, 8011742 <_dtoa_r+0x99a>
 8011736:	4b82      	ldr	r3, [pc, #520]	@ (8011940 <_dtoa_r+0xb98>)
 8011738:	4602      	mov	r2, r0
 801173a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801173e:	f7ff bb4a 	b.w	8010dd6 <_dtoa_r+0x2e>
 8011742:	692a      	ldr	r2, [r5, #16]
 8011744:	3202      	adds	r2, #2
 8011746:	0092      	lsls	r2, r2, #2
 8011748:	f105 010c 	add.w	r1, r5, #12
 801174c:	300c      	adds	r0, #12
 801174e:	f7ff fa94 	bl	8010c7a <memcpy>
 8011752:	2201      	movs	r2, #1
 8011754:	4631      	mov	r1, r6
 8011756:	4648      	mov	r0, r9
 8011758:	f000 fbfc 	bl	8011f54 <__lshift>
 801175c:	f10a 0301 	add.w	r3, sl, #1
 8011760:	9300      	str	r3, [sp, #0]
 8011762:	eb0a 030b 	add.w	r3, sl, fp
 8011766:	9308      	str	r3, [sp, #32]
 8011768:	9b04      	ldr	r3, [sp, #16]
 801176a:	f003 0301 	and.w	r3, r3, #1
 801176e:	462f      	mov	r7, r5
 8011770:	9306      	str	r3, [sp, #24]
 8011772:	4605      	mov	r5, r0
 8011774:	9b00      	ldr	r3, [sp, #0]
 8011776:	9802      	ldr	r0, [sp, #8]
 8011778:	4621      	mov	r1, r4
 801177a:	f103 3bff 	add.w	fp, r3, #4294967295
 801177e:	f7ff fa8a 	bl	8010c96 <quorem>
 8011782:	4603      	mov	r3, r0
 8011784:	3330      	adds	r3, #48	@ 0x30
 8011786:	9003      	str	r0, [sp, #12]
 8011788:	4639      	mov	r1, r7
 801178a:	9802      	ldr	r0, [sp, #8]
 801178c:	9309      	str	r3, [sp, #36]	@ 0x24
 801178e:	f000 fc4d 	bl	801202c <__mcmp>
 8011792:	462a      	mov	r2, r5
 8011794:	9004      	str	r0, [sp, #16]
 8011796:	4621      	mov	r1, r4
 8011798:	4648      	mov	r0, r9
 801179a:	f000 fc63 	bl	8012064 <__mdiff>
 801179e:	68c2      	ldr	r2, [r0, #12]
 80117a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117a2:	4606      	mov	r6, r0
 80117a4:	bb02      	cbnz	r2, 80117e8 <_dtoa_r+0xa40>
 80117a6:	4601      	mov	r1, r0
 80117a8:	9802      	ldr	r0, [sp, #8]
 80117aa:	f000 fc3f 	bl	801202c <__mcmp>
 80117ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117b0:	4602      	mov	r2, r0
 80117b2:	4631      	mov	r1, r6
 80117b4:	4648      	mov	r0, r9
 80117b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80117b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80117ba:	f000 fa05 	bl	8011bc8 <_Bfree>
 80117be:	9b07      	ldr	r3, [sp, #28]
 80117c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80117c2:	9e00      	ldr	r6, [sp, #0]
 80117c4:	ea42 0103 	orr.w	r1, r2, r3
 80117c8:	9b06      	ldr	r3, [sp, #24]
 80117ca:	4319      	orrs	r1, r3
 80117cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117ce:	d10d      	bne.n	80117ec <_dtoa_r+0xa44>
 80117d0:	2b39      	cmp	r3, #57	@ 0x39
 80117d2:	d027      	beq.n	8011824 <_dtoa_r+0xa7c>
 80117d4:	9a04      	ldr	r2, [sp, #16]
 80117d6:	2a00      	cmp	r2, #0
 80117d8:	dd01      	ble.n	80117de <_dtoa_r+0xa36>
 80117da:	9b03      	ldr	r3, [sp, #12]
 80117dc:	3331      	adds	r3, #49	@ 0x31
 80117de:	f88b 3000 	strb.w	r3, [fp]
 80117e2:	e52e      	b.n	8011242 <_dtoa_r+0x49a>
 80117e4:	4628      	mov	r0, r5
 80117e6:	e7b9      	b.n	801175c <_dtoa_r+0x9b4>
 80117e8:	2201      	movs	r2, #1
 80117ea:	e7e2      	b.n	80117b2 <_dtoa_r+0xa0a>
 80117ec:	9904      	ldr	r1, [sp, #16]
 80117ee:	2900      	cmp	r1, #0
 80117f0:	db04      	blt.n	80117fc <_dtoa_r+0xa54>
 80117f2:	9807      	ldr	r0, [sp, #28]
 80117f4:	4301      	orrs	r1, r0
 80117f6:	9806      	ldr	r0, [sp, #24]
 80117f8:	4301      	orrs	r1, r0
 80117fa:	d120      	bne.n	801183e <_dtoa_r+0xa96>
 80117fc:	2a00      	cmp	r2, #0
 80117fe:	ddee      	ble.n	80117de <_dtoa_r+0xa36>
 8011800:	9902      	ldr	r1, [sp, #8]
 8011802:	9300      	str	r3, [sp, #0]
 8011804:	2201      	movs	r2, #1
 8011806:	4648      	mov	r0, r9
 8011808:	f000 fba4 	bl	8011f54 <__lshift>
 801180c:	4621      	mov	r1, r4
 801180e:	9002      	str	r0, [sp, #8]
 8011810:	f000 fc0c 	bl	801202c <__mcmp>
 8011814:	2800      	cmp	r0, #0
 8011816:	9b00      	ldr	r3, [sp, #0]
 8011818:	dc02      	bgt.n	8011820 <_dtoa_r+0xa78>
 801181a:	d1e0      	bne.n	80117de <_dtoa_r+0xa36>
 801181c:	07da      	lsls	r2, r3, #31
 801181e:	d5de      	bpl.n	80117de <_dtoa_r+0xa36>
 8011820:	2b39      	cmp	r3, #57	@ 0x39
 8011822:	d1da      	bne.n	80117da <_dtoa_r+0xa32>
 8011824:	2339      	movs	r3, #57	@ 0x39
 8011826:	f88b 3000 	strb.w	r3, [fp]
 801182a:	4633      	mov	r3, r6
 801182c:	461e      	mov	r6, r3
 801182e:	3b01      	subs	r3, #1
 8011830:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011834:	2a39      	cmp	r2, #57	@ 0x39
 8011836:	d04e      	beq.n	80118d6 <_dtoa_r+0xb2e>
 8011838:	3201      	adds	r2, #1
 801183a:	701a      	strb	r2, [r3, #0]
 801183c:	e501      	b.n	8011242 <_dtoa_r+0x49a>
 801183e:	2a00      	cmp	r2, #0
 8011840:	dd03      	ble.n	801184a <_dtoa_r+0xaa2>
 8011842:	2b39      	cmp	r3, #57	@ 0x39
 8011844:	d0ee      	beq.n	8011824 <_dtoa_r+0xa7c>
 8011846:	3301      	adds	r3, #1
 8011848:	e7c9      	b.n	80117de <_dtoa_r+0xa36>
 801184a:	9a00      	ldr	r2, [sp, #0]
 801184c:	9908      	ldr	r1, [sp, #32]
 801184e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011852:	428a      	cmp	r2, r1
 8011854:	d028      	beq.n	80118a8 <_dtoa_r+0xb00>
 8011856:	9902      	ldr	r1, [sp, #8]
 8011858:	2300      	movs	r3, #0
 801185a:	220a      	movs	r2, #10
 801185c:	4648      	mov	r0, r9
 801185e:	f000 f9d5 	bl	8011c0c <__multadd>
 8011862:	42af      	cmp	r7, r5
 8011864:	9002      	str	r0, [sp, #8]
 8011866:	f04f 0300 	mov.w	r3, #0
 801186a:	f04f 020a 	mov.w	r2, #10
 801186e:	4639      	mov	r1, r7
 8011870:	4648      	mov	r0, r9
 8011872:	d107      	bne.n	8011884 <_dtoa_r+0xadc>
 8011874:	f000 f9ca 	bl	8011c0c <__multadd>
 8011878:	4607      	mov	r7, r0
 801187a:	4605      	mov	r5, r0
 801187c:	9b00      	ldr	r3, [sp, #0]
 801187e:	3301      	adds	r3, #1
 8011880:	9300      	str	r3, [sp, #0]
 8011882:	e777      	b.n	8011774 <_dtoa_r+0x9cc>
 8011884:	f000 f9c2 	bl	8011c0c <__multadd>
 8011888:	4629      	mov	r1, r5
 801188a:	4607      	mov	r7, r0
 801188c:	2300      	movs	r3, #0
 801188e:	220a      	movs	r2, #10
 8011890:	4648      	mov	r0, r9
 8011892:	f000 f9bb 	bl	8011c0c <__multadd>
 8011896:	4605      	mov	r5, r0
 8011898:	e7f0      	b.n	801187c <_dtoa_r+0xad4>
 801189a:	f1bb 0f00 	cmp.w	fp, #0
 801189e:	bfcc      	ite	gt
 80118a0:	465e      	movgt	r6, fp
 80118a2:	2601      	movle	r6, #1
 80118a4:	4456      	add	r6, sl
 80118a6:	2700      	movs	r7, #0
 80118a8:	9902      	ldr	r1, [sp, #8]
 80118aa:	9300      	str	r3, [sp, #0]
 80118ac:	2201      	movs	r2, #1
 80118ae:	4648      	mov	r0, r9
 80118b0:	f000 fb50 	bl	8011f54 <__lshift>
 80118b4:	4621      	mov	r1, r4
 80118b6:	9002      	str	r0, [sp, #8]
 80118b8:	f000 fbb8 	bl	801202c <__mcmp>
 80118bc:	2800      	cmp	r0, #0
 80118be:	dcb4      	bgt.n	801182a <_dtoa_r+0xa82>
 80118c0:	d102      	bne.n	80118c8 <_dtoa_r+0xb20>
 80118c2:	9b00      	ldr	r3, [sp, #0]
 80118c4:	07db      	lsls	r3, r3, #31
 80118c6:	d4b0      	bmi.n	801182a <_dtoa_r+0xa82>
 80118c8:	4633      	mov	r3, r6
 80118ca:	461e      	mov	r6, r3
 80118cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80118d0:	2a30      	cmp	r2, #48	@ 0x30
 80118d2:	d0fa      	beq.n	80118ca <_dtoa_r+0xb22>
 80118d4:	e4b5      	b.n	8011242 <_dtoa_r+0x49a>
 80118d6:	459a      	cmp	sl, r3
 80118d8:	d1a8      	bne.n	801182c <_dtoa_r+0xa84>
 80118da:	2331      	movs	r3, #49	@ 0x31
 80118dc:	f108 0801 	add.w	r8, r8, #1
 80118e0:	f88a 3000 	strb.w	r3, [sl]
 80118e4:	e4ad      	b.n	8011242 <_dtoa_r+0x49a>
 80118e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011944 <_dtoa_r+0xb9c>
 80118ec:	b11b      	cbz	r3, 80118f6 <_dtoa_r+0xb4e>
 80118ee:	f10a 0308 	add.w	r3, sl, #8
 80118f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80118f4:	6013      	str	r3, [r2, #0]
 80118f6:	4650      	mov	r0, sl
 80118f8:	b017      	add	sp, #92	@ 0x5c
 80118fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118fe:	9b07      	ldr	r3, [sp, #28]
 8011900:	2b01      	cmp	r3, #1
 8011902:	f77f ae2e 	ble.w	8011562 <_dtoa_r+0x7ba>
 8011906:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011908:	9308      	str	r3, [sp, #32]
 801190a:	2001      	movs	r0, #1
 801190c:	e64d      	b.n	80115aa <_dtoa_r+0x802>
 801190e:	f1bb 0f00 	cmp.w	fp, #0
 8011912:	f77f aed9 	ble.w	80116c8 <_dtoa_r+0x920>
 8011916:	4656      	mov	r6, sl
 8011918:	9802      	ldr	r0, [sp, #8]
 801191a:	4621      	mov	r1, r4
 801191c:	f7ff f9bb 	bl	8010c96 <quorem>
 8011920:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011924:	f806 3b01 	strb.w	r3, [r6], #1
 8011928:	eba6 020a 	sub.w	r2, r6, sl
 801192c:	4593      	cmp	fp, r2
 801192e:	ddb4      	ble.n	801189a <_dtoa_r+0xaf2>
 8011930:	9902      	ldr	r1, [sp, #8]
 8011932:	2300      	movs	r3, #0
 8011934:	220a      	movs	r2, #10
 8011936:	4648      	mov	r0, r9
 8011938:	f000 f968 	bl	8011c0c <__multadd>
 801193c:	9002      	str	r0, [sp, #8]
 801193e:	e7eb      	b.n	8011918 <_dtoa_r+0xb70>
 8011940:	08014a60 	.word	0x08014a60
 8011944:	080149e4 	.word	0x080149e4

08011948 <_free_r>:
 8011948:	b538      	push	{r3, r4, r5, lr}
 801194a:	4605      	mov	r5, r0
 801194c:	2900      	cmp	r1, #0
 801194e:	d041      	beq.n	80119d4 <_free_r+0x8c>
 8011950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011954:	1f0c      	subs	r4, r1, #4
 8011956:	2b00      	cmp	r3, #0
 8011958:	bfb8      	it	lt
 801195a:	18e4      	addlt	r4, r4, r3
 801195c:	f000 f8e8 	bl	8011b30 <__malloc_lock>
 8011960:	4a1d      	ldr	r2, [pc, #116]	@ (80119d8 <_free_r+0x90>)
 8011962:	6813      	ldr	r3, [r2, #0]
 8011964:	b933      	cbnz	r3, 8011974 <_free_r+0x2c>
 8011966:	6063      	str	r3, [r4, #4]
 8011968:	6014      	str	r4, [r2, #0]
 801196a:	4628      	mov	r0, r5
 801196c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011970:	f000 b8e4 	b.w	8011b3c <__malloc_unlock>
 8011974:	42a3      	cmp	r3, r4
 8011976:	d908      	bls.n	801198a <_free_r+0x42>
 8011978:	6820      	ldr	r0, [r4, #0]
 801197a:	1821      	adds	r1, r4, r0
 801197c:	428b      	cmp	r3, r1
 801197e:	bf01      	itttt	eq
 8011980:	6819      	ldreq	r1, [r3, #0]
 8011982:	685b      	ldreq	r3, [r3, #4]
 8011984:	1809      	addeq	r1, r1, r0
 8011986:	6021      	streq	r1, [r4, #0]
 8011988:	e7ed      	b.n	8011966 <_free_r+0x1e>
 801198a:	461a      	mov	r2, r3
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	b10b      	cbz	r3, 8011994 <_free_r+0x4c>
 8011990:	42a3      	cmp	r3, r4
 8011992:	d9fa      	bls.n	801198a <_free_r+0x42>
 8011994:	6811      	ldr	r1, [r2, #0]
 8011996:	1850      	adds	r0, r2, r1
 8011998:	42a0      	cmp	r0, r4
 801199a:	d10b      	bne.n	80119b4 <_free_r+0x6c>
 801199c:	6820      	ldr	r0, [r4, #0]
 801199e:	4401      	add	r1, r0
 80119a0:	1850      	adds	r0, r2, r1
 80119a2:	4283      	cmp	r3, r0
 80119a4:	6011      	str	r1, [r2, #0]
 80119a6:	d1e0      	bne.n	801196a <_free_r+0x22>
 80119a8:	6818      	ldr	r0, [r3, #0]
 80119aa:	685b      	ldr	r3, [r3, #4]
 80119ac:	6053      	str	r3, [r2, #4]
 80119ae:	4408      	add	r0, r1
 80119b0:	6010      	str	r0, [r2, #0]
 80119b2:	e7da      	b.n	801196a <_free_r+0x22>
 80119b4:	d902      	bls.n	80119bc <_free_r+0x74>
 80119b6:	230c      	movs	r3, #12
 80119b8:	602b      	str	r3, [r5, #0]
 80119ba:	e7d6      	b.n	801196a <_free_r+0x22>
 80119bc:	6820      	ldr	r0, [r4, #0]
 80119be:	1821      	adds	r1, r4, r0
 80119c0:	428b      	cmp	r3, r1
 80119c2:	bf04      	itt	eq
 80119c4:	6819      	ldreq	r1, [r3, #0]
 80119c6:	685b      	ldreq	r3, [r3, #4]
 80119c8:	6063      	str	r3, [r4, #4]
 80119ca:	bf04      	itt	eq
 80119cc:	1809      	addeq	r1, r1, r0
 80119ce:	6021      	streq	r1, [r4, #0]
 80119d0:	6054      	str	r4, [r2, #4]
 80119d2:	e7ca      	b.n	801196a <_free_r+0x22>
 80119d4:	bd38      	pop	{r3, r4, r5, pc}
 80119d6:	bf00      	nop
 80119d8:	20003840 	.word	0x20003840

080119dc <malloc>:
 80119dc:	4b02      	ldr	r3, [pc, #8]	@ (80119e8 <malloc+0xc>)
 80119de:	4601      	mov	r1, r0
 80119e0:	6818      	ldr	r0, [r3, #0]
 80119e2:	f000 b825 	b.w	8011a30 <_malloc_r>
 80119e6:	bf00      	nop
 80119e8:	200001ac 	.word	0x200001ac

080119ec <sbrk_aligned>:
 80119ec:	b570      	push	{r4, r5, r6, lr}
 80119ee:	4e0f      	ldr	r6, [pc, #60]	@ (8011a2c <sbrk_aligned+0x40>)
 80119f0:	460c      	mov	r4, r1
 80119f2:	6831      	ldr	r1, [r6, #0]
 80119f4:	4605      	mov	r5, r0
 80119f6:	b911      	cbnz	r1, 80119fe <sbrk_aligned+0x12>
 80119f8:	f000 fe24 	bl	8012644 <_sbrk_r>
 80119fc:	6030      	str	r0, [r6, #0]
 80119fe:	4621      	mov	r1, r4
 8011a00:	4628      	mov	r0, r5
 8011a02:	f000 fe1f 	bl	8012644 <_sbrk_r>
 8011a06:	1c43      	adds	r3, r0, #1
 8011a08:	d103      	bne.n	8011a12 <sbrk_aligned+0x26>
 8011a0a:	f04f 34ff 	mov.w	r4, #4294967295
 8011a0e:	4620      	mov	r0, r4
 8011a10:	bd70      	pop	{r4, r5, r6, pc}
 8011a12:	1cc4      	adds	r4, r0, #3
 8011a14:	f024 0403 	bic.w	r4, r4, #3
 8011a18:	42a0      	cmp	r0, r4
 8011a1a:	d0f8      	beq.n	8011a0e <sbrk_aligned+0x22>
 8011a1c:	1a21      	subs	r1, r4, r0
 8011a1e:	4628      	mov	r0, r5
 8011a20:	f000 fe10 	bl	8012644 <_sbrk_r>
 8011a24:	3001      	adds	r0, #1
 8011a26:	d1f2      	bne.n	8011a0e <sbrk_aligned+0x22>
 8011a28:	e7ef      	b.n	8011a0a <sbrk_aligned+0x1e>
 8011a2a:	bf00      	nop
 8011a2c:	2000383c 	.word	0x2000383c

08011a30 <_malloc_r>:
 8011a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a34:	1ccd      	adds	r5, r1, #3
 8011a36:	f025 0503 	bic.w	r5, r5, #3
 8011a3a:	3508      	adds	r5, #8
 8011a3c:	2d0c      	cmp	r5, #12
 8011a3e:	bf38      	it	cc
 8011a40:	250c      	movcc	r5, #12
 8011a42:	2d00      	cmp	r5, #0
 8011a44:	4606      	mov	r6, r0
 8011a46:	db01      	blt.n	8011a4c <_malloc_r+0x1c>
 8011a48:	42a9      	cmp	r1, r5
 8011a4a:	d904      	bls.n	8011a56 <_malloc_r+0x26>
 8011a4c:	230c      	movs	r3, #12
 8011a4e:	6033      	str	r3, [r6, #0]
 8011a50:	2000      	movs	r0, #0
 8011a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011b2c <_malloc_r+0xfc>
 8011a5a:	f000 f869 	bl	8011b30 <__malloc_lock>
 8011a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8011a62:	461c      	mov	r4, r3
 8011a64:	bb44      	cbnz	r4, 8011ab8 <_malloc_r+0x88>
 8011a66:	4629      	mov	r1, r5
 8011a68:	4630      	mov	r0, r6
 8011a6a:	f7ff ffbf 	bl	80119ec <sbrk_aligned>
 8011a6e:	1c43      	adds	r3, r0, #1
 8011a70:	4604      	mov	r4, r0
 8011a72:	d158      	bne.n	8011b26 <_malloc_r+0xf6>
 8011a74:	f8d8 4000 	ldr.w	r4, [r8]
 8011a78:	4627      	mov	r7, r4
 8011a7a:	2f00      	cmp	r7, #0
 8011a7c:	d143      	bne.n	8011b06 <_malloc_r+0xd6>
 8011a7e:	2c00      	cmp	r4, #0
 8011a80:	d04b      	beq.n	8011b1a <_malloc_r+0xea>
 8011a82:	6823      	ldr	r3, [r4, #0]
 8011a84:	4639      	mov	r1, r7
 8011a86:	4630      	mov	r0, r6
 8011a88:	eb04 0903 	add.w	r9, r4, r3
 8011a8c:	f000 fdda 	bl	8012644 <_sbrk_r>
 8011a90:	4581      	cmp	r9, r0
 8011a92:	d142      	bne.n	8011b1a <_malloc_r+0xea>
 8011a94:	6821      	ldr	r1, [r4, #0]
 8011a96:	1a6d      	subs	r5, r5, r1
 8011a98:	4629      	mov	r1, r5
 8011a9a:	4630      	mov	r0, r6
 8011a9c:	f7ff ffa6 	bl	80119ec <sbrk_aligned>
 8011aa0:	3001      	adds	r0, #1
 8011aa2:	d03a      	beq.n	8011b1a <_malloc_r+0xea>
 8011aa4:	6823      	ldr	r3, [r4, #0]
 8011aa6:	442b      	add	r3, r5
 8011aa8:	6023      	str	r3, [r4, #0]
 8011aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8011aae:	685a      	ldr	r2, [r3, #4]
 8011ab0:	bb62      	cbnz	r2, 8011b0c <_malloc_r+0xdc>
 8011ab2:	f8c8 7000 	str.w	r7, [r8]
 8011ab6:	e00f      	b.n	8011ad8 <_malloc_r+0xa8>
 8011ab8:	6822      	ldr	r2, [r4, #0]
 8011aba:	1b52      	subs	r2, r2, r5
 8011abc:	d420      	bmi.n	8011b00 <_malloc_r+0xd0>
 8011abe:	2a0b      	cmp	r2, #11
 8011ac0:	d917      	bls.n	8011af2 <_malloc_r+0xc2>
 8011ac2:	1961      	adds	r1, r4, r5
 8011ac4:	42a3      	cmp	r3, r4
 8011ac6:	6025      	str	r5, [r4, #0]
 8011ac8:	bf18      	it	ne
 8011aca:	6059      	strne	r1, [r3, #4]
 8011acc:	6863      	ldr	r3, [r4, #4]
 8011ace:	bf08      	it	eq
 8011ad0:	f8c8 1000 	streq.w	r1, [r8]
 8011ad4:	5162      	str	r2, [r4, r5]
 8011ad6:	604b      	str	r3, [r1, #4]
 8011ad8:	4630      	mov	r0, r6
 8011ada:	f000 f82f 	bl	8011b3c <__malloc_unlock>
 8011ade:	f104 000b 	add.w	r0, r4, #11
 8011ae2:	1d23      	adds	r3, r4, #4
 8011ae4:	f020 0007 	bic.w	r0, r0, #7
 8011ae8:	1ac2      	subs	r2, r0, r3
 8011aea:	bf1c      	itt	ne
 8011aec:	1a1b      	subne	r3, r3, r0
 8011aee:	50a3      	strne	r3, [r4, r2]
 8011af0:	e7af      	b.n	8011a52 <_malloc_r+0x22>
 8011af2:	6862      	ldr	r2, [r4, #4]
 8011af4:	42a3      	cmp	r3, r4
 8011af6:	bf0c      	ite	eq
 8011af8:	f8c8 2000 	streq.w	r2, [r8]
 8011afc:	605a      	strne	r2, [r3, #4]
 8011afe:	e7eb      	b.n	8011ad8 <_malloc_r+0xa8>
 8011b00:	4623      	mov	r3, r4
 8011b02:	6864      	ldr	r4, [r4, #4]
 8011b04:	e7ae      	b.n	8011a64 <_malloc_r+0x34>
 8011b06:	463c      	mov	r4, r7
 8011b08:	687f      	ldr	r7, [r7, #4]
 8011b0a:	e7b6      	b.n	8011a7a <_malloc_r+0x4a>
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	685b      	ldr	r3, [r3, #4]
 8011b10:	42a3      	cmp	r3, r4
 8011b12:	d1fb      	bne.n	8011b0c <_malloc_r+0xdc>
 8011b14:	2300      	movs	r3, #0
 8011b16:	6053      	str	r3, [r2, #4]
 8011b18:	e7de      	b.n	8011ad8 <_malloc_r+0xa8>
 8011b1a:	230c      	movs	r3, #12
 8011b1c:	6033      	str	r3, [r6, #0]
 8011b1e:	4630      	mov	r0, r6
 8011b20:	f000 f80c 	bl	8011b3c <__malloc_unlock>
 8011b24:	e794      	b.n	8011a50 <_malloc_r+0x20>
 8011b26:	6005      	str	r5, [r0, #0]
 8011b28:	e7d6      	b.n	8011ad8 <_malloc_r+0xa8>
 8011b2a:	bf00      	nop
 8011b2c:	20003840 	.word	0x20003840

08011b30 <__malloc_lock>:
 8011b30:	4801      	ldr	r0, [pc, #4]	@ (8011b38 <__malloc_lock+0x8>)
 8011b32:	f7ff b8a0 	b.w	8010c76 <__retarget_lock_acquire_recursive>
 8011b36:	bf00      	nop
 8011b38:	20003838 	.word	0x20003838

08011b3c <__malloc_unlock>:
 8011b3c:	4801      	ldr	r0, [pc, #4]	@ (8011b44 <__malloc_unlock+0x8>)
 8011b3e:	f7ff b89b 	b.w	8010c78 <__retarget_lock_release_recursive>
 8011b42:	bf00      	nop
 8011b44:	20003838 	.word	0x20003838

08011b48 <_Balloc>:
 8011b48:	b570      	push	{r4, r5, r6, lr}
 8011b4a:	69c6      	ldr	r6, [r0, #28]
 8011b4c:	4604      	mov	r4, r0
 8011b4e:	460d      	mov	r5, r1
 8011b50:	b976      	cbnz	r6, 8011b70 <_Balloc+0x28>
 8011b52:	2010      	movs	r0, #16
 8011b54:	f7ff ff42 	bl	80119dc <malloc>
 8011b58:	4602      	mov	r2, r0
 8011b5a:	61e0      	str	r0, [r4, #28]
 8011b5c:	b920      	cbnz	r0, 8011b68 <_Balloc+0x20>
 8011b5e:	4b18      	ldr	r3, [pc, #96]	@ (8011bc0 <_Balloc+0x78>)
 8011b60:	4818      	ldr	r0, [pc, #96]	@ (8011bc4 <_Balloc+0x7c>)
 8011b62:	216b      	movs	r1, #107	@ 0x6b
 8011b64:	f000 fd7e 	bl	8012664 <__assert_func>
 8011b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011b6c:	6006      	str	r6, [r0, #0]
 8011b6e:	60c6      	str	r6, [r0, #12]
 8011b70:	69e6      	ldr	r6, [r4, #28]
 8011b72:	68f3      	ldr	r3, [r6, #12]
 8011b74:	b183      	cbz	r3, 8011b98 <_Balloc+0x50>
 8011b76:	69e3      	ldr	r3, [r4, #28]
 8011b78:	68db      	ldr	r3, [r3, #12]
 8011b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011b7e:	b9b8      	cbnz	r0, 8011bb0 <_Balloc+0x68>
 8011b80:	2101      	movs	r1, #1
 8011b82:	fa01 f605 	lsl.w	r6, r1, r5
 8011b86:	1d72      	adds	r2, r6, #5
 8011b88:	0092      	lsls	r2, r2, #2
 8011b8a:	4620      	mov	r0, r4
 8011b8c:	f000 fd88 	bl	80126a0 <_calloc_r>
 8011b90:	b160      	cbz	r0, 8011bac <_Balloc+0x64>
 8011b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011b96:	e00e      	b.n	8011bb6 <_Balloc+0x6e>
 8011b98:	2221      	movs	r2, #33	@ 0x21
 8011b9a:	2104      	movs	r1, #4
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	f000 fd7f 	bl	80126a0 <_calloc_r>
 8011ba2:	69e3      	ldr	r3, [r4, #28]
 8011ba4:	60f0      	str	r0, [r6, #12]
 8011ba6:	68db      	ldr	r3, [r3, #12]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d1e4      	bne.n	8011b76 <_Balloc+0x2e>
 8011bac:	2000      	movs	r0, #0
 8011bae:	bd70      	pop	{r4, r5, r6, pc}
 8011bb0:	6802      	ldr	r2, [r0, #0]
 8011bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011bbc:	e7f7      	b.n	8011bae <_Balloc+0x66>
 8011bbe:	bf00      	nop
 8011bc0:	080149f1 	.word	0x080149f1
 8011bc4:	08014a71 	.word	0x08014a71

08011bc8 <_Bfree>:
 8011bc8:	b570      	push	{r4, r5, r6, lr}
 8011bca:	69c6      	ldr	r6, [r0, #28]
 8011bcc:	4605      	mov	r5, r0
 8011bce:	460c      	mov	r4, r1
 8011bd0:	b976      	cbnz	r6, 8011bf0 <_Bfree+0x28>
 8011bd2:	2010      	movs	r0, #16
 8011bd4:	f7ff ff02 	bl	80119dc <malloc>
 8011bd8:	4602      	mov	r2, r0
 8011bda:	61e8      	str	r0, [r5, #28]
 8011bdc:	b920      	cbnz	r0, 8011be8 <_Bfree+0x20>
 8011bde:	4b09      	ldr	r3, [pc, #36]	@ (8011c04 <_Bfree+0x3c>)
 8011be0:	4809      	ldr	r0, [pc, #36]	@ (8011c08 <_Bfree+0x40>)
 8011be2:	218f      	movs	r1, #143	@ 0x8f
 8011be4:	f000 fd3e 	bl	8012664 <__assert_func>
 8011be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011bec:	6006      	str	r6, [r0, #0]
 8011bee:	60c6      	str	r6, [r0, #12]
 8011bf0:	b13c      	cbz	r4, 8011c02 <_Bfree+0x3a>
 8011bf2:	69eb      	ldr	r3, [r5, #28]
 8011bf4:	6862      	ldr	r2, [r4, #4]
 8011bf6:	68db      	ldr	r3, [r3, #12]
 8011bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011bfc:	6021      	str	r1, [r4, #0]
 8011bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011c02:	bd70      	pop	{r4, r5, r6, pc}
 8011c04:	080149f1 	.word	0x080149f1
 8011c08:	08014a71 	.word	0x08014a71

08011c0c <__multadd>:
 8011c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c10:	690d      	ldr	r5, [r1, #16]
 8011c12:	4607      	mov	r7, r0
 8011c14:	460c      	mov	r4, r1
 8011c16:	461e      	mov	r6, r3
 8011c18:	f101 0c14 	add.w	ip, r1, #20
 8011c1c:	2000      	movs	r0, #0
 8011c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8011c22:	b299      	uxth	r1, r3
 8011c24:	fb02 6101 	mla	r1, r2, r1, r6
 8011c28:	0c1e      	lsrs	r6, r3, #16
 8011c2a:	0c0b      	lsrs	r3, r1, #16
 8011c2c:	fb02 3306 	mla	r3, r2, r6, r3
 8011c30:	b289      	uxth	r1, r1
 8011c32:	3001      	adds	r0, #1
 8011c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011c38:	4285      	cmp	r5, r0
 8011c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8011c3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011c42:	dcec      	bgt.n	8011c1e <__multadd+0x12>
 8011c44:	b30e      	cbz	r6, 8011c8a <__multadd+0x7e>
 8011c46:	68a3      	ldr	r3, [r4, #8]
 8011c48:	42ab      	cmp	r3, r5
 8011c4a:	dc19      	bgt.n	8011c80 <__multadd+0x74>
 8011c4c:	6861      	ldr	r1, [r4, #4]
 8011c4e:	4638      	mov	r0, r7
 8011c50:	3101      	adds	r1, #1
 8011c52:	f7ff ff79 	bl	8011b48 <_Balloc>
 8011c56:	4680      	mov	r8, r0
 8011c58:	b928      	cbnz	r0, 8011c66 <__multadd+0x5a>
 8011c5a:	4602      	mov	r2, r0
 8011c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8011c90 <__multadd+0x84>)
 8011c5e:	480d      	ldr	r0, [pc, #52]	@ (8011c94 <__multadd+0x88>)
 8011c60:	21ba      	movs	r1, #186	@ 0xba
 8011c62:	f000 fcff 	bl	8012664 <__assert_func>
 8011c66:	6922      	ldr	r2, [r4, #16]
 8011c68:	3202      	adds	r2, #2
 8011c6a:	f104 010c 	add.w	r1, r4, #12
 8011c6e:	0092      	lsls	r2, r2, #2
 8011c70:	300c      	adds	r0, #12
 8011c72:	f7ff f802 	bl	8010c7a <memcpy>
 8011c76:	4621      	mov	r1, r4
 8011c78:	4638      	mov	r0, r7
 8011c7a:	f7ff ffa5 	bl	8011bc8 <_Bfree>
 8011c7e:	4644      	mov	r4, r8
 8011c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011c84:	3501      	adds	r5, #1
 8011c86:	615e      	str	r6, [r3, #20]
 8011c88:	6125      	str	r5, [r4, #16]
 8011c8a:	4620      	mov	r0, r4
 8011c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c90:	08014a60 	.word	0x08014a60
 8011c94:	08014a71 	.word	0x08014a71

08011c98 <__hi0bits>:
 8011c98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	bf36      	itet	cc
 8011ca0:	0403      	lslcc	r3, r0, #16
 8011ca2:	2000      	movcs	r0, #0
 8011ca4:	2010      	movcc	r0, #16
 8011ca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011caa:	bf3c      	itt	cc
 8011cac:	021b      	lslcc	r3, r3, #8
 8011cae:	3008      	addcc	r0, #8
 8011cb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011cb4:	bf3c      	itt	cc
 8011cb6:	011b      	lslcc	r3, r3, #4
 8011cb8:	3004      	addcc	r0, #4
 8011cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011cbe:	bf3c      	itt	cc
 8011cc0:	009b      	lslcc	r3, r3, #2
 8011cc2:	3002      	addcc	r0, #2
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	db05      	blt.n	8011cd4 <__hi0bits+0x3c>
 8011cc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011ccc:	f100 0001 	add.w	r0, r0, #1
 8011cd0:	bf08      	it	eq
 8011cd2:	2020      	moveq	r0, #32
 8011cd4:	4770      	bx	lr

08011cd6 <__lo0bits>:
 8011cd6:	6803      	ldr	r3, [r0, #0]
 8011cd8:	4602      	mov	r2, r0
 8011cda:	f013 0007 	ands.w	r0, r3, #7
 8011cde:	d00b      	beq.n	8011cf8 <__lo0bits+0x22>
 8011ce0:	07d9      	lsls	r1, r3, #31
 8011ce2:	d421      	bmi.n	8011d28 <__lo0bits+0x52>
 8011ce4:	0798      	lsls	r0, r3, #30
 8011ce6:	bf49      	itett	mi
 8011ce8:	085b      	lsrmi	r3, r3, #1
 8011cea:	089b      	lsrpl	r3, r3, #2
 8011cec:	2001      	movmi	r0, #1
 8011cee:	6013      	strmi	r3, [r2, #0]
 8011cf0:	bf5c      	itt	pl
 8011cf2:	6013      	strpl	r3, [r2, #0]
 8011cf4:	2002      	movpl	r0, #2
 8011cf6:	4770      	bx	lr
 8011cf8:	b299      	uxth	r1, r3
 8011cfa:	b909      	cbnz	r1, 8011d00 <__lo0bits+0x2a>
 8011cfc:	0c1b      	lsrs	r3, r3, #16
 8011cfe:	2010      	movs	r0, #16
 8011d00:	b2d9      	uxtb	r1, r3
 8011d02:	b909      	cbnz	r1, 8011d08 <__lo0bits+0x32>
 8011d04:	3008      	adds	r0, #8
 8011d06:	0a1b      	lsrs	r3, r3, #8
 8011d08:	0719      	lsls	r1, r3, #28
 8011d0a:	bf04      	itt	eq
 8011d0c:	091b      	lsreq	r3, r3, #4
 8011d0e:	3004      	addeq	r0, #4
 8011d10:	0799      	lsls	r1, r3, #30
 8011d12:	bf04      	itt	eq
 8011d14:	089b      	lsreq	r3, r3, #2
 8011d16:	3002      	addeq	r0, #2
 8011d18:	07d9      	lsls	r1, r3, #31
 8011d1a:	d403      	bmi.n	8011d24 <__lo0bits+0x4e>
 8011d1c:	085b      	lsrs	r3, r3, #1
 8011d1e:	f100 0001 	add.w	r0, r0, #1
 8011d22:	d003      	beq.n	8011d2c <__lo0bits+0x56>
 8011d24:	6013      	str	r3, [r2, #0]
 8011d26:	4770      	bx	lr
 8011d28:	2000      	movs	r0, #0
 8011d2a:	4770      	bx	lr
 8011d2c:	2020      	movs	r0, #32
 8011d2e:	4770      	bx	lr

08011d30 <__i2b>:
 8011d30:	b510      	push	{r4, lr}
 8011d32:	460c      	mov	r4, r1
 8011d34:	2101      	movs	r1, #1
 8011d36:	f7ff ff07 	bl	8011b48 <_Balloc>
 8011d3a:	4602      	mov	r2, r0
 8011d3c:	b928      	cbnz	r0, 8011d4a <__i2b+0x1a>
 8011d3e:	4b05      	ldr	r3, [pc, #20]	@ (8011d54 <__i2b+0x24>)
 8011d40:	4805      	ldr	r0, [pc, #20]	@ (8011d58 <__i2b+0x28>)
 8011d42:	f240 1145 	movw	r1, #325	@ 0x145
 8011d46:	f000 fc8d 	bl	8012664 <__assert_func>
 8011d4a:	2301      	movs	r3, #1
 8011d4c:	6144      	str	r4, [r0, #20]
 8011d4e:	6103      	str	r3, [r0, #16]
 8011d50:	bd10      	pop	{r4, pc}
 8011d52:	bf00      	nop
 8011d54:	08014a60 	.word	0x08014a60
 8011d58:	08014a71 	.word	0x08014a71

08011d5c <__multiply>:
 8011d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d60:	4617      	mov	r7, r2
 8011d62:	690a      	ldr	r2, [r1, #16]
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	429a      	cmp	r2, r3
 8011d68:	bfa8      	it	ge
 8011d6a:	463b      	movge	r3, r7
 8011d6c:	4689      	mov	r9, r1
 8011d6e:	bfa4      	itt	ge
 8011d70:	460f      	movge	r7, r1
 8011d72:	4699      	movge	r9, r3
 8011d74:	693d      	ldr	r5, [r7, #16]
 8011d76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011d7a:	68bb      	ldr	r3, [r7, #8]
 8011d7c:	6879      	ldr	r1, [r7, #4]
 8011d7e:	eb05 060a 	add.w	r6, r5, sl
 8011d82:	42b3      	cmp	r3, r6
 8011d84:	b085      	sub	sp, #20
 8011d86:	bfb8      	it	lt
 8011d88:	3101      	addlt	r1, #1
 8011d8a:	f7ff fedd 	bl	8011b48 <_Balloc>
 8011d8e:	b930      	cbnz	r0, 8011d9e <__multiply+0x42>
 8011d90:	4602      	mov	r2, r0
 8011d92:	4b41      	ldr	r3, [pc, #260]	@ (8011e98 <__multiply+0x13c>)
 8011d94:	4841      	ldr	r0, [pc, #260]	@ (8011e9c <__multiply+0x140>)
 8011d96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011d9a:	f000 fc63 	bl	8012664 <__assert_func>
 8011d9e:	f100 0414 	add.w	r4, r0, #20
 8011da2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011da6:	4623      	mov	r3, r4
 8011da8:	2200      	movs	r2, #0
 8011daa:	4573      	cmp	r3, lr
 8011dac:	d320      	bcc.n	8011df0 <__multiply+0x94>
 8011dae:	f107 0814 	add.w	r8, r7, #20
 8011db2:	f109 0114 	add.w	r1, r9, #20
 8011db6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011dba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011dbe:	9302      	str	r3, [sp, #8]
 8011dc0:	1beb      	subs	r3, r5, r7
 8011dc2:	3b15      	subs	r3, #21
 8011dc4:	f023 0303 	bic.w	r3, r3, #3
 8011dc8:	3304      	adds	r3, #4
 8011dca:	3715      	adds	r7, #21
 8011dcc:	42bd      	cmp	r5, r7
 8011dce:	bf38      	it	cc
 8011dd0:	2304      	movcc	r3, #4
 8011dd2:	9301      	str	r3, [sp, #4]
 8011dd4:	9b02      	ldr	r3, [sp, #8]
 8011dd6:	9103      	str	r1, [sp, #12]
 8011dd8:	428b      	cmp	r3, r1
 8011dda:	d80c      	bhi.n	8011df6 <__multiply+0x9a>
 8011ddc:	2e00      	cmp	r6, #0
 8011dde:	dd03      	ble.n	8011de8 <__multiply+0x8c>
 8011de0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d055      	beq.n	8011e94 <__multiply+0x138>
 8011de8:	6106      	str	r6, [r0, #16]
 8011dea:	b005      	add	sp, #20
 8011dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df0:	f843 2b04 	str.w	r2, [r3], #4
 8011df4:	e7d9      	b.n	8011daa <__multiply+0x4e>
 8011df6:	f8b1 a000 	ldrh.w	sl, [r1]
 8011dfa:	f1ba 0f00 	cmp.w	sl, #0
 8011dfe:	d01f      	beq.n	8011e40 <__multiply+0xe4>
 8011e00:	46c4      	mov	ip, r8
 8011e02:	46a1      	mov	r9, r4
 8011e04:	2700      	movs	r7, #0
 8011e06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011e0a:	f8d9 3000 	ldr.w	r3, [r9]
 8011e0e:	fa1f fb82 	uxth.w	fp, r2
 8011e12:	b29b      	uxth	r3, r3
 8011e14:	fb0a 330b 	mla	r3, sl, fp, r3
 8011e18:	443b      	add	r3, r7
 8011e1a:	f8d9 7000 	ldr.w	r7, [r9]
 8011e1e:	0c12      	lsrs	r2, r2, #16
 8011e20:	0c3f      	lsrs	r7, r7, #16
 8011e22:	fb0a 7202 	mla	r2, sl, r2, r7
 8011e26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011e2a:	b29b      	uxth	r3, r3
 8011e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011e30:	4565      	cmp	r5, ip
 8011e32:	f849 3b04 	str.w	r3, [r9], #4
 8011e36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011e3a:	d8e4      	bhi.n	8011e06 <__multiply+0xaa>
 8011e3c:	9b01      	ldr	r3, [sp, #4]
 8011e3e:	50e7      	str	r7, [r4, r3]
 8011e40:	9b03      	ldr	r3, [sp, #12]
 8011e42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011e46:	3104      	adds	r1, #4
 8011e48:	f1b9 0f00 	cmp.w	r9, #0
 8011e4c:	d020      	beq.n	8011e90 <__multiply+0x134>
 8011e4e:	6823      	ldr	r3, [r4, #0]
 8011e50:	4647      	mov	r7, r8
 8011e52:	46a4      	mov	ip, r4
 8011e54:	f04f 0a00 	mov.w	sl, #0
 8011e58:	f8b7 b000 	ldrh.w	fp, [r7]
 8011e5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011e60:	fb09 220b 	mla	r2, r9, fp, r2
 8011e64:	4452      	add	r2, sl
 8011e66:	b29b      	uxth	r3, r3
 8011e68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011e6c:	f84c 3b04 	str.w	r3, [ip], #4
 8011e70:	f857 3b04 	ldr.w	r3, [r7], #4
 8011e74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e78:	f8bc 3000 	ldrh.w	r3, [ip]
 8011e7c:	fb09 330a 	mla	r3, r9, sl, r3
 8011e80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011e84:	42bd      	cmp	r5, r7
 8011e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e8a:	d8e5      	bhi.n	8011e58 <__multiply+0xfc>
 8011e8c:	9a01      	ldr	r2, [sp, #4]
 8011e8e:	50a3      	str	r3, [r4, r2]
 8011e90:	3404      	adds	r4, #4
 8011e92:	e79f      	b.n	8011dd4 <__multiply+0x78>
 8011e94:	3e01      	subs	r6, #1
 8011e96:	e7a1      	b.n	8011ddc <__multiply+0x80>
 8011e98:	08014a60 	.word	0x08014a60
 8011e9c:	08014a71 	.word	0x08014a71

08011ea0 <__pow5mult>:
 8011ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ea4:	4615      	mov	r5, r2
 8011ea6:	f012 0203 	ands.w	r2, r2, #3
 8011eaa:	4607      	mov	r7, r0
 8011eac:	460e      	mov	r6, r1
 8011eae:	d007      	beq.n	8011ec0 <__pow5mult+0x20>
 8011eb0:	4c25      	ldr	r4, [pc, #148]	@ (8011f48 <__pow5mult+0xa8>)
 8011eb2:	3a01      	subs	r2, #1
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011eba:	f7ff fea7 	bl	8011c0c <__multadd>
 8011ebe:	4606      	mov	r6, r0
 8011ec0:	10ad      	asrs	r5, r5, #2
 8011ec2:	d03d      	beq.n	8011f40 <__pow5mult+0xa0>
 8011ec4:	69fc      	ldr	r4, [r7, #28]
 8011ec6:	b97c      	cbnz	r4, 8011ee8 <__pow5mult+0x48>
 8011ec8:	2010      	movs	r0, #16
 8011eca:	f7ff fd87 	bl	80119dc <malloc>
 8011ece:	4602      	mov	r2, r0
 8011ed0:	61f8      	str	r0, [r7, #28]
 8011ed2:	b928      	cbnz	r0, 8011ee0 <__pow5mult+0x40>
 8011ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8011f4c <__pow5mult+0xac>)
 8011ed6:	481e      	ldr	r0, [pc, #120]	@ (8011f50 <__pow5mult+0xb0>)
 8011ed8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011edc:	f000 fbc2 	bl	8012664 <__assert_func>
 8011ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011ee4:	6004      	str	r4, [r0, #0]
 8011ee6:	60c4      	str	r4, [r0, #12]
 8011ee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011ef0:	b94c      	cbnz	r4, 8011f06 <__pow5mult+0x66>
 8011ef2:	f240 2171 	movw	r1, #625	@ 0x271
 8011ef6:	4638      	mov	r0, r7
 8011ef8:	f7ff ff1a 	bl	8011d30 <__i2b>
 8011efc:	2300      	movs	r3, #0
 8011efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8011f02:	4604      	mov	r4, r0
 8011f04:	6003      	str	r3, [r0, #0]
 8011f06:	f04f 0900 	mov.w	r9, #0
 8011f0a:	07eb      	lsls	r3, r5, #31
 8011f0c:	d50a      	bpl.n	8011f24 <__pow5mult+0x84>
 8011f0e:	4631      	mov	r1, r6
 8011f10:	4622      	mov	r2, r4
 8011f12:	4638      	mov	r0, r7
 8011f14:	f7ff ff22 	bl	8011d5c <__multiply>
 8011f18:	4631      	mov	r1, r6
 8011f1a:	4680      	mov	r8, r0
 8011f1c:	4638      	mov	r0, r7
 8011f1e:	f7ff fe53 	bl	8011bc8 <_Bfree>
 8011f22:	4646      	mov	r6, r8
 8011f24:	106d      	asrs	r5, r5, #1
 8011f26:	d00b      	beq.n	8011f40 <__pow5mult+0xa0>
 8011f28:	6820      	ldr	r0, [r4, #0]
 8011f2a:	b938      	cbnz	r0, 8011f3c <__pow5mult+0x9c>
 8011f2c:	4622      	mov	r2, r4
 8011f2e:	4621      	mov	r1, r4
 8011f30:	4638      	mov	r0, r7
 8011f32:	f7ff ff13 	bl	8011d5c <__multiply>
 8011f36:	6020      	str	r0, [r4, #0]
 8011f38:	f8c0 9000 	str.w	r9, [r0]
 8011f3c:	4604      	mov	r4, r0
 8011f3e:	e7e4      	b.n	8011f0a <__pow5mult+0x6a>
 8011f40:	4630      	mov	r0, r6
 8011f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f46:	bf00      	nop
 8011f48:	08014b24 	.word	0x08014b24
 8011f4c:	080149f1 	.word	0x080149f1
 8011f50:	08014a71 	.word	0x08014a71

08011f54 <__lshift>:
 8011f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f58:	460c      	mov	r4, r1
 8011f5a:	6849      	ldr	r1, [r1, #4]
 8011f5c:	6923      	ldr	r3, [r4, #16]
 8011f5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011f62:	68a3      	ldr	r3, [r4, #8]
 8011f64:	4607      	mov	r7, r0
 8011f66:	4691      	mov	r9, r2
 8011f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011f6c:	f108 0601 	add.w	r6, r8, #1
 8011f70:	42b3      	cmp	r3, r6
 8011f72:	db0b      	blt.n	8011f8c <__lshift+0x38>
 8011f74:	4638      	mov	r0, r7
 8011f76:	f7ff fde7 	bl	8011b48 <_Balloc>
 8011f7a:	4605      	mov	r5, r0
 8011f7c:	b948      	cbnz	r0, 8011f92 <__lshift+0x3e>
 8011f7e:	4602      	mov	r2, r0
 8011f80:	4b28      	ldr	r3, [pc, #160]	@ (8012024 <__lshift+0xd0>)
 8011f82:	4829      	ldr	r0, [pc, #164]	@ (8012028 <__lshift+0xd4>)
 8011f84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011f88:	f000 fb6c 	bl	8012664 <__assert_func>
 8011f8c:	3101      	adds	r1, #1
 8011f8e:	005b      	lsls	r3, r3, #1
 8011f90:	e7ee      	b.n	8011f70 <__lshift+0x1c>
 8011f92:	2300      	movs	r3, #0
 8011f94:	f100 0114 	add.w	r1, r0, #20
 8011f98:	f100 0210 	add.w	r2, r0, #16
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	4553      	cmp	r3, sl
 8011fa0:	db33      	blt.n	801200a <__lshift+0xb6>
 8011fa2:	6920      	ldr	r0, [r4, #16]
 8011fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011fa8:	f104 0314 	add.w	r3, r4, #20
 8011fac:	f019 091f 	ands.w	r9, r9, #31
 8011fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011fb8:	d02b      	beq.n	8012012 <__lshift+0xbe>
 8011fba:	f1c9 0e20 	rsb	lr, r9, #32
 8011fbe:	468a      	mov	sl, r1
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	6818      	ldr	r0, [r3, #0]
 8011fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8011fc8:	4310      	orrs	r0, r2
 8011fca:	f84a 0b04 	str.w	r0, [sl], #4
 8011fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fd2:	459c      	cmp	ip, r3
 8011fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8011fd8:	d8f3      	bhi.n	8011fc2 <__lshift+0x6e>
 8011fda:	ebac 0304 	sub.w	r3, ip, r4
 8011fde:	3b15      	subs	r3, #21
 8011fe0:	f023 0303 	bic.w	r3, r3, #3
 8011fe4:	3304      	adds	r3, #4
 8011fe6:	f104 0015 	add.w	r0, r4, #21
 8011fea:	4560      	cmp	r0, ip
 8011fec:	bf88      	it	hi
 8011fee:	2304      	movhi	r3, #4
 8011ff0:	50ca      	str	r2, [r1, r3]
 8011ff2:	b10a      	cbz	r2, 8011ff8 <__lshift+0xa4>
 8011ff4:	f108 0602 	add.w	r6, r8, #2
 8011ff8:	3e01      	subs	r6, #1
 8011ffa:	4638      	mov	r0, r7
 8011ffc:	612e      	str	r6, [r5, #16]
 8011ffe:	4621      	mov	r1, r4
 8012000:	f7ff fde2 	bl	8011bc8 <_Bfree>
 8012004:	4628      	mov	r0, r5
 8012006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801200a:	f842 0f04 	str.w	r0, [r2, #4]!
 801200e:	3301      	adds	r3, #1
 8012010:	e7c5      	b.n	8011f9e <__lshift+0x4a>
 8012012:	3904      	subs	r1, #4
 8012014:	f853 2b04 	ldr.w	r2, [r3], #4
 8012018:	f841 2f04 	str.w	r2, [r1, #4]!
 801201c:	459c      	cmp	ip, r3
 801201e:	d8f9      	bhi.n	8012014 <__lshift+0xc0>
 8012020:	e7ea      	b.n	8011ff8 <__lshift+0xa4>
 8012022:	bf00      	nop
 8012024:	08014a60 	.word	0x08014a60
 8012028:	08014a71 	.word	0x08014a71

0801202c <__mcmp>:
 801202c:	690a      	ldr	r2, [r1, #16]
 801202e:	4603      	mov	r3, r0
 8012030:	6900      	ldr	r0, [r0, #16]
 8012032:	1a80      	subs	r0, r0, r2
 8012034:	b530      	push	{r4, r5, lr}
 8012036:	d10e      	bne.n	8012056 <__mcmp+0x2a>
 8012038:	3314      	adds	r3, #20
 801203a:	3114      	adds	r1, #20
 801203c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801204c:	4295      	cmp	r5, r2
 801204e:	d003      	beq.n	8012058 <__mcmp+0x2c>
 8012050:	d205      	bcs.n	801205e <__mcmp+0x32>
 8012052:	f04f 30ff 	mov.w	r0, #4294967295
 8012056:	bd30      	pop	{r4, r5, pc}
 8012058:	42a3      	cmp	r3, r4
 801205a:	d3f3      	bcc.n	8012044 <__mcmp+0x18>
 801205c:	e7fb      	b.n	8012056 <__mcmp+0x2a>
 801205e:	2001      	movs	r0, #1
 8012060:	e7f9      	b.n	8012056 <__mcmp+0x2a>
	...

08012064 <__mdiff>:
 8012064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012068:	4689      	mov	r9, r1
 801206a:	4606      	mov	r6, r0
 801206c:	4611      	mov	r1, r2
 801206e:	4648      	mov	r0, r9
 8012070:	4614      	mov	r4, r2
 8012072:	f7ff ffdb 	bl	801202c <__mcmp>
 8012076:	1e05      	subs	r5, r0, #0
 8012078:	d112      	bne.n	80120a0 <__mdiff+0x3c>
 801207a:	4629      	mov	r1, r5
 801207c:	4630      	mov	r0, r6
 801207e:	f7ff fd63 	bl	8011b48 <_Balloc>
 8012082:	4602      	mov	r2, r0
 8012084:	b928      	cbnz	r0, 8012092 <__mdiff+0x2e>
 8012086:	4b3f      	ldr	r3, [pc, #252]	@ (8012184 <__mdiff+0x120>)
 8012088:	f240 2137 	movw	r1, #567	@ 0x237
 801208c:	483e      	ldr	r0, [pc, #248]	@ (8012188 <__mdiff+0x124>)
 801208e:	f000 fae9 	bl	8012664 <__assert_func>
 8012092:	2301      	movs	r3, #1
 8012094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012098:	4610      	mov	r0, r2
 801209a:	b003      	add	sp, #12
 801209c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120a0:	bfbc      	itt	lt
 80120a2:	464b      	movlt	r3, r9
 80120a4:	46a1      	movlt	r9, r4
 80120a6:	4630      	mov	r0, r6
 80120a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80120ac:	bfba      	itte	lt
 80120ae:	461c      	movlt	r4, r3
 80120b0:	2501      	movlt	r5, #1
 80120b2:	2500      	movge	r5, #0
 80120b4:	f7ff fd48 	bl	8011b48 <_Balloc>
 80120b8:	4602      	mov	r2, r0
 80120ba:	b918      	cbnz	r0, 80120c4 <__mdiff+0x60>
 80120bc:	4b31      	ldr	r3, [pc, #196]	@ (8012184 <__mdiff+0x120>)
 80120be:	f240 2145 	movw	r1, #581	@ 0x245
 80120c2:	e7e3      	b.n	801208c <__mdiff+0x28>
 80120c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80120c8:	6926      	ldr	r6, [r4, #16]
 80120ca:	60c5      	str	r5, [r0, #12]
 80120cc:	f109 0310 	add.w	r3, r9, #16
 80120d0:	f109 0514 	add.w	r5, r9, #20
 80120d4:	f104 0e14 	add.w	lr, r4, #20
 80120d8:	f100 0b14 	add.w	fp, r0, #20
 80120dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80120e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80120e4:	9301      	str	r3, [sp, #4]
 80120e6:	46d9      	mov	r9, fp
 80120e8:	f04f 0c00 	mov.w	ip, #0
 80120ec:	9b01      	ldr	r3, [sp, #4]
 80120ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80120f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80120f6:	9301      	str	r3, [sp, #4]
 80120f8:	fa1f f38a 	uxth.w	r3, sl
 80120fc:	4619      	mov	r1, r3
 80120fe:	b283      	uxth	r3, r0
 8012100:	1acb      	subs	r3, r1, r3
 8012102:	0c00      	lsrs	r0, r0, #16
 8012104:	4463      	add	r3, ip
 8012106:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801210a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801210e:	b29b      	uxth	r3, r3
 8012110:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012114:	4576      	cmp	r6, lr
 8012116:	f849 3b04 	str.w	r3, [r9], #4
 801211a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801211e:	d8e5      	bhi.n	80120ec <__mdiff+0x88>
 8012120:	1b33      	subs	r3, r6, r4
 8012122:	3b15      	subs	r3, #21
 8012124:	f023 0303 	bic.w	r3, r3, #3
 8012128:	3415      	adds	r4, #21
 801212a:	3304      	adds	r3, #4
 801212c:	42a6      	cmp	r6, r4
 801212e:	bf38      	it	cc
 8012130:	2304      	movcc	r3, #4
 8012132:	441d      	add	r5, r3
 8012134:	445b      	add	r3, fp
 8012136:	461e      	mov	r6, r3
 8012138:	462c      	mov	r4, r5
 801213a:	4544      	cmp	r4, r8
 801213c:	d30e      	bcc.n	801215c <__mdiff+0xf8>
 801213e:	f108 0103 	add.w	r1, r8, #3
 8012142:	1b49      	subs	r1, r1, r5
 8012144:	f021 0103 	bic.w	r1, r1, #3
 8012148:	3d03      	subs	r5, #3
 801214a:	45a8      	cmp	r8, r5
 801214c:	bf38      	it	cc
 801214e:	2100      	movcc	r1, #0
 8012150:	440b      	add	r3, r1
 8012152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012156:	b191      	cbz	r1, 801217e <__mdiff+0x11a>
 8012158:	6117      	str	r7, [r2, #16]
 801215a:	e79d      	b.n	8012098 <__mdiff+0x34>
 801215c:	f854 1b04 	ldr.w	r1, [r4], #4
 8012160:	46e6      	mov	lr, ip
 8012162:	0c08      	lsrs	r0, r1, #16
 8012164:	fa1c fc81 	uxtah	ip, ip, r1
 8012168:	4471      	add	r1, lr
 801216a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801216e:	b289      	uxth	r1, r1
 8012170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012174:	f846 1b04 	str.w	r1, [r6], #4
 8012178:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801217c:	e7dd      	b.n	801213a <__mdiff+0xd6>
 801217e:	3f01      	subs	r7, #1
 8012180:	e7e7      	b.n	8012152 <__mdiff+0xee>
 8012182:	bf00      	nop
 8012184:	08014a60 	.word	0x08014a60
 8012188:	08014a71 	.word	0x08014a71

0801218c <__d2b>:
 801218c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012190:	460f      	mov	r7, r1
 8012192:	2101      	movs	r1, #1
 8012194:	ec59 8b10 	vmov	r8, r9, d0
 8012198:	4616      	mov	r6, r2
 801219a:	f7ff fcd5 	bl	8011b48 <_Balloc>
 801219e:	4604      	mov	r4, r0
 80121a0:	b930      	cbnz	r0, 80121b0 <__d2b+0x24>
 80121a2:	4602      	mov	r2, r0
 80121a4:	4b23      	ldr	r3, [pc, #140]	@ (8012234 <__d2b+0xa8>)
 80121a6:	4824      	ldr	r0, [pc, #144]	@ (8012238 <__d2b+0xac>)
 80121a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80121ac:	f000 fa5a 	bl	8012664 <__assert_func>
 80121b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80121b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80121b8:	b10d      	cbz	r5, 80121be <__d2b+0x32>
 80121ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80121be:	9301      	str	r3, [sp, #4]
 80121c0:	f1b8 0300 	subs.w	r3, r8, #0
 80121c4:	d023      	beq.n	801220e <__d2b+0x82>
 80121c6:	4668      	mov	r0, sp
 80121c8:	9300      	str	r3, [sp, #0]
 80121ca:	f7ff fd84 	bl	8011cd6 <__lo0bits>
 80121ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80121d2:	b1d0      	cbz	r0, 801220a <__d2b+0x7e>
 80121d4:	f1c0 0320 	rsb	r3, r0, #32
 80121d8:	fa02 f303 	lsl.w	r3, r2, r3
 80121dc:	430b      	orrs	r3, r1
 80121de:	40c2      	lsrs	r2, r0
 80121e0:	6163      	str	r3, [r4, #20]
 80121e2:	9201      	str	r2, [sp, #4]
 80121e4:	9b01      	ldr	r3, [sp, #4]
 80121e6:	61a3      	str	r3, [r4, #24]
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	bf0c      	ite	eq
 80121ec:	2201      	moveq	r2, #1
 80121ee:	2202      	movne	r2, #2
 80121f0:	6122      	str	r2, [r4, #16]
 80121f2:	b1a5      	cbz	r5, 801221e <__d2b+0x92>
 80121f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80121f8:	4405      	add	r5, r0
 80121fa:	603d      	str	r5, [r7, #0]
 80121fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012200:	6030      	str	r0, [r6, #0]
 8012202:	4620      	mov	r0, r4
 8012204:	b003      	add	sp, #12
 8012206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801220a:	6161      	str	r1, [r4, #20]
 801220c:	e7ea      	b.n	80121e4 <__d2b+0x58>
 801220e:	a801      	add	r0, sp, #4
 8012210:	f7ff fd61 	bl	8011cd6 <__lo0bits>
 8012214:	9b01      	ldr	r3, [sp, #4]
 8012216:	6163      	str	r3, [r4, #20]
 8012218:	3020      	adds	r0, #32
 801221a:	2201      	movs	r2, #1
 801221c:	e7e8      	b.n	80121f0 <__d2b+0x64>
 801221e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012222:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012226:	6038      	str	r0, [r7, #0]
 8012228:	6918      	ldr	r0, [r3, #16]
 801222a:	f7ff fd35 	bl	8011c98 <__hi0bits>
 801222e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012232:	e7e5      	b.n	8012200 <__d2b+0x74>
 8012234:	08014a60 	.word	0x08014a60
 8012238:	08014a71 	.word	0x08014a71

0801223c <__ssputs_r>:
 801223c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012240:	688e      	ldr	r6, [r1, #8]
 8012242:	461f      	mov	r7, r3
 8012244:	42be      	cmp	r6, r7
 8012246:	680b      	ldr	r3, [r1, #0]
 8012248:	4682      	mov	sl, r0
 801224a:	460c      	mov	r4, r1
 801224c:	4690      	mov	r8, r2
 801224e:	d82d      	bhi.n	80122ac <__ssputs_r+0x70>
 8012250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012258:	d026      	beq.n	80122a8 <__ssputs_r+0x6c>
 801225a:	6965      	ldr	r5, [r4, #20]
 801225c:	6909      	ldr	r1, [r1, #16]
 801225e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012262:	eba3 0901 	sub.w	r9, r3, r1
 8012266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801226a:	1c7b      	adds	r3, r7, #1
 801226c:	444b      	add	r3, r9
 801226e:	106d      	asrs	r5, r5, #1
 8012270:	429d      	cmp	r5, r3
 8012272:	bf38      	it	cc
 8012274:	461d      	movcc	r5, r3
 8012276:	0553      	lsls	r3, r2, #21
 8012278:	d527      	bpl.n	80122ca <__ssputs_r+0x8e>
 801227a:	4629      	mov	r1, r5
 801227c:	f7ff fbd8 	bl	8011a30 <_malloc_r>
 8012280:	4606      	mov	r6, r0
 8012282:	b360      	cbz	r0, 80122de <__ssputs_r+0xa2>
 8012284:	6921      	ldr	r1, [r4, #16]
 8012286:	464a      	mov	r2, r9
 8012288:	f7fe fcf7 	bl	8010c7a <memcpy>
 801228c:	89a3      	ldrh	r3, [r4, #12]
 801228e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012296:	81a3      	strh	r3, [r4, #12]
 8012298:	6126      	str	r6, [r4, #16]
 801229a:	6165      	str	r5, [r4, #20]
 801229c:	444e      	add	r6, r9
 801229e:	eba5 0509 	sub.w	r5, r5, r9
 80122a2:	6026      	str	r6, [r4, #0]
 80122a4:	60a5      	str	r5, [r4, #8]
 80122a6:	463e      	mov	r6, r7
 80122a8:	42be      	cmp	r6, r7
 80122aa:	d900      	bls.n	80122ae <__ssputs_r+0x72>
 80122ac:	463e      	mov	r6, r7
 80122ae:	6820      	ldr	r0, [r4, #0]
 80122b0:	4632      	mov	r2, r6
 80122b2:	4641      	mov	r1, r8
 80122b4:	f7fe fc47 	bl	8010b46 <memmove>
 80122b8:	68a3      	ldr	r3, [r4, #8]
 80122ba:	1b9b      	subs	r3, r3, r6
 80122bc:	60a3      	str	r3, [r4, #8]
 80122be:	6823      	ldr	r3, [r4, #0]
 80122c0:	4433      	add	r3, r6
 80122c2:	6023      	str	r3, [r4, #0]
 80122c4:	2000      	movs	r0, #0
 80122c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122ca:	462a      	mov	r2, r5
 80122cc:	f000 fa0e 	bl	80126ec <_realloc_r>
 80122d0:	4606      	mov	r6, r0
 80122d2:	2800      	cmp	r0, #0
 80122d4:	d1e0      	bne.n	8012298 <__ssputs_r+0x5c>
 80122d6:	6921      	ldr	r1, [r4, #16]
 80122d8:	4650      	mov	r0, sl
 80122da:	f7ff fb35 	bl	8011948 <_free_r>
 80122de:	230c      	movs	r3, #12
 80122e0:	f8ca 3000 	str.w	r3, [sl]
 80122e4:	89a3      	ldrh	r3, [r4, #12]
 80122e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122ea:	81a3      	strh	r3, [r4, #12]
 80122ec:	f04f 30ff 	mov.w	r0, #4294967295
 80122f0:	e7e9      	b.n	80122c6 <__ssputs_r+0x8a>
	...

080122f4 <_svfiprintf_r>:
 80122f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122f8:	4698      	mov	r8, r3
 80122fa:	898b      	ldrh	r3, [r1, #12]
 80122fc:	061b      	lsls	r3, r3, #24
 80122fe:	b09d      	sub	sp, #116	@ 0x74
 8012300:	4607      	mov	r7, r0
 8012302:	460d      	mov	r5, r1
 8012304:	4614      	mov	r4, r2
 8012306:	d510      	bpl.n	801232a <_svfiprintf_r+0x36>
 8012308:	690b      	ldr	r3, [r1, #16]
 801230a:	b973      	cbnz	r3, 801232a <_svfiprintf_r+0x36>
 801230c:	2140      	movs	r1, #64	@ 0x40
 801230e:	f7ff fb8f 	bl	8011a30 <_malloc_r>
 8012312:	6028      	str	r0, [r5, #0]
 8012314:	6128      	str	r0, [r5, #16]
 8012316:	b930      	cbnz	r0, 8012326 <_svfiprintf_r+0x32>
 8012318:	230c      	movs	r3, #12
 801231a:	603b      	str	r3, [r7, #0]
 801231c:	f04f 30ff 	mov.w	r0, #4294967295
 8012320:	b01d      	add	sp, #116	@ 0x74
 8012322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012326:	2340      	movs	r3, #64	@ 0x40
 8012328:	616b      	str	r3, [r5, #20]
 801232a:	2300      	movs	r3, #0
 801232c:	9309      	str	r3, [sp, #36]	@ 0x24
 801232e:	2320      	movs	r3, #32
 8012330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012334:	f8cd 800c 	str.w	r8, [sp, #12]
 8012338:	2330      	movs	r3, #48	@ 0x30
 801233a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80124d8 <_svfiprintf_r+0x1e4>
 801233e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012342:	f04f 0901 	mov.w	r9, #1
 8012346:	4623      	mov	r3, r4
 8012348:	469a      	mov	sl, r3
 801234a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801234e:	b10a      	cbz	r2, 8012354 <_svfiprintf_r+0x60>
 8012350:	2a25      	cmp	r2, #37	@ 0x25
 8012352:	d1f9      	bne.n	8012348 <_svfiprintf_r+0x54>
 8012354:	ebba 0b04 	subs.w	fp, sl, r4
 8012358:	d00b      	beq.n	8012372 <_svfiprintf_r+0x7e>
 801235a:	465b      	mov	r3, fp
 801235c:	4622      	mov	r2, r4
 801235e:	4629      	mov	r1, r5
 8012360:	4638      	mov	r0, r7
 8012362:	f7ff ff6b 	bl	801223c <__ssputs_r>
 8012366:	3001      	adds	r0, #1
 8012368:	f000 80a7 	beq.w	80124ba <_svfiprintf_r+0x1c6>
 801236c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801236e:	445a      	add	r2, fp
 8012370:	9209      	str	r2, [sp, #36]	@ 0x24
 8012372:	f89a 3000 	ldrb.w	r3, [sl]
 8012376:	2b00      	cmp	r3, #0
 8012378:	f000 809f 	beq.w	80124ba <_svfiprintf_r+0x1c6>
 801237c:	2300      	movs	r3, #0
 801237e:	f04f 32ff 	mov.w	r2, #4294967295
 8012382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012386:	f10a 0a01 	add.w	sl, sl, #1
 801238a:	9304      	str	r3, [sp, #16]
 801238c:	9307      	str	r3, [sp, #28]
 801238e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012392:	931a      	str	r3, [sp, #104]	@ 0x68
 8012394:	4654      	mov	r4, sl
 8012396:	2205      	movs	r2, #5
 8012398:	f814 1b01 	ldrb.w	r1, [r4], #1
 801239c:	484e      	ldr	r0, [pc, #312]	@ (80124d8 <_svfiprintf_r+0x1e4>)
 801239e:	f7ed ff3f 	bl	8000220 <memchr>
 80123a2:	9a04      	ldr	r2, [sp, #16]
 80123a4:	b9d8      	cbnz	r0, 80123de <_svfiprintf_r+0xea>
 80123a6:	06d0      	lsls	r0, r2, #27
 80123a8:	bf44      	itt	mi
 80123aa:	2320      	movmi	r3, #32
 80123ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80123b0:	0711      	lsls	r1, r2, #28
 80123b2:	bf44      	itt	mi
 80123b4:	232b      	movmi	r3, #43	@ 0x2b
 80123b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80123ba:	f89a 3000 	ldrb.w	r3, [sl]
 80123be:	2b2a      	cmp	r3, #42	@ 0x2a
 80123c0:	d015      	beq.n	80123ee <_svfiprintf_r+0xfa>
 80123c2:	9a07      	ldr	r2, [sp, #28]
 80123c4:	4654      	mov	r4, sl
 80123c6:	2000      	movs	r0, #0
 80123c8:	f04f 0c0a 	mov.w	ip, #10
 80123cc:	4621      	mov	r1, r4
 80123ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123d2:	3b30      	subs	r3, #48	@ 0x30
 80123d4:	2b09      	cmp	r3, #9
 80123d6:	d94b      	bls.n	8012470 <_svfiprintf_r+0x17c>
 80123d8:	b1b0      	cbz	r0, 8012408 <_svfiprintf_r+0x114>
 80123da:	9207      	str	r2, [sp, #28]
 80123dc:	e014      	b.n	8012408 <_svfiprintf_r+0x114>
 80123de:	eba0 0308 	sub.w	r3, r0, r8
 80123e2:	fa09 f303 	lsl.w	r3, r9, r3
 80123e6:	4313      	orrs	r3, r2
 80123e8:	9304      	str	r3, [sp, #16]
 80123ea:	46a2      	mov	sl, r4
 80123ec:	e7d2      	b.n	8012394 <_svfiprintf_r+0xa0>
 80123ee:	9b03      	ldr	r3, [sp, #12]
 80123f0:	1d19      	adds	r1, r3, #4
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	9103      	str	r1, [sp, #12]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	bfbb      	ittet	lt
 80123fa:	425b      	neglt	r3, r3
 80123fc:	f042 0202 	orrlt.w	r2, r2, #2
 8012400:	9307      	strge	r3, [sp, #28]
 8012402:	9307      	strlt	r3, [sp, #28]
 8012404:	bfb8      	it	lt
 8012406:	9204      	strlt	r2, [sp, #16]
 8012408:	7823      	ldrb	r3, [r4, #0]
 801240a:	2b2e      	cmp	r3, #46	@ 0x2e
 801240c:	d10a      	bne.n	8012424 <_svfiprintf_r+0x130>
 801240e:	7863      	ldrb	r3, [r4, #1]
 8012410:	2b2a      	cmp	r3, #42	@ 0x2a
 8012412:	d132      	bne.n	801247a <_svfiprintf_r+0x186>
 8012414:	9b03      	ldr	r3, [sp, #12]
 8012416:	1d1a      	adds	r2, r3, #4
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	9203      	str	r2, [sp, #12]
 801241c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012420:	3402      	adds	r4, #2
 8012422:	9305      	str	r3, [sp, #20]
 8012424:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80124e8 <_svfiprintf_r+0x1f4>
 8012428:	7821      	ldrb	r1, [r4, #0]
 801242a:	2203      	movs	r2, #3
 801242c:	4650      	mov	r0, sl
 801242e:	f7ed fef7 	bl	8000220 <memchr>
 8012432:	b138      	cbz	r0, 8012444 <_svfiprintf_r+0x150>
 8012434:	9b04      	ldr	r3, [sp, #16]
 8012436:	eba0 000a 	sub.w	r0, r0, sl
 801243a:	2240      	movs	r2, #64	@ 0x40
 801243c:	4082      	lsls	r2, r0
 801243e:	4313      	orrs	r3, r2
 8012440:	3401      	adds	r4, #1
 8012442:	9304      	str	r3, [sp, #16]
 8012444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012448:	4824      	ldr	r0, [pc, #144]	@ (80124dc <_svfiprintf_r+0x1e8>)
 801244a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801244e:	2206      	movs	r2, #6
 8012450:	f7ed fee6 	bl	8000220 <memchr>
 8012454:	2800      	cmp	r0, #0
 8012456:	d036      	beq.n	80124c6 <_svfiprintf_r+0x1d2>
 8012458:	4b21      	ldr	r3, [pc, #132]	@ (80124e0 <_svfiprintf_r+0x1ec>)
 801245a:	bb1b      	cbnz	r3, 80124a4 <_svfiprintf_r+0x1b0>
 801245c:	9b03      	ldr	r3, [sp, #12]
 801245e:	3307      	adds	r3, #7
 8012460:	f023 0307 	bic.w	r3, r3, #7
 8012464:	3308      	adds	r3, #8
 8012466:	9303      	str	r3, [sp, #12]
 8012468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801246a:	4433      	add	r3, r6
 801246c:	9309      	str	r3, [sp, #36]	@ 0x24
 801246e:	e76a      	b.n	8012346 <_svfiprintf_r+0x52>
 8012470:	fb0c 3202 	mla	r2, ip, r2, r3
 8012474:	460c      	mov	r4, r1
 8012476:	2001      	movs	r0, #1
 8012478:	e7a8      	b.n	80123cc <_svfiprintf_r+0xd8>
 801247a:	2300      	movs	r3, #0
 801247c:	3401      	adds	r4, #1
 801247e:	9305      	str	r3, [sp, #20]
 8012480:	4619      	mov	r1, r3
 8012482:	f04f 0c0a 	mov.w	ip, #10
 8012486:	4620      	mov	r0, r4
 8012488:	f810 2b01 	ldrb.w	r2, [r0], #1
 801248c:	3a30      	subs	r2, #48	@ 0x30
 801248e:	2a09      	cmp	r2, #9
 8012490:	d903      	bls.n	801249a <_svfiprintf_r+0x1a6>
 8012492:	2b00      	cmp	r3, #0
 8012494:	d0c6      	beq.n	8012424 <_svfiprintf_r+0x130>
 8012496:	9105      	str	r1, [sp, #20]
 8012498:	e7c4      	b.n	8012424 <_svfiprintf_r+0x130>
 801249a:	fb0c 2101 	mla	r1, ip, r1, r2
 801249e:	4604      	mov	r4, r0
 80124a0:	2301      	movs	r3, #1
 80124a2:	e7f0      	b.n	8012486 <_svfiprintf_r+0x192>
 80124a4:	ab03      	add	r3, sp, #12
 80124a6:	9300      	str	r3, [sp, #0]
 80124a8:	462a      	mov	r2, r5
 80124aa:	4b0e      	ldr	r3, [pc, #56]	@ (80124e4 <_svfiprintf_r+0x1f0>)
 80124ac:	a904      	add	r1, sp, #16
 80124ae:	4638      	mov	r0, r7
 80124b0:	f7fd fe36 	bl	8010120 <_printf_float>
 80124b4:	1c42      	adds	r2, r0, #1
 80124b6:	4606      	mov	r6, r0
 80124b8:	d1d6      	bne.n	8012468 <_svfiprintf_r+0x174>
 80124ba:	89ab      	ldrh	r3, [r5, #12]
 80124bc:	065b      	lsls	r3, r3, #25
 80124be:	f53f af2d 	bmi.w	801231c <_svfiprintf_r+0x28>
 80124c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80124c4:	e72c      	b.n	8012320 <_svfiprintf_r+0x2c>
 80124c6:	ab03      	add	r3, sp, #12
 80124c8:	9300      	str	r3, [sp, #0]
 80124ca:	462a      	mov	r2, r5
 80124cc:	4b05      	ldr	r3, [pc, #20]	@ (80124e4 <_svfiprintf_r+0x1f0>)
 80124ce:	a904      	add	r1, sp, #16
 80124d0:	4638      	mov	r0, r7
 80124d2:	f7fe f8bd 	bl	8010650 <_printf_i>
 80124d6:	e7ed      	b.n	80124b4 <_svfiprintf_r+0x1c0>
 80124d8:	08014aca 	.word	0x08014aca
 80124dc:	08014ad4 	.word	0x08014ad4
 80124e0:	08010121 	.word	0x08010121
 80124e4:	0801223d 	.word	0x0801223d
 80124e8:	08014ad0 	.word	0x08014ad0

080124ec <__sflush_r>:
 80124ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80124f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124f4:	0716      	lsls	r6, r2, #28
 80124f6:	4605      	mov	r5, r0
 80124f8:	460c      	mov	r4, r1
 80124fa:	d454      	bmi.n	80125a6 <__sflush_r+0xba>
 80124fc:	684b      	ldr	r3, [r1, #4]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	dc02      	bgt.n	8012508 <__sflush_r+0x1c>
 8012502:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012504:	2b00      	cmp	r3, #0
 8012506:	dd48      	ble.n	801259a <__sflush_r+0xae>
 8012508:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801250a:	2e00      	cmp	r6, #0
 801250c:	d045      	beq.n	801259a <__sflush_r+0xae>
 801250e:	2300      	movs	r3, #0
 8012510:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012514:	682f      	ldr	r7, [r5, #0]
 8012516:	6a21      	ldr	r1, [r4, #32]
 8012518:	602b      	str	r3, [r5, #0]
 801251a:	d030      	beq.n	801257e <__sflush_r+0x92>
 801251c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801251e:	89a3      	ldrh	r3, [r4, #12]
 8012520:	0759      	lsls	r1, r3, #29
 8012522:	d505      	bpl.n	8012530 <__sflush_r+0x44>
 8012524:	6863      	ldr	r3, [r4, #4]
 8012526:	1ad2      	subs	r2, r2, r3
 8012528:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801252a:	b10b      	cbz	r3, 8012530 <__sflush_r+0x44>
 801252c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801252e:	1ad2      	subs	r2, r2, r3
 8012530:	2300      	movs	r3, #0
 8012532:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012534:	6a21      	ldr	r1, [r4, #32]
 8012536:	4628      	mov	r0, r5
 8012538:	47b0      	blx	r6
 801253a:	1c43      	adds	r3, r0, #1
 801253c:	89a3      	ldrh	r3, [r4, #12]
 801253e:	d106      	bne.n	801254e <__sflush_r+0x62>
 8012540:	6829      	ldr	r1, [r5, #0]
 8012542:	291d      	cmp	r1, #29
 8012544:	d82b      	bhi.n	801259e <__sflush_r+0xb2>
 8012546:	4a2a      	ldr	r2, [pc, #168]	@ (80125f0 <__sflush_r+0x104>)
 8012548:	40ca      	lsrs	r2, r1
 801254a:	07d6      	lsls	r6, r2, #31
 801254c:	d527      	bpl.n	801259e <__sflush_r+0xb2>
 801254e:	2200      	movs	r2, #0
 8012550:	6062      	str	r2, [r4, #4]
 8012552:	04d9      	lsls	r1, r3, #19
 8012554:	6922      	ldr	r2, [r4, #16]
 8012556:	6022      	str	r2, [r4, #0]
 8012558:	d504      	bpl.n	8012564 <__sflush_r+0x78>
 801255a:	1c42      	adds	r2, r0, #1
 801255c:	d101      	bne.n	8012562 <__sflush_r+0x76>
 801255e:	682b      	ldr	r3, [r5, #0]
 8012560:	b903      	cbnz	r3, 8012564 <__sflush_r+0x78>
 8012562:	6560      	str	r0, [r4, #84]	@ 0x54
 8012564:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012566:	602f      	str	r7, [r5, #0]
 8012568:	b1b9      	cbz	r1, 801259a <__sflush_r+0xae>
 801256a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801256e:	4299      	cmp	r1, r3
 8012570:	d002      	beq.n	8012578 <__sflush_r+0x8c>
 8012572:	4628      	mov	r0, r5
 8012574:	f7ff f9e8 	bl	8011948 <_free_r>
 8012578:	2300      	movs	r3, #0
 801257a:	6363      	str	r3, [r4, #52]	@ 0x34
 801257c:	e00d      	b.n	801259a <__sflush_r+0xae>
 801257e:	2301      	movs	r3, #1
 8012580:	4628      	mov	r0, r5
 8012582:	47b0      	blx	r6
 8012584:	4602      	mov	r2, r0
 8012586:	1c50      	adds	r0, r2, #1
 8012588:	d1c9      	bne.n	801251e <__sflush_r+0x32>
 801258a:	682b      	ldr	r3, [r5, #0]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d0c6      	beq.n	801251e <__sflush_r+0x32>
 8012590:	2b1d      	cmp	r3, #29
 8012592:	d001      	beq.n	8012598 <__sflush_r+0xac>
 8012594:	2b16      	cmp	r3, #22
 8012596:	d11e      	bne.n	80125d6 <__sflush_r+0xea>
 8012598:	602f      	str	r7, [r5, #0]
 801259a:	2000      	movs	r0, #0
 801259c:	e022      	b.n	80125e4 <__sflush_r+0xf8>
 801259e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125a2:	b21b      	sxth	r3, r3
 80125a4:	e01b      	b.n	80125de <__sflush_r+0xf2>
 80125a6:	690f      	ldr	r7, [r1, #16]
 80125a8:	2f00      	cmp	r7, #0
 80125aa:	d0f6      	beq.n	801259a <__sflush_r+0xae>
 80125ac:	0793      	lsls	r3, r2, #30
 80125ae:	680e      	ldr	r6, [r1, #0]
 80125b0:	bf08      	it	eq
 80125b2:	694b      	ldreq	r3, [r1, #20]
 80125b4:	600f      	str	r7, [r1, #0]
 80125b6:	bf18      	it	ne
 80125b8:	2300      	movne	r3, #0
 80125ba:	eba6 0807 	sub.w	r8, r6, r7
 80125be:	608b      	str	r3, [r1, #8]
 80125c0:	f1b8 0f00 	cmp.w	r8, #0
 80125c4:	dde9      	ble.n	801259a <__sflush_r+0xae>
 80125c6:	6a21      	ldr	r1, [r4, #32]
 80125c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80125ca:	4643      	mov	r3, r8
 80125cc:	463a      	mov	r2, r7
 80125ce:	4628      	mov	r0, r5
 80125d0:	47b0      	blx	r6
 80125d2:	2800      	cmp	r0, #0
 80125d4:	dc08      	bgt.n	80125e8 <__sflush_r+0xfc>
 80125d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125de:	81a3      	strh	r3, [r4, #12]
 80125e0:	f04f 30ff 	mov.w	r0, #4294967295
 80125e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125e8:	4407      	add	r7, r0
 80125ea:	eba8 0800 	sub.w	r8, r8, r0
 80125ee:	e7e7      	b.n	80125c0 <__sflush_r+0xd4>
 80125f0:	20400001 	.word	0x20400001

080125f4 <_fflush_r>:
 80125f4:	b538      	push	{r3, r4, r5, lr}
 80125f6:	690b      	ldr	r3, [r1, #16]
 80125f8:	4605      	mov	r5, r0
 80125fa:	460c      	mov	r4, r1
 80125fc:	b913      	cbnz	r3, 8012604 <_fflush_r+0x10>
 80125fe:	2500      	movs	r5, #0
 8012600:	4628      	mov	r0, r5
 8012602:	bd38      	pop	{r3, r4, r5, pc}
 8012604:	b118      	cbz	r0, 801260e <_fflush_r+0x1a>
 8012606:	6a03      	ldr	r3, [r0, #32]
 8012608:	b90b      	cbnz	r3, 801260e <_fflush_r+0x1a>
 801260a:	f7fe f9cb 	bl	80109a4 <__sinit>
 801260e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012612:	2b00      	cmp	r3, #0
 8012614:	d0f3      	beq.n	80125fe <_fflush_r+0xa>
 8012616:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012618:	07d0      	lsls	r0, r2, #31
 801261a:	d404      	bmi.n	8012626 <_fflush_r+0x32>
 801261c:	0599      	lsls	r1, r3, #22
 801261e:	d402      	bmi.n	8012626 <_fflush_r+0x32>
 8012620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012622:	f7fe fb28 	bl	8010c76 <__retarget_lock_acquire_recursive>
 8012626:	4628      	mov	r0, r5
 8012628:	4621      	mov	r1, r4
 801262a:	f7ff ff5f 	bl	80124ec <__sflush_r>
 801262e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012630:	07da      	lsls	r2, r3, #31
 8012632:	4605      	mov	r5, r0
 8012634:	d4e4      	bmi.n	8012600 <_fflush_r+0xc>
 8012636:	89a3      	ldrh	r3, [r4, #12]
 8012638:	059b      	lsls	r3, r3, #22
 801263a:	d4e1      	bmi.n	8012600 <_fflush_r+0xc>
 801263c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801263e:	f7fe fb1b 	bl	8010c78 <__retarget_lock_release_recursive>
 8012642:	e7dd      	b.n	8012600 <_fflush_r+0xc>

08012644 <_sbrk_r>:
 8012644:	b538      	push	{r3, r4, r5, lr}
 8012646:	4d06      	ldr	r5, [pc, #24]	@ (8012660 <_sbrk_r+0x1c>)
 8012648:	2300      	movs	r3, #0
 801264a:	4604      	mov	r4, r0
 801264c:	4608      	mov	r0, r1
 801264e:	602b      	str	r3, [r5, #0]
 8012650:	f7f0 fbd2 	bl	8002df8 <_sbrk>
 8012654:	1c43      	adds	r3, r0, #1
 8012656:	d102      	bne.n	801265e <_sbrk_r+0x1a>
 8012658:	682b      	ldr	r3, [r5, #0]
 801265a:	b103      	cbz	r3, 801265e <_sbrk_r+0x1a>
 801265c:	6023      	str	r3, [r4, #0]
 801265e:	bd38      	pop	{r3, r4, r5, pc}
 8012660:	20003834 	.word	0x20003834

08012664 <__assert_func>:
 8012664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012666:	4614      	mov	r4, r2
 8012668:	461a      	mov	r2, r3
 801266a:	4b09      	ldr	r3, [pc, #36]	@ (8012690 <__assert_func+0x2c>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	4605      	mov	r5, r0
 8012670:	68d8      	ldr	r0, [r3, #12]
 8012672:	b14c      	cbz	r4, 8012688 <__assert_func+0x24>
 8012674:	4b07      	ldr	r3, [pc, #28]	@ (8012694 <__assert_func+0x30>)
 8012676:	9100      	str	r1, [sp, #0]
 8012678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801267c:	4906      	ldr	r1, [pc, #24]	@ (8012698 <__assert_func+0x34>)
 801267e:	462b      	mov	r3, r5
 8012680:	f000 f870 	bl	8012764 <fiprintf>
 8012684:	f000 f880 	bl	8012788 <abort>
 8012688:	4b04      	ldr	r3, [pc, #16]	@ (801269c <__assert_func+0x38>)
 801268a:	461c      	mov	r4, r3
 801268c:	e7f3      	b.n	8012676 <__assert_func+0x12>
 801268e:	bf00      	nop
 8012690:	200001ac 	.word	0x200001ac
 8012694:	08014ae5 	.word	0x08014ae5
 8012698:	08014af2 	.word	0x08014af2
 801269c:	08014b20 	.word	0x08014b20

080126a0 <_calloc_r>:
 80126a0:	b570      	push	{r4, r5, r6, lr}
 80126a2:	fba1 5402 	umull	r5, r4, r1, r2
 80126a6:	b934      	cbnz	r4, 80126b6 <_calloc_r+0x16>
 80126a8:	4629      	mov	r1, r5
 80126aa:	f7ff f9c1 	bl	8011a30 <_malloc_r>
 80126ae:	4606      	mov	r6, r0
 80126b0:	b928      	cbnz	r0, 80126be <_calloc_r+0x1e>
 80126b2:	4630      	mov	r0, r6
 80126b4:	bd70      	pop	{r4, r5, r6, pc}
 80126b6:	220c      	movs	r2, #12
 80126b8:	6002      	str	r2, [r0, #0]
 80126ba:	2600      	movs	r6, #0
 80126bc:	e7f9      	b.n	80126b2 <_calloc_r+0x12>
 80126be:	462a      	mov	r2, r5
 80126c0:	4621      	mov	r1, r4
 80126c2:	f7fe fa5a 	bl	8010b7a <memset>
 80126c6:	e7f4      	b.n	80126b2 <_calloc_r+0x12>

080126c8 <__ascii_mbtowc>:
 80126c8:	b082      	sub	sp, #8
 80126ca:	b901      	cbnz	r1, 80126ce <__ascii_mbtowc+0x6>
 80126cc:	a901      	add	r1, sp, #4
 80126ce:	b142      	cbz	r2, 80126e2 <__ascii_mbtowc+0x1a>
 80126d0:	b14b      	cbz	r3, 80126e6 <__ascii_mbtowc+0x1e>
 80126d2:	7813      	ldrb	r3, [r2, #0]
 80126d4:	600b      	str	r3, [r1, #0]
 80126d6:	7812      	ldrb	r2, [r2, #0]
 80126d8:	1e10      	subs	r0, r2, #0
 80126da:	bf18      	it	ne
 80126dc:	2001      	movne	r0, #1
 80126de:	b002      	add	sp, #8
 80126e0:	4770      	bx	lr
 80126e2:	4610      	mov	r0, r2
 80126e4:	e7fb      	b.n	80126de <__ascii_mbtowc+0x16>
 80126e6:	f06f 0001 	mvn.w	r0, #1
 80126ea:	e7f8      	b.n	80126de <__ascii_mbtowc+0x16>

080126ec <_realloc_r>:
 80126ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126f0:	4607      	mov	r7, r0
 80126f2:	4614      	mov	r4, r2
 80126f4:	460d      	mov	r5, r1
 80126f6:	b921      	cbnz	r1, 8012702 <_realloc_r+0x16>
 80126f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126fc:	4611      	mov	r1, r2
 80126fe:	f7ff b997 	b.w	8011a30 <_malloc_r>
 8012702:	b92a      	cbnz	r2, 8012710 <_realloc_r+0x24>
 8012704:	f7ff f920 	bl	8011948 <_free_r>
 8012708:	4625      	mov	r5, r4
 801270a:	4628      	mov	r0, r5
 801270c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012710:	f000 f841 	bl	8012796 <_malloc_usable_size_r>
 8012714:	4284      	cmp	r4, r0
 8012716:	4606      	mov	r6, r0
 8012718:	d802      	bhi.n	8012720 <_realloc_r+0x34>
 801271a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801271e:	d8f4      	bhi.n	801270a <_realloc_r+0x1e>
 8012720:	4621      	mov	r1, r4
 8012722:	4638      	mov	r0, r7
 8012724:	f7ff f984 	bl	8011a30 <_malloc_r>
 8012728:	4680      	mov	r8, r0
 801272a:	b908      	cbnz	r0, 8012730 <_realloc_r+0x44>
 801272c:	4645      	mov	r5, r8
 801272e:	e7ec      	b.n	801270a <_realloc_r+0x1e>
 8012730:	42b4      	cmp	r4, r6
 8012732:	4622      	mov	r2, r4
 8012734:	4629      	mov	r1, r5
 8012736:	bf28      	it	cs
 8012738:	4632      	movcs	r2, r6
 801273a:	f7fe fa9e 	bl	8010c7a <memcpy>
 801273e:	4629      	mov	r1, r5
 8012740:	4638      	mov	r0, r7
 8012742:	f7ff f901 	bl	8011948 <_free_r>
 8012746:	e7f1      	b.n	801272c <_realloc_r+0x40>

08012748 <__ascii_wctomb>:
 8012748:	4603      	mov	r3, r0
 801274a:	4608      	mov	r0, r1
 801274c:	b141      	cbz	r1, 8012760 <__ascii_wctomb+0x18>
 801274e:	2aff      	cmp	r2, #255	@ 0xff
 8012750:	d904      	bls.n	801275c <__ascii_wctomb+0x14>
 8012752:	228a      	movs	r2, #138	@ 0x8a
 8012754:	601a      	str	r2, [r3, #0]
 8012756:	f04f 30ff 	mov.w	r0, #4294967295
 801275a:	4770      	bx	lr
 801275c:	700a      	strb	r2, [r1, #0]
 801275e:	2001      	movs	r0, #1
 8012760:	4770      	bx	lr
	...

08012764 <fiprintf>:
 8012764:	b40e      	push	{r1, r2, r3}
 8012766:	b503      	push	{r0, r1, lr}
 8012768:	4601      	mov	r1, r0
 801276a:	ab03      	add	r3, sp, #12
 801276c:	4805      	ldr	r0, [pc, #20]	@ (8012784 <fiprintf+0x20>)
 801276e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012772:	6800      	ldr	r0, [r0, #0]
 8012774:	9301      	str	r3, [sp, #4]
 8012776:	f000 f83f 	bl	80127f8 <_vfiprintf_r>
 801277a:	b002      	add	sp, #8
 801277c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012780:	b003      	add	sp, #12
 8012782:	4770      	bx	lr
 8012784:	200001ac 	.word	0x200001ac

08012788 <abort>:
 8012788:	b508      	push	{r3, lr}
 801278a:	2006      	movs	r0, #6
 801278c:	f000 fa08 	bl	8012ba0 <raise>
 8012790:	2001      	movs	r0, #1
 8012792:	f7f0 fab9 	bl	8002d08 <_exit>

08012796 <_malloc_usable_size_r>:
 8012796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801279a:	1f18      	subs	r0, r3, #4
 801279c:	2b00      	cmp	r3, #0
 801279e:	bfbc      	itt	lt
 80127a0:	580b      	ldrlt	r3, [r1, r0]
 80127a2:	18c0      	addlt	r0, r0, r3
 80127a4:	4770      	bx	lr

080127a6 <__sfputc_r>:
 80127a6:	6893      	ldr	r3, [r2, #8]
 80127a8:	3b01      	subs	r3, #1
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	b410      	push	{r4}
 80127ae:	6093      	str	r3, [r2, #8]
 80127b0:	da08      	bge.n	80127c4 <__sfputc_r+0x1e>
 80127b2:	6994      	ldr	r4, [r2, #24]
 80127b4:	42a3      	cmp	r3, r4
 80127b6:	db01      	blt.n	80127bc <__sfputc_r+0x16>
 80127b8:	290a      	cmp	r1, #10
 80127ba:	d103      	bne.n	80127c4 <__sfputc_r+0x1e>
 80127bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127c0:	f000 b932 	b.w	8012a28 <__swbuf_r>
 80127c4:	6813      	ldr	r3, [r2, #0]
 80127c6:	1c58      	adds	r0, r3, #1
 80127c8:	6010      	str	r0, [r2, #0]
 80127ca:	7019      	strb	r1, [r3, #0]
 80127cc:	4608      	mov	r0, r1
 80127ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127d2:	4770      	bx	lr

080127d4 <__sfputs_r>:
 80127d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127d6:	4606      	mov	r6, r0
 80127d8:	460f      	mov	r7, r1
 80127da:	4614      	mov	r4, r2
 80127dc:	18d5      	adds	r5, r2, r3
 80127de:	42ac      	cmp	r4, r5
 80127e0:	d101      	bne.n	80127e6 <__sfputs_r+0x12>
 80127e2:	2000      	movs	r0, #0
 80127e4:	e007      	b.n	80127f6 <__sfputs_r+0x22>
 80127e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127ea:	463a      	mov	r2, r7
 80127ec:	4630      	mov	r0, r6
 80127ee:	f7ff ffda 	bl	80127a6 <__sfputc_r>
 80127f2:	1c43      	adds	r3, r0, #1
 80127f4:	d1f3      	bne.n	80127de <__sfputs_r+0xa>
 80127f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080127f8 <_vfiprintf_r>:
 80127f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127fc:	460d      	mov	r5, r1
 80127fe:	b09d      	sub	sp, #116	@ 0x74
 8012800:	4614      	mov	r4, r2
 8012802:	4698      	mov	r8, r3
 8012804:	4606      	mov	r6, r0
 8012806:	b118      	cbz	r0, 8012810 <_vfiprintf_r+0x18>
 8012808:	6a03      	ldr	r3, [r0, #32]
 801280a:	b90b      	cbnz	r3, 8012810 <_vfiprintf_r+0x18>
 801280c:	f7fe f8ca 	bl	80109a4 <__sinit>
 8012810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012812:	07d9      	lsls	r1, r3, #31
 8012814:	d405      	bmi.n	8012822 <_vfiprintf_r+0x2a>
 8012816:	89ab      	ldrh	r3, [r5, #12]
 8012818:	059a      	lsls	r2, r3, #22
 801281a:	d402      	bmi.n	8012822 <_vfiprintf_r+0x2a>
 801281c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801281e:	f7fe fa2a 	bl	8010c76 <__retarget_lock_acquire_recursive>
 8012822:	89ab      	ldrh	r3, [r5, #12]
 8012824:	071b      	lsls	r3, r3, #28
 8012826:	d501      	bpl.n	801282c <_vfiprintf_r+0x34>
 8012828:	692b      	ldr	r3, [r5, #16]
 801282a:	b99b      	cbnz	r3, 8012854 <_vfiprintf_r+0x5c>
 801282c:	4629      	mov	r1, r5
 801282e:	4630      	mov	r0, r6
 8012830:	f000 f938 	bl	8012aa4 <__swsetup_r>
 8012834:	b170      	cbz	r0, 8012854 <_vfiprintf_r+0x5c>
 8012836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012838:	07dc      	lsls	r4, r3, #31
 801283a:	d504      	bpl.n	8012846 <_vfiprintf_r+0x4e>
 801283c:	f04f 30ff 	mov.w	r0, #4294967295
 8012840:	b01d      	add	sp, #116	@ 0x74
 8012842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012846:	89ab      	ldrh	r3, [r5, #12]
 8012848:	0598      	lsls	r0, r3, #22
 801284a:	d4f7      	bmi.n	801283c <_vfiprintf_r+0x44>
 801284c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801284e:	f7fe fa13 	bl	8010c78 <__retarget_lock_release_recursive>
 8012852:	e7f3      	b.n	801283c <_vfiprintf_r+0x44>
 8012854:	2300      	movs	r3, #0
 8012856:	9309      	str	r3, [sp, #36]	@ 0x24
 8012858:	2320      	movs	r3, #32
 801285a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801285e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012862:	2330      	movs	r3, #48	@ 0x30
 8012864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012a14 <_vfiprintf_r+0x21c>
 8012868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801286c:	f04f 0901 	mov.w	r9, #1
 8012870:	4623      	mov	r3, r4
 8012872:	469a      	mov	sl, r3
 8012874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012878:	b10a      	cbz	r2, 801287e <_vfiprintf_r+0x86>
 801287a:	2a25      	cmp	r2, #37	@ 0x25
 801287c:	d1f9      	bne.n	8012872 <_vfiprintf_r+0x7a>
 801287e:	ebba 0b04 	subs.w	fp, sl, r4
 8012882:	d00b      	beq.n	801289c <_vfiprintf_r+0xa4>
 8012884:	465b      	mov	r3, fp
 8012886:	4622      	mov	r2, r4
 8012888:	4629      	mov	r1, r5
 801288a:	4630      	mov	r0, r6
 801288c:	f7ff ffa2 	bl	80127d4 <__sfputs_r>
 8012890:	3001      	adds	r0, #1
 8012892:	f000 80a7 	beq.w	80129e4 <_vfiprintf_r+0x1ec>
 8012896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012898:	445a      	add	r2, fp
 801289a:	9209      	str	r2, [sp, #36]	@ 0x24
 801289c:	f89a 3000 	ldrb.w	r3, [sl]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	f000 809f 	beq.w	80129e4 <_vfiprintf_r+0x1ec>
 80128a6:	2300      	movs	r3, #0
 80128a8:	f04f 32ff 	mov.w	r2, #4294967295
 80128ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128b0:	f10a 0a01 	add.w	sl, sl, #1
 80128b4:	9304      	str	r3, [sp, #16]
 80128b6:	9307      	str	r3, [sp, #28]
 80128b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80128bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80128be:	4654      	mov	r4, sl
 80128c0:	2205      	movs	r2, #5
 80128c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128c6:	4853      	ldr	r0, [pc, #332]	@ (8012a14 <_vfiprintf_r+0x21c>)
 80128c8:	f7ed fcaa 	bl	8000220 <memchr>
 80128cc:	9a04      	ldr	r2, [sp, #16]
 80128ce:	b9d8      	cbnz	r0, 8012908 <_vfiprintf_r+0x110>
 80128d0:	06d1      	lsls	r1, r2, #27
 80128d2:	bf44      	itt	mi
 80128d4:	2320      	movmi	r3, #32
 80128d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128da:	0713      	lsls	r3, r2, #28
 80128dc:	bf44      	itt	mi
 80128de:	232b      	movmi	r3, #43	@ 0x2b
 80128e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128e4:	f89a 3000 	ldrb.w	r3, [sl]
 80128e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80128ea:	d015      	beq.n	8012918 <_vfiprintf_r+0x120>
 80128ec:	9a07      	ldr	r2, [sp, #28]
 80128ee:	4654      	mov	r4, sl
 80128f0:	2000      	movs	r0, #0
 80128f2:	f04f 0c0a 	mov.w	ip, #10
 80128f6:	4621      	mov	r1, r4
 80128f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80128fc:	3b30      	subs	r3, #48	@ 0x30
 80128fe:	2b09      	cmp	r3, #9
 8012900:	d94b      	bls.n	801299a <_vfiprintf_r+0x1a2>
 8012902:	b1b0      	cbz	r0, 8012932 <_vfiprintf_r+0x13a>
 8012904:	9207      	str	r2, [sp, #28]
 8012906:	e014      	b.n	8012932 <_vfiprintf_r+0x13a>
 8012908:	eba0 0308 	sub.w	r3, r0, r8
 801290c:	fa09 f303 	lsl.w	r3, r9, r3
 8012910:	4313      	orrs	r3, r2
 8012912:	9304      	str	r3, [sp, #16]
 8012914:	46a2      	mov	sl, r4
 8012916:	e7d2      	b.n	80128be <_vfiprintf_r+0xc6>
 8012918:	9b03      	ldr	r3, [sp, #12]
 801291a:	1d19      	adds	r1, r3, #4
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	9103      	str	r1, [sp, #12]
 8012920:	2b00      	cmp	r3, #0
 8012922:	bfbb      	ittet	lt
 8012924:	425b      	neglt	r3, r3
 8012926:	f042 0202 	orrlt.w	r2, r2, #2
 801292a:	9307      	strge	r3, [sp, #28]
 801292c:	9307      	strlt	r3, [sp, #28]
 801292e:	bfb8      	it	lt
 8012930:	9204      	strlt	r2, [sp, #16]
 8012932:	7823      	ldrb	r3, [r4, #0]
 8012934:	2b2e      	cmp	r3, #46	@ 0x2e
 8012936:	d10a      	bne.n	801294e <_vfiprintf_r+0x156>
 8012938:	7863      	ldrb	r3, [r4, #1]
 801293a:	2b2a      	cmp	r3, #42	@ 0x2a
 801293c:	d132      	bne.n	80129a4 <_vfiprintf_r+0x1ac>
 801293e:	9b03      	ldr	r3, [sp, #12]
 8012940:	1d1a      	adds	r2, r3, #4
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	9203      	str	r2, [sp, #12]
 8012946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801294a:	3402      	adds	r4, #2
 801294c:	9305      	str	r3, [sp, #20]
 801294e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012a24 <_vfiprintf_r+0x22c>
 8012952:	7821      	ldrb	r1, [r4, #0]
 8012954:	2203      	movs	r2, #3
 8012956:	4650      	mov	r0, sl
 8012958:	f7ed fc62 	bl	8000220 <memchr>
 801295c:	b138      	cbz	r0, 801296e <_vfiprintf_r+0x176>
 801295e:	9b04      	ldr	r3, [sp, #16]
 8012960:	eba0 000a 	sub.w	r0, r0, sl
 8012964:	2240      	movs	r2, #64	@ 0x40
 8012966:	4082      	lsls	r2, r0
 8012968:	4313      	orrs	r3, r2
 801296a:	3401      	adds	r4, #1
 801296c:	9304      	str	r3, [sp, #16]
 801296e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012972:	4829      	ldr	r0, [pc, #164]	@ (8012a18 <_vfiprintf_r+0x220>)
 8012974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012978:	2206      	movs	r2, #6
 801297a:	f7ed fc51 	bl	8000220 <memchr>
 801297e:	2800      	cmp	r0, #0
 8012980:	d03f      	beq.n	8012a02 <_vfiprintf_r+0x20a>
 8012982:	4b26      	ldr	r3, [pc, #152]	@ (8012a1c <_vfiprintf_r+0x224>)
 8012984:	bb1b      	cbnz	r3, 80129ce <_vfiprintf_r+0x1d6>
 8012986:	9b03      	ldr	r3, [sp, #12]
 8012988:	3307      	adds	r3, #7
 801298a:	f023 0307 	bic.w	r3, r3, #7
 801298e:	3308      	adds	r3, #8
 8012990:	9303      	str	r3, [sp, #12]
 8012992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012994:	443b      	add	r3, r7
 8012996:	9309      	str	r3, [sp, #36]	@ 0x24
 8012998:	e76a      	b.n	8012870 <_vfiprintf_r+0x78>
 801299a:	fb0c 3202 	mla	r2, ip, r2, r3
 801299e:	460c      	mov	r4, r1
 80129a0:	2001      	movs	r0, #1
 80129a2:	e7a8      	b.n	80128f6 <_vfiprintf_r+0xfe>
 80129a4:	2300      	movs	r3, #0
 80129a6:	3401      	adds	r4, #1
 80129a8:	9305      	str	r3, [sp, #20]
 80129aa:	4619      	mov	r1, r3
 80129ac:	f04f 0c0a 	mov.w	ip, #10
 80129b0:	4620      	mov	r0, r4
 80129b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129b6:	3a30      	subs	r2, #48	@ 0x30
 80129b8:	2a09      	cmp	r2, #9
 80129ba:	d903      	bls.n	80129c4 <_vfiprintf_r+0x1cc>
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d0c6      	beq.n	801294e <_vfiprintf_r+0x156>
 80129c0:	9105      	str	r1, [sp, #20]
 80129c2:	e7c4      	b.n	801294e <_vfiprintf_r+0x156>
 80129c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80129c8:	4604      	mov	r4, r0
 80129ca:	2301      	movs	r3, #1
 80129cc:	e7f0      	b.n	80129b0 <_vfiprintf_r+0x1b8>
 80129ce:	ab03      	add	r3, sp, #12
 80129d0:	9300      	str	r3, [sp, #0]
 80129d2:	462a      	mov	r2, r5
 80129d4:	4b12      	ldr	r3, [pc, #72]	@ (8012a20 <_vfiprintf_r+0x228>)
 80129d6:	a904      	add	r1, sp, #16
 80129d8:	4630      	mov	r0, r6
 80129da:	f7fd fba1 	bl	8010120 <_printf_float>
 80129de:	4607      	mov	r7, r0
 80129e0:	1c78      	adds	r0, r7, #1
 80129e2:	d1d6      	bne.n	8012992 <_vfiprintf_r+0x19a>
 80129e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80129e6:	07d9      	lsls	r1, r3, #31
 80129e8:	d405      	bmi.n	80129f6 <_vfiprintf_r+0x1fe>
 80129ea:	89ab      	ldrh	r3, [r5, #12]
 80129ec:	059a      	lsls	r2, r3, #22
 80129ee:	d402      	bmi.n	80129f6 <_vfiprintf_r+0x1fe>
 80129f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80129f2:	f7fe f941 	bl	8010c78 <__retarget_lock_release_recursive>
 80129f6:	89ab      	ldrh	r3, [r5, #12]
 80129f8:	065b      	lsls	r3, r3, #25
 80129fa:	f53f af1f 	bmi.w	801283c <_vfiprintf_r+0x44>
 80129fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a00:	e71e      	b.n	8012840 <_vfiprintf_r+0x48>
 8012a02:	ab03      	add	r3, sp, #12
 8012a04:	9300      	str	r3, [sp, #0]
 8012a06:	462a      	mov	r2, r5
 8012a08:	4b05      	ldr	r3, [pc, #20]	@ (8012a20 <_vfiprintf_r+0x228>)
 8012a0a:	a904      	add	r1, sp, #16
 8012a0c:	4630      	mov	r0, r6
 8012a0e:	f7fd fe1f 	bl	8010650 <_printf_i>
 8012a12:	e7e4      	b.n	80129de <_vfiprintf_r+0x1e6>
 8012a14:	08014aca 	.word	0x08014aca
 8012a18:	08014ad4 	.word	0x08014ad4
 8012a1c:	08010121 	.word	0x08010121
 8012a20:	080127d5 	.word	0x080127d5
 8012a24:	08014ad0 	.word	0x08014ad0

08012a28 <__swbuf_r>:
 8012a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a2a:	460e      	mov	r6, r1
 8012a2c:	4614      	mov	r4, r2
 8012a2e:	4605      	mov	r5, r0
 8012a30:	b118      	cbz	r0, 8012a3a <__swbuf_r+0x12>
 8012a32:	6a03      	ldr	r3, [r0, #32]
 8012a34:	b90b      	cbnz	r3, 8012a3a <__swbuf_r+0x12>
 8012a36:	f7fd ffb5 	bl	80109a4 <__sinit>
 8012a3a:	69a3      	ldr	r3, [r4, #24]
 8012a3c:	60a3      	str	r3, [r4, #8]
 8012a3e:	89a3      	ldrh	r3, [r4, #12]
 8012a40:	071a      	lsls	r2, r3, #28
 8012a42:	d501      	bpl.n	8012a48 <__swbuf_r+0x20>
 8012a44:	6923      	ldr	r3, [r4, #16]
 8012a46:	b943      	cbnz	r3, 8012a5a <__swbuf_r+0x32>
 8012a48:	4621      	mov	r1, r4
 8012a4a:	4628      	mov	r0, r5
 8012a4c:	f000 f82a 	bl	8012aa4 <__swsetup_r>
 8012a50:	b118      	cbz	r0, 8012a5a <__swbuf_r+0x32>
 8012a52:	f04f 37ff 	mov.w	r7, #4294967295
 8012a56:	4638      	mov	r0, r7
 8012a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a5a:	6823      	ldr	r3, [r4, #0]
 8012a5c:	6922      	ldr	r2, [r4, #16]
 8012a5e:	1a98      	subs	r0, r3, r2
 8012a60:	6963      	ldr	r3, [r4, #20]
 8012a62:	b2f6      	uxtb	r6, r6
 8012a64:	4283      	cmp	r3, r0
 8012a66:	4637      	mov	r7, r6
 8012a68:	dc05      	bgt.n	8012a76 <__swbuf_r+0x4e>
 8012a6a:	4621      	mov	r1, r4
 8012a6c:	4628      	mov	r0, r5
 8012a6e:	f7ff fdc1 	bl	80125f4 <_fflush_r>
 8012a72:	2800      	cmp	r0, #0
 8012a74:	d1ed      	bne.n	8012a52 <__swbuf_r+0x2a>
 8012a76:	68a3      	ldr	r3, [r4, #8]
 8012a78:	3b01      	subs	r3, #1
 8012a7a:	60a3      	str	r3, [r4, #8]
 8012a7c:	6823      	ldr	r3, [r4, #0]
 8012a7e:	1c5a      	adds	r2, r3, #1
 8012a80:	6022      	str	r2, [r4, #0]
 8012a82:	701e      	strb	r6, [r3, #0]
 8012a84:	6962      	ldr	r2, [r4, #20]
 8012a86:	1c43      	adds	r3, r0, #1
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d004      	beq.n	8012a96 <__swbuf_r+0x6e>
 8012a8c:	89a3      	ldrh	r3, [r4, #12]
 8012a8e:	07db      	lsls	r3, r3, #31
 8012a90:	d5e1      	bpl.n	8012a56 <__swbuf_r+0x2e>
 8012a92:	2e0a      	cmp	r6, #10
 8012a94:	d1df      	bne.n	8012a56 <__swbuf_r+0x2e>
 8012a96:	4621      	mov	r1, r4
 8012a98:	4628      	mov	r0, r5
 8012a9a:	f7ff fdab 	bl	80125f4 <_fflush_r>
 8012a9e:	2800      	cmp	r0, #0
 8012aa0:	d0d9      	beq.n	8012a56 <__swbuf_r+0x2e>
 8012aa2:	e7d6      	b.n	8012a52 <__swbuf_r+0x2a>

08012aa4 <__swsetup_r>:
 8012aa4:	b538      	push	{r3, r4, r5, lr}
 8012aa6:	4b29      	ldr	r3, [pc, #164]	@ (8012b4c <__swsetup_r+0xa8>)
 8012aa8:	4605      	mov	r5, r0
 8012aaa:	6818      	ldr	r0, [r3, #0]
 8012aac:	460c      	mov	r4, r1
 8012aae:	b118      	cbz	r0, 8012ab8 <__swsetup_r+0x14>
 8012ab0:	6a03      	ldr	r3, [r0, #32]
 8012ab2:	b90b      	cbnz	r3, 8012ab8 <__swsetup_r+0x14>
 8012ab4:	f7fd ff76 	bl	80109a4 <__sinit>
 8012ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012abc:	0719      	lsls	r1, r3, #28
 8012abe:	d422      	bmi.n	8012b06 <__swsetup_r+0x62>
 8012ac0:	06da      	lsls	r2, r3, #27
 8012ac2:	d407      	bmi.n	8012ad4 <__swsetup_r+0x30>
 8012ac4:	2209      	movs	r2, #9
 8012ac6:	602a      	str	r2, [r5, #0]
 8012ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012acc:	81a3      	strh	r3, [r4, #12]
 8012ace:	f04f 30ff 	mov.w	r0, #4294967295
 8012ad2:	e033      	b.n	8012b3c <__swsetup_r+0x98>
 8012ad4:	0758      	lsls	r0, r3, #29
 8012ad6:	d512      	bpl.n	8012afe <__swsetup_r+0x5a>
 8012ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ada:	b141      	cbz	r1, 8012aee <__swsetup_r+0x4a>
 8012adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ae0:	4299      	cmp	r1, r3
 8012ae2:	d002      	beq.n	8012aea <__swsetup_r+0x46>
 8012ae4:	4628      	mov	r0, r5
 8012ae6:	f7fe ff2f 	bl	8011948 <_free_r>
 8012aea:	2300      	movs	r3, #0
 8012aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8012aee:	89a3      	ldrh	r3, [r4, #12]
 8012af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012af4:	81a3      	strh	r3, [r4, #12]
 8012af6:	2300      	movs	r3, #0
 8012af8:	6063      	str	r3, [r4, #4]
 8012afa:	6923      	ldr	r3, [r4, #16]
 8012afc:	6023      	str	r3, [r4, #0]
 8012afe:	89a3      	ldrh	r3, [r4, #12]
 8012b00:	f043 0308 	orr.w	r3, r3, #8
 8012b04:	81a3      	strh	r3, [r4, #12]
 8012b06:	6923      	ldr	r3, [r4, #16]
 8012b08:	b94b      	cbnz	r3, 8012b1e <__swsetup_r+0x7a>
 8012b0a:	89a3      	ldrh	r3, [r4, #12]
 8012b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012b14:	d003      	beq.n	8012b1e <__swsetup_r+0x7a>
 8012b16:	4621      	mov	r1, r4
 8012b18:	4628      	mov	r0, r5
 8012b1a:	f000 f883 	bl	8012c24 <__smakebuf_r>
 8012b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b22:	f013 0201 	ands.w	r2, r3, #1
 8012b26:	d00a      	beq.n	8012b3e <__swsetup_r+0x9a>
 8012b28:	2200      	movs	r2, #0
 8012b2a:	60a2      	str	r2, [r4, #8]
 8012b2c:	6962      	ldr	r2, [r4, #20]
 8012b2e:	4252      	negs	r2, r2
 8012b30:	61a2      	str	r2, [r4, #24]
 8012b32:	6922      	ldr	r2, [r4, #16]
 8012b34:	b942      	cbnz	r2, 8012b48 <__swsetup_r+0xa4>
 8012b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012b3a:	d1c5      	bne.n	8012ac8 <__swsetup_r+0x24>
 8012b3c:	bd38      	pop	{r3, r4, r5, pc}
 8012b3e:	0799      	lsls	r1, r3, #30
 8012b40:	bf58      	it	pl
 8012b42:	6962      	ldrpl	r2, [r4, #20]
 8012b44:	60a2      	str	r2, [r4, #8]
 8012b46:	e7f4      	b.n	8012b32 <__swsetup_r+0x8e>
 8012b48:	2000      	movs	r0, #0
 8012b4a:	e7f7      	b.n	8012b3c <__swsetup_r+0x98>
 8012b4c:	200001ac 	.word	0x200001ac

08012b50 <_raise_r>:
 8012b50:	291f      	cmp	r1, #31
 8012b52:	b538      	push	{r3, r4, r5, lr}
 8012b54:	4605      	mov	r5, r0
 8012b56:	460c      	mov	r4, r1
 8012b58:	d904      	bls.n	8012b64 <_raise_r+0x14>
 8012b5a:	2316      	movs	r3, #22
 8012b5c:	6003      	str	r3, [r0, #0]
 8012b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8012b62:	bd38      	pop	{r3, r4, r5, pc}
 8012b64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012b66:	b112      	cbz	r2, 8012b6e <_raise_r+0x1e>
 8012b68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012b6c:	b94b      	cbnz	r3, 8012b82 <_raise_r+0x32>
 8012b6e:	4628      	mov	r0, r5
 8012b70:	f000 f830 	bl	8012bd4 <_getpid_r>
 8012b74:	4622      	mov	r2, r4
 8012b76:	4601      	mov	r1, r0
 8012b78:	4628      	mov	r0, r5
 8012b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b7e:	f000 b817 	b.w	8012bb0 <_kill_r>
 8012b82:	2b01      	cmp	r3, #1
 8012b84:	d00a      	beq.n	8012b9c <_raise_r+0x4c>
 8012b86:	1c59      	adds	r1, r3, #1
 8012b88:	d103      	bne.n	8012b92 <_raise_r+0x42>
 8012b8a:	2316      	movs	r3, #22
 8012b8c:	6003      	str	r3, [r0, #0]
 8012b8e:	2001      	movs	r0, #1
 8012b90:	e7e7      	b.n	8012b62 <_raise_r+0x12>
 8012b92:	2100      	movs	r1, #0
 8012b94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012b98:	4620      	mov	r0, r4
 8012b9a:	4798      	blx	r3
 8012b9c:	2000      	movs	r0, #0
 8012b9e:	e7e0      	b.n	8012b62 <_raise_r+0x12>

08012ba0 <raise>:
 8012ba0:	4b02      	ldr	r3, [pc, #8]	@ (8012bac <raise+0xc>)
 8012ba2:	4601      	mov	r1, r0
 8012ba4:	6818      	ldr	r0, [r3, #0]
 8012ba6:	f7ff bfd3 	b.w	8012b50 <_raise_r>
 8012baa:	bf00      	nop
 8012bac:	200001ac 	.word	0x200001ac

08012bb0 <_kill_r>:
 8012bb0:	b538      	push	{r3, r4, r5, lr}
 8012bb2:	4d07      	ldr	r5, [pc, #28]	@ (8012bd0 <_kill_r+0x20>)
 8012bb4:	2300      	movs	r3, #0
 8012bb6:	4604      	mov	r4, r0
 8012bb8:	4608      	mov	r0, r1
 8012bba:	4611      	mov	r1, r2
 8012bbc:	602b      	str	r3, [r5, #0]
 8012bbe:	f7f0 f893 	bl	8002ce8 <_kill>
 8012bc2:	1c43      	adds	r3, r0, #1
 8012bc4:	d102      	bne.n	8012bcc <_kill_r+0x1c>
 8012bc6:	682b      	ldr	r3, [r5, #0]
 8012bc8:	b103      	cbz	r3, 8012bcc <_kill_r+0x1c>
 8012bca:	6023      	str	r3, [r4, #0]
 8012bcc:	bd38      	pop	{r3, r4, r5, pc}
 8012bce:	bf00      	nop
 8012bd0:	20003834 	.word	0x20003834

08012bd4 <_getpid_r>:
 8012bd4:	f7f0 b880 	b.w	8002cd8 <_getpid>

08012bd8 <__swhatbuf_r>:
 8012bd8:	b570      	push	{r4, r5, r6, lr}
 8012bda:	460c      	mov	r4, r1
 8012bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012be0:	2900      	cmp	r1, #0
 8012be2:	b096      	sub	sp, #88	@ 0x58
 8012be4:	4615      	mov	r5, r2
 8012be6:	461e      	mov	r6, r3
 8012be8:	da0d      	bge.n	8012c06 <__swhatbuf_r+0x2e>
 8012bea:	89a3      	ldrh	r3, [r4, #12]
 8012bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012bf0:	f04f 0100 	mov.w	r1, #0
 8012bf4:	bf14      	ite	ne
 8012bf6:	2340      	movne	r3, #64	@ 0x40
 8012bf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012bfc:	2000      	movs	r0, #0
 8012bfe:	6031      	str	r1, [r6, #0]
 8012c00:	602b      	str	r3, [r5, #0]
 8012c02:	b016      	add	sp, #88	@ 0x58
 8012c04:	bd70      	pop	{r4, r5, r6, pc}
 8012c06:	466a      	mov	r2, sp
 8012c08:	f000 f848 	bl	8012c9c <_fstat_r>
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	dbec      	blt.n	8012bea <__swhatbuf_r+0x12>
 8012c10:	9901      	ldr	r1, [sp, #4]
 8012c12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012c16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012c1a:	4259      	negs	r1, r3
 8012c1c:	4159      	adcs	r1, r3
 8012c1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c22:	e7eb      	b.n	8012bfc <__swhatbuf_r+0x24>

08012c24 <__smakebuf_r>:
 8012c24:	898b      	ldrh	r3, [r1, #12]
 8012c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c28:	079d      	lsls	r5, r3, #30
 8012c2a:	4606      	mov	r6, r0
 8012c2c:	460c      	mov	r4, r1
 8012c2e:	d507      	bpl.n	8012c40 <__smakebuf_r+0x1c>
 8012c30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012c34:	6023      	str	r3, [r4, #0]
 8012c36:	6123      	str	r3, [r4, #16]
 8012c38:	2301      	movs	r3, #1
 8012c3a:	6163      	str	r3, [r4, #20]
 8012c3c:	b003      	add	sp, #12
 8012c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c40:	ab01      	add	r3, sp, #4
 8012c42:	466a      	mov	r2, sp
 8012c44:	f7ff ffc8 	bl	8012bd8 <__swhatbuf_r>
 8012c48:	9f00      	ldr	r7, [sp, #0]
 8012c4a:	4605      	mov	r5, r0
 8012c4c:	4639      	mov	r1, r7
 8012c4e:	4630      	mov	r0, r6
 8012c50:	f7fe feee 	bl	8011a30 <_malloc_r>
 8012c54:	b948      	cbnz	r0, 8012c6a <__smakebuf_r+0x46>
 8012c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c5a:	059a      	lsls	r2, r3, #22
 8012c5c:	d4ee      	bmi.n	8012c3c <__smakebuf_r+0x18>
 8012c5e:	f023 0303 	bic.w	r3, r3, #3
 8012c62:	f043 0302 	orr.w	r3, r3, #2
 8012c66:	81a3      	strh	r3, [r4, #12]
 8012c68:	e7e2      	b.n	8012c30 <__smakebuf_r+0xc>
 8012c6a:	89a3      	ldrh	r3, [r4, #12]
 8012c6c:	6020      	str	r0, [r4, #0]
 8012c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c72:	81a3      	strh	r3, [r4, #12]
 8012c74:	9b01      	ldr	r3, [sp, #4]
 8012c76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012c7a:	b15b      	cbz	r3, 8012c94 <__smakebuf_r+0x70>
 8012c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c80:	4630      	mov	r0, r6
 8012c82:	f000 f81d 	bl	8012cc0 <_isatty_r>
 8012c86:	b128      	cbz	r0, 8012c94 <__smakebuf_r+0x70>
 8012c88:	89a3      	ldrh	r3, [r4, #12]
 8012c8a:	f023 0303 	bic.w	r3, r3, #3
 8012c8e:	f043 0301 	orr.w	r3, r3, #1
 8012c92:	81a3      	strh	r3, [r4, #12]
 8012c94:	89a3      	ldrh	r3, [r4, #12]
 8012c96:	431d      	orrs	r5, r3
 8012c98:	81a5      	strh	r5, [r4, #12]
 8012c9a:	e7cf      	b.n	8012c3c <__smakebuf_r+0x18>

08012c9c <_fstat_r>:
 8012c9c:	b538      	push	{r3, r4, r5, lr}
 8012c9e:	4d07      	ldr	r5, [pc, #28]	@ (8012cbc <_fstat_r+0x20>)
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	4604      	mov	r4, r0
 8012ca4:	4608      	mov	r0, r1
 8012ca6:	4611      	mov	r1, r2
 8012ca8:	602b      	str	r3, [r5, #0]
 8012caa:	f7f0 f87d 	bl	8002da8 <_fstat>
 8012cae:	1c43      	adds	r3, r0, #1
 8012cb0:	d102      	bne.n	8012cb8 <_fstat_r+0x1c>
 8012cb2:	682b      	ldr	r3, [r5, #0]
 8012cb4:	b103      	cbz	r3, 8012cb8 <_fstat_r+0x1c>
 8012cb6:	6023      	str	r3, [r4, #0]
 8012cb8:	bd38      	pop	{r3, r4, r5, pc}
 8012cba:	bf00      	nop
 8012cbc:	20003834 	.word	0x20003834

08012cc0 <_isatty_r>:
 8012cc0:	b538      	push	{r3, r4, r5, lr}
 8012cc2:	4d06      	ldr	r5, [pc, #24]	@ (8012cdc <_isatty_r+0x1c>)
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	4604      	mov	r4, r0
 8012cc8:	4608      	mov	r0, r1
 8012cca:	602b      	str	r3, [r5, #0]
 8012ccc:	f7f0 f87c 	bl	8002dc8 <_isatty>
 8012cd0:	1c43      	adds	r3, r0, #1
 8012cd2:	d102      	bne.n	8012cda <_isatty_r+0x1a>
 8012cd4:	682b      	ldr	r3, [r5, #0]
 8012cd6:	b103      	cbz	r3, 8012cda <_isatty_r+0x1a>
 8012cd8:	6023      	str	r3, [r4, #0]
 8012cda:	bd38      	pop	{r3, r4, r5, pc}
 8012cdc:	20003834 	.word	0x20003834

08012ce0 <_init>:
 8012ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ce2:	bf00      	nop
 8012ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ce6:	bc08      	pop	{r3}
 8012ce8:	469e      	mov	lr, r3
 8012cea:	4770      	bx	lr

08012cec <_fini>:
 8012cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cee:	bf00      	nop
 8012cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cf2:	bc08      	pop	{r3}
 8012cf4:	469e      	mov	lr, r3
 8012cf6:	4770      	bx	lr
