#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 17 18:22:30 2019
# Process ID: 10612
# Current directory: C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1
# Command line: vivado.exe -log Neural_Network.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Neural_Network.tcl
# Log file: C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/Neural_Network.vds
# Journal file: C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Neural_Network.tcl -notrace
Command: synth_design -top Neural_Network -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 389.727 ; gain = 104.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Neural_Network' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:19]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'clk_50MHz' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/clk_50MHz_stub.vhdl:5' bound to instance 'clk_50' of component 'clk_50MHz' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:84]
INFO: [Synth 8-638] synthesizing module 'clk_50MHz' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/clk_50MHz_stub.vhdl:13]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Artificial_Neuron_a21' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:7' bound to instance 'a21' of component 'Artificial_Neuron_a21' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Artificial_Neuron_a21' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:21]
	Parameter ninputs bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'start_def' is read in the process but is not in the sensitivity list [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:120]
INFO: [Synth 8-3491] module 'ROM_a21' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a21_stub.vhdl:5' bound to instance 'ROM' of component 'ROM_a21' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ROM_a21' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a21_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dadda_multi' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:8' bound to instance 'DADDA' of component 'dadda_multi' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dadda_multi' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:18]
INFO: [Synth 8-3491] module 'Twos_complement_input' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_input.vhd:6' bound to instance 'INPUT_A' of component 'Twos_complement_input' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Twos_complement_input' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_input.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Twos_complement_input' (1#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_input.vhd:12]
INFO: [Synth 8-3491] module 'Twos_complement_input' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_input.vhd:6' bound to instance 'INPUT_B' of component 'Twos_complement_input' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:82]
INFO: [Synth 8-3491] module 'Twos_complement_output' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_output.vhd:6' bound to instance 'OUTPUT' of component 'Twos_complement_output' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:323]
INFO: [Synth 8-638] synthesizing module 'Twos_complement_output' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_output.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Twos_complement_output' (2#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_output.vhd:12]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'dadda_multi' (3#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:18]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'CSA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:8' bound to instance 'CSAdd' of component 'CSA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:197]
INFO: [Synth 8-638] synthesizing module 'CSA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:17]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_03_1' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:78]
INFO: [Synth 8-638] synthesizing module 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:15]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:5' bound to instance 'FA0' of component 'FA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:30]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:13]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:5' bound to instance 'FA1' of component 'FA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:5' bound to instance 'FA2' of component 'FA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd:5' bound to instance 'FA3' of component 'FA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'RCA_4b' (5#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:15]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_03_0' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:84]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (6#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:12]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:92]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:92]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:92]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_1' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:102]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_0' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:108]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_1' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:102]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_0' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:108]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_1' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:102]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_X_0' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:108]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:116]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_N4N1_1' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:125]
INFO: [Synth 8-3491] module 'RCA_4b' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd:7' bound to instance 'RCA_N4N1_0' of component 'RCA_4b' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:131]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:139]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:139]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:139]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_X' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:139]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd:5' bound to instance 'MUX_COUT' of component 'mux_2to1' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'CSA' (7#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:17]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:5' bound to instance 'LUT_8b' of component 'LUT' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:234]
INFO: [Synth 8-638] synthesizing module 'LUT' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'LUT' (8#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Artificial_Neuron_a21' (9#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:21]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Artificial_Neuron_a22' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:7' bound to instance 'a22' of component 'Artificial_Neuron_a22' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Artificial_Neuron_a22' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:21]
	Parameter ninputs bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'start_def' is read in the process but is not in the sensitivity list [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:120]
INFO: [Synth 8-3491] module 'ROM_a22' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a22_stub.vhdl:5' bound to instance 'ROM' of component 'ROM_a22' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ROM_a22' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a22_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dadda_multi' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:8' bound to instance 'DADDA' of component 'dadda_multi' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:192]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'CSA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:8' bound to instance 'CSAdd' of component 'CSA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:197]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:5' bound to instance 'LUT_8b' of component 'LUT' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:234]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Artificial_Neuron_a22' (10#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:21]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Artificial_Neuron_a31' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:7' bound to instance 'a31' of component 'Artificial_Neuron_a31' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Artificial_Neuron_a31' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:21]
	Parameter ninputs bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'start_def' is read in the process but is not in the sensitivity list [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:120]
INFO: [Synth 8-3491] module 'ROM_a31' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a31_stub.vhdl:5' bound to instance 'ROM' of component 'ROM_a31' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ROM_a31' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/.Xil/Vivado-10612-ASUSANTI/realtime/ROM_a31_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dadda_multi' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd:8' bound to instance 'DADDA' of component 'dadda_multi' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:192]
	Parameter ninputs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'CSA' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd:8' bound to instance 'CSAdd' of component 'CSA' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:197]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd:5' bound to instance 'LUT_8b' of component 'LUT' [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:234]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Artificial_Neuron_a31' (11#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:21]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'Neural_Network' (12#1) [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Neural_Network.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.277 ; gain = 162.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.277 ; gain = 162.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.277 ; gain = 162.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz/clk_50MHz_in_context.xdc] for cell 'clk_50'
Finished Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz/clk_50MHz_in_context.xdc] for cell 'clk_50'
Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a21/ROM_a21/ROM_a21_in_context.xdc] for cell 'a21/ROM'
Finished Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a21/ROM_a21/ROM_a21_in_context.xdc] for cell 'a21/ROM'
Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a22/ROM_a22/ROM_a22_in_context.xdc] for cell 'a22/ROM'
Finished Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a22/ROM_a22/ROM_a22_in_context.xdc] for cell 'a22/ROM'
Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a31/ROM_a31/ROM_a31_in_context.xdc] for cell 'a31/ROM'
Finished Parsing XDC File [c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/ROM_a31/ROM_a31/ROM_a31_in_context.xdc] for cell 'a31/ROM'
Parsing XDC File [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc:12]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc:13]
Finished Parsing XDC File [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Neural_Network_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Neural_Network_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 807.563 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.563 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 807.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 807.563 ; gain = 521.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 807.563 ; gain = 521.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz/clk_50MHz_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz/clk_50MHz_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk_50. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a21/ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a22/ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a31/ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 807.563 ; gain = 521.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temporal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aux7" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 807.563 ; gain = 521.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 264   
	   3 Input      1 Bit         XORs := 105   
+---Registers : 
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	 256 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 96    
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Neural_Network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Twos_complement_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Twos_complement_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dadda_multi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 35    
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CSA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module LUT 
Detailed RTL Component Info : 
+---Muxes : 
	 256 Input      4 Bit        Muxes := 1     
Module Artificial_Neuron_a21 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module Artificial_Neuron_a22 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module Artificial_Neuron_a31 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p_trans, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_trans is absorbed into DSP p_trans.
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: Generating DSP p_trans, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_trans is absorbed into DSP p_trans.
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: Generating DSP p_trans, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_trans is absorbed into DSP p_trans.
INFO: [Synth 8-5546] ROM "MSB_neg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MSB_pos" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: Generating DSP plusOp, operation Mode is: C+1.
DSP Report: operator plusOp is absorbed into DSP plusOp.
INFO: [Synth 8-5546] ROM "temporal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Neural_Network has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Neural_Network has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design Neural_Network has port seg[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[0]' (FDC) to 'a22/input_next_next_reg[1]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[1]' (FDC) to 'a22/input_next_next_reg[2]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[2]' (FDC) to 'a22/input_next_next_reg[4]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[4]' (FDC) to 'a22/input_next_next_reg[5]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[5]' (FDC) to 'a22/input_next_next_reg[6]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_next_reg[6]' (FDC) to 'a22/input_next_next_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a22/\input_next_next_reg[7] )
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[0]' (FDC) to 'a21/input_next_next_reg[1]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[1]' (FDC) to 'a21/input_next_next_reg[2]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[2]' (FDC) to 'a21/input_next_next_reg[4]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[4]' (FDC) to 'a21/input_next_next_reg[5]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[5]' (FDC) to 'a21/input_next_next_reg[6]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_next_reg[6]' (FDC) to 'a21/input_next_next_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a21/\input_next_next_reg[7] )
INFO: [Synth 8-3886] merging instance 'a31/input_next_next_reg[4]' (FDC) to 'a31/input_next_next_reg[5]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_next_reg[5]' (FDC) to 'a31/input_next_next_reg[6]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_next_reg[6]' (FDC) to 'a31/input_next_next_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a31/\input_next_next_reg[7] )
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[0]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[1]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[2]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[4]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[5]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[6]' (FDC) to 'a22/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_next_reg[7]' (FDC) to 'a22/input_next_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[0]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[1]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[2]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[4]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[5]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[6]' (FDC) to 'a21/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_next_reg[7]' (FDC) to 'a21/input_next_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_reg[4]' (FDC) to 'a31/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_reg[5]' (FDC) to 'a31/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_reg[6]' (FDC) to 'a31/input_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_next_reg[7]' (FDC) to 'a31/input_next_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[0]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[1]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[2]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[4]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[5]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[6]' (FDC) to 'a22/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[0]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[1]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[2]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[4]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[5]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[6]' (FDC) to 'a21/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_reg_reg[4]' (FDC) to 'a31/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_reg_reg[5]' (FDC) to 'a31/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_reg_reg[6]' (FDC) to 'a31/input_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'final_result_reg_reg[7]' (FD) to 'final_result_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'final_result_reg_reg[6]' (FD) to 'final_result_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'final_result_reg_reg[5]' (FD) to 'final_result_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\final_result_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a22/\input_next_next_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a21/\input_next_next_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a31/\input_next_next_reg[7] )
INFO: [Synth 8-3886] merging instance 'a22/input_reg_reg[7]' (FDC) to 'a22/input_next_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a21/input_reg_reg[7]' (FDC) to 'a21/input_next_next_reg[7]'
INFO: [Synth 8-3886] merging instance 'a31/input_reg_reg[7]' (FDC) to 'a31/input_next_next_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a22/\input_next_next_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a21/\input_next_next_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a31/\input_next_next_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 807.563 ; gain = 521.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dadda_multi           | C+(A:0x0):B | 30     | 15     | 15     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a21 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a21 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
|dadda_multi           | C+(A:0x0):B | 30     | 15     | 15     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a22 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a22 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
|dadda_multi           | C+(A:0x0):B | 30     | 15     | 15     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a31 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
|Artificial_Neuron_a31 | C+1         | -      | -      | 4      | -      | 4      | -    | -    | 0    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:100]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:100]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:100]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_50/clk_out1' to pin 'clk_50/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 844.949 ; gain = 559.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 867.711 ; gain = 582.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'a22/start1_reg_reg' (FDC) to 'a21/start1_reg_reg'
INFO: [Synth 8-3886] merging instance 'a22/start2_reg_reg' (FDC) to 'a21/start2_reg_reg'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a21.vhd:100]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a22.vhd:100]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:99]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron_a31.vhd:100]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_50MHz     |         1|
|2     |ROM_a21       |         1|
|3     |ROM_a22       |         1|
|4     |ROM_a31       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ROM_a21_bbox_1   |     1|
|2     |ROM_a22_bbox_2   |     1|
|3     |ROM_a31_bbox_3   |     1|
|4     |clk_50MHz_bbox_0 |     1|
|5     |BUFG             |     1|
|6     |CARRY4           |    24|
|7     |DSP48E1          |     3|
|8     |DSP48E1_1        |     6|
|9     |LUT1             |    51|
|10    |LUT2             |    16|
|11    |LUT3             |   214|
|12    |LUT4             |    57|
|13    |LUT5             |    55|
|14    |LUT6             |   122|
|15    |MUXF7            |     4|
|16    |FDCE             |   184|
|17    |FDRE             |    61|
|18    |FDSE             |     6|
|19    |IBUF             |     6|
|20    |OBUF             |    25|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        |   860|
|2     |  a21         |Artificial_Neuron_a21   |   257|
|3     |    DADDA     |dadda_multi_2           |    48|
|4     |      INPUT_B |Twos_complement_input_3 |    11|
|5     |  a22         |Artificial_Neuron_a22   |   197|
|6     |    DADDA     |dadda_multi_0           |    48|
|7     |      INPUT_B |Twos_complement_input_1 |    11|
|8     |  a31         |Artificial_Neuron_a31   |   276|
|9     |    DADDA     |dadda_multi             |    78|
|10    |      INPUT_B |Twos_complement_input   |    11|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 871.262 ; gain = 585.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 871.262 ; gain = 226.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 871.262 ; gain = 585.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 871.262 ; gain = 597.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/ArtificialNeuron/ArtificialNeuron.runs/synth_1/Neural_Network.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Neural_Network_utilization_synth.rpt -pb Neural_Network_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 18:23:16 2019...
