#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe1b870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe1ba00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xe4fdb0 .functor NOT 1, L_0xe50dc0, C4<0>, C4<0>, C4<0>;
L_0xe50b20 .functor XOR 1, L_0xe509c0, L_0xe50a80, C4<0>, C4<0>;
L_0xe50cb0 .functor XOR 1, L_0xe50b20, L_0xe50be0, C4<0>, C4<0>;
v0xe4ec20_0 .net *"_ivl_10", 0 0, L_0xe50be0;  1 drivers
v0xe4ed20_0 .net *"_ivl_12", 0 0, L_0xe50cb0;  1 drivers
v0xe4ee00_0 .net *"_ivl_2", 0 0, L_0xe50920;  1 drivers
v0xe4eec0_0 .net *"_ivl_4", 0 0, L_0xe509c0;  1 drivers
v0xe4efa0_0 .net *"_ivl_6", 0 0, L_0xe50a80;  1 drivers
v0xe4f0d0_0 .net *"_ivl_8", 0 0, L_0xe50b20;  1 drivers
v0xe4f1b0_0 .net "a", 0 0, v0xe4cbd0_0;  1 drivers
v0xe4f250_0 .net "b", 0 0, v0xe4cc70_0;  1 drivers
v0xe4f380_0 .net "c", 0 0, v0xe4cd10_0;  1 drivers
v0xe4f540_0 .var "clk", 0 0;
v0xe4f5e0_0 .net "d", 0 0, v0xe4ce80_0;  1 drivers
v0xe4f710_0 .net "out_dut", 0 0, v0xe4e2d0_0;  1 drivers
v0xe4f7b0_0 .net "out_ref", 0 0, L_0xe507c0;  1 drivers
v0xe4f850_0 .var/2u "stats1", 159 0;
v0xe4f8f0_0 .var/2u "strobe", 0 0;
v0xe4f9b0_0 .net "tb_match", 0 0, L_0xe50dc0;  1 drivers
v0xe4fa70_0 .net "tb_mismatch", 0 0, L_0xe4fdb0;  1 drivers
v0xe4fc40_0 .net "wavedrom_enable", 0 0, v0xe4cf70_0;  1 drivers
v0xe4fce0_0 .net "wavedrom_title", 511 0, v0xe4d010_0;  1 drivers
L_0xe50920 .concat [ 1 0 0 0], L_0xe507c0;
L_0xe509c0 .concat [ 1 0 0 0], L_0xe507c0;
L_0xe50a80 .concat [ 1 0 0 0], v0xe4e2d0_0;
L_0xe50be0 .concat [ 1 0 0 0], L_0xe507c0;
L_0xe50dc0 .cmp/eeq 1, L_0xe50920, L_0xe50cb0;
S_0xe1bb90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xe1ba00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xe4fe80 .functor NOT 1, v0xe4cd10_0, C4<0>, C4<0>, C4<0>;
L_0xe4ff20 .functor NOT 1, v0xe4cc70_0, C4<0>, C4<0>, C4<0>;
L_0xe4ffe0 .functor AND 1, L_0xe4fe80, L_0xe4ff20, C4<1>, C4<1>;
L_0xe50080 .functor NOT 1, v0xe4ce80_0, C4<0>, C4<0>, C4<0>;
L_0xe50120 .functor NOT 1, v0xe4cbd0_0, C4<0>, C4<0>, C4<0>;
L_0xe50190 .functor AND 1, L_0xe50080, L_0xe50120, C4<1>, C4<1>;
L_0xe50270 .functor OR 1, L_0xe4ffe0, L_0xe50190, C4<0>, C4<0>;
L_0xe50380 .functor AND 1, v0xe4cbd0_0, v0xe4cd10_0, C4<1>, C4<1>;
L_0xe50440 .functor AND 1, L_0xe50380, v0xe4ce80_0, C4<1>, C4<1>;
L_0xe50500 .functor OR 1, L_0xe50270, L_0xe50440, C4<0>, C4<0>;
L_0xe50670 .functor AND 1, v0xe4cc70_0, v0xe4cd10_0, C4<1>, C4<1>;
L_0xe506e0 .functor AND 1, L_0xe50670, v0xe4ce80_0, C4<1>, C4<1>;
L_0xe507c0 .functor OR 1, L_0xe50500, L_0xe506e0, C4<0>, C4<0>;
v0xe169d0_0 .net *"_ivl_0", 0 0, L_0xe4fe80;  1 drivers
v0xe16a70_0 .net *"_ivl_10", 0 0, L_0xe50190;  1 drivers
v0xe4b3c0_0 .net *"_ivl_12", 0 0, L_0xe50270;  1 drivers
v0xe4b480_0 .net *"_ivl_14", 0 0, L_0xe50380;  1 drivers
v0xe4b560_0 .net *"_ivl_16", 0 0, L_0xe50440;  1 drivers
v0xe4b690_0 .net *"_ivl_18", 0 0, L_0xe50500;  1 drivers
v0xe4b770_0 .net *"_ivl_2", 0 0, L_0xe4ff20;  1 drivers
v0xe4b850_0 .net *"_ivl_20", 0 0, L_0xe50670;  1 drivers
v0xe4b930_0 .net *"_ivl_22", 0 0, L_0xe506e0;  1 drivers
v0xe4ba10_0 .net *"_ivl_4", 0 0, L_0xe4ffe0;  1 drivers
v0xe4baf0_0 .net *"_ivl_6", 0 0, L_0xe50080;  1 drivers
v0xe4bbd0_0 .net *"_ivl_8", 0 0, L_0xe50120;  1 drivers
v0xe4bcb0_0 .net "a", 0 0, v0xe4cbd0_0;  alias, 1 drivers
v0xe4bd70_0 .net "b", 0 0, v0xe4cc70_0;  alias, 1 drivers
v0xe4be30_0 .net "c", 0 0, v0xe4cd10_0;  alias, 1 drivers
v0xe4bef0_0 .net "d", 0 0, v0xe4ce80_0;  alias, 1 drivers
v0xe4bfb0_0 .net "out", 0 0, L_0xe507c0;  alias, 1 drivers
S_0xe4c110 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xe1ba00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xe4cbd0_0 .var "a", 0 0;
v0xe4cc70_0 .var "b", 0 0;
v0xe4cd10_0 .var "c", 0 0;
v0xe4cde0_0 .net "clk", 0 0, v0xe4f540_0;  1 drivers
v0xe4ce80_0 .var "d", 0 0;
v0xe4cf70_0 .var "wavedrom_enable", 0 0;
v0xe4d010_0 .var "wavedrom_title", 511 0;
S_0xe4c3b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 38, 3 38 0, S_0xe4c110;
 .timescale -12 -12;
v0xe4c610_0 .var/2s "count", 31 0;
E_0xe19d80/0 .event negedge, v0xe4cde0_0;
E_0xe19d80/1 .event posedge, v0xe4cde0_0;
E_0xe19d80 .event/or E_0xe19d80/0, E_0xe19d80/1;
E_0xe19960 .event negedge, v0xe4cde0_0;
E_0xe049f0 .event posedge, v0xe4cde0_0;
S_0xe4c710 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xe4c110;
 .timescale -12 -12;
v0xe4c910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe4c9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xe4c110;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe4d170 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xe1ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0xe4e3e0_0 .net "a", 0 0, v0xe4cbd0_0;  alias, 1 drivers
v0xe4e480_0 .net "b", 0 0, v0xe4cc70_0;  alias, 1 drivers
v0xe4e540_0 .net "c", 0 0, v0xe4cd10_0;  alias, 1 drivers
v0xe4e610_0 .net "d", 0 0, v0xe4ce80_0;  alias, 1 drivers
v0xe4e6b0_0 .net "out", 0 0, v0xe4e2d0_0;  alias, 1 drivers
v0xe4e7a0_0 .net "w1", 0 0, v0xe4d8c0_0;  1 drivers
v0xe4e890_0 .net "w2", 0 0, v0xe4de00_0;  1 drivers
S_0xe4d460 .scope module, "gate1" "and_gate" 4 13, 4 18 0, S_0xe4d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0xe4d6a0_0 .net "a", 0 0, v0xe4cbd0_0;  alias, 1 drivers
v0xe4d7b0_0 .net "b", 0 0, v0xe4cc70_0;  alias, 1 drivers
v0xe4d8c0_0 .var "out", 0 0;
E_0xe19b30 .event anyedge, v0xe4bcb0_0, v0xe4bd70_0;
S_0xe4d9c0 .scope module, "gate2" "and_gate" 4 14, 4 18 0, S_0xe4d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0xe4dbe0_0 .net "a", 0 0, v0xe4cd10_0;  alias, 1 drivers
v0xe4dcf0_0 .net "b", 0 0, v0xe4ce80_0;  alias, 1 drivers
v0xe4de00_0 .var "out", 0 0;
E_0xe2dc60 .event anyedge, v0xe4be30_0, v0xe4bef0_0;
S_0xe4df00 .scope module, "gate3" "or_gate" 4 15, 4 27 0, S_0xe4d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0xe4e140_0 .net "a", 0 0, v0xe4d8c0_0;  alias, 1 drivers
v0xe4e200_0 .net "b", 0 0, v0xe4de00_0;  alias, 1 drivers
v0xe4e2d0_0 .var "out", 0 0;
E_0xe4e0e0 .event anyedge, v0xe4d8c0_0, v0xe4de00_0;
S_0xe4e9c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xe1ba00;
 .timescale -12 -12;
E_0xe4eba0 .event anyedge, v0xe4f8f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe4f8f0_0;
    %nor/r;
    %assign/vec4 v0xe4f8f0_0, 0;
    %wait E_0xe4eba0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe4c110;
T_3 ;
    %fork t_1, S_0xe4c3b0;
    %jmp t_0;
    .scope S_0xe4c3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe4c610_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cc70_0, 0;
    %assign/vec4 v0xe4cbd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe049f0;
    %load/vec4 v0xe4c610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xe4c610_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cc70_0, 0;
    %assign/vec4 v0xe4cbd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe19960;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe4c9f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe19d80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xe4cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4cd10_0, 0;
    %assign/vec4 v0xe4ce80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xe4c110;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xe4d460;
T_4 ;
    %wait E_0xe19b30;
    %load/vec4 v0xe4d6a0_0;
    %load/vec4 v0xe4d7b0_0;
    %and;
    %store/vec4 v0xe4d8c0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe4d9c0;
T_5 ;
    %wait E_0xe2dc60;
    %load/vec4 v0xe4dbe0_0;
    %load/vec4 v0xe4dcf0_0;
    %and;
    %store/vec4 v0xe4de00_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xe4df00;
T_6 ;
    %wait E_0xe4e0e0;
    %load/vec4 v0xe4e140_0;
    %load/vec4 v0xe4e200_0;
    %or;
    %store/vec4 v0xe4e2d0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xe1ba00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4f8f0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xe1ba00;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xe4f540_0;
    %inv;
    %store/vec4 v0xe4f540_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xe1ba00;
T_9 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe4cde0_0, v0xe4fa70_0, v0xe4f1b0_0, v0xe4f250_0, v0xe4f380_0, v0xe4f5e0_0, v0xe4f7b0_0, v0xe4f710_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xe1ba00;
T_10 ;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_10.1 ;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xe1ba00;
T_11 ;
    %wait E_0xe19d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe4f850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4f850_0, 4, 32;
    %load/vec4 v0xe4f9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4f850_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe4f850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4f850_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xe4f7b0_0;
    %load/vec4 v0xe4f7b0_0;
    %load/vec4 v0xe4f710_0;
    %xor;
    %load/vec4 v0xe4f7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4f850_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xe4f850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4f850_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/human/kmap2/iter1/response0/top_module.sv";
