// Seed: 2575542470
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1.id_15 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0
    , id_13,
    input wor id_1
    , id_14,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6
    , id_15,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11
);
  assign id_13 = id_15 + id_1;
  assign id_3  = 1;
  always disable id_16;
  wire id_17 = 1;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_14,
      id_15
  );
  logic [1 : -1] id_18;
  wire id_19;
  assign id_15 = -1 == 1;
  wire [1 : -1 'd0] id_20 = id_14;
  logic id_21;
  ;
  assign id_10 = id_16;
endmodule
