<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_cmpgif.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_cmpgif.v</a>
time_elapsed: 0.052s
</pre>
<pre class="log">

module ctu_clsp_cmpgif (
	cmp_grst_out_l,
	cmp_arst_l,
	cmp_gdbginit_out_l,
	cmp_adbginit_l,
	ctu_dram_tx_sync_out,
	ctu_dram_rx_sync_out,
	ctu_jbus_tx_sync_out,
	ctu_jbus_rx_sync_out,
	ctu_ccx_cmp_cken,
	ctu_dram02_cmp_cken,
	ctu_dram13_cmp_cken,
	ctu_fpu_cmp_cken,
	ctu_iob_cmp_cken,
	ctu_jbi_cmp_cken,
	ctu_scdata0_cmp_cken,
	ctu_scdata1_cmp_cken,
	ctu_scdata2_cmp_cken,
	ctu_scdata3_cmp_cken,
	ctu_sctag0_cmp_cken,
	ctu_sctag1_cmp_cken,
	ctu_sctag2_cmp_cken,
	ctu_sctag3_cmp_cken,
	ctu_sparc0_cmp_cken,
	ctu_sparc1_cmp_cken,
	ctu_sparc2_cmp_cken,
	ctu_sparc3_cmp_cken,
	ctu_sparc4_cmp_cken,
	ctu_sparc5_cmp_cken,
	ctu_sparc6_cmp_cken,
	ctu_sparc7_cmp_cken,
	io_pwron_rst_l,
	cmp_gclk,
	start_clk_cl,
	cmp_grst_cl_l,
	cmp_dbginit_cl_l,
	ctu_dram_tx_sync_cl,
	ctu_dram_rx_sync_cl,
	ctu_jbus_tx_sync_cl,
	ctu_jbus_rx_sync_cl,
	ctu_ccx_cmp_cken_cg,
	ctu_dram02_cmp_cken_cg,
	ctu_dram13_cmp_cken_cg,
	ctu_fpu_cmp_cken_cg,
	ctu_iob_cmp_cken_cg,
	ctu_jbi_cmp_cken_cg,
	ctu_scdata0_cmp_cken_cg,
	ctu_scdata1_cmp_cken_cg,
	ctu_scdata2_cmp_cken_cg,
	ctu_scdata3_cmp_cken_cg,
	ctu_sctag0_cmp_cken_cg,
	ctu_sctag1_cmp_cken_cg,
	ctu_sctag2_cmp_cken_cg,
	ctu_sctag3_cmp_cken_cg,
	ctu_sparc0_cmp_cken_cg,
	ctu_sparc1_cmp_cken_cg,
	ctu_sparc2_cmp_cken_cg,
	ctu_sparc3_cmp_cken_cg,
	ctu_sparc4_cmp_cken_cg,
	ctu_sparc5_cmp_cken_cg,
	ctu_sparc6_cmp_cken_cg,
	ctu_sparc7_cmp_cken_cg
);
	input io_pwron_rst_l;
	input cmp_gclk;
	input start_clk_cl;
	input cmp_grst_cl_l;
	input cmp_dbginit_cl_l;
	input ctu_dram_tx_sync_cl;
	input ctu_dram_rx_sync_cl;
	input ctu_jbus_tx_sync_cl;
	input ctu_jbus_rx_sync_cl;
	input ctu_ccx_cmp_cken_cg;
	input ctu_dram02_cmp_cken_cg;
	input ctu_dram13_cmp_cken_cg;
	input ctu_fpu_cmp_cken_cg;
	input ctu_iob_cmp_cken_cg;
	input ctu_jbi_cmp_cken_cg;
	input ctu_scdata0_cmp_cken_cg;
	input ctu_scdata1_cmp_cken_cg;
	input ctu_scdata2_cmp_cken_cg;
	input ctu_scdata3_cmp_cken_cg;
	input ctu_sctag0_cmp_cken_cg;
	input ctu_sctag1_cmp_cken_cg;
	input ctu_sctag2_cmp_cken_cg;
	input ctu_sctag3_cmp_cken_cg;
	input ctu_sparc0_cmp_cken_cg;
	input ctu_sparc1_cmp_cken_cg;
	input ctu_sparc2_cmp_cken_cg;
	input ctu_sparc3_cmp_cken_cg;
	input ctu_sparc4_cmp_cken_cg;
	input ctu_sparc5_cmp_cken_cg;
	input ctu_sparc6_cmp_cken_cg;
	input ctu_sparc7_cmp_cken_cg;
	output cmp_grst_out_l;
	output cmp_arst_l;
	output cmp_gdbginit_out_l;
	output cmp_adbginit_l;
	output ctu_dram_tx_sync_out;
	output ctu_dram_rx_sync_out;
	output ctu_jbus_tx_sync_out;
	output ctu_jbus_rx_sync_out;
	output ctu_ccx_cmp_cken;
	output ctu_dram02_cmp_cken;
	output ctu_dram13_cmp_cken;
	output ctu_fpu_cmp_cken;
	output ctu_iob_cmp_cken;
	output ctu_jbi_cmp_cken;
	output ctu_scdata0_cmp_cken;
	output ctu_scdata1_cmp_cken;
	output ctu_scdata2_cmp_cken;
	output ctu_scdata3_cmp_cken;
	output ctu_sctag0_cmp_cken;
	output ctu_sctag1_cmp_cken;
	output ctu_sctag2_cmp_cken;
	output ctu_sctag3_cmp_cken;
	output ctu_sparc0_cmp_cken;
	output ctu_sparc1_cmp_cken;
	output ctu_sparc2_cmp_cken;
	output ctu_sparc3_cmp_cken;
	output ctu_sparc4_cmp_cken;
	output ctu_sparc5_cmp_cken;
	output ctu_sparc6_cmp_cken;
	output ctu_sparc7_cmp_cken;
	wire start_clk_cg;
	assign cmp_arst_l = io_pwron_rst_l;
	assign cmp_adbginit_l = io_pwron_rst_l;
	dffrl_async_ns u_start_clk_cg(
		.din(start_clk_cl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(start_clk_cg)
	);
	dffrl_async_ns u_cmp_grst_l(
		.din((cmp_grst_cl_l &amp; start_clk_cg)),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(cmp_grst_out_l)
	);
	dffrl_async_ns u_cmp_dbginit_l(
		.din((cmp_dbginit_cl_l &amp; start_clk_cg)),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(cmp_gdbginit_out_l)
	);
	dffrl_async_ns u_ctu_dram_rx_sync_cl(
		.din(ctu_dram_rx_sync_cl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_dram_rx_sync_out)
	);
	dffrl_async_ns u_ctu_dram_tx_sync_cl(
		.din(ctu_dram_tx_sync_cl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_dram_tx_sync_out)
	);
	dffrl_async_ns u_ctu_jbus_rx_sync_cl(
		.din(ctu_jbus_rx_sync_cl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_jbus_rx_sync_out)
	);
	dffrl_async_ns u_ctu_jbus_tx_sync_cl(
		.din(ctu_jbus_tx_sync_cl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_jbus_tx_sync_out)
	);
	dffrl_async_ns u_ctu_sparc0_cmp_cken_nsr(
		.din(ctu_sparc0_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc0_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc1_cmp_cken_nsr(
		.din(ctu_sparc1_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc1_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc2_cmp_cken_nsr(
		.din(ctu_sparc2_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc2_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc3_cmp_cken_nsr(
		.din(ctu_sparc3_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc3_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc4_cmp_cken_nsr(
		.din(ctu_sparc4_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc4_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc5_cmp_cken_nsr(
		.din(ctu_sparc5_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc5_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc6_cmp_cken_nsr(
		.din(ctu_sparc6_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc6_cmp_cken)
	);
	dffrl_async_ns u_ctu_sparc7_cmp_cken_nsr(
		.din(ctu_sparc7_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sparc7_cmp_cken)
	);
	dffrl_async_ns u_ctu_scdata0_cmp_cken_nsr(
		.din(ctu_scdata0_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_scdata0_cmp_cken)
	);
	dffrl_async_ns u_ctu_scdata1_cmp_cken_nsr(
		.din(ctu_scdata1_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_scdata1_cmp_cken)
	);
	dffrl_async_ns u_ctu_scdata2_cmp_cken_nsr(
		.din(ctu_scdata2_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_scdata2_cmp_cken)
	);
	dffrl_async_ns u_ctu_scdata3_cmp_cken_nsr(
		.din(ctu_scdata3_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_scdata3_cmp_cken)
	);
	dffrl_async_ns u_ctu_sctag0_cmp_cken_nsr(
		.din(ctu_sctag0_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sctag0_cmp_cken)
	);
	dffrl_async_ns u_ctu_sctag1_cmp_cken_nsr(
		.din(ctu_sctag1_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sctag1_cmp_cken)
	);
	dffrl_async_ns u_ctu_sctag2_cmp_cken_nsr(
		.din(ctu_sctag2_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sctag2_cmp_cken)
	);
	dffrl_async_ns u_ctu_sctag3_cmp_cken_nsr(
		.din(ctu_sctag3_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_sctag3_cmp_cken)
	);
	dffrl_async_ns u_ctu_ccx_cmp_cken_nsr(
		.din(ctu_ccx_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_ccx_cmp_cken)
	);
	dffrl_async_ns u_ctu_fpu_cmp_cken_nsr(
		.din(ctu_fpu_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_fpu_cmp_cken)
	);
	dffrl_async_ns u_ctu_iob_cmp_cken_nsr(
		.din(ctu_iob_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_iob_cmp_cken)
	);
	dffrl_async_ns u_ctu_jbi_cmp_cken_nsr(
		.din(ctu_jbi_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_jbi_cmp_cken)
	);
	dffrl_async_ns u_ctu_dram02_cmp_cken_nsr(
		.din(ctu_dram02_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_dram02_cmp_cken)
	);
	dffrl_async_ns u_ctu_dram13_cmp_cken_nsr(
		.din(ctu_dram13_cmp_cken_cg),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_dram13_cmp_cken)
	);
endmodule

</pre>
</body>