Warning (10268): Verilog HDL information at design.sv(109): always construct contains both blocking and non-blocking assignments File: E:/projects/circuits/demo/demo_step5/design.sv Line: 109
