{
  "Top": "array_mult",
  "RtlTop": "array_mult",
  "RtlPrefix": "",
  "RtlSubPrefix": "array_mult_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_a": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_a",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_b": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_DATA_IN_B",
          "name": "in_b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<16>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "result",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "array_mult"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "611",
    "Latency": "610"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "array_mult",
    "Version": "1.0",
    "DisplayName": "Array_mult",
    "Revision": "2114458652",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_array_mult_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/matrix_mult.cpp",
      "..\/..\/..\/matrix_mult.h"
    ],
    "TestBench": ["..\/..\/..\/tb_matrix_mult.cpp"],
    "Vhdl": [
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.vhd",
      "impl\/vhdl\/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.vhd",
      "impl\/vhdl\/array_mult_CTRL_s_axi.vhd",
      "impl\/vhdl\/array_mult_DATA_IN_B_s_axi.vhd",
      "impl\/vhdl\/array_mult_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/array_mult_in_a_store_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/array_mult_in_a_store_keep_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/array_mult_in_a_store_last_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/array_mult_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/array_mult_regslice_both.vhd",
      "impl\/vhdl\/array_mult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.v",
      "impl\/verilog\/array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v",
      "impl\/verilog\/array_mult_CTRL_s_axi.v",
      "impl\/verilog\/array_mult_DATA_IN_B_s_axi.v",
      "impl\/verilog\/array_mult_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/array_mult_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/array_mult_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/array_mult_in_a_store_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/array_mult_in_a_store_keep_RAM_AUTO_1R1W.v",
      "impl\/verilog\/array_mult_in_a_store_last_RAM_AUTO_1R1W.v",
      "impl\/verilog\/array_mult_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/array_mult_regslice_both.v",
      "impl\/verilog\/array_mult.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/array_mult_v1_0\/data\/array_mult.mdd",
      "impl\/misc\/drivers\/array_mult_v1_0\/data\/array_mult.tcl",
      "impl\/misc\/drivers\/array_mult_v1_0\/data\/array_mult.yaml",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/xarray_mult.c",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/xarray_mult.h",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/xarray_mult_hw.h",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/xarray_mult_linux.c",
      "impl\/misc\/drivers\/array_mult_v1_0\/src\/xarray_mult_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/array_mult.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_DATA_IN_B": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_DATA_IN_B_",
      "paramPrefix": "C_S_AXI_DATA_IN_B_",
      "ports": [
        "s_axi_DATA_IN_B_ARADDR",
        "s_axi_DATA_IN_B_ARREADY",
        "s_axi_DATA_IN_B_ARVALID",
        "s_axi_DATA_IN_B_AWADDR",
        "s_axi_DATA_IN_B_AWREADY",
        "s_axi_DATA_IN_B_AWVALID",
        "s_axi_DATA_IN_B_BREADY",
        "s_axi_DATA_IN_B_BRESP",
        "s_axi_DATA_IN_B_BVALID",
        "s_axi_DATA_IN_B_RDATA",
        "s_axi_DATA_IN_B_RREADY",
        "s_axi_DATA_IN_B_RRESP",
        "s_axi_DATA_IN_B_RVALID",
        "s_axi_DATA_IN_B_WDATA",
        "s_axi_DATA_IN_B_WREADY",
        "s_axi_DATA_IN_B_WSTRB",
        "s_axi_DATA_IN_B_WVALID"
      ],
      "memories": {"in_b": {
          "offset": "64",
          "range": "64"
        }},
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "in_b"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:s_axi_DATA_IN_B:in_a:result",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_a": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in_a_",
      "ports": [
        "in_a_TDATA",
        "in_a_TKEEP",
        "in_a_TLAST",
        "in_a_TREADY",
        "in_a_TSTRB",
        "in_a_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_a"
        }]
    },
    "result": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "result_",
      "ports": [
        "result_TDATA",
        "result_TKEEP",
        "result_TLAST",
        "result_TREADY",
        "result_TSTRB",
        "result_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "result"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_DATA_IN_B_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_DATA_IN_B_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_DATA_IN_B_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_DATA_IN_B_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_DATA_IN_B_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_DATA_IN_B_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_DATA_IN_B_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_DATA_IN_B_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_DATA_IN_B_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_DATA_IN_B_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_DATA_IN_B_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_DATA_IN_B_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_DATA_IN_B_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_DATA_IN_B_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_DATA_IN_B_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_DATA_IN_B_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_DATA_IN_B_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_a_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in_a_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_a_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_a_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_a_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "in_a_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "result_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "result_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "result_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "result_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "result_TKEEP": {
      "dir": "out",
      "width": "2"
    },
    "result_TSTRB": {
      "dir": "out",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "array_mult",
      "BindInstances": "in_a_store_data_U in_a_store_keep_U in_a_store_strb_U in_a_store_last_U cmp_i_i_0_fu_519_p2 mult_acc_last_fu_524_p2 icmp_ln32_fu_509_p2 j_16_fu_548_p2 cmp_i_i_1_0_fu_603_p2 mult_acc_last_1_fu_608_p2 icmp_ln32_1_fu_593_p2 j_18_fu_632_p2 cmp_i_i_2_0_fu_687_p2 mult_acc_last_2_fu_692_p2 icmp_ln32_2_fu_677_p2 j_20_fu_716_p2 cmp_i_i_3_0_fu_743_p2 mult_acc_last_3_fu_749_p2 icmp_ln32_3_fu_772_p2 j_23_fu_800_p2 cmp_i_i_4_0_fu_855_p2 mult_acc_last_4_fu_860_p2 icmp_ln32_4_fu_845_p2 j_26_fu_884_p2 CTRL_s_axi_U DATA_IN_B_s_axi_U",
      "Instances": [
        {
          "ModuleName": "array_mult_Pipeline_VITIS_LOOP_26_1",
          "InstanceName": "grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362",
          "BindInstances": "icmp_ln26_fu_132_p2 add_ln26_fu_138_p2"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378",
          "BindInstances": "icmp_ln36_fu_118_p2 k_16_fu_124_p2 mac_muladd_16s_16s_16ns_16_4_1_U9 mac_muladd_16s_16s_16ns_16_4_1_U9"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP1",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387",
          "BindInstances": "icmp_ln36_fu_118_p2 k_14_fu_124_p2 mac_muladd_16s_16s_16ns_16_4_1_U15 mac_muladd_16s_16s_16ns_16_4_1_U15"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP2",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396",
          "BindInstances": "icmp_ln36_fu_120_p2 k_13_fu_126_p2 add_ln39_4_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U20 mac_muladd_16s_16s_16ns_16_4_1_U20"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP3",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405",
          "BindInstances": "icmp_ln36_fu_120_p2 k_12_fu_126_p2 add_ln39_7_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U25 mac_muladd_16s_16s_16ns_16_4_1_U25"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP4",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414",
          "BindInstances": "icmp_ln36_fu_120_p2 k_11_fu_126_p2 add_ln39_10_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U30"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP5",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423",
          "BindInstances": "icmp_ln36_fu_120_p2 k_10_fu_126_p2 add_ln39_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U35 mac_muladd_16s_16s_16ns_16_4_1_U35"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP6",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432",
          "BindInstances": "icmp_ln36_fu_120_p2 k_8_fu_126_p2 add_ln39_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U40"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP7",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441",
          "BindInstances": "icmp_ln36_fu_120_p2 k_6_fu_126_p2 add_ln39_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U45"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP8",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450",
          "BindInstances": "icmp_ln36_fu_120_p2 k_4_fu_126_p2 add_ln39_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U50"
        },
        {
          "ModuleName": "array_mult_Pipeline_MULT_ACC_LOOP9",
          "InstanceName": "grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459",
          "BindInstances": "icmp_ln36_fu_120_p2 k_2_fu_126_p2 add_ln39_fu_136_p2 mac_muladd_16s_16s_16ns_16_4_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U55"
        }
      ]
    },
    "Info": {
      "array_mult_Pipeline_VITIS_LOOP_26_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult_Pipeline_MULT_ACC_LOOP9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "array_mult": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "array_mult_Pipeline_VITIS_LOOP_26_1": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.146"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "25",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP1": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP2": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP3": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP4": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP5": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.726"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP6": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.690"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP7": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.690"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP8": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.690"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult_Pipeline_MULT_ACC_LOOP9": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.690"
        },
        "Loops": [{
            "Name": "MULT_ACC_LOOP",
            "TripCount": "5",
            "Latency": "13",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "array_mult": {
        "Latency": {
          "LatencyBest": "610",
          "LatencyAvg": "610",
          "LatencyWorst": "610",
          "PipelineII": "611",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.146"
        },
        "Loops": [
          {
            "Name": "COLS_LOOP",
            "TripCount": "3",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "37"
          },
          {
            "Name": "COLS_LOOP",
            "TripCount": "3",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "37"
          },
          {
            "Name": "COLS_LOOP",
            "TripCount": "3",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "37"
          },
          {
            "Name": "COLS_LOOP",
            "TripCount": "3",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "37"
          },
          {
            "Name": "COLS_LOOP",
            "TripCount": "3",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "37"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "847",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2539",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-30 11:32:36 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
