// Seed: 2757350351
module module_0;
  assign id_1 = id_1;
  tri id_2;
  id_3(
      1'd0, 1'b0, id_2
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    output logic id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  assign id_2 = id_1;
  initial if (1) id_2 <= ~1;
  wire id_8, id_9;
  module_0();
endmodule
module module_2;
  wire id_1, id_2;
  module_0();
  logic [7:0] id_3, id_4;
  assign id_2 = id_4[1];
endmodule
