0.6
2018.2
Jun 14 2018
20:41:02
D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sim_1/imports/new/digital_clock_tb.v,1705403054,verilog,,,,digital_clock_tb,,,,,,,,
D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/imports/new/digital_clock.v,1705403846,verilog,,D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sim_1/imports/new/digital_clock_tb.v,,digital_clock,,,,,,,,
