Source Block: hdl/library/axi_dmac/data_mover.v@66:76@HdlIdDef
parameter C_DATA_WIDTH = 64;
parameter C_DISABLE_WAIT_FOR_ID = 1;

`include "inc_id.h"

reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;

Diff Content:
- 71 reg [3:0] last_burst_length;
+ 71 reg [C_BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;
+ 71 reg [C_BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/data_mover.v@69:79
`include "inc_id.h"

reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;
reg pending_burst;
reg active;


Clone Blocks 2:
hdl/library/axi_dmac/data_mover.v@70:80

reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;
reg pending_burst;
reg active;

assign response_id = id;

Clone Blocks 3:
hdl/library/axi_dmac/data_mover.v@71:81
reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;
reg pending_burst;
reg active;

assign response_id = id;


Clone Blocks 4:
hdl/library/axi_dmac/data_mover.v@68:78

`include "inc_id.h"

reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;
reg pending_burst;
reg active;

Clone Blocks 5:
hdl/library/axi_dmac/data_mover.v@67:77
parameter C_DISABLE_WAIT_FOR_ID = 1;

`include "inc_id.h"

reg [3:0] last_burst_length;
reg [C_ID_WIDTH-1:0] id = 'h00;
reg [C_ID_WIDTH-1:0] id_next;
reg [3:0] beat_counter = 'h00;
wire last;
wire last_load;
reg pending_burst;

