<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache ... - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US5524234">
<meta property="og:url" content="http://www.google.com/patents/US5524234">
<meta name="title" content="Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache including write-back latency control">
<meta name="description" content="A write-back coherency system is used, in an exemplary embodiment, to implement write-back caching in an x86 processor installed in a multi-master computer system that does not support a write-back protocol for maintaining coherency between an internal cache and main memory during DMA operations. The write-back coherency system interrupts the normal bus arbitration operation to allow export of dirty data, and includes an X%DIRTY latency-control function. In response to an arbitration-request (such as HOLD), if the internal cache contains dirty data, the processor is inhibited from providing arbitration-acknowledge (such as HLDA) until the dirty data is exported (the cache is dynamically switched to write-through mode to prevent data in the cache from being made dirty while the bus is arbitrated away). While the requesting bus master is accessing memory, bus snooping is performed and invalidation logic invalidates at least those cache locations corresponding to locations in memory that are affected by the requesting bus master. The X%DIRTY function provides write-back latency control by dynamically switching the cache from write-back to write-through mode if a cache write would cause the number of cache locations containing dirty data to exceed a predetermined maximum percentage of the total number of cache locations.">
<meta property="og:title" content="Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache including write-back latency control">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5524234"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5524234&amp;usg=AFQjCNEszYtRE_uTLyWKIcg-RITXWFHw_g" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US5524234.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US5524234.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US5524234" style="display:none">
<span itemprop="description">A write-back coherency system is used, in an exemplary embodiment, to implement write-back caching in an x86 processor installed in a multi-master computer system that does not support a write-back protocol for maintaining coherency between an internal cache and main memory during DMA operations. The...</span><span itemprop="url">http://www.google.com/patents/US5524234?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache including write-back latency control</span><img itemprop="image" src="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache including write-back latency control" title="Patent US5524234 - Coherency for write-back cache in a system designed for write-through cache including write-back latency control">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Coherency for write-back cache in a system designed for write-through cache ...</h1>&nbsp;<span class="addmd">Marvin W. Martinez, Jr. et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks4.books.google.com/patents?id=sI0kAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U04uTxEVgAezmXRyvBRsuq5wZAh0A" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US5524234?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US5524234?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US5524234?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US5524234?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="sI0kAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 5524234<br><b>Filing date</b>: Dec 28, 1994<br><b>Issue date</b>: Jun 4, 1996<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">A write-back coherency system is used, in an exemplary embodiment, to implement write-back caching in an x86 processor installed in a multi-master computer system that does not support a write-back protocol for maintaining coherency between an internal cache and main memory during DMA operations. The write-back coherency system interrupts the normal bus arbitration operation to allow export of dirty data, and includes an X%DIRTY latency-control function. In response to an arbitration-request (such as HOLD), if the internal cache contains dirty data, the processor is inhibited from providing arbitration-acknowledge (such as HLDA) until the dirty data is exported (the cache is dynamically switched to write-through mode to prevent data in the cache from being made dirty while the bus is arbitrated away). While the requesting bus master is accessing memory, bus snooping is performed and invalidation logic invalidates at least those cache locations corresponding to locations in memory...</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Marvin+W.+Martinez,+Jr.%22">Marvin W. Martinez, Jr.</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Mark+Bluhm%22">Mark Bluhm</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Jeffrey+S.+Byrne%22">Jeffrey S. Byrne</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22David+A.+Courtright%22">David A. Courtright</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Douglas+E.+Duschatko%22">Douglas E. Duschatko</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Raul+A.+Garibay,+Jr.%22">Raul A. Garibay, Jr.</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Margaret+R.+Herubin%22">Margaret R. Herubin</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Cyrix+Corporation%22">Cyrix Corporation</a><br><b>Primary Examiner</b>:&nbsp;Michael A. Whitfield<br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S141000">711/141</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S142000">711/142</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S143000">711/143</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711SE12033">711/E12.033</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711SE12035">711/E12.035</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711SE12037">711/E12.037</a>; <a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&amp;usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711SE12040">711/E12.04</a><br><b>International Classification</b>:&nbsp;G06F 1216; G06F 1316; G06F 1328<br><br><a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5524234&amp;usg=AFQjCNGDoKwDkgVbJ3WCeMgxv5b9DTsJ2A">View patent at USPTO</a><br><a href="http://www.google.com/url?id=sI0kAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5524234&amp;usg=AFQjCNEiizOYct12zqjIAprdbNe34oEApg">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4506323?ie=ISO-8859-1">US4506323</a></td>
<td valign="top" nowrap>Mar 3, 1982</td>
<td valign="top" nowrap>Mar 19, 1985</td>
<td valign="top">Sperry Corporation</td>
<td class="rel_patent_title" valign="top">Cache/disk file status indicator with data protection feature</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5025366?ie=ISO-8859-1">US5025366</a></td>
<td valign="top" nowrap>Jan 20, 1988</td>
<td valign="top" nowrap>Jun 18, 1991</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Organization of an integrated cache unit for flexible usage in cache system design</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5091846?ie=ISO-8859-1">US5091846</a></td>
<td valign="top" nowrap>Oct 30, 1989</td>
<td valign="top" nowrap>Feb 25, 1992</td>
<td valign="top">Intergraph Corporation</td>
<td class="rel_patent_title" valign="top">Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5119485?ie=ISO-8859-1">US5119485</a></td>
<td valign="top" nowrap>May 15, 1989</td>
<td valign="top" nowrap>Jun 2, 1992</td>
<td valign="top">Motorola, Inc.</td>
<td class="rel_patent_title" valign="top">Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5140681?ie=ISO-8859-1">US5140681</a></td>
<td valign="top" nowrap>May 23, 1989</td>
<td valign="top" nowrap>Aug 18, 1992</td>
<td valign="top">Hitachi, Ltd.<br>Hitachi VLSI Engineering Corp.</td>
<td class="rel_patent_title" valign="top">Multi-processing system and cache apparatus for use in the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5301298?ie=ISO-8859-1">US5301298</a></td>
<td valign="top" nowrap>Oct 11, 1991</td>
<td valign="top" nowrap>Apr 5, 1994</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Processor for multiple cache coherent protocols</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5303362?ie=ISO-8859-1">US5303362</a></td>
<td valign="top" nowrap>Mar 20, 1991</td>
<td valign="top" nowrap>Apr 12, 1994</td>
<td valign="top">Digital Equipment Corporation</td>
<td class="rel_patent_title" valign="top">Coupled memory multiprocessor computer system including cache coherency management protocols</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5317720?ie=ISO-8859-1">US5317720</a></td>
<td valign="top" nowrap>Mar 22, 1993</td>
<td valign="top" nowrap>May 31, 1994</td>
<td valign="top">Digital Equipment Corporation</td>
<td class="rel_patent_title" valign="top">Processor system with writeback cache using writeback and non writeback transactions stored in separate queues</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5355467?ie=ISO-8859-1">US5355467</a></td>
<td valign="top" nowrap>Mar 8, 1994</td>
<td valign="top" nowrap>Oct 11, 1994</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Second level cache controller unit and system</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5699548?ie=ISO-8859-1">US5699548</a></td>
<td valign="top" nowrap>Jun 1, 1995</td>
<td valign="top" nowrap>Dec 16, 1997</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for selecting a mode for updating external memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5778432?ie=ISO-8859-1">US5778432</a></td>
<td valign="top" nowrap>Jul 1, 1996</td>
<td valign="top" nowrap>Jul 7, 1998</td>
<td valign="top">Motorola, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for performing different cache replacement algorithms for flush and non-flush operations in response to a cache       flush control bit register                                                </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5802574?ie=ISO-8859-1">US5802574</a></td>
<td valign="top" nowrap>Jun 24, 1996</td>
<td valign="top" nowrap>Sep 1, 1998</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for quickly modifying cache state</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5815648?ie=ISO-8859-1">US5815648</a></td>
<td valign="top" nowrap>Nov 14, 1995</td>
<td valign="top" nowrap>Sep 29, 1998</td>
<td valign="top">ECCS, Inc.</td>
<td class="rel_patent_title" valign="top">Apparatus and method for changing the cache mode dynamically in a storage array system                                                      </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5819105?ie=ISO-8859-1">US5819105</a></td>
<td valign="top" nowrap>Dec 4, 1995</td>
<td valign="top" nowrap>Oct 6, 1998</td>
<td valign="top">Compaq Computer Corporation</td>
<td class="rel_patent_title" valign="top">System in which processor interface snoops first and second level caches in parallel with a memory access by a bus mastering device                </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5860105?ie=ISO-8859-1">US5860105</a></td>
<td valign="top" nowrap>Nov 13, 1995</td>
<td valign="top" nowrap>Jan 12, 1999</td>
<td valign="top">National Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">NDIRTY cache line lookahead</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5860110?ie=ISO-8859-1">US5860110</a></td>
<td valign="top" nowrap>Aug 16, 1996</td>
<td valign="top" nowrap>Jan 12, 1999</td>
<td valign="top">Canon Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Conference maintenance method for cache memories in multi-processor system triggered by a predetermined synchronization point and a predetermined condition</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5892937?ie=ISO-8859-1">US5892937</a></td>
<td valign="top" nowrap>Nov 27, 1996</td>
<td valign="top" nowrap>Apr 6, 1999</td>
<td valign="top">Digital Equipment Corporation</td>
<td class="rel_patent_title" valign="top">Real-time data cache flushing threshold adjustment in a server computer</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5893154?ie=ISO-8859-1">US5893154</a></td>
<td valign="top" nowrap>Nov 15, 1996</td>
<td valign="top" nowrap>Apr 6, 1999</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">CPU write-back cache coherency mechanism that transeers data from a cache memory to a main memory before access of the main memory by an alternate bus master</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5900016?ie=ISO-8859-1">US5900016</a></td>
<td valign="top" nowrap>Apr 2, 1997</td>
<td valign="top" nowrap>May 4, 1999</td>
<td valign="top">OPTi Inc.</td>
<td class="rel_patent_title" valign="top">System for using a cache memory with a write-back architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5924118?ie=ISO-8859-1">US5924118</a></td>
<td valign="top" nowrap>Apr 14, 1997</td>
<td valign="top" nowrap>Jul 13, 1999</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Method and system for speculatively sourcing cache memory data prior to upstream cache invalidation within a multiprocessor data-processing system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6049866?ie=ISO-8859-1">US6049866</a></td>
<td valign="top" nowrap>Sep 6, 1996</td>
<td valign="top" nowrap>Apr 11, 2000</td>
<td valign="top">Silicon Graphics, Inc.</td>
<td class="rel_patent_title" valign="top">Method and system for an efficient user mode cache manipulation using a simulated instruction</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6065077?ie=ISO-8859-1">US6065077</a></td>
<td valign="top" nowrap>Dec 7, 1997</td>
<td valign="top" nowrap>May 16, 2000</td>
<td valign="top">HotRail, Inc.</td>
<td class="rel_patent_title" valign="top">Apparatus and method for a cache coherent shared memory multiprocessing system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6134635?ie=ISO-8859-1">US6134635</a></td>
<td valign="top" nowrap>Dec 9, 1997</td>
<td valign="top" nowrap>Oct 17, 2000</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus of resolving a deadlock by collapsing writebacks to a memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6292705?ie=ISO-8859-1">US6292705</a></td>
<td valign="top" nowrap>Sep 29, 1998</td>
<td valign="top" nowrap>Sep 18, 2001</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6304879?ie=ISO-8859-1">US6304879</a></td>
<td valign="top" nowrap>Nov 25, 1998</td>
<td valign="top" nowrap>Oct 16, 2001</td>
<td valign="top">Microsoft Corporation</td>
<td class="rel_patent_title" valign="top">Dynamic data cache for object-oriented computing environments</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6397305?ie=ISO-8859-1">US6397305</a></td>
<td valign="top" nowrap>Jun 26, 2000</td>
<td valign="top" nowrap>May 28, 2002</td>
<td valign="top">Virata Ltd.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for controlling shared memory access</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6418537?ie=ISO-8859-1">US6418537</a></td>
<td valign="top" nowrap>Jul 8, 1999</td>
<td valign="top" nowrap>Jul 9, 2002</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Accurate timing calibration for each of multiple high-speed clocked receivers using a single DLL</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6438660?ie=ISO-8859-1">US6438660</a></td>
<td valign="top" nowrap>Dec 9, 1997</td>
<td valign="top" nowrap>Aug 20, 2002</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for collapsing writebacks to a memory for resource efficiency</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6457087?ie=ISO-8859-1">US6457087</a></td>
<td valign="top" nowrap>May 12, 2000</td>
<td valign="top" nowrap>Sep 24, 2002</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Apparatus and method for a cache coherent shared memory multiprocessing system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6466825?ie=ISO-8859-1">US6466825</a></td>
<td valign="top" nowrap>Aug 10, 2001</td>
<td valign="top" nowrap>Oct 15, 2002</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6469988?ie=ISO-8859-1">US6469988</a></td>
<td valign="top" nowrap>Jul 8, 1999</td>
<td valign="top" nowrap>Oct 22, 2002</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Low-level circuit implementation of signal flow graphs for real-time signal processing of high-speed digital signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6473769?ie=ISO-8859-1">US6473769</a></td>
<td valign="top" nowrap>Mar 31, 1999</td>
<td valign="top" nowrap>Oct 29, 2002</td>
<td valign="top">Microsoft Corporation</td>
<td class="rel_patent_title" valign="top">Property linking in object-oriented computing environments</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6480940?ie=ISO-8859-1">US6480940</a></td>
<td valign="top" nowrap>Oct 28, 1999</td>
<td valign="top" nowrap>Nov 12, 2002</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Method of controlling cache memory in multiprocessor system and the multiprocessor system based on detection of predetermined software module</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6516442?ie=ISO-8859-1">US6516442</a></td>
<td valign="top" nowrap>Mar 30, 1999</td>
<td valign="top" nowrap>Feb 4, 2003</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6633945?ie=ISO-8859-1">US6633945</a></td>
<td valign="top" nowrap>Jul 8, 1999</td>
<td valign="top" nowrap>Oct 14, 2003</td>
<td valign="top">Conexant Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Fully connected cache coherent multiprocessing systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6795968?ie=ISO-8859-1">US6795968</a></td>
<td valign="top" nowrap>Nov 25, 1998</td>
<td valign="top" nowrap>Sep 21, 2004</td>
<td valign="top">Microsoft Corporation</td>
<td class="rel_patent_title" valign="top">Dynamic object behavior for object-oriented-computing environments</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6851009?ie=ISO-8859-1">US6851009</a></td>
<td valign="top" nowrap>May 28, 2003</td>
<td valign="top" nowrap>Feb 1, 2005</td>
<td valign="top">PLX Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Method, system and apparatus for a computer subsystem interconnection using a chain of bus repeaters</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6928518?ie=ISO-8859-1">US6928518</a></td>
<td valign="top" nowrap>Nov 1, 2001</td>
<td valign="top" nowrap>Aug 9, 2005</td>
<td valign="top">Sun Microsystems, Inc.</td>
<td class="rel_patent_title" valign="top">Disk drive employing adaptive flushing of a write cache</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6976132?ie=ISO-8859-1">US6976132</a></td>
<td valign="top" nowrap>Mar 28, 2003</td>
<td valign="top" nowrap>Dec 13, 2005</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Reducing latency of a snoop tenure</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7219256?ie=ISO-8859-1">US7219256</a></td>
<td valign="top" nowrap>May 5, 2004</td>
<td valign="top" nowrap>May 15, 2007</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for controlling data storage within a data storage system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7231497?ie=ISO-8859-1">US7231497</a></td>
<td valign="top" nowrap>Jun 15, 2004</td>
<td valign="top" nowrap>Jun 12, 2007</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Merging write-back and write-through cache policies</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7233880?ie=ISO-8859-1">US7233880</a></td>
<td valign="top" nowrap>Sep 11, 2003</td>
<td valign="top" nowrap>Jun 19, 2007</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Adaptive cache algorithm for temperature sensitive memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7254686?ie=ISO-8859-1">US7254686</a></td>
<td valign="top" nowrap>Mar 31, 2005</td>
<td valign="top" nowrap>Aug 7, 2007</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Switching between mirrored and non-mirrored volumes</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. In a multi-master computer system including a processor with an internal cache, where the computer system does not support operating the processor in write-back mode by implementing a write-back coherency protocol to maintain coherency between the internal cache and main memory during DMA (direct memory access) operations, a write-back coherency system to support use of a processor in which the internal cache is operable in write-back mode or write-through mode, comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) cache control means for selectively switching the internal cache between write-through and write-back mode;</dd>
<dd style="margin-left:1em;">(b) bus arbitration means for detecting an arbitration-request signal indicating a request by a requesting bus master for a DMA operation;</dd>
<dd style="margin-left:1em;">(c) write-back coherency means for inhibiting, if the internal cache is in write-back mode, and if the internal cache contains dirty data, the bus arbitration logic from asserting an arbitration-acknowledge signal to allow the DMA operation to proceed until an export operation is performed to export such dirty data; and</dd>
<dd style="margin-left:1em;">(d) X% DIRTY means for causing the cache control logic to switch the cache from write-back to write-through mode if a write to the internal cache would cause the number of cache locations containing dirty data to exceed a predetermined maximum percentage of the total number of cache locations.</dd>
</dl>
<p>2. The write-back coherency system of claim 1, further comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) snooping means for monitoring, during DMA operations, addresses output from the requesting bus master, and in response to each bus master address, determining whether such address corresponds to data in the cache, and if so,</dd>
<dd style="margin-left:1em;">(b) causing the cache control logic to perform an invalidation operation to invalidate at least the location in the cache containing such data.</dd>
</dl>
<p>3. The write-back coherency system of claim 1, wherein, after an export operation is performed, the cache control means switches the internal cache to write-through mode such that data in the cache is not made dirty while the requesting bus master has access to memory.</p>
<p>4. The write-back coherency system of claim 1, wherein the write-back coherency means further comprises: PDIRTY means for indicating when the cache does not contain dirty data, such that, in response to an arbitration-request signal, if the PDIRTY means indicates that the cache does not contain dirty data, then the bus arbitration means is enabled to assert an arbitration-acknowledge signal without the internal cache being accessed to determine if it contains dirty data.</p>
<p>5. The write-back coherency system of claim 1, whereto the X%DIRTY means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a CDIRTYMAX register for storing a predetermined value corresponding to the maximum number of allowable cache locations containing dirty data;</dd>
<dd style="margin-left:1em;">a CDIRTYCUR register for storing a value corresponding to the current number of cache locations containing dirty data; and</dd>
<dd style="margin-left:1em;">CDIRTYCUR means for either incrementing the CDIRTYCUR value if a cache access writes to a clean-data location such that it becomes dirty, or decrementing the CDIRTYCUR value if a cache access either replaces a dirty location with new data, or invalidates or exports a dirty location.</dd>
</dl>
<p>6. In a multi-master computer system including a processor with an internal cache, where the computer system does not support operating the processor in write-back mode by implementing a write-back coherency protocol to maintain coherency between the internal cache and main memory during DMA (direct memory access) operations, a write-back coherency system to support use of a processor in which the internal cache is operable in write-back mode or write-through mode, comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) cache control logic that selectively switches the internal cache between write-through and write-back mode;</dd>
<dd style="margin-left:1em;">(b) bus arbitration logic that detects an arbitration-request signal indicating a request by a requesting bus master for a DMA operation; and</dd>
<dd style="margin-left:1em;">(c) write-back coherency logic that, if the internal cache is in write-back mode, and if the internal cache contains dirty data, inhibits the bus arbitration logic from asserting an arbitration-acknowledge signal to allow the DMA operation to proceed until an export operation is performed to export such dirty data; and</dd>
<dd style="margin-left:1em;">(d) X% DIRTY logic that causes the cache control logic to switch the cache from write-back to write-through mode if a write to the internal cache would cause the number of cache locations containing dirty data to exceed a predetermined maximum percentage of the total number of cache locations.</dd>
</dl>
<p>7. The write-back coherency system of claim 6, further comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) snooping logic that, during DMA operations, monitors addresses output from the requesting bus master, and in response to each bus master address, determines whether such address corresponds to data in the cache, and if so,</dd>
<dd style="margin-left:1em;">(b) causes the cache control logic to perform an invalidation operation to invalidate at least the location in the cache containing such data.</dd>
</dl>
<p>8. The write-back coherency system of claim 6, wherein, after an export operation is performed, the cache control logic switches the internal cache to write-through mode such that data in the cache is not made dirty while the requesting bus master has access to memory.</p>
<p>9. The write-back coherency system of claim 6, wherein the write-back coherency logic further comprises: PDIRTY logic for indicating when the cache does not contain dirty data, such that, in response to an arbitration-request signal, if the PDIRTY logic indicates that the cache does not contain dirty data, then the bus arbitration logic is enabled to assert the arbitration-acknowledge signal without the internal cache being accessed to determine if it contains dirty data.</p>
<p>10. The write-back coherency system of claim 6, wherein the X%DIRTY logic comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a CDIRTYMAX register for storing a predetermined value corresponding to the maximum number of allowable cache locations containing dirty data;</dd>
<dd style="margin-left:1em;">a CDIRTYCUR register for storing a value corresponding to the current number of cache locations containing dirty data; and</dd>
<dd style="margin-left:1em;">CDIRTYCUR logic for either incrementing the CDIRTYCUR value if a cache access writes to a clean-data location such that it becomes dirty, or decrementing the CDIRTYCUR value if a cache access either replaces a dirty location with new data, or invalidates or exports a dirty location.</dd>
</dl>
<p>11. A write-back coherency method for a multi-master computer system including a processor with an internal cache, where the computer system does not support operating the processor in write-back mode by implementing a write-back coherency protocol to maintain coherency between the internal cache and main memory during DMA (direct memory access) operations, the write-back coherency method supporting use of a processor in which the internal cache is operable in write-back mode or write-through mode, comprising the steps:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) detecting an arbitration-request signal indicating a request by a requesting bus master for a DMA operation;</dd>
<dd style="margin-left:1em;">(b) if the internal cache is in write-back mode, and if the internal cache contains dirty data, inhibiting the assertion of an arbitration-acknowledge signal to allow the DMA operation to proceed until an export operation is performed to export such dirty data; and</dd>
<dd style="margin-left:1em;">(c) if the internal cache is in write-back mode, selectively switching the internal cache to write-through mode if a write to the internal cache would cause the number of cache locations containing dirty data to exceed a predetermined maximum percentage of the total number of cache locations.</dd>
</dl>
<p>12. The write-back coherency method of claim 11, further comprising the steps of:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">(a) during DMA operations, monitoring addresses output from the requesting bus master, and in response to each bus master address, determining whether such address corresponds to data in the cache, and if so,</dd>
<dd style="margin-left:1em;">(b) performing an invalidation operation to invalidate at least the location in the cache containing such data.</dd>
</dl>
<p>13. The write-back coherency method of claim 11, further comprising the step of: after an export operation is performed, switching the internal cache to write-through mode such that data in the cache is not made dirty while the requesting bus master has access to memory.</p>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U103sIKcCta5wiVdgSxviKSSIArXQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U07HVInUPlGE_6HAooHyKRV7tkLVQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0H5cbpdvsTSwsdx09t5OCrkfLRoA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U17DhQU8yFpWXqx-omy7R9lR_zR3Q" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=sI0kAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U1Fbl9e1W2IsXNcJD9wkzSsITRynQ\u0026id=sI0kAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U3wg7pzaT6y25dxP1g4GjwEX2WeuQ\u0026id=sI0kAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U1-MyR_hAaUDwpGyGC1IHvVfiEbBQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/5524234_Coherency_for_write_back_cache_i.pdf?id=sI0kAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U2QCqXUm4N3Ua73hMZQ1ixAPBvgRA"},"sample_url":"http://www.google.com/patents/reader?id=sI0kAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
