# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RCA_generate.srcs/sources_1/imports/new/FA.vhd" \
"../../../../RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd" \
"../../../../RCA_generate.srcs/sim_1/imports/new/RCA_Nbit_tb.vhd" \

# Do not sort compile order
nosort
