{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718832984509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718832984511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 18:36:24 2024 " "Processing started: Wed Jun 19 18:36:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718832984511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718832984511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718832984511 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718832985184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-arch " "Found design unit 1: Registrador-arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718832986170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718832986170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718832986170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Registrador-behavioral " "Found design unit 1: tb_Registrador-behavioral" {  } { { "tb_Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/tb_Registrador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718832986175 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Registrador " "Found entity 1: tb_Registrador" {  } { { "tb_Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/tb_Registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718832986175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718832986175 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "REG_DataIN tb_Registrador.vhd(36) " "VHDL Association List error at tb_Registrador.vhd(36): formal \"REG_DataIN\" does not exist" {  } { { "tb_Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/tb_Registrador.vhd" 36 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1718832986176 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "REG_Data_IN tb_Registrador.vhd(30) " "VHDL error at tb_Registrador.vhd(30): formal port or parameter \"REG_Data_IN\" must have actual or default value" {  } { { "tb_Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/tb_Registrador.vhd" 30 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1718832986179 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "REG_Data_IN tb_Registrador.vhd(17) " "HDL error at tb_Registrador.vhd(17): see declaration for object \"REG_Data_IN\"" {  } { { "tb_Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/tb_Registrador.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718832986180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718832986410 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 19 18:36:26 2024 " "Processing ended: Wed Jun 19 18:36:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718832986410 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718832986410 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718832986410 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718832986410 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718832987029 ""}
