GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Buses\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Buses\bus.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Buses\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Buses\bus.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":3)
WARN  (EX3792) : Literal value 'b11 truncated to fit in 1 bits("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":113)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v'
WARN  (EX3792) : Literal value 'hdeadbeaf truncated to fit in 25 bits("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":14)
Undeclared symbol 'douta', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":98)
Undeclared symbol 'dinb', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":115)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX2478) : Non-net output port 'color_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":14)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\buttonModule.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\seven_segment.v'
WARN  (EX2478) : Non-net output port 'Dp' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\seven_segment.v":63)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\uart.v'
WARN  (EX2478) : Non-net output port 'byteReady' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\uart.v":10)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\uartController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\uartController.v":9)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\InteruptControllers\CLINT.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\DPBRAM.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v'
WARN  (EX2478) : Non-net output port 'flashClk' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":12)
WARN  (EX2478) : Non-net output port 'flashMosi' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":13)
WARN  (EX2478) : Non-net output port 'flashCs' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":14)
WARN  (EX2478) : Non-net output port 'ready' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":16)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":17)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":14)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":59)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_video.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_videoAddress.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_pll_600p\gowin_pll_600p.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_pll_720p\gowin_pll_720p.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":21)
WARN  (EX3628) : Redeclaration of ANSI port 'is_hsync' is not allowed("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":62)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_openldi.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_openldi.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_openldi.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_openldi.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_pong.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_pong.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_pong.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_pong.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_term.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_term.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_term.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_term.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tmds.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tmds.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tmds.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tmds.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_utils.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_utils.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_utils.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_utils.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_vdma.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_defines.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_vdma.v":21)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_vdma.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_vdma.v":21)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2c.v'
WARN  (EX2478) : Non-net output port 'sdaOutReg' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2c.v":5)
WARN  (EX2478) : Non-net output port 'isSending' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2c.v":6)
WARN  (EX2478) : Non-net output port 'scl' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2c.v":7)
WARN  (EX2478) : Non-net output port 'byteReceived' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2c.v":11)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2capi.v'
WARN  (EX2478) : Non-net output port 'error' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\i2capi.v":14)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\screen.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\screenI2C\textEngine.v":61)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\key_expansion.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\round.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\round_inv.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_controller.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":3)
Undeclared symbol 'msw_irq', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":83)
Undeclared symbol 'mtimer_irq', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":84)
Undeclared symbol 'mext_irq', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":85)
Undeclared symbol 'memReady', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":86)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 86("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":99)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":117)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":118)
Undeclared symbol 'counter27M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":122)
Undeclared symbol 'counter1M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":123)
Undeclared symbol 'clint_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":126)
Undeclared symbol 'encryptor_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":128)
Undeclared symbol 'clint_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":130)
Undeclared symbol 'clint_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":131)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":138)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":139)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":141)
Undeclared symbol 'encryptor_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":143)
Undeclared symbol 'encryptor_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":144)
WARN  (EX3638) : 'clint_ren' is already implicitly declared on line 130("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":149)
WARN  (EX3638) : 'clint_wen' is already implicitly declared on line 131("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":150)
WARN  (EX3638) : 'clint_data_out' is already implicitly declared on line 126("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":151)
WARN  (EX3638) : 'msw_irq' is already implicitly declared on line 83("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":152)
WARN  (EX3638) : 'mtimer_irq' is already implicitly declared on line 84("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":153)
WARN  (EX3638) : 'mext_irq' is already implicitly declared on line 85("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":154)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 141("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":179)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 117("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":180)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 138("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":191)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 139("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":192)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 118("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":193)
WARN  (EX3638) : 'encryptor_out' is already implicitly declared on line 128("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":253)
WARN  (EX3638) : 'encryptor_ren' is already implicitly declared on line 143("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":254)
WARN  (EX3638) : 'encryptor_wen' is already implicitly declared on line 144("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":255)
Undeclared symbol 'pll_lock', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":275)
Undeclared symbol 'clk_p5', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":276)
Undeclared symbol 'clk_p', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":281)
Undeclared symbol 'sys_resetn', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":312)
Undeclared symbol 'clk_cpu', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":318)
Undeclared symbol 'LCD_CLK', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":343)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 123("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":383)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\pll\gowin_pll_usb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":11)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host_rom.v'
Compiling module 'top'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":10)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":52)
WARN  (EX3073) : Port 'bubble_memwb' remains unconnected for this instance("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":623)
Compiling module 'cpu'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":15)
Compiling module 'signExtend'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\signExtend.v":10)
Compiling module 'RegFile'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\RegFile.v":13)
Compiling module 'SignExtendSelector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\SignExtendSelector.v":10)
Compiling module 'CSRFile'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":11)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":134)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\CSRFile.v":143)
Compiling module 'control_main'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_main.v":11)
Compiling module 'control_stall_id'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_stall_id.v":11)
Compiling module 'ALUCPU'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\ALUCPU.v":9)
Compiling module 'control_alu'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_alu.v":10)
Compiling module 'control_bypass_ex'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_bypass_ex.v":16)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'idex_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":754)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'exmem_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":755)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'memwb_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":756)
Compiling module 'mem_write_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_write_selector.v":10)
Compiling module 'control_branch'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\control_branch.v":10)
Compiling module 'mem_read_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\mem_read_selector.v":10)
WARN  (EX1998) : Net 'bubble_memwb' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":95)
Compiling module 'bus'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Buses\bus.v":6)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'counter27M'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":122)
Compiling module 'clint'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\InteruptControllers\CLINT.v":1)
Compiling module 'memory'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":10)
Extracting RAM for identifier 'data_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":24)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\memory.v":88)
Compiling module 'buttonModule'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\buttonModule.v":1)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":188)
Compiling module 'flashController'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":1)
Compiling module 'flashNavigator'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":20)
Extracting RAM for identifier 'stored_characters'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":93)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":104)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":204)
Compiling module 'programMemory'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":1)
Compiling module 'Gowin_DPB_program'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":58)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":59)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":66)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":67)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":79)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":80)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":87)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":88)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":100)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":101)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":108)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":109)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":121)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":122)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":129)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":130)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":142)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":143)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":150)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":151)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":163)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":164)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":171)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":172)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":184)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":185)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":192)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":193)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":205)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":206)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":213)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":214)
WARN  (EX1998) : Net 'dina' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\programMemory.v":59)
Compiling module 'gowin_pll_usb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\pll\gowin_pll_usb.v":10)
WARN  (EX3073) : Port 'game_l' remains unconnected for this instance("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":148)
Compiling module 'usbController'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":1)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":41)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":43)
Compiling module 'usb_hid_host_rom'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host_rom.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host_rom.v":6)
Compiling module 'usb_hid_host'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":12)
Compiling module 'ukp'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":170)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":247)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":290)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":298)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":308)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":326)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":333)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":336)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":346)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":355)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":141)
Compiling module 'Encryption_Controller'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_controller.v":2)
Compiling module 'simon'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon.v":22)
Compiling module 'round'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\round.v":2)
Compiling module 'key_expansion'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\key_expansion.v":22)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\key_expansion.v":55)
WARN  (EX3779) : 'z' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\key_expansion.v":56)
WARN  (EX2420) : Latch inferred for net 'tmp[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\key_expansion.v":58)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 7 for port 'i'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon.v":47)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon.v":73)
Compiling module 'simon_decrypt'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":2)
Extracting RAM for identifier 'key_schedule'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":36)
Compiling module 'round_inv'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\round_inv.v":2)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 7 for port 'i'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":39)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":65)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":84)
Compiling module 'Gowin_PLL_600p'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_pll_600p\gowin_pll_600p.v":10)
Compiling module 'Gowin_CLKDIV'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'PPU'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":36)
Compiling module 'fifo_sc_video'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_video.v":86)
Compiling module '**'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_video.v":85)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'WrEn'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":77)
Compiling module 'fifo_sc_videoAddress'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_videoAddress.v":88)
Compiling module '**'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\fifo_sc_video\fifo_sc_videoAddress.v":87)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'WrEn'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":87)
Compiling module 'Gowin_DPB'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\gowin_dpb\gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":98)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":104)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":105)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":108)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":114)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":115)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":120)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":126)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":127)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":130)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":136)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":137)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":144)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":150)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":160)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":162)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":240)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":252)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":267)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":326)
WARN  (EX3779) : 'dataOutTxt' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":359)
WARN  (EX3779) : 'dataOutSprite' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":362)
WARN  (EX3779) : 'spriteCursor_x' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":362)
WARN  (EX3779) : 'charMem' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":387)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":387)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":387)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":388)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":393)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":398)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":403)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":408)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":413)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":418)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":423)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":428)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":433)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":438)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":443)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":448)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":453)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":458)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":463)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":471)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":476)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":481)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":486)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":491)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":496)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":501)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":506)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":514)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":515)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":515)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":515)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":515)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":516)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":516)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":516)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":516)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":517)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":517)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":517)
WARN  (EX3779) : 'hblank' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":536)
WARN  (EX1998) : Net 'dinb' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":115)
WARN  (EX3670) : Actual bit length 24 differs from formal bit length 25 for port 'color_out'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":306)
Compiling module 'Reset_Sync'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":442)
Compiling module 'svo_hdmi'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v":97)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_hdmi.v":100)
Compiling module 'svo_tcard(SVO_MODE="1024x600")'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":37)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":147)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":149)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":150)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":153)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":155)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tcard.v":156)
Compiling module 'svo_enc(SVO_MODE="1024x600")'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":23)
Extracting RAM for identifier 'ctrl_fifo'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":49)
Extracting RAM for identifier 'pixel_fifo'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":52)
Extracting RAM for identifier 'out_fifo'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":55)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":44)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":93)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":97)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":99)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":111)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":126)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":130)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":131)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":134)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":135)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":136)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":156)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_enc.v":160)
Compiling module 'svo_tmds'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\hdmi\svo_tmds.v":23)
Compiling module 'cpuTimer(DIVISION=50)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":407)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":419)
WARN  (EX1998) : Net 'CLK_PIX' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":49)
WARN  (EX1998) : Net 'uart_data_out[31]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":108)
WARN  (EX1998) : Net 'mext_irq' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":85)
WARN  (EX1998) : Net 'counter27M' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":122)
WARN  (EX1998) : Net 'clk_cpu' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":318)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "data_out[31]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[30]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[29]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[28]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[27]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[26]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[25]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[24]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[23]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[22]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[21]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[20]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[19]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[18]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[17]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[16]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[15]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[14]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[13]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[12]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[11]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[10]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[9]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[8]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[7]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[6]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[5]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[4]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[3]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[2]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[1]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[0]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "uart_tx" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":30)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":29)
WARN  (CV0016) : Input s2 is unused("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":33)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "textEn" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\GPIO\PPU.v":212)
WARN  (DI0002) : Asynchronous register "nak" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_hid_host.v":358)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":103)
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\Memories\flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "cpuTimer" instantiated to "counter50mhz" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\soc.v":396)
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":737)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":838)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":596)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":848)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\CPU\cpu.v":337)
WARN  (NL0002) : The module "round_inv" instantiated to "ir" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\simon\simon_decrypt.v":38)
WARN  (NL0002) : The module "usb_hid_host_rom" instantiated to "rom" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\src\usb\usb_controller.v":47)
[95%] Generate netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\impl\gwsynthesis\RISCY.vg" completed
[100%] Generate report file "C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_primer25k\impl\gwsynthesis\RISCY_syn.rpt.html" completed
GowinSynthesis finish
