{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423820192048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423820192052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 03:36:31 2015 " "Processing started: Fri Feb 13 03:36:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423820192052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423820192052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423820192052 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423820192384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423820203990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820203992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820203992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820203994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820203994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple16 " "Found entity 1: carry_ripple16" {  } { { "carry_ripple16.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820203995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820203995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_17.sv(7) " "Verilog HDL information at reg_17.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423820203996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820203997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820203997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820203998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820203998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_ripple_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_unit " "Found entity 1: carry_ripple_unit" {  } { { "carry_ripple_unit.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423820204000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423820204000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_ripple16 " "Elaborating entity \"carry_ripple16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423820204028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:Reg " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:Reg\"" {  } { { "carry_ripple16.sv" "Reg" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423820204038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_unit carry_ripple_unit:CRU " "Elaborating entity \"carry_ripple_unit\" for hierarchy \"carry_ripple_unit:CRU\"" {  } { { "carry_ripple16.sv" "CRU" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423820204039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_ripple_unit:CRU\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_ripple_unit:CRU\|full_adder:FA0\"" {  } { { "carry_ripple_unit.sv" "FA0" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple_unit.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423820204040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Ctrl " "Elaborating entity \"control\" for hierarchy \"control:Ctrl\"" {  } { { "carry_ripple16.sv" "Ctrl" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423820204045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexA0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexA0\"" {  } { { "carry_ripple16.sv" "HexA0" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/carry_ripple16.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423820204046 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[0\] reg_17:Reg\|Data_Out\[0\]~_emulated reg_17:Reg\|Data_Out\[0\]~1 " "Register \"reg_17:Reg\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[0\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[0\]~1\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[1\] reg_17:Reg\|Data_Out\[1\]~_emulated reg_17:Reg\|Data_Out\[1\]~6 " "Register \"reg_17:Reg\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[1\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[1\]~6\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[2\] reg_17:Reg\|Data_Out\[2\]~_emulated reg_17:Reg\|Data_Out\[2\]~11 " "Register \"reg_17:Reg\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[2\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[2\]~11\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[3\] reg_17:Reg\|Data_Out\[3\]~_emulated reg_17:Reg\|Data_Out\[3\]~16 " "Register \"reg_17:Reg\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[3\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[3\]~16\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[4\] reg_17:Reg\|Data_Out\[4\]~_emulated reg_17:Reg\|Data_Out\[4\]~21 " "Register \"reg_17:Reg\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[4\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[4\]~21\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[5\] reg_17:Reg\|Data_Out\[5\]~_emulated reg_17:Reg\|Data_Out\[5\]~26 " "Register \"reg_17:Reg\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[5\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[5\]~26\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[6\] reg_17:Reg\|Data_Out\[6\]~_emulated reg_17:Reg\|Data_Out\[6\]~31 " "Register \"reg_17:Reg\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[6\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[6\]~31\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[7\] reg_17:Reg\|Data_Out\[7\]~_emulated reg_17:Reg\|Data_Out\[7\]~36 " "Register \"reg_17:Reg\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[7\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[7\]~36\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[8\] reg_17:Reg\|Data_Out\[8\]~_emulated reg_17:Reg\|Data_Out\[8\]~41 " "Register \"reg_17:Reg\|Data_Out\[8\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[8\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[8\]~41\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[9\] reg_17:Reg\|Data_Out\[9\]~_emulated reg_17:Reg\|Data_Out\[9\]~46 " "Register \"reg_17:Reg\|Data_Out\[9\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[9\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[9\]~46\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[10\] reg_17:Reg\|Data_Out\[10\]~_emulated reg_17:Reg\|Data_Out\[10\]~51 " "Register \"reg_17:Reg\|Data_Out\[10\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[10\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[10\]~51\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[11\] reg_17:Reg\|Data_Out\[11\]~_emulated reg_17:Reg\|Data_Out\[11\]~56 " "Register \"reg_17:Reg\|Data_Out\[11\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[11\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[11\]~56\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[12\] reg_17:Reg\|Data_Out\[12\]~_emulated reg_17:Reg\|Data_Out\[12\]~61 " "Register \"reg_17:Reg\|Data_Out\[12\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[12\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[12\]~61\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[13\] reg_17:Reg\|Data_Out\[13\]~_emulated reg_17:Reg\|Data_Out\[13\]~66 " "Register \"reg_17:Reg\|Data_Out\[13\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[13\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[13\]~66\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[14\] reg_17:Reg\|Data_Out\[14\]~_emulated reg_17:Reg\|Data_Out\[14\]~71 " "Register \"reg_17:Reg\|Data_Out\[14\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[14\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[14\]~71\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[15\] reg_17:Reg\|Data_Out\[15\]~_emulated reg_17:Reg\|Data_Out\[15\]~76 " "Register \"reg_17:Reg\|Data_Out\[15\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[15\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[15\]~76\"" {  } { { "reg_17.sv" "" { Text "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423820204600 "|carry_ripple16|reg_17:Reg|Data_Out[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423820204600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423820204738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423820205200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.map.smsg " "Generated suppressed messages file C:/Users/J/Desktop/ECE385 - Copy/Lab4/ECE385_16-bit_Carry_Ripple/output_files/carry_ripple16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423820205235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423820205331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423820205331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423820205369 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423820205369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423820205369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423820205369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423820205387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 03:36:45 2015 " "Processing ended: Fri Feb 13 03:36:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423820205387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423820205387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423820205387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423820205387 ""}
