<root><simulation><result_generated_time />2023-05-24 01:02:23<layer><layer_spec />{'B': 1, 'K': 512, 'C': 2048, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 1048576, 'I': 100352, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 512.0, 'O': 2048}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('K', 4)], [('K', 16)], [('C', 128)]]<I />[[('OX', 7), ('OY', 7), ('K', 4), ('K', 16)], [], [('C', 128)]]<O />[[('OX', 7)], [('OY', 7), ('K', 4), ('K', 16), ('C', 128)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [8.0, 64.0, 1.0, 1.0], 'O': [16.0, 1, 128, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 65536, 8388608], 'I': [392, 6272, 802816], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.11, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.03, 0.0], 'I': [0.77, 0.03, 0.0], 'O': [0.11, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 4096, 65536], 'I': [392, 6272, 6272], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 1048576], [1048576, 1048576], [1048576, 0]]<I />[[6422528, 100352], [100352, 100352], [100352, 0]]<O />[[(3186176, 3211264), (3211264, 3186176)], [(3186176, 3211264), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(3186176, 3211264), (3211264, 3186176)], [(3186176, 3211264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 131072], [65536, 65536], [4096, 0]]<I />[[802816, 12544], [6272, 6272], [392, 0]]<O />[[(398272, 401408), (401408, 398272)], [(199136, 200704), (1568, 0)], [(0, 98), (0, 0)]]<O_partial />[([398272, 401408], [401408, 398272]), ([199136, 200704], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112337706.0<mem_energy_breakdown><W />[91.8, 3247.1, 5455.3]<I />[274.3, 310.8, 522.1]<O />[560.2, 9944.3, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9985<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9985<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />402001<latency_cycle_without_data_loading />401408<ideal_computing_cycle />401408<data_loading><load_cycle_total />593<load_cycle_individual />{'W': [32, 512, 0], 'I': [49, 49, 0]}<load_cycle_combined />{'W': 512, 'I': 50}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-401407], [-401212, -335708], [-333248, -394208]], 'I': [[-401407], [-5461, 0], [-392049, -397891]], 'O': [[-401408], [-344064, -229376], [-399840, -401310]]}<mem_stall_cycle_shared />{'W': [[-401407], [-401212, 0], [0, 0]], 'I': [[-401407], [-5461, 0], [0, 0]], 'O': [[-401408], [-344064, -229376], [-399840, -401310]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 65536, 8388608], 'I': [392, 6272, 802816], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [4096, 65536, 8388608], 'I': [6272, 6272, 802816], 'O': [448, 200704, 200704]}<loop_cycles_each_level />{'W': [196, 3136, 401408], 'I': [3136, 3136, 401408], 'O': [7, 401408, 401408]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [1, 128, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 0.1], [2.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 8.0], [64.0, 0.5], [0.5, 0.5]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [128.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 0.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 8.0], [128.0, 2.0], [2.0, 0]], 'O': [[8.0, 8.0], [64.0, 0.5], [0.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [213.4, 86.9], [22.9, 0.5]], 'I': [[8.0, 8.0], [213.4, 86.9], [22.9, 0.5]], 'O': [[8.0, 8.0], [213.4, 86.9], [22.9, 0.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 401408], [196, 196, 2048], [3136, 3136, 128]], 'I': [[1, 1, 401408], [49, 3136, 128], [3136, 3136, 128]], 'O': [[1, 1, 401408], [7, 7, 57344], [401408, 401408, 1]]}<trans_time_real />{'W': [[0, 1, 401408], [[0, 196, 2048], [32, 196, 2048]], [[512, 3136, 128], [32, 3136, 128]]], 'I': [[0, 1, 401408], [[6, 3136, 128], [49, 3136, 128]], [[49, 3136, 128], [3, 3136, 128]]], 'O': [[0, 1, 401408], [[1, 7, 57344], [4, 7, 57344]], [[1568, 401408, 1], [98, 401408, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -164], [-2624, -3104]], 'I': [[-1], [-43, 0], [-3087, -3133]], 'O': [[-1], [-6, -4], [-399840, -401310]]}<single_stall_count />{'W': [401407, 2047, 127], 'I': [401407, 127, 127], 'O': [401408, 57344, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [65504, 65024], 'I': [6223, 6223], 'O': [229376, 1568]}, 1: {'W': [65024, 0], 'I': [6223, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-100305, -330161], [-172032, -399840]], 1: [[-330161, -401408], [-399840, -401408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>