Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 17 16:41:47 2019
| Host         : Life running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file mips_control_sets_placed.rpt
| Design       : mips
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |             205 |           82 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |            7 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------+------------------------------+------------------+----------------+
|                   Clock Signal                  |   Enable Signal  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------+------------------------------+------------------+----------------+
|  clk_pulse_BUFG                                 | dp/pde/EN0       | pcontroller2/reset_pulse     |                2 |              5 |
|  clk_pulse_BUFG                                 | dp/pde/EN0       | pcontroller2/resetNew        |                5 |             18 |
|  clk_IBUF_BUFG                                  | pcontroller/CNT  | pcontroller/CNT[17]_i_1_n_0  |                6 |             21 |
|  clk_IBUF_BUFG                                  | pcontroller2/CNT | pcontroller2/CNT[17]_i_1_n_0 |                6 |             21 |
|  clk_IBUF_BUFG                                  |                  |                              |                7 |             25 |
|  clk_pulse_BUFG                                 |                  | pcontroller2/reset_pulse     |               14 |             39 |
|  clk_pulse_BUFG                                 |                  | pcontroller2/resetNew        |               30 |             78 |
|  clk_pulse_BUFG                                 |                  | dp/pde/MemtoRegE_i_2_n_0     |               38 |             88 |
|  pcontroller/FSM_sequential_state_reg[1]_0_BUFG | dp/pmw/RegWriteW |                              |               12 |             96 |
+-------------------------------------------------+------------------+------------------------------+------------------+----------------+


