#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5621b0cf3cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5621b0cf3e50 .scope module, "tb_mips_cache_writebuffer" "tb_mips_cache_writebuffer" 3 3;
 .timescale -9 -9;
P_0x5621b0cc0b40 .param/l "OFFSET" 0 3 12, C4<10111111110000000000000000000000>;
P_0x5621b0cc0b80 .param/str "RAM_INIT_FILE" 0 3 7, "test/avalon_slave_sample.txt";
P_0x5621b0cc0bc0 .param/l "TEST_MEM_SIZE" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x5621b0cc0c00 .param/l "TEST_READ_DELAY" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x5621b0cc0c40 .param/l "TEST_WRITE_DELAY" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x5621b0cc0c80 .param/l "TIMEOUT_CYCLES" 0 3 11, +C4<00000000000000000000001111101000>;
P_0x5621b0cc0cc0 .param/l "WB_BUF_BITS" 0 3 15, +C4<00000000000000000000000000000011>;
v0x5621b0d51bd0_0 .var "clk", 0 0;
v0x5621b0d51c90_0 .var/i "i", 31 0;
v0x5621b0d51d70_0 .var "ram_address", 31 0;
v0x5621b0d51e40_0 .net "ram_byteenable", 3 0, v0x5621b0d51560_0;  1 drivers
v0x5621b0d51f30_0 .var "ram_read", 0 0;
v0x5621b0d52020_0 .net "ram_readdata", 31 0, v0x5621b0d4fdd0_0;  1 drivers
v0x5621b0d520c0_0 .net "ram_write", 0 0, v0x5621b0d518a0_0;  1 drivers
v0x5621b0d521b0_0 .net "ram_writedata", 31 0, v0x5621b0d51650_0;  1 drivers
v0x5621b0d522a0_0 .var "rst", 0 0;
v0x5621b0d52340_0 .net "waitrequest", 0 0, L_0x5621b0d304c0;  1 drivers
v0x5621b0d52430_0 .var "wb_addr", 31 0;
v0x5621b0d524f0_0 .var "wb_byteenable", 3 0;
v0x5621b0d52590_0 .net "wb_empty", 0 0, v0x5621b0d50e20_0;  1 drivers
v0x5621b0d52630_0 .net "wb_full", 0 0, v0x5621b0d50ee0_0;  1 drivers
v0x5621b0d526d0_0 .net "wb_write_addr", 31 0, v0x5621b0d514a0_0;  1 drivers
v0x5621b0d527a0_0 .var "wb_write_en", 0 0;
v0x5621b0d52870_0 .var "wb_writedata", 31 0;
S_0x5621b0caecf0 .scope module, "ramInst" "mips_avalon_slave" 3 44, 4 3 0, S_0x5621b0cf3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "readdata";
P_0x5621b0caee80 .param/l "ADDR_START" 0 4 20, C4<10111111110000000000000000000000>;
P_0x5621b0caeec0 .param/l "MEM_SIZE" 0 4 21, +C4<00000000000000000000000000010000>;
P_0x5621b0caef00 .param/str "RAM_INIT_FILE" 0 4 25, "test/avalon_slave_sample.txt";
P_0x5621b0caef40 .param/l "READ_DELAY" 0 4 23, +C4<00000000000000000000000000000010>;
P_0x5621b0caef80 .param/l "WRITE_DELAY" 0 4 24, +C4<00000000000000000000000000000010>;
L_0x5621b0d2e850 .functor OR 1, v0x5621b0d51f30_0, v0x5621b0d518a0_0, C4<0>, C4<0>;
L_0x5621b0d304c0 .functor AND 1, L_0x5621b0d2e850, L_0x5621b0d62b10, C4<1>, C4<1>;
v0x5621b0d2f5a0_0 .var/i "ADDR_END", 31 0;
v0x5621b0d2f860_0 .net *"_ivl_0", 0 0, L_0x5621b0d2e850;  1 drivers
L_0x7f541c213018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5621b0d305c0_0 .net/2s *"_ivl_2", 31 0, L_0x7f541c213018;  1 drivers
v0x5621b0d309f0_0 .net *"_ivl_4", 0 0, L_0x5621b0d62b10;  1 drivers
v0x5621b0d310d0_0 .net "address", 31 0, v0x5621b0d51d70_0;  1 drivers
v0x5621b0d1c660_0 .net "byteenable", 3 0, v0x5621b0d51560_0;  alias, 1 drivers
v0x5621b0d4fb90_0 .net "clk", 0 0, v0x5621b0d51bd0_0;  1 drivers
v0x5621b0d4fc50 .array "memory", 0 15, 31 0;
v0x5621b0d4fd10_0 .net "read", 0 0, v0x5621b0d51f30_0;  1 drivers
v0x5621b0d4fdd0_0 .var "readdata", 31 0;
v0x5621b0d4feb0_0 .net "rst", 0 0, v0x5621b0d522a0_0;  1 drivers
v0x5621b0d4ff70_0 .var "towrite", 31 0;
v0x5621b0d50050_0 .var/i "wait_ctr", 31 0;
v0x5621b0d50130_0 .var/i "waiting", 31 0;
v0x5621b0d50210_0 .net "waitrequest", 0 0, L_0x5621b0d304c0;  alias, 1 drivers
v0x5621b0d502d0_0 .net "write", 0 0, v0x5621b0d518a0_0;  alias, 1 drivers
v0x5621b0d50390_0 .net "writedata", 31 0, v0x5621b0d51650_0;  alias, 1 drivers
E_0x5621b0d05cb0 .event posedge, v0x5621b0d4fb90_0;
L_0x5621b0d62b10 .cmp/ne 32, v0x5621b0d50050_0, L_0x7f541c213018;
S_0x5621b0d03d20 .scope begin, "$unm_blk_25" "$unm_blk_25" 4 32, 4 32 0, S_0x5621b0caecf0;
 .timescale 0 0;
v0x5621b0d2e590_0 .var/i "i", 31 0;
S_0x5621b0d50590 .scope module, "wbuf" "mips_cache_writebuffer" 3 49, 5 1 0, S_0x5621b0cf3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 4 "byteenable";
    .port_info 6 /INPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "write_addr";
    .port_info 8 /OUTPUT 32 "write_data";
    .port_info 9 /OUTPUT 4 "write_byteenable";
    .port_info 10 /OUTPUT 1 "write_writeenable";
    .port_info 11 /OUTPUT 1 "full";
    .port_info 12 /OUTPUT 1 "empty";
P_0x5621b0cf6130 .param/real "BUFSIZE" 0 5 27, Cr<m4000000000000000gfc5>; value=8.00000
P_0x5621b0cf6170 .param/l "BUF_BITS" 0 5 26, +C4<00000000000000000000000000000011>;
enum0x5621b0cbf9f0 .enum4 (2)
   "STATE_IDLE" 2'b00,
   "STATE_WRITE" 2'b01,
   "STATE_FULL" 2'b10
 ;
v0x5621b0d50920_0 .net "addr", 31 0, v0x5621b0d52430_0;  1 drivers
v0x5621b0d50a20 .array "addr_buf", 0 7, 31 0;
v0x5621b0d50ae0 .array "byte_en_buf", 0 7, 3 0;
v0x5621b0d50bb0_0 .net "byteenable", 3 0, v0x5621b0d524f0_0;  1 drivers
v0x5621b0d50c90_0 .net "clk", 0 0, v0x5621b0d51bd0_0;  alias, 1 drivers
v0x5621b0d50d80 .array "data_buf", 0 7, 31 0;
v0x5621b0d50e20_0 .var "empty", 0 0;
v0x5621b0d50ee0_0 .var "full", 0 0;
v0x5621b0d50fa0_0 .var "full_buf", 7 0;
v0x5621b0d51080_0 .var/i "index", 31 0;
v0x5621b0d51160_0 .var "read_ptr", 2 0;
v0x5621b0d51240_0 .net "rst", 0 0, v0x5621b0d522a0_0;  alias, 1 drivers
v0x5621b0d51310_0 .var "state", 1 0;
v0x5621b0d513d0_0 .net "waitrequest", 0 0, L_0x5621b0d304c0;  alias, 1 drivers
v0x5621b0d514a0_0 .var "write_addr", 31 0;
v0x5621b0d51560_0 .var "write_byteenable", 3 0;
v0x5621b0d51650_0 .var "write_data", 31 0;
v0x5621b0d51720_0 .net "write_en", 0 0, v0x5621b0d527a0_0;  1 drivers
v0x5621b0d517c0_0 .var "write_ptr", 2 0;
v0x5621b0d518a0_0 .var "write_writeenable", 0 0;
v0x5621b0d51970_0 .net "writedata", 31 0, v0x5621b0d52870_0;  1 drivers
    .scope S_0x5621b0caecf0;
T_0 ;
    %pushi/vec4 3217031184, 0, 32;
    %store/vec4 v0x5621b0d2f5a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d50130_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x5621b0caecf0;
T_1 ;
    %fork t_1, S_0x5621b0d03d20;
    %jmp t_0;
    .scope S_0x5621b0d03d20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d2e590_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5621b0d2e590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5621b0d2e590_0;
    %store/vec4a v0x5621b0d4fc50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5621b0d2e590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5621b0d2e590_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 4 40 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x5621b0caef00 {0 0 0};
    %vpi_call/w 4 41 "$readmemh", P_0x5621b0caef00, v0x5621b0d4fc50 {0 0 0};
    %end;
    .scope S_0x5621b0caecf0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x5621b0caecf0;
T_2 ;
    %wait E_0x5621b0d05cb0;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x5621b0d310d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5621b0d310d0_0;
    %load/vec4 v0x5621b0d2f5a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5621b0d502d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5621b0d50130_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5621b0d50050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d50130_0, 0, 32;
    %load/vec4 v0x5621b0d1c660_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x5621b0d50390_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x5621b0d4ff70_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5621b0d4ff70_0, 4, 8;
    %load/vec4 v0x5621b0d1c660_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %load/vec4 v0x5621b0d50390_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %load/vec4 v0x5621b0d4ff70_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5621b0d4ff70_0, 4, 8;
    %load/vec4 v0x5621b0d1c660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %load/vec4 v0x5621b0d50390_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %load/vec4 v0x5621b0d4ff70_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5621b0d4ff70_0, 4, 8;
    %load/vec4 v0x5621b0d1c660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5621b0d50390_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x5621b0d4ff70_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5621b0d4ff70_0, 4, 8;
    %load/vec4 v0x5621b0d4ff70_0;
    %load/vec4 v0x5621b0d310d0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5621b0d4fc50, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %vpi_call/w 4 62 "$display", "RAM : WRITE : Wrote 0x%h data at address 0x%h", v0x5621b0d50390_0, v0x5621b0d310d0_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5621b0d50050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %vpi_call/w 4 65 "$display", "RAM : STATUS : Waiting for %1d more cycles before writing to address 0x%h", v0x5621b0d50050_0, v0x5621b0d310d0_0 {0 0 0};
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5621b0d50130_0, 0, 32;
    %load/vec4 v0x5621b0d310d0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5621b0d4fc50, 4;
    %store/vec4 v0x5621b0d4ff70_0, 0, 32;
    %vpi_call/w 4 71 "$display", "RAM : STATUS : Write requested at address 0x%h, wait for %1d cycles", v0x5621b0d310d0_0, v0x5621b0d50050_0 {0 0 0};
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5621b0d4fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x5621b0d50130_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x5621b0d50050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d50130_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %vpi_call/w 4 79 "$display", "RAM : READ : Read 0x%h data at address 0x%h", v0x5621b0d4fdd0_0, v0x5621b0d310d0_0 {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5621b0d50050_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x5621b0d310d0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5621b0d4fc50, 4;
    %store/vec4 v0x5621b0d4fdd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x5621b0d50050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %vpi_call/w 4 85 "$display", "RAM : STATUS : Waiting for %1d more cycles before writing to address 0x%h", v0x5621b0d50050_0, v0x5621b0d310d0_0 {0 0 0};
T_2.23 ;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5621b0d50050_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5621b0d50130_0, 0, 32;
    %vpi_call/w 4 90 "$display", "RAM : STATUS : Read requested at address 0x%h, wait for %1d cycles", v0x5621b0d310d0_0, v0x5621b0d50050_0 {0 0 0};
T_2.19 ;
T_2.16 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5621b0d50590;
T_3 ;
    %wait E_0x5621b0d05cb0;
    %load/vec4 v0x5621b0d51240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5621b0d51310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5621b0d51160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5621b0d517c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d50ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d50e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d51080_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5621b0d51080_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4069; load=8.00000
    %cmp/wr;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5621b0d51080_0;
    %assign/vec4/off/d v0x5621b0d50fa0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5621b0d51080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5621b0d51080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50d80, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x5621b0d51080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50ae0, 0, 4;
    %load/vec4 v0x5621b0d51080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5621b0d51080_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5621b0d50fa0_0;
    %load/vec4 v0x5621b0d517c0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d518a0_0, 0;
    %load/vec4 v0x5621b0d517c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5621b0d50a20, 4;
    %assign/vec4 v0x5621b0d514a0_0, 0;
    %load/vec4 v0x5621b0d517c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5621b0d50d80, 4;
    %assign/vec4 v0x5621b0d51650_0, 0;
    %load/vec4 v0x5621b0d517c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5621b0d50ae0, 4;
    %assign/vec4 v0x5621b0d51560_0, 0;
    %load/vec4 v0x5621b0d513d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d518a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5621b0d517c0_0;
    %assign/vec4/off/d v0x5621b0d50fa0_0, 4, 5;
    %load/vec4 v0x5621b0d517c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5621b0d517c0_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5621b0d517c0_0;
    %load/vec4 v0x5621b0d51310_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 3;
    %add;
    %assign/vec4 v0x5621b0d517c0_0, 0;
T_3.5 ;
    %load/vec4 v0x5621b0d51310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5621b0d51720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5621b0d51160_0;
    %assign/vec4/off/d v0x5621b0d50fa0_0, 4, 5;
    %load/vec4 v0x5621b0d50920_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50a20, 0, 4;
    %load/vec4 v0x5621b0d51970_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50d80, 0, 4;
    %load/vec4 v0x5621b0d50bb0_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50ae0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d50e20_0, 0;
    %load/vec4 v0x5621b0d51160_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5621b0d51160_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5621b0d51310_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5621b0d50fa0_0;
    %cvt/rv;
    %pushi/real 2139095040, 4073; load=255.000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5621b0d51310_0, 0;
    %load/vec4 v0x5621b0d517c0_0;
    %assign/vec4 v0x5621b0d51160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d50ee0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5621b0d51720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5621b0d51160_0;
    %assign/vec4/off/d v0x5621b0d50fa0_0, 4, 5;
    %load/vec4 v0x5621b0d50920_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50a20, 0, 4;
    %load/vec4 v0x5621b0d51970_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50d80, 0, 4;
    %load/vec4 v0x5621b0d50bb0_0;
    %load/vec4 v0x5621b0d51160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5621b0d50ae0, 0, 4;
    %load/vec4 v0x5621b0d51160_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5621b0d51160_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x5621b0d50fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5621b0d51310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5621b0d51160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5621b0d517c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d50e20_0, 0;
T_3.18 ;
T_3.17 ;
T_3.15 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5621b0d50fa0_0;
    %cvt/rv;
    %pushi/real 1879048192, 4068; load=7.00000
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d50ee0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5621b0d51310_0, 0;
T_3.20 ;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5621b0cf3e50;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d51c90_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x5621b0cf3e50;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "tb_mips_cache_writebuffer.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5621b0cf3e50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5621b0d51bd0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5621b0d51bd0_0;
    %nor/r;
    %store/vec4 v0x5621b0d51bd0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5621b0d51bd0_0;
    %nor/r;
    %store/vec4 v0x5621b0d51bd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x5621b0cc0c80 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5621b0cf3e50;
T_6 ;
    %vpi_call/w 3 71 "$display", "TB : %1t : Started testbench", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d522a0_0, 0;
    %wait E_0x5621b0d05cb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d522a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d527a0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5621b0d52430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5621b0d52870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5621b0d524f0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5621b0d51d70_0, 0;
    %wait E_0x5621b0d05cb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d522a0_0, 0;
    %wait E_0x5621b0d05cb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d51c90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5621b0d51c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5621b0d52630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %wait E_0x5621b0d05cb0;
    %vpi_call/w 3 89 "$display", "TB : %1t : Stalling as write buffer is full", $time {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d527a0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x5621b0d51c90_0;
    %add;
    %assign/vec4 v0x5621b0d52430_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5621b0d524f0_0, 0;
    %vpi_func/r 3 94 "$pow", v0x5621b0d51c90_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %cvt/vr 32;
    %assign/vec4 v0x5621b0d52870_0, 0;
    %load/vec4 v0x5621b0d526d0_0;
    %assign/vec4 v0x5621b0d51d70_0, 0;
    %wait E_0x5621b0d05cb0;
    %vpi_call/w 3 98 "$display", "TB : %1t : Writing %d into WB for address 0x%h", $time, v0x5621b0d52870_0, v0x5621b0d52430_0 {0 0 0};
T_6.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5621b0d51c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5621b0d51c90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d527a0_0, 0;
    %wait E_0x5621b0d05cb0;
T_6.4 ;
    %load/vec4 v0x5621b0d52590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_6.5, 8;
    %wait E_0x5621b0d05cb0;
    %vpi_call/w 3 106 "$display", "TB : %1t : Waiting for WB to empty out", $time {0 0 0};
    %jmp T_6.4;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5621b0d51c90_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x5621b0d51c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5621b0d51f30_0, 0;
    %load/vec4 v0x5621b0d51c90_0;
    %addi 3217031168, 0, 32;
    %assign/vec4 v0x5621b0d51d70_0, 0;
    %wait E_0x5621b0d05cb0;
    %vpi_call/w 3 113 "$display", "TB : %1t : Reading from address 0x%h", $time, v0x5621b0d51d70_0 {0 0 0};
T_6.8 ;
    %load/vec4 v0x5621b0d52340_0;
    %flag_set/vec4 8;
    %jmp/0xz T_6.9, 8;
    %wait E_0x5621b0d05cb0;
    %jmp T_6.8;
T_6.9 ;
    %wait E_0x5621b0d05cb0;
    %vpi_call/w 3 120 "$display", "TB : %1t : Read %d from address 0x%h", $time, v0x5621b0d52020_0, v0x5621b0d51d70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5621b0d51c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5621b0d51c90_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5621b0d51f30_0, 0;
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "rtl/tb_mips_cache_writebuffer.v";
    "rtl/mips_avalon_slave.v";
    "rtl/mips_cache_writebuffer.v";
