5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt2.1.vcd) 2 -o (null_stmt2.1.cdd) 2 -v (null_stmt2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt2.1.v 10 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt2.1.v 0 19 1
2 2 4e 15 10001 1 1002 0 0 1 18 0 1 0 0 0 0
2 3 0 15 60009 1 21004 0 0 1 16 0 0
2 4 1 15 20002 0 1410 0 0 1 1 a
2 5 37 15 20009 1 16 3 4
2 6 4e 15 b000b 1 1002 0 0 1 18 0 1 0 0 0 0
2 7 0 16 20002 1 1008 0 0 32 48 5 0
2 8 2c 16 10002 2 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 4e 17 10001 1 1002 0 0 1 18 0 1 0 0 0 0
2 10 1 18 60006 1 1014 0 0 1 1 a
2 11 1b 18 50005 1 1028 10 0 1 18 0 1 0 1 0 0
2 12 1 18 10001 0 1410 0 0 1 1 a
2 13 37 18 10006 1 3a 11 12
2 14 4e 18 80008 1 1002 0 0 1 18 0 1 0 0 0 0
2 15 4e 18 90009 1 1002 0 0 1 18 0 1 0 0 0 0
2 16 4e 18 a000a 1 1002 0 0 1 18 0 1 0 0 0 0
4 2 15 1 11 5 5 2
4 5 15 2 0 6 6 2
4 6 15 11 0 8 8 2
4 8 16 1 0 9 0 2
4 9 17 1 0 13 13 2
4 13 18 1 0 14 14 2
4 14 18 8 0 15 15 2
4 15 18 9 0 16 16 2
4 16 18 10 0 0 0 2
3 1 main.$u1 "main.$u1" 0 null_stmt2.1.v 0 28 1
