Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 12 16:56:23 2024
Info: Command: quartus_sh --determine_smart_action or1420SingleCore
Info: Quartus(args): or1420SingleCore
Info (293032): Detected changes in source files.
    Info (293027): Source file: /home/mathieu/embedded_system_design/embedded_system_design/virtual_prototype/modules/profile/verilog/profileCi.v has changed.
Info: SMART_ACTION = SOURCE
Info (23030): Evaluation of Tcl script /home/mathieu/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsh_smart.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Tue Mar 12 16:56:23 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
