#!/bin/sh -h 
PYTHONHOME=/work/tools/synopsys/vcs/U-2023.03-1/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/work/tools/synopsys/vcs/U-2023.03-1/linux/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/work/tools/synopsys/vcs/U-2023.03-1/linux/lib:/work/tools/synopsys/vcs/U-2023.03-1/linux/lib/pylib27
export LD_LIBRARY_PATH
/work/tools/synopsys/vcs/U-2023.03-1/linux/bin/vcsfind_create_index.exe  -z  "/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch/simv.daidir/debug_dump/fsearch/./idents_IQn5tl.xml.gz" "/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch/simv.daidir/debug_dump/fsearch/fsearch.db"
