[libraries]
work.files = [
    "./*.vhdl",
    "../design/demos/src/*.vhdl",
    "../design/demos/sim/*.vhdl"
]