// Seed: 2632309357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    output logic id_2,
    input  wor   id_3
);
  always @(id_3 or negedge 1) begin
    id_2 <= id_1;
    $display(id_3, id_3, {(1) {1}});
  end
  reg  id_5;
  tri1 id_6;
  int  id_7;
  always @(id_0 == id_6 or posedge id_6) if (1'b0) id_2 <= (id_5);
  module_0(
      id_7, id_6, id_7, id_6
  );
endmodule
