<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.845</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>54426</Best-caseLatency>
            <Average-caseLatency>54426</Average-caseLatency>
            <Worst-caseLatency>54426</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.699 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.699 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.699 ms</Worst-caseRealTimeLatency>
            <Interval-min>54427</Interval-min>
            <Interval-max>54427</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_29_3>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>16896</Latency>
                <AbsoluteTimeLatency>217029</AbsoluteTimeLatency>
                <IterationLatency>66</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_29_3>
            <VITIS_LOOP_51_6>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>4736</Latency>
                <AbsoluteTimeLatency>60833</AbsoluteTimeLatency>
                <IterationLatency>74</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_51_6>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:29</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_29_3>
                    <Name>VITIS_LOOP_29_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:29</SourceLocation>
                </VITIS_LOOP_29_3>
                <VITIS_LOOP_51_6>
                    <Name>VITIS_LOOP_51_6</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:51</SourceLocation>
                </VITIS_LOOP_51_6>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>114</BRAM_18K>
            <DSP>8</DSP>
            <FF>28016</FF>
            <LUT>30933</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>507</ID>
                    <BindInstances>icmp_ln21_fu_243_p2 add_ln21_1_fu_249_p2 add_ln21_fu_276_p2 icmp_ln22_fu_282_p2 select_ln21_fu_288_p3 select_ln21_1_fu_296_p3 add_ln22_fu_360_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_33_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>522</ID>
                    <BindInstances>add_ln36_fu_264_p2 add_ln36_1_fu_269_p2 xor_ln36_fu_291_p2 and_ln36_fu_297_p2 xor_ln36_1_fu_303_p2 select_ln36_fu_309_p3 select_ln36_1_fu_317_p3 add_ln36_2_fu_333_p2 add_ln36_3_fu_339_p2 xor_ln36_2_fu_361_p2 and_ln36_1_fu_367_p2 xor_ln36_3_fu_373_p2 select_ln36_2_fu_379_p3 select_ln36_3_fu_387_p3 add_ln36_4_fu_403_p2 add_ln36_5_fu_409_p2 xor_ln36_4_fu_431_p2 and_ln36_2_fu_437_p2 xor_ln36_5_fu_443_p2 select_ln36_4_fu_449_p3 select_ln36_5_fu_457_p3 add_ln36_6_fu_473_p2 add_ln36_7_fu_479_p2 xor_ln36_6_fu_501_p2 and_ln36_3_fu_507_p2 xor_ln36_7_fu_513_p2 select_ln36_6_fu_519_p3 select_ln36_7_fu_527_p3 add_ln36_8_fu_543_p2 add_ln36_9_fu_549_p2 xor_ln36_8_fu_571_p2 and_ln36_4_fu_577_p2 xor_ln36_9_fu_583_p2 select_ln36_8_fu_589_p3 select_ln36_9_fu_597_p3 add_ln36_10_fu_613_p2 add_ln36_11_fu_619_p2 xor_ln36_10_fu_641_p2 and_ln36_5_fu_647_p2 xor_ln36_11_fu_653_p2 select_ln36_10_fu_659_p3 select_ln36_11_fu_667_p3 add_ln36_12_fu_683_p2 add_ln36_13_fu_689_p2 xor_ln36_12_fu_711_p2 and_ln36_6_fu_717_p2 xor_ln36_13_fu_723_p2 select_ln36_12_fu_729_p3 select_ln36_13_fu_737_p3 add_ln36_14_fu_753_p2 add_ln36_15_fu_759_p2 xor_ln36_14_fu_781_p2 and_ln36_7_fu_787_p2 xor_ln36_15_fu_793_p2 select_ln36_14_fu_799_p3 select_ln36_15_fu_807_p3 add_ln33_fu_243_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_43_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>536</ID>
                    <BindInstances>sdiv_38ns_24s_38_42_1_U21 icmp_ln46_fu_1487_p2 icmp_ln46_1_fu_1493_p2 or_ln46_fu_1499_p2 xor_ln46_fu_1505_p2 and_ln46_fu_1511_p2 xor_ln46_1_fu_1517_p2 or_ln46_1_fu_1523_p2 and_ln46_1_fu_1529_p2 select_ln46_fu_1535_p3 or_ln46_2_fu_1543_p2 select_ln46_1_fu_1549_p3 sdiv_38ns_24s_38_42_1_U22 icmp_ln46_2_fu_1595_p2 icmp_ln46_3_fu_1601_p2 or_ln46_3_fu_1607_p2 xor_ln46_2_fu_1613_p2 and_ln46_2_fu_1619_p2 xor_ln46_3_fu_1625_p2 or_ln46_4_fu_1631_p2 and_ln46_3_fu_1637_p2 select_ln46_2_fu_1643_p3 or_ln46_5_fu_1651_p2 select_ln46_3_fu_1657_p3 sdiv_38ns_24s_38_42_1_U23 icmp_ln46_4_fu_1703_p2 icmp_ln46_5_fu_1709_p2 or_ln46_6_fu_1715_p2 xor_ln46_4_fu_1721_p2 and_ln46_4_fu_1727_p2 xor_ln46_5_fu_1733_p2 or_ln46_7_fu_1739_p2 and_ln46_5_fu_1745_p2 select_ln46_4_fu_1751_p3 or_ln46_8_fu_1759_p2 select_ln46_5_fu_1765_p3 sdiv_38ns_24s_38_42_1_U24 icmp_ln46_6_fu_1811_p2 icmp_ln46_7_fu_1817_p2 or_ln46_9_fu_1823_p2 xor_ln46_6_fu_1829_p2 and_ln46_6_fu_1835_p2 xor_ln46_7_fu_1841_p2 or_ln46_10_fu_1847_p2 and_ln46_7_fu_1853_p2 select_ln46_6_fu_1859_p3 or_ln46_11_fu_1867_p2 select_ln46_7_fu_1873_p3 sdiv_38ns_24s_38_42_1_U25 icmp_ln46_8_fu_1919_p2 icmp_ln46_9_fu_1925_p2 or_ln46_12_fu_1931_p2 xor_ln46_8_fu_1937_p2 and_ln46_8_fu_1943_p2 xor_ln46_9_fu_1949_p2 or_ln46_13_fu_1955_p2 and_ln46_9_fu_1961_p2 select_ln46_8_fu_1967_p3 or_ln46_14_fu_1975_p2 select_ln46_9_fu_1981_p3 sdiv_38ns_24s_38_42_1_U26 icmp_ln46_10_fu_2027_p2 icmp_ln46_11_fu_2033_p2 or_ln46_15_fu_2039_p2 xor_ln46_10_fu_2045_p2 and_ln46_10_fu_2051_p2 xor_ln46_11_fu_2057_p2 or_ln46_16_fu_2063_p2 and_ln46_11_fu_2069_p2 select_ln46_10_fu_2075_p3 or_ln46_17_fu_2083_p2 select_ln46_11_fu_2089_p3 sdiv_38ns_24s_38_42_1_U27 icmp_ln46_12_fu_2135_p2 icmp_ln46_13_fu_2141_p2 or_ln46_18_fu_2147_p2 xor_ln46_12_fu_2153_p2 and_ln46_12_fu_2159_p2 xor_ln46_13_fu_2165_p2 or_ln46_19_fu_2171_p2 and_ln46_13_fu_2177_p2 select_ln46_12_fu_2183_p3 or_ln46_20_fu_2191_p2 select_ln46_13_fu_2197_p3 sdiv_38ns_24s_38_42_1_U28 icmp_ln46_14_fu_2243_p2 icmp_ln46_15_fu_2249_p2 or_ln46_21_fu_2255_p2 xor_ln46_14_fu_2261_p2 and_ln46_14_fu_2267_p2 xor_ln46_15_fu_2273_p2 or_ln46_22_fu_2279_p2 and_ln46_15_fu_2285_p2 select_ln46_14_fu_2291_p3 or_ln46_23_fu_2299_p2 select_ln46_15_fu_2305_p3 add_ln43_fu_1258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_55_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <BindInstances>sparsemux_17_3_24_1_1_U105 add_ln58_fu_1225_p2 add_ln58_1_fu_1230_p2 xor_ln58_fu_1252_p2 and_ln58_fu_1258_p2 xor_ln58_1_fu_1264_p2 select_ln58_fu_1270_p3 select_ln58_1_fu_1278_p3 sparsemux_17_3_24_1_1_U106 add_ln58_2_fu_1293_p2 add_ln58_3_fu_1298_p2 xor_ln58_2_fu_1320_p2 and_ln58_1_fu_1326_p2 xor_ln58_3_fu_1332_p2 select_ln58_2_fu_1338_p3 select_ln58_3_fu_1346_p3 sparsemux_17_3_24_1_1_U107 add_ln58_4_fu_1401_p2 add_ln58_5_fu_1407_p2 xor_ln58_4_fu_1429_p2 and_ln58_2_fu_1435_p2 xor_ln58_5_fu_1441_p2 select_ln58_4_fu_1447_p3 select_ln58_5_fu_1455_p3 sparsemux_17_3_24_1_1_U108 add_ln58_6_fu_1510_p2 add_ln58_7_fu_1516_p2 xor_ln58_6_fu_1538_p2 and_ln58_3_fu_1544_p2 xor_ln58_7_fu_1550_p2 select_ln58_6_fu_1556_p3 select_ln58_7_fu_1564_p3 sparsemux_17_3_24_1_1_U109 add_ln58_8_fu_1619_p2 add_ln58_9_fu_1625_p2 xor_ln58_8_fu_1647_p2 and_ln58_4_fu_1653_p2 xor_ln58_9_fu_1659_p2 select_ln58_8_fu_1665_p3 select_ln58_9_fu_1673_p3 sparsemux_17_3_24_1_1_U110 add_ln58_10_fu_1728_p2 add_ln58_11_fu_1734_p2 xor_ln58_10_fu_1756_p2 and_ln58_5_fu_1762_p2 xor_ln58_11_fu_1768_p2 select_ln58_10_fu_1774_p3 select_ln58_11_fu_1782_p3 sparsemux_17_3_24_1_1_U111 add_ln58_12_fu_1837_p2 add_ln58_13_fu_1843_p2 xor_ln58_12_fu_1865_p2 and_ln58_6_fu_1871_p2 xor_ln58_13_fu_1877_p2 select_ln58_12_fu_1883_p3 select_ln58_13_fu_1891_p3 sparsemux_17_3_24_1_1_U112 add_ln58_14_fu_1946_p2 add_ln58_15_fu_1952_p2 xor_ln58_14_fu_1974_p2 and_ln58_7_fu_1980_p2 xor_ln58_15_fu_1986_p2 select_ln58_14_fu_1992_p3 select_ln58_15_fu_2000_p3 add_ln55_fu_1126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_65_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>686</ID>
                    <BindInstances>sparsemux_17_3_24_1_1_U181 mul_24s_17s_41_1_1_U189 add_ln68_fu_1709_p2 xor_ln68_fu_1723_p2 and_ln68_fu_1729_p2 icmp_ln68_fu_1753_p2 icmp_ln68_1_fu_1769_p2 icmp_ln68_2_fu_1775_p2 select_ln68_fu_1781_p3 xor_ln68_1_fu_1789_p2 and_ln68_1_fu_1795_p2 select_ln68_1_fu_1801_p3 and_ln68_2_fu_1809_p2 xor_ln68_2_fu_1815_p2 or_ln68_fu_1821_p2 xor_ln68_3_fu_1827_p2 and_ln68_3_fu_1833_p2 and_ln68_4_fu_1839_p2 or_ln68_16_fu_1845_p2 xor_ln68_4_fu_1851_p2 and_ln68_5_fu_1857_p2 select_ln68_2_fu_1863_p3 or_ln68_1_fu_1871_p2 select_ln68_3_fu_1877_p3 sparsemux_17_3_24_1_1_U182 mul_24s_17s_41_1_1_U190 add_ln68_1_fu_1936_p2 xor_ln68_5_fu_1950_p2 and_ln68_6_fu_1956_p2 icmp_ln68_3_fu_1980_p2 icmp_ln68_4_fu_1996_p2 icmp_ln68_5_fu_2002_p2 select_ln68_4_fu_2008_p3 xor_ln68_6_fu_2016_p2 and_ln68_7_fu_2022_p2 select_ln68_5_fu_2028_p3 and_ln68_8_fu_2036_p2 xor_ln68_7_fu_2042_p2 or_ln68_2_fu_2048_p2 xor_ln68_8_fu_2054_p2 and_ln68_9_fu_2060_p2 and_ln68_10_fu_2066_p2 or_ln68_17_fu_2072_p2 xor_ln68_9_fu_2078_p2 and_ln68_11_fu_2084_p2 select_ln68_6_fu_2090_p3 or_ln68_3_fu_2098_p2 select_ln68_7_fu_2104_p3 sparsemux_17_3_24_1_1_U183 mul_24s_17s_41_1_1_U191 add_ln68_2_fu_2163_p2 xor_ln68_10_fu_2177_p2 and_ln68_12_fu_2183_p2 icmp_ln68_6_fu_2207_p2 icmp_ln68_7_fu_2223_p2 icmp_ln68_8_fu_2229_p2 select_ln68_8_fu_2235_p3 xor_ln68_11_fu_2243_p2 and_ln68_13_fu_2249_p2 select_ln68_9_fu_2255_p3 and_ln68_14_fu_2263_p2 xor_ln68_12_fu_2269_p2 or_ln68_4_fu_2275_p2 xor_ln68_13_fu_2281_p2 and_ln68_15_fu_2287_p2 and_ln68_16_fu_2293_p2 or_ln68_18_fu_2299_p2 xor_ln68_14_fu_2305_p2 and_ln68_17_fu_2311_p2 select_ln68_10_fu_2317_p3 or_ln68_5_fu_2325_p2 select_ln68_11_fu_2331_p3 sparsemux_17_3_24_1_1_U184 mul_24s_17s_41_1_1_U192 add_ln68_3_fu_2390_p2 xor_ln68_15_fu_2404_p2 and_ln68_18_fu_2410_p2 icmp_ln68_9_fu_2434_p2 icmp_ln68_10_fu_2450_p2 icmp_ln68_11_fu_2456_p2 select_ln68_12_fu_2462_p3 xor_ln68_16_fu_2470_p2 and_ln68_19_fu_2476_p2 select_ln68_13_fu_2482_p3 and_ln68_20_fu_2490_p2 xor_ln68_17_fu_2496_p2 or_ln68_6_fu_2502_p2 xor_ln68_18_fu_2508_p2 and_ln68_21_fu_2514_p2 and_ln68_22_fu_2520_p2 or_ln68_19_fu_2526_p2 xor_ln68_19_fu_2532_p2 and_ln68_23_fu_2538_p2 select_ln68_14_fu_2544_p3 or_ln68_7_fu_2552_p2 select_ln68_15_fu_2558_p3 sparsemux_17_3_24_1_1_U185 mul_24s_17s_41_1_1_U193 add_ln68_4_fu_2617_p2 xor_ln68_20_fu_2631_p2 and_ln68_24_fu_2637_p2 icmp_ln68_12_fu_2661_p2 icmp_ln68_13_fu_2677_p2 icmp_ln68_14_fu_2683_p2 select_ln68_16_fu_2689_p3 xor_ln68_21_fu_2697_p2 and_ln68_25_fu_2703_p2 select_ln68_17_fu_2709_p3 and_ln68_26_fu_2717_p2 xor_ln68_22_fu_2723_p2 or_ln68_8_fu_2729_p2 xor_ln68_23_fu_2735_p2 and_ln68_27_fu_2741_p2 and_ln68_28_fu_2747_p2 or_ln68_20_fu_2753_p2 xor_ln68_24_fu_2759_p2 and_ln68_29_fu_2765_p2 select_ln68_18_fu_2771_p3 or_ln68_9_fu_2779_p2 select_ln68_19_fu_2785_p3 sparsemux_17_3_24_1_1_U186 mul_24s_17s_41_1_1_U194 add_ln68_5_fu_2844_p2 xor_ln68_25_fu_2858_p2 and_ln68_30_fu_2864_p2 icmp_ln68_15_fu_2888_p2 icmp_ln68_16_fu_2904_p2 icmp_ln68_17_fu_2910_p2 select_ln68_20_fu_2916_p3 xor_ln68_26_fu_2924_p2 and_ln68_31_fu_2930_p2 select_ln68_21_fu_2936_p3 and_ln68_32_fu_2944_p2 xor_ln68_27_fu_2950_p2 or_ln68_10_fu_2956_p2 xor_ln68_28_fu_2962_p2 and_ln68_33_fu_2968_p2 and_ln68_34_fu_2974_p2 or_ln68_21_fu_2980_p2 xor_ln68_29_fu_2986_p2 and_ln68_35_fu_2992_p2 select_ln68_22_fu_2998_p3 or_ln68_11_fu_3006_p2 select_ln68_23_fu_3012_p3 sparsemux_17_3_24_1_1_U187 mul_24s_17s_41_1_1_U195 add_ln68_6_fu_3071_p2 xor_ln68_30_fu_3085_p2 and_ln68_36_fu_3091_p2 icmp_ln68_18_fu_3115_p2 icmp_ln68_19_fu_3131_p2 icmp_ln68_20_fu_3137_p2 select_ln68_24_fu_3143_p3 xor_ln68_31_fu_3151_p2 and_ln68_37_fu_3157_p2 select_ln68_25_fu_3163_p3 and_ln68_38_fu_3171_p2 xor_ln68_32_fu_3177_p2 or_ln68_12_fu_3183_p2 xor_ln68_33_fu_3189_p2 and_ln68_39_fu_3195_p2 and_ln68_40_fu_3201_p2 or_ln68_22_fu_3207_p2 xor_ln68_34_fu_3213_p2 and_ln68_41_fu_3219_p2 select_ln68_26_fu_3225_p3 or_ln68_13_fu_3233_p2 select_ln68_27_fu_3239_p3 sparsemux_17_3_24_1_1_U188 mul_24s_17s_41_1_1_U196 add_ln68_7_fu_3298_p2 xor_ln68_35_fu_3312_p2 and_ln68_42_fu_3318_p2 icmp_ln68_21_fu_3342_p2 icmp_ln68_22_fu_3358_p2 icmp_ln68_23_fu_3364_p2 select_ln68_28_fu_3370_p3 xor_ln68_36_fu_3378_p2 and_ln68_43_fu_3384_p2 select_ln68_29_fu_3390_p3 and_ln68_44_fu_3398_p2 xor_ln68_37_fu_3404_p2 or_ln68_14_fu_3410_p2 xor_ln68_38_fu_3416_p2 and_ln68_45_fu_3422_p2 and_ln68_46_fu_3428_p2 or_ln68_23_fu_3434_p2 xor_ln68_39_fu_3440_p2 and_ln68_47_fu_3446_p2 select_ln68_30_fu_3452_p3 or_ln68_15_fu_3460_p2 select_ln68_31_fu_3466_p3 add_ln65_fu_1318_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>766</ID>
                    <BindInstances>icmp_ln72_fu_256_p2 add_ln72_1_fu_262_p2 add_ln72_fu_274_p2 icmp_ln73_fu_280_p2 select_ln72_fu_286_p3 select_ln72_1_fu_294_p3 add_ln75_fu_328_p2 sparsemux_17_3_24_1_1_U274 add_ln73_fu_346_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_1_48_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U C_1_49_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U tmp_32_U tmp_33_U tmp_34_U tmp_35_U tmp_36_U tmp_37_U tmp_38_U tmp_39_U tmp_40_U tmp_41_U tmp_42_U tmp_43_U tmp_44_U tmp_45_U tmp_46_U tmp_47_U tmp_48_U tmp_49_U tmp_50_U tmp_51_U tmp_52_U tmp_53_U tmp_54_U tmp_55_U tmp_56_U tmp_57_U tmp_58_U tmp_59_U tmp_60_U tmp_61_U tmp_62_U tmp_63_U icmp_ln29_fu_809_p2 add_ln29_fu_815_p2 add_ln40_fu_847_p2 xor_ln40_fu_873_p2 and_ln40_fu_879_p2 xor_ln40_1_fu_885_p2 select_ln40_fu_891_p3 denom_1_fu_899_p3 icmp_ln51_fu_911_p2 add_ln51_fu_917_p2 sub_ln62_fu_976_p2 sub_ln62_1_fu_996_p2 scale_fu_1016_p3 control_s_axi_U A_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
            <Loops>
                <VITIS_LOOP_21_1_VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                            <Name>VITIS_LOOP_21_1_VITIS_LOOP_22_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_1_VITIS_LOOP_22_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_243_p2" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_249_p2" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_276_p2" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_282_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_288_p3" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_296_p3" SOURCE="top.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1_VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_360_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_33_4</Name>
            <Loops>
                <VITIS_LOOP_33_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.141 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.141 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.141 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_4>
                        <Name>VITIS_LOOP_33_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>0.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_33_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_4>
                            <Name>VITIS_LOOP_33_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:33</SourceLocation>
                        </VITIS_LOOP_33_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>997</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_264_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_269_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_fu_291_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_297_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_1_fu_303_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_309_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_317_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_333_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_3_fu_339_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_2_fu_361_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_1_fu_367_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_3_fu_373_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_379_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_3_fu_387_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_4_fu_403_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_5_fu_409_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_4_fu_431_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_2_fu_437_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_5_fu_443_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_4_fu_449_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_5_fu_457_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_6_fu_473_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_7_fu_479_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_6_fu_501_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_3_fu_507_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_7_fu_513_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_6_fu_519_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_7_fu_527_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_8_fu_543_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_9_fu_549_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_8_fu_571_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_4_fu_577_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_9_fu_583_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_8_fu_589_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_9_fu_597_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_10_fu_613_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_11_fu_619_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_10_fu_641_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_5_fu_647_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_11_fu_653_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_10_fu_659_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_11_fu_667_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_12_fu_683_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_13_fu_689_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_12_fu_711_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_6_fu_717_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_13_fu_723_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_12_fu_729_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_13_fu_737_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_14_fu_753_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_15_fu_759_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_14_fu_781_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_7_fu_787_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_15_fu_793_p2" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_14_fu_799_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_15_fu_807_p3" SOURCE="top.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_243_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_43_5</Name>
            <Loops>
                <VITIS_LOOP_43_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_5>
                        <Name>VITIS_LOOP_43_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>49</Latency>
                        <AbsoluteTimeLatency>0.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_43_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_43_5>
                            <Name>VITIS_LOOP_43_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:43</SourceLocation>
                        </VITIS_LOOP_43_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25709</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>20388</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U21" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_fu_1487_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_1_fu_1493_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_fu_1499_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_1505_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_1511_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_1_fu_1517_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_1_fu_1523_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_1_fu_1529_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_1535_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_2_fu_1543_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_1_fu_1549_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U22" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_2_fu_1595_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_3_fu_1601_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_3_fu_1607_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_2_fu_1613_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_2_fu_1619_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_3_fu_1625_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_4_fu_1631_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_3_fu_1637_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_2_fu_1643_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_5_fu_1651_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_3_fu_1657_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U23" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_4_fu_1703_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_5_fu_1709_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_6_fu_1715_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_4_fu_1721_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_4_fu_1727_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_5_fu_1733_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_7_fu_1739_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_5_fu_1745_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_4_fu_1751_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_8_fu_1759_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_5_fu_1765_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U24" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_6_fu_1811_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_7_fu_1817_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_9_fu_1823_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_6_fu_1829_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_6_fu_1835_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_7_fu_1841_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_10_fu_1847_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_7_fu_1853_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_6_fu_1859_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_11_fu_1867_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_7_fu_1873_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U25" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_8_fu_1919_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_9_fu_1925_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_12_fu_1931_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_8_fu_1937_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_8_fu_1943_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_9_fu_1949_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_13_fu_1955_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_9_fu_1961_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_8_fu_1967_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_14_fu_1975_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_9_fu_1981_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U26" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_10_fu_2027_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_11_fu_2033_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_15_fu_2039_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_10_fu_2045_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_10_fu_2051_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_11_fu_2057_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_16_fu_2063_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_11_fu_2069_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_10_fu_2075_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_17_fu_2083_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_11_fu_2089_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U27" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_12_fu_2135_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_13_fu_2141_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_18_fu_2147_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_12_fu_2153_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_12_fu_2159_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_13_fu_2165_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_19_fu_2171_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_13_fu_2177_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_12_fu_2183_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_20_fu_2191_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_13_fu_2197_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_43_5" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U28" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_14_fu_2243_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln46_15_fu_2249_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_21_fu_2255_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_14_fu_2261_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_14_fu_2267_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_15_fu_2273_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_22_fu_2279_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_15_fu_2285_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_14_fu_2291_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="or" PRAGMA="" RTLNAME="or_ln46_23_fu_2299_p2" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln46_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_15_fu_2305_p3" SOURCE="top.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1258_p2" SOURCE="top.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_55_7</Name>
            <Loops>
                <VITIS_LOOP_55_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_7>
                        <Name>VITIS_LOOP_55_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_55_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_55_7>
                            <Name>VITIS_LOOP_55_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:55</SourceLocation>
                        </VITIS_LOOP_55_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>95</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1343</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U105" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1225_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_1230_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_fu_1252_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_fu_1258_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_1_fu_1264_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_1270_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_1278_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U106" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_1293_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_1298_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_2_fu_1320_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_1_fu_1326_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_3_fu_1332_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_2_fu_1338_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_3_fu_1346_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U107" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_1401_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_1407_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_4_fu_1429_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_2_fu_1435_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_5_fu_1441_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_4_fu_1447_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_5_fu_1455_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U108" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_1510_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_1516_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_6_fu_1538_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_3_fu_1544_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_7_fu_1550_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_6_fu_1556_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_7_fu_1564_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U109" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_1619_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_9_fu_1625_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_8_fu_1647_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_4_fu_1653_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_9_fu_1659_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_8_fu_1665_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_9_fu_1673_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U110" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_1728_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_11_fu_1734_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_10_fu_1756_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_5_fu_1762_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_11_fu_1768_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_10_fu_1774_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_11_fu_1782_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U111" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_1837_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_13_fu_1843_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_12_fu_1865_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_6_fu_1871_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_13_fu_1877_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_12_fu_1883_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_13_fu_1891_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U112" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_14_fu_1946_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_15_fu_1952_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_14_fu_1974_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="and" PRAGMA="" RTLNAME="and_ln58_7_fu_1980_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln58_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_15_fu_1986_p2" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln58_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_14_fu_1992_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_15_fu_2000_p3" SOURCE="top.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1126_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_65_8</Name>
            <Loops>
                <VITIS_LOOP_65_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_8>
                        <Name>VITIS_LOOP_65_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_65_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:65</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_65_8>
                            <Name>VITIS_LOOP_65_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:65</SourceLocation>
                        </VITIS_LOOP_65_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>257</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1830</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U181" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U189" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1709_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_fu_1723_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_fu_1729_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_1753_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_1_fu_1769_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_2_fu_1775_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_1781_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_1_fu_1789_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_1_fu_1795_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_1_fu_1801_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_2_fu_1809_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_2_fu_1815_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_fu_1821_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_3_fu_1827_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_3_fu_1833_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_4_fu_1839_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_16_fu_1845_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_4_fu_1851_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_5_fu_1857_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_2_fu_1863_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_1_fu_1871_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_3_fu_1877_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U182" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U190" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_1936_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_5_fu_1950_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_6_fu_1956_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_3_fu_1980_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_4_fu_1996_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_5_fu_2002_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_4_fu_2008_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_6_fu_2016_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_7_fu_2022_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_5_fu_2028_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_8_fu_2036_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_7_fu_2042_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_2_fu_2048_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_8_fu_2054_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_9_fu_2060_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_10_fu_2066_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_17_fu_2072_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_9_fu_2078_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_11_fu_2084_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_6_fu_2090_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_3_fu_2098_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_7_fu_2104_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U183" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U191" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_2163_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_10_fu_2177_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_12_fu_2183_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_6_fu_2207_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_7_fu_2223_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_8_fu_2229_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_8_fu_2235_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_11_fu_2243_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_13_fu_2249_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_9_fu_2255_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_14_fu_2263_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_12_fu_2269_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_4_fu_2275_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_13_fu_2281_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_15_fu_2287_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_16_fu_2293_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_18_fu_2299_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_14_fu_2305_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_17_fu_2311_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_10_fu_2317_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_5_fu_2325_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_11_fu_2331_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U184" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U192" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_2390_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_15_fu_2404_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_18_fu_2410_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_9_fu_2434_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_10_fu_2450_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_11_fu_2456_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_12_fu_2462_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_16_fu_2470_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_19_fu_2476_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_13_fu_2482_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_20_fu_2490_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_17_fu_2496_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_6_fu_2502_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_18_fu_2508_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_21_fu_2514_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_22_fu_2520_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_19_fu_2526_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_19_fu_2532_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_23_fu_2538_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_14_fu_2544_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_7_fu_2552_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_15_fu_2558_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U185" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U193" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_4_fu_2617_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_20_fu_2631_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_24_fu_2637_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_12_fu_2661_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_13_fu_2677_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_14_fu_2683_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_16_fu_2689_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_21_fu_2697_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_25_fu_2703_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_17_fu_2709_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_26_fu_2717_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_22_fu_2723_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_8_fu_2729_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_23_fu_2735_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_27_fu_2741_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_28_fu_2747_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_20_fu_2753_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_24_fu_2759_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_29_fu_2765_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_18_fu_2771_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_9_fu_2779_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_19_fu_2785_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U186" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U194" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_5_fu_2844_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_25_fu_2858_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_30_fu_2864_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_15_fu_2888_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_16_fu_2904_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_17_fu_2910_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_20_fu_2916_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_26_fu_2924_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_31_fu_2930_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_21_fu_2936_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_32_fu_2944_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_27_fu_2950_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_10_fu_2956_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_28_fu_2962_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_33_fu_2968_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_34_fu_2974_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_21_fu_2980_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_29_fu_2986_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_35_fu_2992_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_22_fu_2998_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_11_fu_3006_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_23_fu_3012_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U187" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U195" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_6_fu_3071_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_30_fu_3085_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_36_fu_3091_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_18_fu_3115_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_19_fu_3131_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_20_fu_3137_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_24_fu_3143_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_31_fu_3151_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_37_fu_3157_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_25_fu_3163_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_38_fu_3171_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_32_fu_3177_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_12_fu_3183_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_33_fu_3189_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_39_fu_3195_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_40_fu_3201_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_22_fu_3207_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_34_fu_3213_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_41_fu_3219_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_26_fu_3225_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_13_fu_3233_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_27_fu_3239_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U188" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U196" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_7_fu_3298_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_35_fu_3312_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_42_fu_3318_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_21_fu_3342_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_22_fu_3358_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_23_fu_3364_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_28_fu_3370_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_36_fu_3378_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_43_fu_3384_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_29_fu_3390_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_44_fu_3398_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_37_fu_3404_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_14_fu_3410_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_38_fu_3416_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_45_fu_3422_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_46_fu_3428_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_23_fu_3434_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_39_fu_3440_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_47_fu_3446_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_30_fu_3452_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_15_fu_3460_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_31_fu_3466_p3" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1318_p2" SOURCE="top.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10</Name>
            <Loops>
                <VITIS_LOOP_72_9_VITIS_LOOP_73_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_72_9_VITIS_LOOP_73_10>
                        <Name>VITIS_LOOP_72_9_VITIS_LOOP_73_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_72_9_VITIS_LOOP_73_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_72_9_VITIS_LOOP_73_10>
                            <Name>VITIS_LOOP_72_9_VITIS_LOOP_73_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:72</SourceLocation>
                        </VITIS_LOOP_72_9_VITIS_LOOP_73_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>63</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>251</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln72_fu_256_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_262_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_274_p2" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_280_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_fu_286_p3" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_1_fu_294_p3" SOURCE="top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_328_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U274" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_9_VITIS_LOOP_73_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_346_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_29_3/>
                <VITIS_LOOP_51_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>12.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54426</Best-caseLatency>
                    <Average-caseLatency>54426</Average-caseLatency>
                    <Worst-caseLatency>54426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.699 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.699 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.699 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_3>
                        <Name>VITIS_LOOP_29_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16896</Latency>
                        <AbsoluteTimeLatency>0.217 ms</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_3>
                    <VITIS_LOOP_51_6>
                        <Name>VITIS_LOOP_51_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4736</Latency>
                        <AbsoluteTimeLatency>60.834 us</AbsoluteTimeLatency>
                        <IterationLatency>74</IterationLatency>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686</Instance>
                        </InstanceList>
                    </VITIS_LOOP_51_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_3>
                            <Name>VITIS_LOOP_29_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:29</SourceLocation>
                        </VITIS_LOOP_29_3>
                        <VITIS_LOOP_51_6>
                            <Name>VITIS_LOOP_51_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:51</SourceLocation>
                        </VITIS_LOOP_51_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>114</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>26</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28016</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>30933</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>43</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_48_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_4_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_5_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_6_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_U" SOURCE="top.cpp:12" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_49_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_2_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_3_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_4_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_5_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_6_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_7_U" SOURCE="top.cpp:13" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_1_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_2_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_3_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_4_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_5_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_6_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_7_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_8_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_9_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_10_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_11_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_12_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_13_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_14_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_15_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_16_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_17_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_18_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_19_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_20_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_21_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_22_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_23_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_24_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_25_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_26_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_27_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_28_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_29_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_30_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_31_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_32_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_33_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_34_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_35_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_36_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_37_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_38_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_39_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_40_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_41_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_42_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_43_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_44_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_45_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_46_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_47_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_48_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_49_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_50_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_51_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_52_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_53_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_54_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_55_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_56_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_57_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_58_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_59_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_60_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_61_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_62_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_63_U" SOURCE="top.cpp:14" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_809_p2" SOURCE="top.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_815_p2" SOURCE="top.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_847_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_873_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_fu_879_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_1_fu_885_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_891_p3" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_899_p3" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_911_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_917_p2" SOURCE="top.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_976_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_1_fu_996_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_51_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_fu_1016_p3" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="scale" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_DRAM" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_DRAM" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_DRAM_1" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 31 to 0 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_DRAM_2" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 63 to 32 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C_DRAM_1" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 31 to 0 of C_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="C_DRAM_2" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 63 to 32 of C_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_C">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_DRAM_1, 0x10, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">A_DRAM_2, 0x14, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_1, 0x1c, 32, W, Data signal of C_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_2, 0x20, 32, W, Data signal of C_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_DRAM">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C_DRAM">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_DRAM">m_axi_A, interface, , channel=0</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_1 offset=0x10 range=32</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_2 offset=0x14 range=32</column>
                    <column name="C_DRAM">m_axi_C, interface, , channel=0</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_1 offset=0x1c range=32</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A">read, 16384, 32, VITIS_LOOP_21_1, top.cpp:21:19</column>
                    <column name="m_axi_C">write, 16384, 32, VITIS_LOOP_72_9, top.cpp:72:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">A_DRAM, top.cpp:24:10, read, Widen Fail, , VITIS_LOOP_22_2, top.cpp:22:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">A_DRAM, top.cpp:24:10, read, Inferred, 16384, VITIS_LOOP_21_1, top.cpp:21:19, , </column>
                    <column name="m_axi_C">C_DRAM, top.cpp:75:15, write, Widen Fail, , VITIS_LOOP_73_10, top.cpp:73:27, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_C">C_DRAM, top.cpp:75:15, write, Inferred, 16384, VITIS_LOOP_72_9, top.cpp:72:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="top.cpp:7" status="valid" parentFunction="top_kernel" variable="A_DRAM" isDirective="0" options="m_axi port=A_DRAM offset=slave bundle=A"/>
        <Pragma type="interface" location="top.cpp:8" status="valid" parentFunction="top_kernel" variable="C_DRAM" isDirective="0" options="m_axi port=C_DRAM offset=slave bundle=C"/>
        <Pragma type="interface" location="top.cpp:9" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="top.cpp:16" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:17" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="top.cpp:18" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=8 dim=2"/>
        <Pragma type="array_partition" location="top.cpp:19" status="valid" parentFunction="top_kernel" variable="C" isDirective="0" options="variable=C cyclic factor=8 dim=1"/>
        <Pragma type="pipeline" location="top.cpp:23" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:34" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="top.cpp:44" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:45" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="top.cpp:56" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:57" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="top.cpp:66" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:67" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="top.cpp:74" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

