
HAL_NUCLEO_LEDBLINK_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001da8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001f3c  08001f3c  00011f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f6c  08001f6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001f6c  08001f6c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f6c  08001f6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f6c  08001f6c  00011f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f70  08001f70  00011f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001f74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00003cb6  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000e5a  00000000  00000000  00023d35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000003e0  00000000  00000000  00024b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000002c5  00000000  00000000  00024f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e24c  00000000  00000000  00025235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000053b9  00000000  00000000  00043481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b6dd0  00000000  00000000  0004883a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000d98  00000000  00000000  000ff60c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  001003a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001f24 	.word	0x08001f24

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001f24 	.word	0x08001f24

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 f92c 	bl	8000434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f817 	bl	800020e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f85a 	bl	8000298 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2120      	movs	r1, #32
 80001e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001ec:	f000 fc1c 	bl	8000a28 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 80001f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001f4:	f000 f984 	bl	8000500 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2120      	movs	r1, #32
 80001fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000200:	f000 fc12 	bl	8000a28 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000204:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000208:	f000 f97a 	bl	8000500 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
 800020c:	e7ea      	b.n	80001e4 <main+0x10>

0800020e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020e:	b580      	push	{r7, lr}
 8000210:	b090      	sub	sp, #64	; 0x40
 8000212:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000214:	f107 0318 	add.w	r3, r7, #24
 8000218:	2228      	movs	r2, #40	; 0x28
 800021a:	2100      	movs	r1, #0
 800021c:	4618      	mov	r0, r3
 800021e:	f001 fe55 	bl	8001ecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000230:	2301      	movs	r3, #1
 8000232:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000234:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000238:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023e:	2302      	movs	r3, #2
 8000240:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000246:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000248:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800024c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fbfe 	bl	8000a58 <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000262:	f000 f857 	bl	8000314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800026a:	2302      	movs	r3, #2
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000276:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2102      	movs	r1, #2
 8000280:	4618      	mov	r0, r3
 8000282:	f001 fc3d 	bl	8001b00 <HAL_RCC_ClockConfig>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800028c:	f000 f842 	bl	8000314 <Error_Handler>
  }
}
 8000290:	bf00      	nop
 8000292:	3740      	adds	r7, #64	; 0x40
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}

08000298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b088      	sub	sp, #32
 800029c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 030c 	add.w	r3, r7, #12
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]
 80002ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ae:	4b18      	ldr	r3, [pc, #96]	; (8000310 <MX_GPIO_Init+0x78>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	4a17      	ldr	r2, [pc, #92]	; (8000310 <MX_GPIO_Init+0x78>)
 80002b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002b8:	6153      	str	r3, [r2, #20]
 80002ba:	4b15      	ldr	r3, [pc, #84]	; (8000310 <MX_GPIO_Init+0x78>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002c2:	60bb      	str	r3, [r7, #8]
 80002c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c6:	4b12      	ldr	r3, [pc, #72]	; (8000310 <MX_GPIO_Init+0x78>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	4a11      	ldr	r2, [pc, #68]	; (8000310 <MX_GPIO_Init+0x78>)
 80002cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d0:	6153      	str	r3, [r2, #20]
 80002d2:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <MX_GPIO_Init+0x78>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002da:	607b      	str	r3, [r7, #4]
 80002dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80002de:	2200      	movs	r2, #0
 80002e0:	2120      	movs	r1, #32
 80002e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002e6:	f000 fb9f 	bl	8000a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80002ea:	2320      	movs	r3, #32
 80002ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ee:	2301      	movs	r3, #1
 80002f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f2:	2300      	movs	r3, #0
 80002f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	2300      	movs	r3, #0
 80002f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fa:	f107 030c 	add.w	r3, r7, #12
 80002fe:	4619      	mov	r1, r3
 8000300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000304:	f000 fa06 	bl	8000714 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000308:	bf00      	nop
 800030a:	3720      	adds	r7, #32
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	40021000 	.word	0x40021000

08000314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000318:	b672      	cpsid	i
}
 800031a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800031c:	e7fe      	b.n	800031c <Error_Handler+0x8>
	...

08000320 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000326:	4b0f      	ldr	r3, [pc, #60]	; (8000364 <HAL_MspInit+0x44>)
 8000328:	699b      	ldr	r3, [r3, #24]
 800032a:	4a0e      	ldr	r2, [pc, #56]	; (8000364 <HAL_MspInit+0x44>)
 800032c:	f043 0301 	orr.w	r3, r3, #1
 8000330:	6193      	str	r3, [r2, #24]
 8000332:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <HAL_MspInit+0x44>)
 8000334:	699b      	ldr	r3, [r3, #24]
 8000336:	f003 0301 	and.w	r3, r3, #1
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800033e:	4b09      	ldr	r3, [pc, #36]	; (8000364 <HAL_MspInit+0x44>)
 8000340:	69db      	ldr	r3, [r3, #28]
 8000342:	4a08      	ldr	r2, [pc, #32]	; (8000364 <HAL_MspInit+0x44>)
 8000344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000348:	61d3      	str	r3, [r2, #28]
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <HAL_MspInit+0x44>)
 800034c:	69db      	ldr	r3, [r3, #28]
 800034e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000352:	603b      	str	r3, [r7, #0]
 8000354:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000

08000368 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800036c:	e7fe      	b.n	800036c <NMI_Handler+0x4>

0800036e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800036e:	b480      	push	{r7}
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000372:	e7fe      	b.n	8000372 <HardFault_Handler+0x4>

08000374 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000378:	e7fe      	b.n	8000378 <MemManage_Handler+0x4>

0800037a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800037a:	b480      	push	{r7}
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800037e:	e7fe      	b.n	800037e <BusFault_Handler+0x4>

08000380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000384:	e7fe      	b.n	8000384 <UsageFault_Handler+0x4>

08000386 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000386:	b480      	push	{r7}
 8000388:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800038a:	bf00      	nop
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr

08000394 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr

080003a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr

080003b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003b4:	f000 f884 	bl	80004c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003b8:	bf00      	nop
 80003ba:	bd80      	pop	{r7, pc}

080003bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <SystemInit+0x20>)
 80003c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003c6:	4a05      	ldr	r2, [pc, #20]	; (80003dc <SystemInit+0x20>)
 80003c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000418 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80003e4:	f7ff ffea 	bl	80003bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003e8:	480c      	ldr	r0, [pc, #48]	; (800041c <LoopForever+0x6>)
  ldr r1, =_edata
 80003ea:	490d      	ldr	r1, [pc, #52]	; (8000420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003ec:	4a0d      	ldr	r2, [pc, #52]	; (8000424 <LoopForever+0xe>)
  movs r3, #0
 80003ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f0:	e002      	b.n	80003f8 <LoopCopyDataInit>

080003f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003f6:	3304      	adds	r3, #4

080003f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003fc:	d3f9      	bcc.n	80003f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003fe:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000400:	4c0a      	ldr	r4, [pc, #40]	; (800042c <LoopForever+0x16>)
  movs r3, #0
 8000402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000404:	e001      	b.n	800040a <LoopFillZerobss>

08000406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000408:	3204      	adds	r2, #4

0800040a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800040a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800040c:	d3fb      	bcc.n	8000406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800040e:	f001 fd65 	bl	8001edc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000412:	f7ff fedf 	bl	80001d4 <main>

08000416 <LoopForever>:

LoopForever:
    b LoopForever
 8000416:	e7fe      	b.n	8000416 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000418:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800041c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000420:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000424:	08001f74 	.word	0x08001f74
  ldr r2, =_sbss
 8000428:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800042c:	2000002c 	.word	0x2000002c

08000430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000430:	e7fe      	b.n	8000430 <ADC1_2_IRQHandler>
	...

08000434 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000438:	4b08      	ldr	r3, [pc, #32]	; (800045c <HAL_Init+0x28>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a07      	ldr	r2, [pc, #28]	; (800045c <HAL_Init+0x28>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000444:	2003      	movs	r0, #3
 8000446:	f000 f931 	bl	80006ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800044a:	200f      	movs	r0, #15
 800044c:	f000 f808 	bl	8000460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000450:	f7ff ff66 	bl	8000320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000454:	2300      	movs	r3, #0
}
 8000456:	4618      	mov	r0, r3
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40022000 	.word	0x40022000

08000460 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000468:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <HAL_InitTick+0x54>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <HAL_InitTick+0x58>)
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	4619      	mov	r1, r3
 8000472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000476:	fbb3 f3f1 	udiv	r3, r3, r1
 800047a:	fbb2 f3f3 	udiv	r3, r2, r3
 800047e:	4618      	mov	r0, r3
 8000480:	f000 f93b 	bl	80006fa <HAL_SYSTICK_Config>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800048a:	2301      	movs	r3, #1
 800048c:	e00e      	b.n	80004ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2b0f      	cmp	r3, #15
 8000492:	d80a      	bhi.n	80004aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000494:	2200      	movs	r2, #0
 8000496:	6879      	ldr	r1, [r7, #4]
 8000498:	f04f 30ff 	mov.w	r0, #4294967295
 800049c:	f000 f911 	bl	80006c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004a0:	4a06      	ldr	r2, [pc, #24]	; (80004bc <HAL_InitTick+0x5c>)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80004a6:	2300      	movs	r3, #0
 80004a8:	e000      	b.n	80004ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004aa:	2301      	movs	r3, #1
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	3708      	adds	r7, #8
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	20000000 	.word	0x20000000
 80004b8:	20000008 	.word	0x20000008
 80004bc:	20000004 	.word	0x20000004

080004c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <HAL_IncTick+0x20>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	461a      	mov	r2, r3
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <HAL_IncTick+0x24>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4413      	add	r3, r2
 80004d0:	4a04      	ldr	r2, [pc, #16]	; (80004e4 <HAL_IncTick+0x24>)
 80004d2:	6013      	str	r3, [r2, #0]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	20000008 	.word	0x20000008
 80004e4:	20000028 	.word	0x20000028

080004e8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  return uwTick;  
 80004ec:	4b03      	ldr	r3, [pc, #12]	; (80004fc <HAL_GetTick+0x14>)
 80004ee:	681b      	ldr	r3, [r3, #0]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000028 	.word	0x20000028

08000500 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000508:	f7ff ffee 	bl	80004e8 <HAL_GetTick>
 800050c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000518:	d005      	beq.n	8000526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800051a:	4b0a      	ldr	r3, [pc, #40]	; (8000544 <HAL_Delay+0x44>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	461a      	mov	r2, r3
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	4413      	add	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000526:	bf00      	nop
 8000528:	f7ff ffde 	bl	80004e8 <HAL_GetTick>
 800052c:	4602      	mov	r2, r0
 800052e:	68bb      	ldr	r3, [r7, #8]
 8000530:	1ad3      	subs	r3, r2, r3
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	429a      	cmp	r2, r3
 8000536:	d8f7      	bhi.n	8000528 <HAL_Delay+0x28>
  {
  }
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3710      	adds	r7, #16
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	20000008 	.word	0x20000008

08000548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f003 0307 	and.w	r3, r3, #7
 8000556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800055e:	68ba      	ldr	r2, [r7, #8]
 8000560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057a:	4a04      	ldr	r2, [pc, #16]	; (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	60d3      	str	r3, [r2, #12]
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000594:	4b04      	ldr	r3, [pc, #16]	; (80005a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	0a1b      	lsrs	r3, r3, #8
 800059a:	f003 0307 	and.w	r3, r3, #7
}
 800059e:	4618      	mov	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	e000ed00 	.word	0xe000ed00

080005ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db0a      	blt.n	80005d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	490c      	ldr	r1, [pc, #48]	; (80005f8 <__NVIC_SetPriority+0x4c>)
 80005c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ca:	0112      	lsls	r2, r2, #4
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	440b      	add	r3, r1
 80005d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d4:	e00a      	b.n	80005ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4908      	ldr	r1, [pc, #32]	; (80005fc <__NVIC_SetPriority+0x50>)
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	f003 030f 	and.w	r3, r3, #15
 80005e2:	3b04      	subs	r3, #4
 80005e4:	0112      	lsls	r2, r2, #4
 80005e6:	b2d2      	uxtb	r2, r2
 80005e8:	440b      	add	r3, r1
 80005ea:	761a      	strb	r2, [r3, #24]
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000e100 	.word	0xe000e100
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000600:	b480      	push	{r7}
 8000602:	b089      	sub	sp, #36	; 0x24
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	f1c3 0307 	rsb	r3, r3, #7
 800061a:	2b04      	cmp	r3, #4
 800061c:	bf28      	it	cs
 800061e:	2304      	movcs	r3, #4
 8000620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	3304      	adds	r3, #4
 8000626:	2b06      	cmp	r3, #6
 8000628:	d902      	bls.n	8000630 <NVIC_EncodePriority+0x30>
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	3b03      	subs	r3, #3
 800062e:	e000      	b.n	8000632 <NVIC_EncodePriority+0x32>
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000634:	f04f 32ff 	mov.w	r2, #4294967295
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	fa02 f303 	lsl.w	r3, r2, r3
 800063e:	43da      	mvns	r2, r3
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	401a      	ands	r2, r3
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000648:	f04f 31ff 	mov.w	r1, #4294967295
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	43d9      	mvns	r1, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000658:	4313      	orrs	r3, r2
         );
}
 800065a:	4618      	mov	r0, r3
 800065c:	3724      	adds	r7, #36	; 0x24
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
	...

08000668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b01      	subs	r3, #1
 8000674:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000678:	d301      	bcc.n	800067e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800067a:	2301      	movs	r3, #1
 800067c:	e00f      	b.n	800069e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067e:	4a0a      	ldr	r2, [pc, #40]	; (80006a8 <SysTick_Config+0x40>)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3b01      	subs	r3, #1
 8000684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000686:	210f      	movs	r1, #15
 8000688:	f04f 30ff 	mov.w	r0, #4294967295
 800068c:	f7ff ff8e 	bl	80005ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <SysTick_Config+0x40>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000696:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <SysTick_Config+0x40>)
 8000698:	2207      	movs	r2, #7
 800069a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	e000e010 	.word	0xe000e010

080006ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff ff47 	bl	8000548 <__NVIC_SetPriorityGrouping>
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b086      	sub	sp, #24
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	4603      	mov	r3, r0
 80006ca:	60b9      	str	r1, [r7, #8]
 80006cc:	607a      	str	r2, [r7, #4]
 80006ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006d4:	f7ff ff5c 	bl	8000590 <__NVIC_GetPriorityGrouping>
 80006d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	68b9      	ldr	r1, [r7, #8]
 80006de:	6978      	ldr	r0, [r7, #20]
 80006e0:	f7ff ff8e 	bl	8000600 <NVIC_EncodePriority>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ea:	4611      	mov	r1, r2
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff5d 	bl	80005ac <__NVIC_SetPriority>
}
 80006f2:	bf00      	nop
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff ffb0 	bl	8000668 <SysTick_Config>
 8000708:	4603      	mov	r3, r0
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000714:	b480      	push	{r7}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000722:	e160      	b.n	80009e6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	2101      	movs	r1, #1
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	fa01 f303 	lsl.w	r3, r1, r3
 8000730:	4013      	ands	r3, r2
 8000732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	2b00      	cmp	r3, #0
 8000738:	f000 8152 	beq.w	80009e0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	f003 0303 	and.w	r3, r3, #3
 8000744:	2b01      	cmp	r3, #1
 8000746:	d005      	beq.n	8000754 <HAL_GPIO_Init+0x40>
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	f003 0303 	and.w	r3, r3, #3
 8000750:	2b02      	cmp	r3, #2
 8000752:	d130      	bne.n	80007b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	2203      	movs	r2, #3
 8000760:	fa02 f303 	lsl.w	r3, r2, r3
 8000764:	43db      	mvns	r3, r3
 8000766:	693a      	ldr	r2, [r7, #16]
 8000768:	4013      	ands	r3, r2
 800076a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	693a      	ldr	r2, [r7, #16]
 800077a:	4313      	orrs	r3, r2
 800077c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800078a:	2201      	movs	r2, #1
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	fa02 f303 	lsl.w	r3, r2, r3
 8000792:	43db      	mvns	r3, r3
 8000794:	693a      	ldr	r2, [r7, #16]
 8000796:	4013      	ands	r3, r2
 8000798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	091b      	lsrs	r3, r3, #4
 80007a0:	f003 0201 	and.w	r2, r3, #1
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	fa02 f303 	lsl.w	r3, r2, r3
 80007aa:	693a      	ldr	r2, [r7, #16]
 80007ac:	4313      	orrs	r3, r2
 80007ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	693a      	ldr	r2, [r7, #16]
 80007b4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f003 0303 	and.w	r3, r3, #3
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d017      	beq.n	80007f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	68db      	ldr	r3, [r3, #12]
 80007c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	2203      	movs	r2, #3
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	43db      	mvns	r3, r3
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	f003 0303 	and.w	r3, r3, #3
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d123      	bne.n	8000846 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	08da      	lsrs	r2, r3, #3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	3208      	adds	r2, #8
 8000806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800080a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	f003 0307 	and.w	r3, r3, #7
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	220f      	movs	r2, #15
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	43db      	mvns	r3, r3
 800081c:	693a      	ldr	r2, [r7, #16]
 800081e:	4013      	ands	r3, r2
 8000820:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	691a      	ldr	r2, [r3, #16]
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	f003 0307 	and.w	r3, r3, #7
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	fa02 f303 	lsl.w	r3, r2, r3
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	4313      	orrs	r3, r2
 8000836:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	08da      	lsrs	r2, r3, #3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3208      	adds	r2, #8
 8000840:	6939      	ldr	r1, [r7, #16]
 8000842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	2203      	movs	r2, #3
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	43db      	mvns	r3, r3
 8000858:	693a      	ldr	r2, [r7, #16]
 800085a:	4013      	ands	r3, r2
 800085c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	f003 0203 	and.w	r2, r3, #3
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	4313      	orrs	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000882:	2b00      	cmp	r3, #0
 8000884:	f000 80ac 	beq.w	80009e0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000888:	4b5e      	ldr	r3, [pc, #376]	; (8000a04 <HAL_GPIO_Init+0x2f0>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	4a5d      	ldr	r2, [pc, #372]	; (8000a04 <HAL_GPIO_Init+0x2f0>)
 800088e:	f043 0301 	orr.w	r3, r3, #1
 8000892:	6193      	str	r3, [r2, #24]
 8000894:	4b5b      	ldr	r3, [pc, #364]	; (8000a04 <HAL_GPIO_Init+0x2f0>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	f003 0301 	and.w	r3, r3, #1
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008a0:	4a59      	ldr	r2, [pc, #356]	; (8000a08 <HAL_GPIO_Init+0x2f4>)
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	089b      	lsrs	r3, r3, #2
 80008a6:	3302      	adds	r3, #2
 80008a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	f003 0303 	and.w	r3, r3, #3
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	220f      	movs	r2, #15
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80008ca:	d025      	beq.n	8000918 <HAL_GPIO_Init+0x204>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a4f      	ldr	r2, [pc, #316]	; (8000a0c <HAL_GPIO_Init+0x2f8>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d01f      	beq.n	8000914 <HAL_GPIO_Init+0x200>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4a4e      	ldr	r2, [pc, #312]	; (8000a10 <HAL_GPIO_Init+0x2fc>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d019      	beq.n	8000910 <HAL_GPIO_Init+0x1fc>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a4d      	ldr	r2, [pc, #308]	; (8000a14 <HAL_GPIO_Init+0x300>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d013      	beq.n	800090c <HAL_GPIO_Init+0x1f8>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a4c      	ldr	r2, [pc, #304]	; (8000a18 <HAL_GPIO_Init+0x304>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d00d      	beq.n	8000908 <HAL_GPIO_Init+0x1f4>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a4b      	ldr	r2, [pc, #300]	; (8000a1c <HAL_GPIO_Init+0x308>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d007      	beq.n	8000904 <HAL_GPIO_Init+0x1f0>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a4a      	ldr	r2, [pc, #296]	; (8000a20 <HAL_GPIO_Init+0x30c>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d101      	bne.n	8000900 <HAL_GPIO_Init+0x1ec>
 80008fc:	2306      	movs	r3, #6
 80008fe:	e00c      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000900:	2307      	movs	r3, #7
 8000902:	e00a      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000904:	2305      	movs	r3, #5
 8000906:	e008      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000908:	2304      	movs	r3, #4
 800090a:	e006      	b.n	800091a <HAL_GPIO_Init+0x206>
 800090c:	2303      	movs	r3, #3
 800090e:	e004      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000910:	2302      	movs	r3, #2
 8000912:	e002      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000914:	2301      	movs	r3, #1
 8000916:	e000      	b.n	800091a <HAL_GPIO_Init+0x206>
 8000918:	2300      	movs	r3, #0
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	f002 0203 	and.w	r2, r2, #3
 8000920:	0092      	lsls	r2, r2, #2
 8000922:	4093      	lsls	r3, r2
 8000924:	693a      	ldr	r2, [r7, #16]
 8000926:	4313      	orrs	r3, r2
 8000928:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800092a:	4937      	ldr	r1, [pc, #220]	; (8000a08 <HAL_GPIO_Init+0x2f4>)
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	089b      	lsrs	r3, r3, #2
 8000930:	3302      	adds	r3, #2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000938:	4b3a      	ldr	r3, [pc, #232]	; (8000a24 <HAL_GPIO_Init+0x310>)
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	43db      	mvns	r3, r3
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	4013      	ands	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d003      	beq.n	800095c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	4313      	orrs	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800095c:	4a31      	ldr	r2, [pc, #196]	; (8000a24 <HAL_GPIO_Init+0x310>)
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000962:	4b30      	ldr	r3, [pc, #192]	; (8000a24 <HAL_GPIO_Init+0x310>)
 8000964:	68db      	ldr	r3, [r3, #12]
 8000966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	43db      	mvns	r3, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800097a:	2b00      	cmp	r3, #0
 800097c:	d003      	beq.n	8000986 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	4313      	orrs	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000986:	4a27      	ldr	r2, [pc, #156]	; (8000a24 <HAL_GPIO_Init+0x310>)
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800098c:	4b25      	ldr	r3, [pc, #148]	; (8000a24 <HAL_GPIO_Init+0x310>)
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d003      	beq.n	80009b0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009b0:	4a1c      	ldr	r2, [pc, #112]	; (8000a24 <HAL_GPIO_Init+0x310>)
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009b6:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <HAL_GPIO_Init+0x310>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	43db      	mvns	r3, r3
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	4013      	ands	r3, r2
 80009c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d003      	beq.n	80009da <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	4313      	orrs	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009da:	4a12      	ldr	r2, [pc, #72]	; (8000a24 <HAL_GPIO_Init+0x310>)
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3301      	adds	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	fa22 f303 	lsr.w	r3, r2, r3
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	f47f ae97 	bne.w	8000724 <HAL_GPIO_Init+0x10>
  }
}
 80009f6:	bf00      	nop
 80009f8:	bf00      	nop
 80009fa:	371c      	adds	r7, #28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	40021000 	.word	0x40021000
 8000a08:	40010000 	.word	0x40010000
 8000a0c:	48000400 	.word	0x48000400
 8000a10:	48000800 	.word	0x48000800
 8000a14:	48000c00 	.word	0x48000c00
 8000a18:	48001000 	.word	0x48001000
 8000a1c:	48001400 	.word	0x48001400
 8000a20:	48001800 	.word	0x48001800
 8000a24:	40010400 	.word	0x40010400

08000a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]
 8000a34:	4613      	mov	r3, r2
 8000a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a38:	787b      	ldrb	r3, [r7, #1]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d003      	beq.n	8000a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a3e:	887a      	ldrh	r2, [r7, #2]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a44:	e002      	b.n	8000a4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a46:	887a      	ldrh	r2, [r7, #2]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000a64:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000a68:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000a6e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	f001 b83a 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000a82:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f000 816f 	beq.w	8000d72 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a94:	4bb5      	ldr	r3, [pc, #724]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f003 030c 	and.w	r3, r3, #12
 8000a9c:	2b04      	cmp	r3, #4
 8000a9e:	d00c      	beq.n	8000aba <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aa0:	4bb2      	ldr	r3, [pc, #712]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f003 030c 	and.w	r3, r3, #12
 8000aa8:	2b08      	cmp	r3, #8
 8000aaa:	d15c      	bne.n	8000b66 <HAL_RCC_OscConfig+0x10e>
 8000aac:	4baf      	ldr	r3, [pc, #700]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab8:	d155      	bne.n	8000b66 <HAL_RCC_OscConfig+0x10e>
 8000aba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000abe:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000ac6:	fa93 f3a3 	rbit	r3, r3
 8000aca:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ace:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ad2:	fab3 f383 	clz	r3, r3
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	095b      	lsrs	r3, r3, #5
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d102      	bne.n	8000aec <HAL_RCC_OscConfig+0x94>
 8000ae6:	4ba1      	ldr	r3, [pc, #644]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	e015      	b.n	8000b18 <HAL_RCC_OscConfig+0xc0>
 8000aec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000af0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000af4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000af8:	fa93 f3a3 	rbit	r3, r3
 8000afc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b04:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b08:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000b0c:	fa93 f3a3 	rbit	r3, r3
 8000b10:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b14:	4b95      	ldr	r3, [pc, #596]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b18:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b1c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000b20:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000b24:	fa92 f2a2 	rbit	r2, r2
 8000b28:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000b2c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000b30:	fab2 f282 	clz	r2, r2
 8000b34:	b2d2      	uxtb	r2, r2
 8000b36:	f042 0220 	orr.w	r2, r2, #32
 8000b3a:	b2d2      	uxtb	r2, r2
 8000b3c:	f002 021f 	and.w	r2, r2, #31
 8000b40:	2101      	movs	r1, #1
 8000b42:	fa01 f202 	lsl.w	r2, r1, r2
 8000b46:	4013      	ands	r3, r2
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	f000 8111 	beq.w	8000d70 <HAL_RCC_OscConfig+0x318>
 8000b4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b52:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	f040 8108 	bne.w	8000d70 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	f000 bfc6 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b6a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b76:	d106      	bne.n	8000b86 <HAL_RCC_OscConfig+0x12e>
 8000b78:	4b7c      	ldr	r3, [pc, #496]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a7b      	ldr	r2, [pc, #492]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	e036      	b.n	8000bf4 <HAL_RCC_OscConfig+0x19c>
 8000b86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b8a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d10c      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x158>
 8000b96:	4b75      	ldr	r3, [pc, #468]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a74      	ldr	r2, [pc, #464]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000b9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	4b72      	ldr	r3, [pc, #456]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a71      	ldr	r2, [pc, #452]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000ba8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bac:	6013      	str	r3, [r2, #0]
 8000bae:	e021      	b.n	8000bf4 <HAL_RCC_OscConfig+0x19c>
 8000bb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000bb4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bc0:	d10c      	bne.n	8000bdc <HAL_RCC_OscConfig+0x184>
 8000bc2:	4b6a      	ldr	r3, [pc, #424]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a69      	ldr	r2, [pc, #420]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bcc:	6013      	str	r3, [r2, #0]
 8000bce:	4b67      	ldr	r3, [pc, #412]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a66      	ldr	r2, [pc, #408]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bd8:	6013      	str	r3, [r2, #0]
 8000bda:	e00b      	b.n	8000bf4 <HAL_RCC_OscConfig+0x19c>
 8000bdc:	4b63      	ldr	r3, [pc, #396]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a62      	ldr	r2, [pc, #392]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	4b60      	ldr	r3, [pc, #384]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a5f      	ldr	r2, [pc, #380]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000bee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bf2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bf4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000bf8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d059      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c04:	f7ff fc70 	bl	80004e8 <HAL_GetTick>
 8000c08:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c0c:	e00a      	b.n	8000c24 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c0e:	f7ff fc6b 	bl	80004e8 <HAL_GetTick>
 8000c12:	4602      	mov	r2, r0
 8000c14:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	2b64      	cmp	r3, #100	; 0x64
 8000c1c:	d902      	bls.n	8000c24 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	f000 bf67 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 8000c24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c28:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c2c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000c30:	fa93 f3a3 	rbit	r3, r3
 8000c34:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000c38:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c3c:	fab3 f383 	clz	r3, r3
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	095b      	lsrs	r3, r3, #5
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d102      	bne.n	8000c56 <HAL_RCC_OscConfig+0x1fe>
 8000c50:	4b46      	ldr	r3, [pc, #280]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	e015      	b.n	8000c82 <HAL_RCC_OscConfig+0x22a>
 8000c56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c5a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c5e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000c62:	fa93 f3a3 	rbit	r3, r3
 8000c66:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000c6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c6e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000c72:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000c76:	fa93 f3a3 	rbit	r3, r3
 8000c7a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000c7e:	4b3b      	ldr	r3, [pc, #236]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c86:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000c8a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000c8e:	fa92 f2a2 	rbit	r2, r2
 8000c92:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000c96:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	f042 0220 	orr.w	r2, r2, #32
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	f002 021f 	and.w	r2, r2, #31
 8000caa:	2101      	movs	r1, #1
 8000cac:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d0ab      	beq.n	8000c0e <HAL_RCC_OscConfig+0x1b6>
 8000cb6:	e05c      	b.n	8000d72 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fc16 	bl	80004e8 <HAL_GetTick>
 8000cbc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc0:	e00a      	b.n	8000cd8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cc2:	f7ff fc11 	bl	80004e8 <HAL_GetTick>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b64      	cmp	r3, #100	; 0x64
 8000cd0:	d902      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	f000 bf0d 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 8000cd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cdc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000ce4:	fa93 f3a3 	rbit	r3, r3
 8000ce8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000cec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf0:	fab3 f383 	clz	r3, r3
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	095b      	lsrs	r3, r3, #5
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d102      	bne.n	8000d0a <HAL_RCC_OscConfig+0x2b2>
 8000d04:	4b19      	ldr	r3, [pc, #100]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	e015      	b.n	8000d36 <HAL_RCC_OscConfig+0x2de>
 8000d0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d0e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000d16:	fa93 f3a3 	rbit	r3, r3
 8000d1a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000d1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d22:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000d26:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000d2a:	fa93 f3a3 	rbit	r3, r3
 8000d2e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000d32:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <HAL_RCC_OscConfig+0x314>)
 8000d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d3a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000d3e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000d42:	fa92 f2a2 	rbit	r2, r2
 8000d46:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000d4a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000d4e:	fab2 f282 	clz	r2, r2
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f042 0220 	orr.w	r2, r2, #32
 8000d58:	b2d2      	uxtb	r2, r2
 8000d5a:	f002 021f 	and.w	r2, r2, #31
 8000d5e:	2101      	movs	r1, #1
 8000d60:	fa01 f202 	lsl.w	r2, r1, r2
 8000d64:	4013      	ands	r3, r2
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d1ab      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x26a>
 8000d6a:	e002      	b.n	8000d72 <HAL_RCC_OscConfig+0x31a>
 8000d6c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000d76:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 817f 	beq.w	8001086 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d88:	4ba7      	ldr	r3, [pc, #668]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f003 030c 	and.w	r3, r3, #12
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d00c      	beq.n	8000dae <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d94:	4ba4      	ldr	r3, [pc, #656]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 030c 	and.w	r3, r3, #12
 8000d9c:	2b08      	cmp	r3, #8
 8000d9e:	d173      	bne.n	8000e88 <HAL_RCC_OscConfig+0x430>
 8000da0:	4ba1      	ldr	r3, [pc, #644]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dac:	d16c      	bne.n	8000e88 <HAL_RCC_OscConfig+0x430>
 8000dae:	2302      	movs	r3, #2
 8000db0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000dc0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc4:	fab3 f383 	clz	r3, r3
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	095b      	lsrs	r3, r3, #5
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d102      	bne.n	8000dde <HAL_RCC_OscConfig+0x386>
 8000dd8:	4b93      	ldr	r3, [pc, #588]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	e013      	b.n	8000e06 <HAL_RCC_OscConfig+0x3ae>
 8000dde:	2302      	movs	r3, #2
 8000de0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000de8:	fa93 f3a3 	rbit	r3, r3
 8000dec:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000df0:	2302      	movs	r3, #2
 8000df2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000df6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000dfa:	fa93 f3a3 	rbit	r3, r3
 8000dfe:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e02:	4b89      	ldr	r3, [pc, #548]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e06:	2202      	movs	r2, #2
 8000e08:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000e0c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000e10:	fa92 f2a2 	rbit	r2, r2
 8000e14:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000e18:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e1c:	fab2 f282 	clz	r2, r2
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	f042 0220 	orr.w	r2, r2, #32
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	f002 021f 	and.w	r2, r2, #31
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d00a      	beq.n	8000e4e <HAL_RCC_OscConfig+0x3f6>
 8000e38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d002      	beq.n	8000e4e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	f000 be52 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e4e:	4b76      	ldr	r3, [pc, #472]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	21f8      	movs	r1, #248	; 0xf8
 8000e64:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e68:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000e6c:	fa91 f1a1 	rbit	r1, r1
 8000e70:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000e74:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000e78:	fab1 f181 	clz	r1, r1
 8000e7c:	b2c9      	uxtb	r1, r1
 8000e7e:	408b      	lsls	r3, r1
 8000e80:	4969      	ldr	r1, [pc, #420]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000e82:	4313      	orrs	r3, r2
 8000e84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e86:	e0fe      	b.n	8001086 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e8c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 8088 	beq.w	8000faa <HAL_RCC_OscConfig+0x552>
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000ea4:	fa93 f3a3 	rbit	r3, r3
 8000ea8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000eac:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eb0:	fab3 f383 	clz	r3, r3
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000eba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec6:	f7ff fb0f 	bl	80004e8 <HAL_GetTick>
 8000eca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ece:	e00a      	b.n	8000ee6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ed0:	f7ff fb0a 	bl	80004e8 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d902      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	f000 be06 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eec:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000ef0:	fa93 f3a3 	rbit	r3, r3
 8000ef4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8000ef8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efc:	fab3 f383 	clz	r3, r3
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d102      	bne.n	8000f16 <HAL_RCC_OscConfig+0x4be>
 8000f10:	4b45      	ldr	r3, [pc, #276]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	e013      	b.n	8000f3e <HAL_RCC_OscConfig+0x4e6>
 8000f16:	2302      	movs	r3, #2
 8000f18:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000f20:	fa93 f3a3 	rbit	r3, r3
 8000f24:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000f28:	2302      	movs	r3, #2
 8000f2a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000f2e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000f32:	fa93 f3a3 	rbit	r3, r3
 8000f36:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000f3a:	4b3b      	ldr	r3, [pc, #236]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3e:	2202      	movs	r2, #2
 8000f40:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000f44:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000f48:	fa92 f2a2 	rbit	r2, r2
 8000f4c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8000f50:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000f54:	fab2 f282 	clz	r2, r2
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	f042 0220 	orr.w	r2, r2, #32
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	f002 021f 	and.w	r2, r2, #31
 8000f64:	2101      	movs	r1, #1
 8000f66:	fa01 f202 	lsl.w	r2, r1, r2
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0af      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f70:	4b2d      	ldr	r3, [pc, #180]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	21f8      	movs	r1, #248	; 0xf8
 8000f86:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8000f8e:	fa91 f1a1 	rbit	r1, r1
 8000f92:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8000f96:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000f9a:	fab1 f181 	clz	r1, r1
 8000f9e:	b2c9      	uxtb	r1, r1
 8000fa0:	408b      	lsls	r3, r1
 8000fa2:	4921      	ldr	r1, [pc, #132]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	600b      	str	r3, [r1, #0]
 8000fa8:	e06d      	b.n	8001086 <HAL_RCC_OscConfig+0x62e>
 8000faa:	2301      	movs	r3, #1
 8000fac:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000fb4:	fa93 f3a3 	rbit	r3, r3
 8000fb8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8000fbc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fc0:	fab3 f383 	clz	r3, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fa87 	bl	80004e8 <HAL_GetTick>
 8000fda:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fde:	e00a      	b.n	8000ff6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fa82 	bl	80004e8 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d902      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	f000 bd7e 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001000:	fa93 f3a3 	rbit	r3, r3
 8001004:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001008:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100c:	fab3 f383 	clz	r3, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	095b      	lsrs	r3, r3, #5
 8001014:	b2db      	uxtb	r3, r3
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b01      	cmp	r3, #1
 800101e:	d105      	bne.n	800102c <HAL_RCC_OscConfig+0x5d4>
 8001020:	4b01      	ldr	r3, [pc, #4]	; (8001028 <HAL_RCC_OscConfig+0x5d0>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	e016      	b.n	8001054 <HAL_RCC_OscConfig+0x5fc>
 8001026:	bf00      	nop
 8001028:	40021000 	.word	0x40021000
 800102c:	2302      	movs	r3, #2
 800102e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001032:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001036:	fa93 f3a3 	rbit	r3, r3
 800103a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800103e:	2302      	movs	r3, #2
 8001040:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001044:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001048:	fa93 f3a3 	rbit	r3, r3
 800104c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001050:	4bbf      	ldr	r3, [pc, #764]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 8001052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001054:	2202      	movs	r2, #2
 8001056:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800105a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800105e:	fa92 f2a2 	rbit	r2, r2
 8001062:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001066:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800106a:	fab2 f282 	clz	r2, r2
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	f042 0220 	orr.w	r2, r2, #32
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	f002 021f 	and.w	r2, r2, #31
 800107a:	2101      	movs	r1, #1
 800107c:	fa01 f202 	lsl.w	r2, r1, r2
 8001080:	4013      	ands	r3, r2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1ac      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001086:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800108a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 8113 	beq.w	80012c2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800109c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80010a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d07c      	beq.n	80011a6 <HAL_RCC_OscConfig+0x74e>
 80010ac:	2301      	movs	r3, #1
 80010ae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80010b6:	fa93 f3a3 	rbit	r3, r3
 80010ba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80010be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010c2:	fab3 f383 	clz	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	4ba2      	ldr	r3, [pc, #648]	; (8001354 <HAL_RCC_OscConfig+0x8fc>)
 80010cc:	4413      	add	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	461a      	mov	r2, r3
 80010d2:	2301      	movs	r3, #1
 80010d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d6:	f7ff fa07 	bl	80004e8 <HAL_GetTick>
 80010da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010de:	e00a      	b.n	80010f6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010e0:	f7ff fa02 	bl	80004e8 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d902      	bls.n	80010f6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	f000 bcfe 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 80010f6:	2302      	movs	r3, #2
 80010f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001100:	fa93 f2a3 	rbit	r2, r3
 8001104:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001108:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001112:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001116:	2202      	movs	r2, #2
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800111e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	fa93 f2a3 	rbit	r2, r3
 8001128:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800112c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001136:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800113a:	2202      	movs	r2, #2
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001142:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	fa93 f2a3 	rbit	r2, r3
 800114c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001150:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001154:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001156:	4b7e      	ldr	r3, [pc, #504]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 8001158:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800115a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800115e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001162:	2102      	movs	r1, #2
 8001164:	6019      	str	r1, [r3, #0]
 8001166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800116a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	fa93 f1a3 	rbit	r1, r3
 8001174:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001178:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800117c:	6019      	str	r1, [r3, #0]
  return result;
 800117e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001182:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	fab3 f383 	clz	r3, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001192:	b2db      	uxtb	r3, r3
 8001194:	f003 031f 	and.w	r3, r3, #31
 8001198:	2101      	movs	r1, #1
 800119a:	fa01 f303 	lsl.w	r3, r1, r3
 800119e:	4013      	ands	r3, r2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d09d      	beq.n	80010e0 <HAL_RCC_OscConfig+0x688>
 80011a4:	e08d      	b.n	80012c2 <HAL_RCC_OscConfig+0x86a>
 80011a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011aa:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80011ae:	2201      	movs	r2, #1
 80011b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011b6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	fa93 f2a3 	rbit	r2, r3
 80011c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011c4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80011c8:	601a      	str	r2, [r3, #0]
  return result;
 80011ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011ce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80011d2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d4:	fab3 f383 	clz	r3, r3
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	461a      	mov	r2, r3
 80011dc:	4b5d      	ldr	r3, [pc, #372]	; (8001354 <HAL_RCC_OscConfig+0x8fc>)
 80011de:	4413      	add	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	461a      	mov	r2, r3
 80011e4:	2300      	movs	r3, #0
 80011e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e8:	f7ff f97e 	bl	80004e8 <HAL_GetTick>
 80011ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f0:	e00a      	b.n	8001208 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011f2:	f7ff f979 	bl	80004e8 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d902      	bls.n	8001208 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	f000 bc75 	b.w	8001af2 <HAL_RCC_OscConfig+0x109a>
 8001208:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800120c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001210:	2202      	movs	r2, #2
 8001212:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001214:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001218:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	fa93 f2a3 	rbit	r2, r3
 8001222:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001230:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001234:	2202      	movs	r2, #2
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800123c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	fa93 f2a3 	rbit	r2, r3
 8001246:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800124a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001254:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001258:	2202      	movs	r2, #2
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001260:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	fa93 f2a3 	rbit	r2, r3
 800126a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800126e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001272:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001274:	4b36      	ldr	r3, [pc, #216]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 8001276:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001278:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800127c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001280:	2102      	movs	r1, #2
 8001282:	6019      	str	r1, [r3, #0]
 8001284:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001288:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	fa93 f1a3 	rbit	r1, r3
 8001292:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001296:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800129a:	6019      	str	r1, [r3, #0]
  return result;
 800129c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012a0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	fab3 f383 	clz	r3, r3
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	f003 031f 	and.w	r3, r3, #31
 80012b6:	2101      	movs	r1, #1
 80012b8:	fa01 f303 	lsl.w	r3, r1, r3
 80012bc:	4013      	ands	r3, r2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d197      	bne.n	80011f2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f000 81a5 	beq.w	8001622 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b1c      	ldr	r3, [pc, #112]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d116      	bne.n	8001318 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a18      	ldr	r2, [pc, #96]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <HAL_RCC_OscConfig+0x8f8>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80012fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001302:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800130c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001310:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001312:	2301      	movs	r3, #1
 8001314:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <HAL_RCC_OscConfig+0x900>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001320:	2b00      	cmp	r3, #0
 8001322:	d121      	bne.n	8001368 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <HAL_RCC_OscConfig+0x900>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0b      	ldr	r2, [pc, #44]	; (8001358 <HAL_RCC_OscConfig+0x900>)
 800132a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001330:	f7ff f8da 	bl	80004e8 <HAL_GetTick>
 8001334:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001338:	e010      	b.n	800135c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800133a:	f7ff f8d5 	bl	80004e8 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	; 0x64
 8001348:	d908      	bls.n	800135c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e3d1      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000
 8001354:	10908120 	.word	0x10908120
 8001358:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135c:	4b8d      	ldr	r3, [pc, #564]	; (8001594 <HAL_RCC_OscConfig+0xb3c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0e8      	beq.n	800133a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001368:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800136c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d106      	bne.n	8001386 <HAL_RCC_OscConfig+0x92e>
 8001378:	4b87      	ldr	r3, [pc, #540]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	4a86      	ldr	r2, [pc, #536]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6213      	str	r3, [r2, #32]
 8001384:	e035      	b.n	80013f2 <HAL_RCC_OscConfig+0x99a>
 8001386:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800138a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d10c      	bne.n	80013b0 <HAL_RCC_OscConfig+0x958>
 8001396:	4b80      	ldr	r3, [pc, #512]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	4a7f      	ldr	r2, [pc, #508]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	6213      	str	r3, [r2, #32]
 80013a2:	4b7d      	ldr	r3, [pc, #500]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013a4:	6a1b      	ldr	r3, [r3, #32]
 80013a6:	4a7c      	ldr	r2, [pc, #496]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	6213      	str	r3, [r2, #32]
 80013ae:	e020      	b.n	80013f2 <HAL_RCC_OscConfig+0x99a>
 80013b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2b05      	cmp	r3, #5
 80013be:	d10c      	bne.n	80013da <HAL_RCC_OscConfig+0x982>
 80013c0:	4b75      	ldr	r3, [pc, #468]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	4a74      	ldr	r2, [pc, #464]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013c6:	f043 0304 	orr.w	r3, r3, #4
 80013ca:	6213      	str	r3, [r2, #32]
 80013cc:	4b72      	ldr	r3, [pc, #456]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013ce:	6a1b      	ldr	r3, [r3, #32]
 80013d0:	4a71      	ldr	r2, [pc, #452]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013d2:	f043 0301 	orr.w	r3, r3, #1
 80013d6:	6213      	str	r3, [r2, #32]
 80013d8:	e00b      	b.n	80013f2 <HAL_RCC_OscConfig+0x99a>
 80013da:	4b6f      	ldr	r3, [pc, #444]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	4a6e      	ldr	r2, [pc, #440]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013e0:	f023 0301 	bic.w	r3, r3, #1
 80013e4:	6213      	str	r3, [r2, #32]
 80013e6:	4b6c      	ldr	r3, [pc, #432]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	4a6b      	ldr	r2, [pc, #428]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80013ec:	f023 0304 	bic.w	r3, r3, #4
 80013f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 8081 	beq.w	8001506 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7ff f870 	bl	80004e8 <HAL_GetTick>
 8001408:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800140c:	e00b      	b.n	8001426 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140e:	f7ff f86b 	bl	80004e8 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	f241 3288 	movw	r2, #5000	; 0x1388
 800141e:	4293      	cmp	r3, r2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e365      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 8001426:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800142a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800142e:	2202      	movs	r2, #2
 8001430:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001436:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	fa93 f2a3 	rbit	r2, r3
 8001440:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001444:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800144e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001452:	2202      	movs	r2, #2
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800145a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fa93 f2a3 	rbit	r2, r3
 8001464:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001468:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800146c:	601a      	str	r2, [r3, #0]
  return result;
 800146e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001472:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001476:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001478:	fab3 f383 	clz	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	095b      	lsrs	r3, r3, #5
 8001480:	b2db      	uxtb	r3, r3
 8001482:	f043 0302 	orr.w	r3, r3, #2
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d102      	bne.n	8001492 <HAL_RCC_OscConfig+0xa3a>
 800148c:	4b42      	ldr	r3, [pc, #264]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	e013      	b.n	80014ba <HAL_RCC_OscConfig+0xa62>
 8001492:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001496:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800149a:	2202      	movs	r2, #2
 800149c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014a2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	fa93 f2a3 	rbit	r2, r3
 80014ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014b0:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	4b38      	ldr	r3, [pc, #224]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 80014b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80014be:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80014c2:	2102      	movs	r1, #2
 80014c4:	6011      	str	r1, [r2, #0]
 80014c6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80014ca:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	fa92 f1a2 	rbit	r1, r2
 80014d4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80014d8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80014dc:	6011      	str	r1, [r2, #0]
  return result;
 80014de:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80014e2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	fab2 f282 	clz	r2, r2
 80014ec:	b2d2      	uxtb	r2, r2
 80014ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	f002 021f 	and.w	r2, r2, #31
 80014f8:	2101      	movs	r1, #1
 80014fa:	fa01 f202 	lsl.w	r2, r1, r2
 80014fe:	4013      	ands	r3, r2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d084      	beq.n	800140e <HAL_RCC_OscConfig+0x9b6>
 8001504:	e083      	b.n	800160e <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001506:	f7fe ffef 	bl	80004e8 <HAL_GetTick>
 800150a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150e:	e00b      	b.n	8001528 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001510:	f7fe ffea 	bl	80004e8 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001520:	4293      	cmp	r3, r2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e2e4      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 8001528:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800152c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001530:	2202      	movs	r2, #2
 8001532:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001534:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001538:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	fa93 f2a3 	rbit	r2, r3
 8001542:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001546:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001550:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001554:	2202      	movs	r2, #2
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800155c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	fa93 f2a3 	rbit	r2, r3
 8001566:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800156a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800156e:	601a      	str	r2, [r3, #0]
  return result;
 8001570:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001574:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001578:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157a:	fab3 f383 	clz	r3, r3
 800157e:	b2db      	uxtb	r3, r3
 8001580:	095b      	lsrs	r3, r3, #5
 8001582:	b2db      	uxtb	r3, r3
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d106      	bne.n	800159c <HAL_RCC_OscConfig+0xb44>
 800158e:	4b02      	ldr	r3, [pc, #8]	; (8001598 <HAL_RCC_OscConfig+0xb40>)
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	e017      	b.n	80015c4 <HAL_RCC_OscConfig+0xb6c>
 8001594:	40007000 	.word	0x40007000
 8001598:	40021000 	.word	0x40021000
 800159c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015a0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80015a4:	2202      	movs	r2, #2
 80015a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015ac:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	fa93 f2a3 	rbit	r2, r3
 80015b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015ba:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	4bb3      	ldr	r3, [pc, #716]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80015c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015c8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80015cc:	2102      	movs	r1, #2
 80015ce:	6011      	str	r1, [r2, #0]
 80015d0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015d4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	fa92 f1a2 	rbit	r1, r2
 80015de:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015e2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80015e6:	6011      	str	r1, [r2, #0]
  return result;
 80015e8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015ec:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	fab2 f282 	clz	r2, r2
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	f002 021f 	and.w	r2, r2, #31
 8001602:	2101      	movs	r1, #1
 8001604:	fa01 f202 	lsl.w	r2, r1, r2
 8001608:	4013      	ands	r3, r2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d180      	bne.n	8001510 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800160e:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001612:	2b01      	cmp	r3, #1
 8001614:	d105      	bne.n	8001622 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001616:	4b9e      	ldr	r3, [pc, #632]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4a9d      	ldr	r2, [pc, #628]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 800161c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001620:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001622:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001626:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 825e 	beq.w	8001af0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001634:	4b96      	ldr	r3, [pc, #600]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b08      	cmp	r3, #8
 800163e:	f000 821f 	beq.w	8001a80 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001642:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001646:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	2b02      	cmp	r3, #2
 8001650:	f040 8170 	bne.w	8001934 <HAL_RCC_OscConfig+0xedc>
 8001654:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001658:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800165c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001660:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001662:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001666:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	fa93 f2a3 	rbit	r2, r3
 8001670:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001674:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001678:	601a      	str	r2, [r3, #0]
  return result;
 800167a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800167e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001682:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001684:	fab3 f383 	clz	r3, r3
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800168e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	461a      	mov	r2, r3
 8001696:	2300      	movs	r3, #0
 8001698:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169a:	f7fe ff25 	bl	80004e8 <HAL_GetTick>
 800169e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a2:	e009      	b.n	80016b8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a4:	f7fe ff20 	bl	80004e8 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e21c      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 80016b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016bc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80016c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016ca:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	fa93 f2a3 	rbit	r2, r3
 80016d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016d8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80016dc:	601a      	str	r2, [r3, #0]
  return result;
 80016de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016e2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80016e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e8:	fab3 f383 	clz	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	095b      	lsrs	r3, r3, #5
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d102      	bne.n	8001702 <HAL_RCC_OscConfig+0xcaa>
 80016fc:	4b64      	ldr	r3, [pc, #400]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	e027      	b.n	8001752 <HAL_RCC_OscConfig+0xcfa>
 8001702:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001706:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800170a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800170e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001710:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001714:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	fa93 f2a3 	rbit	r2, r3
 800171e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001722:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800172c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001730:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800173a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	fa93 f2a3 	rbit	r2, r3
 8001744:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001748:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	4b50      	ldr	r3, [pc, #320]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001756:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800175a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800175e:	6011      	str	r1, [r2, #0]
 8001760:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001764:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001768:	6812      	ldr	r2, [r2, #0]
 800176a:	fa92 f1a2 	rbit	r1, r2
 800176e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001772:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001776:	6011      	str	r1, [r2, #0]
  return result;
 8001778:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800177c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	fab2 f282 	clz	r2, r2
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	f042 0220 	orr.w	r2, r2, #32
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	f002 021f 	and.w	r2, r2, #31
 8001792:	2101      	movs	r1, #1
 8001794:	fa01 f202 	lsl.w	r2, r1, r2
 8001798:	4013      	ands	r3, r2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d182      	bne.n	80016a4 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800179e:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80017a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a2:	f023 020f 	bic.w	r2, r3, #15
 80017a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017aa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	4937      	ldr	r1, [pc, #220]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80017b8:	4b35      	ldr	r3, [pc, #212]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80017c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6a19      	ldr	r1, [r3, #32]
 80017cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	430b      	orrs	r3, r1
 80017da:	492d      	ldr	r1, [pc, #180]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	604b      	str	r3, [r1, #4]
 80017e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017e4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80017e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	fa93 f2a3 	rbit	r2, r3
 80017fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001800:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001804:	601a      	str	r2, [r3, #0]
  return result;
 8001806:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800180a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800180e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001810:	fab3 f383 	clz	r3, r3
 8001814:	b2db      	uxtb	r3, r3
 8001816:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800181a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	461a      	mov	r2, r3
 8001822:	2301      	movs	r3, #1
 8001824:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001826:	f7fe fe5f 	bl	80004e8 <HAL_GetTick>
 800182a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800182e:	e009      	b.n	8001844 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001830:	f7fe fe5a 	bl	80004e8 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e156      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 8001844:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001848:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800184c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001850:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001856:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001864:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001868:	601a      	str	r2, [r3, #0]
  return result;
 800186a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800186e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001872:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001874:	fab3 f383 	clz	r3, r3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	095b      	lsrs	r3, r3, #5
 800187c:	b2db      	uxtb	r3, r3
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b01      	cmp	r3, #1
 8001886:	d105      	bne.n	8001894 <HAL_RCC_OscConfig+0xe3c>
 8001888:	4b01      	ldr	r3, [pc, #4]	; (8001890 <HAL_RCC_OscConfig+0xe38>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	e02a      	b.n	80018e4 <HAL_RCC_OscConfig+0xe8c>
 800188e:	bf00      	nop
 8001890:	40021000 	.word	0x40021000
 8001894:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001898:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800189c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018a6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	fa93 f2a3 	rbit	r2, r3
 80018b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018b4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018be:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80018c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018cc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	fa93 f2a3 	rbit	r2, r3
 80018d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018da:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	4b86      	ldr	r3, [pc, #536]	; (8001afc <HAL_RCC_OscConfig+0x10a4>)
 80018e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80018e8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80018ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018f0:	6011      	str	r1, [r2, #0]
 80018f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80018f6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80018fa:	6812      	ldr	r2, [r2, #0]
 80018fc:	fa92 f1a2 	rbit	r1, r2
 8001900:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001904:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001908:	6011      	str	r1, [r2, #0]
  return result;
 800190a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800190e:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001912:	6812      	ldr	r2, [r2, #0]
 8001914:	fab2 f282 	clz	r2, r2
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	f042 0220 	orr.w	r2, r2, #32
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	f002 021f 	and.w	r2, r2, #31
 8001924:	2101      	movs	r1, #1
 8001926:	fa01 f202 	lsl.w	r2, r1, r2
 800192a:	4013      	ands	r3, r2
 800192c:	2b00      	cmp	r3, #0
 800192e:	f43f af7f 	beq.w	8001830 <HAL_RCC_OscConfig+0xdd8>
 8001932:	e0dd      	b.n	8001af0 <HAL_RCC_OscConfig+0x1098>
 8001934:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001938:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800193c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001940:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001946:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	fa93 f2a3 	rbit	r2, r3
 8001950:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001954:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001958:	601a      	str	r2, [r3, #0]
  return result;
 800195a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800195e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001962:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001964:	fab3 f383 	clz	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800196e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	461a      	mov	r2, r3
 8001976:	2300      	movs	r3, #0
 8001978:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197a:	f7fe fdb5 	bl	80004e8 <HAL_GetTick>
 800197e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001982:	e009      	b.n	8001998 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001984:	f7fe fdb0 	bl	80004e8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e0ac      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
 8001998:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800199c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80019a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019aa:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	fa93 f2a3 	rbit	r2, r3
 80019b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019b8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80019bc:	601a      	str	r2, [r3, #0]
  return result;
 80019be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019c2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80019c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d102      	bne.n	80019e2 <HAL_RCC_OscConfig+0xf8a>
 80019dc:	4b47      	ldr	r3, [pc, #284]	; (8001afc <HAL_RCC_OscConfig+0x10a4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	e027      	b.n	8001a32 <HAL_RCC_OscConfig+0xfda>
 80019e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019e6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80019ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019f4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	fa93 f2a3 	rbit	r2, r3
 80019fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a02:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a0c:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001a10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a1a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	fa93 f2a3 	rbit	r2, r3
 8001a24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a28:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	4b33      	ldr	r3, [pc, #204]	; (8001afc <HAL_RCC_OscConfig+0x10a4>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001a36:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a3a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a3e:	6011      	str	r1, [r2, #0]
 8001a40:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001a44:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a48:	6812      	ldr	r2, [r2, #0]
 8001a4a:	fa92 f1a2 	rbit	r1, r2
 8001a4e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001a52:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001a56:	6011      	str	r1, [r2, #0]
  return result;
 8001a58:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001a5c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	fab2 f282 	clz	r2, r2
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	f042 0220 	orr.w	r2, r2, #32
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	f002 021f 	and.w	r2, r2, #31
 8001a72:	2101      	movs	r1, #1
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d182      	bne.n	8001984 <HAL_RCC_OscConfig+0xf2c>
 8001a7e:	e037      	b.n	8001af0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a84:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e02e      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <HAL_RCC_OscConfig+0x10a4>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001a9c:	4b17      	ldr	r3, [pc, #92]	; (8001afc <HAL_RCC_OscConfig+0x10a4>)
 8001a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001aa4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001aa8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001aac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ab0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	69db      	ldr	r3, [r3, #28]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d117      	bne.n	8001aec <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001abc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ac0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ac4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ac8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d10b      	bne.n	8001aec <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ad8:	f003 020f 	and.w	r2, r3, #15
 8001adc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ae0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000

08001b00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b09e      	sub	sp, #120	; 0x78
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e162      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b18:	4b90      	ldr	r3, [pc, #576]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d910      	bls.n	8001b48 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b26:	4b8d      	ldr	r3, [pc, #564]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f023 0207 	bic.w	r2, r3, #7
 8001b2e:	498b      	ldr	r1, [pc, #556]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b36:	4b89      	ldr	r3, [pc, #548]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e14a      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d008      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b54:	4b82      	ldr	r3, [pc, #520]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	497f      	ldr	r1, [pc, #508]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f000 80dc 	beq.w	8001d2c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d13c      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xf6>
 8001b7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b80:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d102      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xa6>
 8001ba0:	4b6f      	ldr	r3, [pc, #444]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	e00f      	b.n	8001bc6 <HAL_RCC_ClockConfig+0xc6>
 8001ba6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001baa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bae:	fa93 f3a3 	rbit	r3, r3
 8001bb2:	667b      	str	r3, [r7, #100]	; 0x64
 8001bb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb8:	663b      	str	r3, [r7, #96]	; 0x60
 8001bba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bbc:	fa93 f3a3 	rbit	r3, r3
 8001bc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bc2:	4b67      	ldr	r3, [pc, #412]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bca:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bce:	fa92 f2a2 	rbit	r2, r2
 8001bd2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001bd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bd6:	fab2 f282 	clz	r2, r2
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	f042 0220 	orr.w	r2, r2, #32
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	f002 021f 	and.w	r2, r2, #31
 8001be6:	2101      	movs	r1, #1
 8001be8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d17b      	bne.n	8001cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0f3      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d13c      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x178>
 8001bfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c0e:	fab3 f383 	clz	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	095b      	lsrs	r3, r3, #5
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d102      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x128>
 8001c22:	4b4f      	ldr	r3, [pc, #316]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	e00f      	b.n	8001c48 <HAL_RCC_ClockConfig+0x148>
 8001c28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c30:	fa93 f3a3 	rbit	r3, r3
 8001c34:	647b      	str	r3, [r7, #68]	; 0x44
 8001c36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c3a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c44:	4b46      	ldr	r3, [pc, #280]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c4c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c50:	fa92 f2a2 	rbit	r2, r2
 8001c54:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c58:	fab2 f282 	clz	r2, r2
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	f042 0220 	orr.w	r2, r2, #32
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	f002 021f 	and.w	r2, r2, #31
 8001c68:	2101      	movs	r1, #1
 8001c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d13a      	bne.n	8001cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0b2      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
 8001c78:	2302      	movs	r3, #2
 8001c7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c7e:	fa93 f3a3 	rbit	r3, r3
 8001c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c86:	fab3 f383 	clz	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	095b      	lsrs	r3, r3, #5
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d102      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x1a0>
 8001c9a:	4b31      	ldr	r3, [pc, #196]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	e00d      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1bc>
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca6:	fa93 f3a3 	rbit	r3, r3
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
 8001cac:	2302      	movs	r3, #2
 8001cae:	623b      	str	r3, [r7, #32]
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	fa93 f3a3 	rbit	r3, r3
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	4b29      	ldr	r3, [pc, #164]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	61ba      	str	r2, [r7, #24]
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	fa92 f2a2 	rbit	r2, r2
 8001cc6:	617a      	str	r2, [r7, #20]
  return result;
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	fab2 f282 	clz	r2, r2
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	f042 0220 	orr.w	r2, r2, #32
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	f002 021f 	and.w	r2, r2, #31
 8001cda:	2101      	movs	r1, #1
 8001cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e079      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cea:	4b1d      	ldr	r3, [pc, #116]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f023 0203 	bic.w	r2, r3, #3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	491a      	ldr	r1, [pc, #104]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cfc:	f7fe fbf4 	bl	80004e8 <HAL_GetTick>
 8001d00:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d04:	f7fe fbf0 	bl	80004e8 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e061      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <HAL_RCC_ClockConfig+0x260>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 020c 	and.w	r2, r3, #12
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d1eb      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d214      	bcs.n	8001d64 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3a:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f023 0207 	bic.w	r2, r3, #7
 8001d42:	4906      	ldr	r1, [pc, #24]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d4a:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <HAL_RCC_ClockConfig+0x25c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e040      	b.n	8001dde <HAL_RCC_ClockConfig+0x2de>
 8001d5c:	40022000 	.word	0x40022000
 8001d60:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d008      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d70:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	491a      	ldr	r1, [pc, #104]	; (8001de8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d009      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d8e:	4b16      	ldr	r3, [pc, #88]	; (8001de8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4912      	ldr	r1, [pc, #72]	; (8001de8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001da2:	f000 f829 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8001da6:	4601      	mov	r1, r0
 8001da8:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <HAL_RCC_ClockConfig+0x2e8>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001db0:	22f0      	movs	r2, #240	; 0xf0
 8001db2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	fa92 f2a2 	rbit	r2, r2
 8001dba:	60fa      	str	r2, [r7, #12]
  return result;
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	fab2 f282 	clz	r2, r2
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	40d3      	lsrs	r3, r2
 8001dc6:	4a09      	ldr	r2, [pc, #36]	; (8001dec <HAL_RCC_ClockConfig+0x2ec>)
 8001dc8:	5cd3      	ldrb	r3, [r2, r3]
 8001dca:	fa21 f303 	lsr.w	r3, r1, r3
 8001dce:	4a08      	ldr	r2, [pc, #32]	; (8001df0 <HAL_RCC_ClockConfig+0x2f0>)
 8001dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001dd2:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <HAL_RCC_ClockConfig+0x2f4>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fb42 	bl	8000460 <HAL_InitTick>
  
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3778      	adds	r7, #120	; 0x78
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	08001f3c 	.word	0x08001f3c
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000004 	.word	0x20000004

08001df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b08b      	sub	sp, #44	; 0x2c
 8001dfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
 8001e06:	2300      	movs	r3, #0
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e12:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	d002      	beq.n	8001e28 <HAL_RCC_GetSysClockFreq+0x30>
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d003      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x36>
 8001e26:	e03f      	b.n	8001ea8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e28:	4b25      	ldr	r3, [pc, #148]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e2a:	623b      	str	r3, [r7, #32]
      break;
 8001e2c:	e03f      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e34:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e38:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	fa92 f2a2 	rbit	r2, r2
 8001e40:	607a      	str	r2, [r7, #4]
  return result;
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	fab2 f282 	clz	r2, r2
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	40d3      	lsrs	r3, r2
 8001e4c:	4a1d      	ldr	r2, [pc, #116]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e4e:	5cd3      	ldrb	r3, [r2, r3]
 8001e50:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	220f      	movs	r2, #15
 8001e5c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	fa92 f2a2 	rbit	r2, r2
 8001e64:	60fa      	str	r2, [r7, #12]
  return result;
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	fab2 f282 	clz	r2, r2
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	40d3      	lsrs	r3, r2
 8001e70:	4a15      	ldr	r2, [pc, #84]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e72:	5cd3      	ldrb	r3, [r2, r3]
 8001e74:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d008      	beq.n	8001e92 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e80:	4a0f      	ldr	r2, [pc, #60]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fb02 f303 	mul.w	r3, r2, r3
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e90:	e007      	b.n	8001ea2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e92:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	623b      	str	r3, [r7, #32]
      break;
 8001ea6:	e002      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001eaa:	623b      	str	r3, [r7, #32]
      break;
 8001eac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eae:	6a3b      	ldr	r3, [r7, #32]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	372c      	adds	r7, #44	; 0x2c
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	007a1200 	.word	0x007a1200
 8001ec4:	08001f4c 	.word	0x08001f4c
 8001ec8:	08001f5c 	.word	0x08001f5c

08001ecc <memset>:
 8001ecc:	4402      	add	r2, r0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d100      	bne.n	8001ed6 <memset+0xa>
 8001ed4:	4770      	bx	lr
 8001ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8001eda:	e7f9      	b.n	8001ed0 <memset+0x4>

08001edc <__libc_init_array>:
 8001edc:	b570      	push	{r4, r5, r6, lr}
 8001ede:	4d0d      	ldr	r5, [pc, #52]	; (8001f14 <__libc_init_array+0x38>)
 8001ee0:	4c0d      	ldr	r4, [pc, #52]	; (8001f18 <__libc_init_array+0x3c>)
 8001ee2:	1b64      	subs	r4, r4, r5
 8001ee4:	10a4      	asrs	r4, r4, #2
 8001ee6:	2600      	movs	r6, #0
 8001ee8:	42a6      	cmp	r6, r4
 8001eea:	d109      	bne.n	8001f00 <__libc_init_array+0x24>
 8001eec:	4d0b      	ldr	r5, [pc, #44]	; (8001f1c <__libc_init_array+0x40>)
 8001eee:	4c0c      	ldr	r4, [pc, #48]	; (8001f20 <__libc_init_array+0x44>)
 8001ef0:	f000 f818 	bl	8001f24 <_init>
 8001ef4:	1b64      	subs	r4, r4, r5
 8001ef6:	10a4      	asrs	r4, r4, #2
 8001ef8:	2600      	movs	r6, #0
 8001efa:	42a6      	cmp	r6, r4
 8001efc:	d105      	bne.n	8001f0a <__libc_init_array+0x2e>
 8001efe:	bd70      	pop	{r4, r5, r6, pc}
 8001f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f04:	4798      	blx	r3
 8001f06:	3601      	adds	r6, #1
 8001f08:	e7ee      	b.n	8001ee8 <__libc_init_array+0xc>
 8001f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f0e:	4798      	blx	r3
 8001f10:	3601      	adds	r6, #1
 8001f12:	e7f2      	b.n	8001efa <__libc_init_array+0x1e>
 8001f14:	08001f6c 	.word	0x08001f6c
 8001f18:	08001f6c 	.word	0x08001f6c
 8001f1c:	08001f6c 	.word	0x08001f6c
 8001f20:	08001f70 	.word	0x08001f70

08001f24 <_init>:
 8001f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f26:	bf00      	nop
 8001f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f2a:	bc08      	pop	{r3}
 8001f2c:	469e      	mov	lr, r3
 8001f2e:	4770      	bx	lr

08001f30 <_fini>:
 8001f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f32:	bf00      	nop
 8001f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f36:	bc08      	pop	{r3}
 8001f38:	469e      	mov	lr, r3
 8001f3a:	4770      	bx	lr
