Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 15:09:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_MIN/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_SEC/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.548        0.000                      0                  283        0.155        0.000                      0                  283        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.548        0.000                      0                  283        0.155        0.000                      0                  283        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.530ns (46.441%)  route 2.918ns (53.559%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.532 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.532    U_Btn_Clock_Module/counter_reg[24]_i_1_n_6
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.439    14.780    U_Btn_Clock_Module/CLK
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.062    15.080    U_Btn_Clock_Module/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.435ns (45.490%)  route 2.918ns (54.510%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.437 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.437    U_Btn_Clock_Module/counter_reg[24]_i_1_n_5
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.439    14.780    U_Btn_Clock_Module/CLK
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.062    15.080    U_Btn_Clock_Module/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.419ns (45.327%)  route 2.918ns (54.673%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.421 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.421    U_Btn_Clock_Module/counter_reg[24]_i_1_n_7
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.439    14.780    U_Btn_Clock_Module/CLK
    SLICE_X57Y22         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.062    15.080    U_Btn_Clock_Module/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.416ns (45.296%)  route 2.918ns (54.704%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.418 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.418    U_Btn_Clock_Module/counter_reg[20]_i_1_n_6
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.441    14.782    U_Btn_Clock_Module/CLK
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_D)        0.062    15.082    U_Btn_Clock_Module/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.395ns (45.080%)  route 2.918ns (54.920%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.397 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.397    U_Btn_Clock_Module/counter_reg[20]_i_1_n_4
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.441    14.782    U_Btn_Clock_Module/CLK
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_D)        0.062    15.082    U_Btn_Clock_Module/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.321ns (44.304%)  route 2.918ns (55.696%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.323    U_Btn_Clock_Module/counter_reg[20]_i_1_n_5
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.441    14.782    U_Btn_Clock_Module/CLK
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_D)        0.062    15.082    U_Btn_Clock_Module/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.305ns (44.133%)  route 2.918ns (55.867%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.307 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.307    U_Btn_Clock_Module/counter_reg[20]_i_1_n_7
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.441    14.782    U_Btn_Clock_Module/CLK
    SLICE_X57Y21         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y21         FDCE (Setup_fdce_C_D)        0.062    15.082    U_Btn_Clock_Module/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.302ns (44.101%)  route 2.918ns (55.899%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.304 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.304    U_Btn_Clock_Module/counter_reg[16]_i_1_n_6
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.442    14.783    U_Btn_Clock_Module/CLK
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.062    15.083    U_Btn_Clock_Module/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.281ns (43.876%)  route 2.918ns (56.124%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.283 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.283    U_Btn_Clock_Module/counter_reg[16]_i_1_n_4
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.442    14.783    U_Btn_Clock_Module/CLK
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.062    15.083    U_Btn_Clock_Module/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.207ns (43.065%)  route 2.918ns (56.935%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.563     5.084    U_Btn_Clock_Module/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_Clock_Module/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_Btn_Clock_Module/counter_reg[2]/Q
                         net (fo=2, routed)           0.853     6.394    U_Btn_Clock_Module/counter_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.518 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.426     6.944    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.068 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.557     7.625    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.417     8.166    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.290 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          0.664     8.954    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.078 r  U_Btn_Clock_Module/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.078    U_Btn_Clock_Module/counter[0]_i_5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.628 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.628    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.742    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.209 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.209    U_Btn_Clock_Module/counter_reg[16]_i_1_n_5
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.442    14.783    U_Btn_Clock_Module/CLK
    SLICE_X57Y20         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y20         FDCE (Setup_fdce_C_D)        0.062    15.083    U_Btn_Clock_Module/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.469    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.102     1.712    U_StopWatch_DP/U_Time_Sec/Q[4]
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  U_StopWatch_DP/U_Time_Sec/count_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.757    U_StopWatch_DP/U_Time_Sec/count_reg[5]_i_2_n_0
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.854     1.981    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120     1.602    U_StopWatch_DP/U_Time_Sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/o_min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.472    U_Btn_Clock_Module/CLK
    SLICE_X59Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_Btn_Clock_Module/o_min_reg[5]/Q
                         net (fo=6, routed)           0.103     1.716    U_Btn_Clock_Module/w_btn_min[5]
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  U_Btn_Clock_Module/o_min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    U_Btn_Clock_Module/o_min[3]
    SLICE_X58Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.857     1.984    U_Btn_Clock_Module/CLK
    SLICE_X58Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X58Y16         FDCE (Hold_fdce_C_D)         0.092     1.577    U_Btn_Clock_Module/o_min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/o_min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.422%)  route 0.107ns (36.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.472    U_Btn_Clock_Module/CLK
    SLICE_X58Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_Btn_Clock_Module/o_min_reg[3]/Q
                         net (fo=6, routed)           0.107     1.720    U_Btn_Clock_Module/w_btn_min[3]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  U_Btn_Clock_Module/o_min[5]_i_2/O
                         net (fo=1, routed)           0.000     1.765    U_Btn_Clock_Module/o_min[5]
    SLICE_X59Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.857     1.984    U_Btn_Clock_Module/CLK
    SLICE_X59Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.092     1.577    U_Btn_Clock_Module/o_min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/o_min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.780%)  route 0.110ns (37.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.472    U_Btn_Clock_Module/CLK
    SLICE_X58Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_Btn_Clock_Module/o_min_reg[3]/Q
                         net (fo=6, routed)           0.110     1.723    U_Btn_Clock_Module/w_btn_min[3]
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  U_Btn_Clock_Module/o_min[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_Btn_Clock_Module/o_min[2]
    SLICE_X59Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.857     1.984    U_Btn_Clock_Module/CLK
    SLICE_X59Y16         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.092     1.577    U_Btn_Clock_Module/o_min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_Btn_DB_RUN/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_RUN/r_1kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.556     1.439    U_Btn_DB_RUN/CLK
    SLICE_X54Y22         FDCE                                         r  U_Btn_DB_RUN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_Btn_DB_RUN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.722    U_Btn_DB_RUN/counter[3]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  U_Btn_DB_RUN/counter[16]_i_2/O
                         net (fo=17, routed)          0.000     1.767    U_Btn_DB_RUN/r_1kHz_0
    SLICE_X54Y23         FDCE                                         r  U_Btn_DB_RUN/r_1kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.822     1.949    U_Btn_DB_RUN/CLK
    SLICE_X54Y23         FDCE                                         r  U_Btn_DB_RUN/r_1kHz_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y23         FDCE (Hold_fdce_C_D)         0.121     1.571    U_Btn_DB_RUN/r_1kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clock_CU/o_c_sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.585     1.468    U_Btn_Clock_Module/CLK
    SLICE_X59Y20         FDCE                                         r  U_Btn_Clock_Module/o_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Btn_Clock_Module/o_sec_reg[3]/Q
                         net (fo=6, routed)           0.142     1.751    U_Btn_Clock_Module/w_btn_sec[3]
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.048     1.799 r  U_Btn_Clock_Module/o_c_sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_Clock_CU/D[3]
    SLICE_X58Y20         FDCE                                         r  U_Clock_CU/o_c_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.853     1.980    U_Clock_CU/CLK
    SLICE_X58Y20         FDCE                                         r  U_Clock_CU/o_c_sec_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.107     1.588    U_Clock_CU/o_c_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.465    U_Btn_DB_CLEAR/CLK
    SLICE_X62Y24         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.090     1.683    U_Stopwatch_CU/edge_detect
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.099     1.782 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.850     1.977    U_Stopwatch_CU/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.465    U_Btn_DB_CLEAR/CLK
    SLICE_X62Y24         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.091     1.684    U_Stopwatch_CU/edge_detect
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.099     1.783 r  U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.850     1.977    U_Stopwatch_CU/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.078%)  route 0.092ns (28.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.469    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/Q
                         net (fo=12, routed)          0.092     1.689    U_StopWatch_DP/U_Time_mSec/count_reg[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.099     1.788 r  U_StopWatch_DP/U_Time_mSec/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.788    U_StopWatch_DP/U_Time_mSec/count_reg[3]_i_1__1_n_0
    SLICE_X62Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.855     1.982    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y20         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.987%)  route 0.152ns (45.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.587     1.470    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X59Y18         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.152     1.763    U_StopWatch_DP/U_Time_Min/Q[2]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X59Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.856     1.983    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X59Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.091     1.576    U_StopWatch_DP/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_Clock_Module/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_Clock_Module/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_Clock_Module/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_StopWatch_DP/U_Clk_Div/clk_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_StopWatch_DP/U_Time_Min/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_Clock_Module/U_BTN_MIN/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   U_Btn_Clock_Module/U_BTN_SEC/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_Btn_Clock_Module/U_BTN_SEC/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_Btn_Clock_Module/U_BTN_SEC/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_Btn_Clock_Module/U_BTN_SEC/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Btn_Clock_Module/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Btn_Clock_Module/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Btn_Clock_Module/counter_reg[19]/C



