##########################################################################
#
# Application : compile_simlib (2018.1)
# File name   : compile_simlib.log
#
# #########################################################################
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
..............................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/displayport_v8_0_rfs.vhd' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/displayport_v8_0_rfs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/sink/displayport_v8_0_0_rx_defs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/sink/displayport_v8_0_0_rx_dpcd_defs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/source/displayport_v8_0_0_tx_defs.v' (displayport,xilinx.com:ip:displayport:8.0)
.........................................................
.......................................................................................................
.......................................................................................................
...........................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 433 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible questasim simulator installation version '2023.4'! The supported simulator version for the current Vivado release is '10.6c'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'questasim' simulator in '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018'

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:secureip)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap secureip /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/secureip 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:35:25 on Dec 17,2024
vlog -source -work secureip -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/secureip/.cxl.verilog.secureip.secureip.lin64.cmf 
-- Compiling module GTHE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_WRAP
-- Compiling module GTXE2_COMMON_WRAP
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module B_ISERDESE2
-- Compiling module OSERDESE2_WRAP
-- Compiling module B_OSERDESE2
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module GTHE2_CHANNEL_WRAP
-- Compiling module GTHE2_COMMON_WRAP
-- Compiling module PCIE_3_0_WRAP
-- Compiling module GTPE2_CHANNEL_WRAP
-- Compiling module GTPE2_COMMON_WRAP
-- Compiling module SIP_GTHE3_CHANNEL
-- Compiling module SIP_GTHE3_COMMON
-- Compiling module SIP_GTYE3_CHANNEL
-- Compiling module SIP_GTYE3_COMMON
-- Compiling module SIP_ISERDESE3
-- Compiling module SIP_OSERDESE3_K2
-- Compiling module SIP_RXTX_BITSLICE_K2
-- Compiling module SIP_RX_BITSLICE_K2
-- Compiling module SIP_TX_BITSLICE_K2
-- Compiling module SIP_TX_BITSLICE_TRI_K2
-- Compiling module SIP_BITSLICE_CONTROL_K2
-- Compiling module SIP_ISERDESE3_D1
-- Compiling module SIP_OSERDESE3_D1
-- Compiling module SIP_RXTX_BITSLICE_D1
-- Compiling module SIP_RX_BITSLICE_D1
-- Compiling module SIP_TX_BITSLICE_D1
-- Compiling module SIP_TX_BITSLICE_TRI_D1
-- Compiling module SIP_BITSLICE_CONTROL_D1
-- Compiling module SIP_PCIE_3_1
-- Compiling module SIP_CMAC
-- Compiling module SIP_CMAC_ES2
-- Compiling module SIP_ILKN
-- Compiling module SIP_ILKN_ES2
-- Compiling module SIP_CMACE4
-- Compiling module SIP_GTHE4_CHANNEL
-- Compiling module SIP_GTHE4_COMMON
-- Compiling module SIP_GTYE4_CHANNEL
-- Compiling module SIP_GTYE4_COMMON
-- Compiling module SIP_ILKNE4
-- Compiling module SIP_PCIE40E4

Top level modules:
	GTHE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_WRAP
	GTXE2_COMMON_WRAP
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	GTHE2_CHANNEL_WRAP
	GTHE2_COMMON_WRAP
	PCIE_3_0_WRAP
	GTPE2_CHANNEL_WRAP
	GTPE2_COMMON_WRAP
	SIP_GTHE3_CHANNEL
	SIP_GTHE3_COMMON
	SIP_GTYE3_CHANNEL
	SIP_GTYE3_COMMON
	SIP_ISERDESE3
	SIP_OSERDESE3_K2
	SIP_RXTX_BITSLICE_K2
	SIP_RX_BITSLICE_K2
	SIP_TX_BITSLICE_K2
	SIP_TX_BITSLICE_TRI_K2
	SIP_BITSLICE_CONTROL_K2
	SIP_ISERDESE3_D1
	SIP_OSERDESE3_D1
	SIP_RXTX_BITSLICE_D1
	SIP_RX_BITSLICE_D1
	SIP_TX_BITSLICE_D1
	SIP_TX_BITSLICE_TRI_D1
	SIP_BITSLICE_CONTROL_D1
	SIP_PCIE_3_1
	SIP_CMAC
	SIP_CMAC_ES2
	SIP_ILKN
	SIP_ILKN_ES2
	SIP_CMACE4
	SIP_GTHE4_CHANNEL
	SIP_GTHE4_COMMON
	SIP_GTYE4_CHANNEL
	SIP_GTYE4_COMMON
	SIP_ILKNE4
	SIP_PCIE40E4
End time: 10:36:51 on Dec 17,2024, Elapsed time: 0:01:26
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:36:51 on Dec 17,2024
vlog -source -sv -suppress vlog-2583 -work secureip -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/secureip/.cxl.systemverilog.secureip.secureip.lin64.cmf 
-- Compiling module SIP_FE
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/fe/fe_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module SIP_HSDAC
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsdac/hsdac_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module SIP_HSADC
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hsadc/hsadc_002.svp(50): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module SIP_PCIE4CE4
-- Compiling module SIP_HBM_ONE_STACK_INTF
-- Compiling module xil_hbm_one_stack_intf_mod1
-- Compiling module xil_hbm_one_stack_intf_mod2
-- Compiling module xil_hbm_one_stack_intf_mod4
-- Compiling module xil_hbm_one_stack_intf_mod6
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_one_stack_intf/hbm_one_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module xil_hbm_one_stack_intf_mod785
-- Compiling module SIP_HBM_TWO_STACK_INTF
-- Compiling module xil_hbm_two_stack_intf_mod1
-- Compiling module xil_hbm_two_stack_intf_mod2
-- Compiling module xil_hbm_two_stack_intf_mod4
-- Compiling module xil_hbm_two_stack_intf_mod6
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
###### /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988):  in protected region.
** Warning: /tools/Xilinx/Vivado/2018.1/data/secureip/hbm_two_stack_intf/hbm_two_stack_intf_002.svp(39988): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module xil_hbm_two_stack_intf_mod785

Top level modules:
	SIP_FE
	SIP_HSDAC
	SIP_HSADC
	SIP_PCIE4CE4
	SIP_HBM_ONE_STACK_INTF
	SIP_HBM_TWO_STACK_INTF
End time: 10:37:45 on Dec 17,2024, Elapsed time: 0:00:54
Errors: 0, Warnings: 655, Suppressed Warnings: 142

END_COMPILATION_MESSAGES(questasim:verilog:secureip)
==============================================================================


compile_simlib: 0 error(s), 655 warning(s), 0.28 % complete

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unisim)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unisim /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisim 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:37:45 on Dec 17,2024
vcom -source -93 -work unisim -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf 
-- Loading package STANDARD
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Compiling entity BIBUF
-- Compiling architecture BIBUF_V of BIBUF
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCE_LEAF
-- Compiling architecture BUFCE_LEAF_V of BUFCE_LEAF
-- Compiling entity BUFCE_ROW
-- Compiling architecture BUFCE_ROW_V of BUFCE_ROW
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_DIV
-- Compiling architecture BUFGCE_DIV_V of BUFGCE_DIV
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFG_GT
-- Compiling architecture BUFG_GT_V of BUFG_GT
-- Compiling entity BUFG_GT_SYNC
-- Compiling architecture BUFG_GT_SYNC_V of BUFG_GT_SYNC
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Loading package std_logic_arith
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CARRY8
-- Compiling architecture CARRY8_V of CARRY8
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity DIFFINBUF
-- Compiling architecture DIFFINBUF_V of DIFFINBUF
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity DNA_PORTE2
-- Compiling architecture DNA_PORTE2_V of DNA_PORTE2
-- Compiling entity DPHY_DIFFINBUF
-- Compiling architecture DPHY_DIFFINBUF_V of DPHY_DIFFINBUF
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity DSP48E2
-- Compiling architecture DSP48E2_V of DSP48E2
-- Compiling entity DSP_ALU
-- Compiling architecture DSP_ALU_V of DSP_ALU
-- Compiling entity DSP_A_B_DATA
-- Compiling architecture DSP_A_B_DATA_V of DSP_A_B_DATA
-- Compiling entity DSP_C_DATA
-- Compiling architecture DSP_C_DATA_V of DSP_C_DATA
-- Compiling entity DSP_MULTIPLIER
-- Compiling architecture DSP_MULTIPLIER_V of DSP_MULTIPLIER
-- Compiling entity DSP_M_DATA
-- Compiling architecture DSP_M_DATA_V of DSP_M_DATA
-- Compiling entity DSP_OUTPUT
-- Compiling architecture DSP_OUTPUT_V of DSP_OUTPUT
-- Compiling entity DSP_PREADD
-- Compiling architecture DSP_PREADD_V of DSP_PREADD
-- Compiling entity DSP_PREADD_DATA
-- Compiling architecture DSP_PREADD_DATA_V of DSP_PREADD_DATA
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FIFO18E2
-- Compiling architecture FIFO18E2_V of FIFO18E2
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Compiling entity FIFO36E2
-- Compiling architecture FIFO36E2_V of FIFO36E2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity FRAME_ECCE3
-- Compiling architecture FRAME_ECCE3_V of FRAME_ECCE3
-- Compiling entity GLBL_VHD
-- Compiling architecture GLBL_VHD_V of GLBL_VHD
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity HARD_SYNC
-- Compiling architecture HARD_SYNC_V of HARD_SYNC
-- Loading package std_logic_textio
-- Compiling entity HPIO_VREF
-- Compiling architecture HPIO_VREF_V of HPIO_VREF
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFCTRL
-- Compiling architecture IBUFCTRL_V of IBUFCTRL
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDSE3
-- Compiling architecture IBUFDSE3_V of IBUFDSE3
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_GTE3
-- Compiling architecture IBUFDS_GTE3_V of IBUFDS_GTE3
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_IBUFDISABLE_INT
-- Compiling architecture IBUFDS_IBUFDISABLE_INT_V of IBUFDS_IBUFDISABLE_INT
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE_INT
-- Compiling architecture IBUFDS_INTERMDISABLE_INT_V of IBUFDS_INTERMDISABLE_INT
-- Compiling entity IBUFE3
-- Compiling architecture IBUFE3_V of IBUFE3
-- Compiling entity IBUF_ANALOG
-- Compiling architecture IBUF_ANALOG_V of IBUF_ANALOG
-- Compiling entity IOBUF_ANALOG
-- Compiling architecture IOBUF_ANALOG_V of IOBUF_ANALOG
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity ICAPE3
-- Compiling architecture ICAPE3_V of ICAPE3
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDDRE1
-- Compiling architecture IDDRE1_V of IDDRE1
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IDELAYE3
-- Compiling architecture IDELAYE3_V of IDELAYE3
-- Compiling entity INBUF
-- Compiling architecture INBUF_V of INBUF
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDSE3
-- Compiling architecture IOBUFDSE3_V of IOBUFDSE3
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUFE3
-- Compiling architecture IOBUFE3_V of IOBUFE3
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity MASTER_JTAG
-- Compiling architecture MASTER_JTAG_V of MASTER_JTAG
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity MMCME3_ADV
-- Compiling architecture MMCME3_ADV_V of MMCME3_ADV
-- Compiling entity MMCME3_BASE
-- Compiling architecture MMCME3_BASE_V of MMCME3_BASE
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF9
-- Compiling architecture MUXF9_V of MUXF9
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_GTE3
-- Compiling architecture OBUFDS_GTE3_V of OBUFDS_GTE3
-- Compiling entity OBUFDS_GTE3_ADV
-- Compiling architecture OBUFDS_GTE3_ADV_V of OBUFDS_GTE3_ADV
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_DCIEN
-- Compiling architecture OBUFTDS_DCIEN_V of OBUFTDS_DCIEN
-- Compiling entity OBUFT_DCIEN
-- Compiling architecture OBUFT_DCIEN_V of OBUFT_DCIEN
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity ODDRE1
-- Compiling architecture ODDRE1_V of ODDRE1
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity ODELAYE3
-- Compiling architecture ODELAYE3_V of ODELAYE3
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity PLLE3_ADV
-- Compiling architecture PLLE3_ADV_V of PLLE3_ADV
-- Compiling entity PLLE3_BASE
-- Compiling architecture PLLE3_BASE_V of PLLE3_BASE
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM256X1D
-- Compiling architecture RAM256X1D_V of RAM256X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM32M16
-- Compiling architecture RAM32M16_V of RAM32M16
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM512X1S
-- Compiling architecture RAM512X1S_V of RAM512X1S
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAM64M8
-- Compiling architecture RAM64M8_V of RAM64M8
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X8SW
-- Compiling architecture RAM64X8SW_V of RAM64X8SW
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RAMB18E2
-- Compiling architecture RAMB18E2_V of RAMB18E2
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity RAMB36E2
-- Compiling architecture RAMB36E2_V of RAMB36E2
-- Compiling entity RAMD32
-- Compiling architecture RAMD32_V of RAMD32
-- Compiling entity RAMD64E
-- Compiling architecture RAMD64E_V of RAMD64E
-- Compiling entity RAMS32
-- Compiling architecture RAMS32_V of RAMS32
-- Compiling entity RAMS64E
-- Compiling architecture RAMS64E_V of RAMS64E
-- Compiling entity RAMS64E1
-- Compiling architecture RAMS64E1_V of RAMS64E1
-- Compiling entity RIU_OR
-- Compiling architecture RIU_OR_V of RIU_OR
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity SIM_CONFIGE3
-- Compiling architecture SIM_CONFIGE3_V of SIM_CONFIGE3
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity STARTUPE3
-- Compiling architecture STARTUPE3_V of STARTUPE3
-- Compiling entity SYSMONE1
-- Compiling architecture SYSMONE1_V of SYSMONE1
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity BUFG_PS
-- Compiling architecture BUFG_PS_V of BUFG_PS
-- Compiling entity FRAME_ECCE4
-- Compiling architecture FRAME_ECCE4_V of FRAME_ECCE4
-- Compiling entity IBUFDS_DPHY
-- Compiling architecture IBUFDS_DPHY_V of IBUFDS_DPHY
-- Compiling entity IBUFDS_GTE4
-- Compiling architecture IBUFDS_GTE4_V of IBUFDS_GTE4
-- Compiling entity OBUFDS_DPHY
-- Compiling architecture OBUFDS_DPHY_V of OBUFDS_DPHY
-- Compiling entity OBUFDS_GTE4
-- Compiling architecture OBUFDS_GTE4_V of OBUFDS_GTE4
-- Compiling entity OBUFDS_GTE4_ADV
-- Compiling architecture OBUFDS_GTE4_ADV_V of OBUFDS_GTE4_ADV
-- Compiling entity SYSMONE4
-- Compiling architecture SYSMONE4_V of SYSMONE4
-- Compiling entity URAM288
-- Compiling architecture URAM288_V of URAM288
-- Compiling entity URAM288_BASE
-- Compiling architecture URAM288_BASE_V of URAM288_BASE
-- Compiling entity MMCME4_ADV
-- Compiling architecture MMCME4_ADV_V of MMCME4_ADV
-- Compiling entity MMCME4_BASE
-- Compiling architecture MMCME4_BASE_V of MMCME4_BASE
-- Compiling entity PLLE4_ADV
-- Compiling architecture PLLE4_ADV_V of PLLE4_ADV
-- Compiling entity PLLE4_BASE
-- Compiling architecture PLLE4_BASE_V of PLLE4_BASE
-- Compiling entity VCU
-- Compiling architecture VCU_V of VCU
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity SRL32E
-- Compiling architecture SRL32E_V of SRL32E
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity BITSLICE_CONTROL
-- Compiling architecture BITSLICE_CONTROL_V of BITSLICE_CONTROL
-- Compiling entity CMAC
-- Compiling architecture CMAC_V of CMAC
-- Compiling entity CMACE4
-- Compiling architecture CMACE4_V of CMACE4
-- Compiling entity FE
-- Compiling architecture FE_V of FE
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity GTHE3_CHANNEL
-- Compiling architecture GTHE3_CHANNEL_V of GTHE3_CHANNEL
-- Compiling entity GTHE3_COMMON
-- Compiling architecture GTHE3_COMMON_V of GTHE3_COMMON
-- Compiling entity GTHE4_CHANNEL
-- Compiling architecture GTHE4_CHANNEL_V of GTHE4_CHANNEL
-- Compiling entity GTHE4_COMMON
-- Compiling architecture GTHE4_COMMON_V of GTHE4_COMMON
-- Compiling entity GTPE2_CHANNEL
-- Compiling architecture GTPE2_CHANNEL_V of GTPE2_CHANNEL
-- Compiling entity GTPE2_COMMON
-- Compiling architecture GTPE2_COMMON_V of GTPE2_COMMON
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity GTYE3_CHANNEL
-- Compiling architecture GTYE3_CHANNEL_V of GTYE3_CHANNEL
-- Compiling entity GTYE3_COMMON
-- Compiling architecture GTYE3_COMMON_V of GTYE3_COMMON
-- Compiling entity GTYE4_CHANNEL
-- Compiling architecture GTYE4_CHANNEL_V of GTYE4_CHANNEL
-- Compiling entity GTYE4_COMMON
-- Compiling architecture GTYE4_COMMON_V of GTYE4_COMMON
-- Compiling entity HBM_ONE_STACK_INTF
-- Compiling architecture HBM_ONE_STACK_INTF_V of HBM_ONE_STACK_INTF
-- Compiling entity HBM_TWO_STACK_INTF
-- Compiling architecture HBM_TWO_STACK_INTF_V of HBM_TWO_STACK_INTF
-- Compiling entity HSADC
-- Compiling architecture HSADC_V of HSADC
-- Compiling entity HSDAC
-- Compiling architecture HSDAC_V of HSDAC
-- Compiling entity ILKN
-- Compiling architecture ILKN_V of ILKN
-- Compiling entity ILKNE4
-- Compiling architecture ILKNE4_V of ILKNE4
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity ISERDESE3
-- Compiling architecture ISERDESE3_V of ISERDESE3
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity OSERDESE3
-- Compiling architecture OSERDESE3_V of OSERDESE3
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PCIE40E4
-- Compiling architecture PCIE40E4_V of PCIE40E4
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0
-- Compiling entity PCIE_3_1
-- Compiling architecture PCIE_3_1_V of PCIE_3_1
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
-- Compiling entity RXTX_BITSLICE
-- Compiling architecture RXTX_BITSLICE_V of RXTX_BITSLICE
-- Compiling entity RX_BITSLICE
-- Compiling architecture RX_BITSLICE_V of RX_BITSLICE
-- Compiling entity TX_BITSLICE
-- Compiling architecture TX_BITSLICE_V of TX_BITSLICE
-- Compiling entity TX_BITSLICE_TRI
-- Compiling architecture TX_BITSLICE_TRI_V of TX_BITSLICE_TRI
End time: 10:37:57 on Dec 17,2024, Elapsed time: 0:00:12
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unisim)
==============================================================================

 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unimacro /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unimacro 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:37:57 on Dec 17,2024
vcom -source -93 -work unimacro -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 10:37:58 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:unifast)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unifast /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unifast 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:37:59 on Dec 17,2024
vcom -source -93 -work unifast -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_FAST_V of GTHE2_CHANNEL
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_FAST_V of GTXE2_CHANNEL
End time: 10:38:00 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.56 % complete

Compiling verilog library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unisim)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unisims_ver /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisims_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:01 on Dec 17,2024
vlog -source -work unisims_ver -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module AND2B1L
-- Compiling module AUTOBUF
-- Compiling module BIBUF
-- Compiling module BITSLICE_CONTROL
-- Compiling module BSCANE2
-- Compiling module BUF
-- Compiling module BUFCE_LEAF
-- Compiling module BUFCE_ROW
-- Compiling module BUFG
-- Compiling module BUFGCE
-- Compiling module BUFGCE_DIV
-- Compiling module BUFGCTRL
-- Compiling module BUFGP
-- Compiling module BUFG_GT
-- Compiling module BUFG_GT_SYNC
-- Compiling module BUFG_PS
-- Compiling module BUFH
-- Compiling module BUFHCE
-- Compiling module BUFIO
-- Compiling module BUFMR
-- Compiling module BUFMRCE
-- Compiling module BUFR
-- Compiling module CAPTUREE2
-- Compiling module CARRY4
-- Compiling module CARRY8
-- Compiling module CFGLUT5
-- Compiling module CMAC
-- Compiling module CMACE4
-- Compiling module DCIRESET
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module DIFFINBUF
-- Compiling module DNA_PORT
-- Compiling module DNA_PORTE2
-- Compiling module DPHY_DIFFINBUF
-- Compiling module DSP48E1
-- Compiling module DSP48E2
-- Compiling module DSP_ALU
-- Compiling module DSP_A_B_DATA
-- Compiling module DSP_C_DATA
-- Compiling module DSP_MULTIPLIER
-- Compiling module DSP_M_DATA
-- Compiling module DSP_OUTPUT
-- Compiling module DSP_PREADD
-- Compiling module DSP_PREADD_DATA
-- Compiling module EFUSE_USR
-- Compiling module FDCE
-- Compiling module FDPE
-- Compiling module FDRE
-- Compiling module FDSE
-- Compiling module FE
-- Compiling module FIFO18E1
-- Compiling module FF18_INTERNAL_VLOG
-- Compiling module FIFO18E2
-- Compiling module FIFO36E1
-- Compiling module FF36_INTERNAL_VLOG
-- Compiling module FIFO36E2
-- Compiling module FRAME_ECCE2
-- Compiling module FRAME_ECCE3
-- Compiling module FRAME_ECCE4
-- Compiling module GND
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTHE2_COMMON
-- Compiling module GTHE3_CHANNEL
-- Compiling module GTHE3_COMMON
-- Compiling module GTHE4_CHANNEL
-- Compiling module GTHE4_COMMON
-- Compiling module GTPE2_CHANNEL
-- Compiling module GTPE2_COMMON
-- Compiling module GTXE2_CHANNEL
-- Compiling module GTXE2_COMMON
-- Compiling module GTYE3_CHANNEL
-- Compiling module GTYE3_COMMON
-- Compiling module GTYE4_CHANNEL
-- Compiling module GTYE4_COMMON
-- Compiling module HARD_SYNC
-- Compiling module HBM_ONE_STACK_INTF
-- Compiling module HBM_REF_CLK
-- Compiling module HBM_SNGLBLI_INTF_APB
-- Compiling module HBM_SNGLBLI_INTF_AXI
-- Compiling module HBM_TWO_STACK_INTF
-- Compiling module HPIO_VREF
-- Compiling module IBUF
-- Compiling module IBUFCTRL
-- Compiling module IBUFDS
-- Compiling module IBUFDSE3
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling module IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IBUFDS_DPHY
-- Compiling module IBUFDS_GTE2
-- Compiling module IBUFDS_GTE3
-- Compiling module IBUFDS_GTE4
-- Compiling module IBUFDS_IBUFDISABLE
-- Compiling module IBUFDS_IBUFDISABLE_INT
-- Compiling module IBUFDS_INTERMDISABLE
-- Compiling module IBUFDS_INTERMDISABLE_INT
-- Compiling module IBUFE3
-- Compiling module IBUF_ANALOG
-- Compiling module IBUF_IBUFDISABLE
-- Compiling module IBUF_INTERMDISABLE
-- Compiling module ICAPE2
-- Compiling module ICAPE3
-- Compiling module IDDR
-- Compiling module IDDRE1
-- Compiling module IDDR_2CLK
-- Compiling module IDELAYCTRL
-- Compiling module IDELAYE2
-- Compiling module IDELAYE2_FINEDELAY
-- Compiling module IDELAYE3
-- Compiling module ILKN
-- Compiling module ILKNE4
-- Compiling module INBUF
-- Compiling module INV
-- Compiling module IN_FIFO
-- Compiling module IOBUF
-- Compiling module IOBUFDS
-- Compiling module IOBUFDSE3
-- Compiling module IOBUFDS_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT
-- Compiling module IOBUFDS_DIFF_OUT_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IOBUFDS_INTERMDISABLE
-- Compiling module IOBUFE3
-- Compiling module IOBUF_ANALOG
-- Compiling module IOBUF_DCIEN
-- Compiling module IOBUF_INTERMDISABLE
-- Compiling module ISERDES
-- Compiling module ISERDESE1
-- Compiling module bscntrl_iserdese1_vlog
-- Compiling module ice_iserdese1_vlog
-- Compiling module ISERDESE2
-- Compiling module ISERDESE3
-- Compiling module ISERDES_NODELAY
-- Compiling module JTAG_SIME2
-- Compiling module KEEPER
-- Compiling module LDCE
-- Compiling UDP latchsre_ldce
-- Compiling module LDPE
-- Compiling UDP latchsre_ldpe
-- Compiling module LUT1
-- Compiling UDP x_lut1_mux2
-- Compiling module LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module LUT3
-- Compiling UDP x_lut3_mux8
-- Compiling module LUT4
-- Compiling module LUT5
-- Compiling module LUT6
-- Compiling module LUT6_2
-- Compiling module MASTER_JTAG
-- Compiling module MMCME2_ADV
-- Compiling module MMCME2_BASE
-- Compiling module MMCME3_ADV
-- Compiling module MMCME3_BASE
-- Compiling module MMCME4_ADV
-- Compiling module MMCME4_BASE
-- Compiling module MUXCY
-- Compiling module MUXF7
-- Compiling module MUXF8
-- Compiling module MUXF9
-- Compiling module OBUF
-- Compiling module OBUFDS
-- Compiling module OBUFDS_DPHY
-- Compiling module OBUFDS_GTE3
-- Compiling module OBUFDS_GTE3_ADV
-- Compiling module OBUFDS_GTE4
-- Compiling module OBUFDS_GTE4_ADV
-- Compiling module OBUFT
-- Compiling module OBUFTDS
-- Compiling module OBUFTDS_DCIEN
-- Compiling module OBUFT_DCIEN
-- Compiling module ODDR
-- Compiling module ODDRE1
-- Compiling module ODELAYE2
-- Compiling module ODELAYE2_FINEDELAY
-- Compiling module ODELAYE3
-- Compiling module OR2L
-- Compiling module OSERDES
-- Compiling module OSERDESE1
-- Compiling module selfheal_oserdese1_vlog
-- Compiling module plg_oserdese1_vlog
-- Compiling module rank12d_oserdese1_vlog
-- Compiling module trif_oserdese1_vlog
-- Compiling module txbuffer_oserdese1_vlog
-- Compiling module fifo_tdpipe_oserdese1_vlog
-- Compiling module fifo_reset_oserdese1_vlog
-- Compiling module fifo_addr_oserdese1_vlog
-- Compiling module iodlyctrl_npre_oserdese1_vlog
-- Compiling module dout_oserdese1_vlog
-- Compiling module tout_oserdese1_vlog
-- Compiling module OSERDESE2
-- Compiling module OSERDESE3
-- Compiling module OUT_FIFO
-- Compiling module PCIE40E4
-- Compiling module PCIE4CE4
-- Compiling module PCIE_2_1
-- Compiling module PCIE_3_0
-- Compiling module PCIE_3_1
-- Compiling module PHASER_IN
-- Compiling module PHASER_IN_PHY
-- Compiling module PHASER_OUT
-- Compiling module PHASER_OUT_PHY
-- Compiling module PHASER_REF
-- Compiling module PHY_CONTROL
-- Compiling module PLLE2_ADV
-- Compiling module PLLE2_BASE
-- Compiling module PLLE3_ADV
-- Compiling module PLLE3_BASE
-- Compiling module PLLE4_ADV
-- Compiling module PLLE4_BASE
-- Compiling module PS7
-- Compiling module PS8
-- Compiling module PULLDOWN
-- Compiling module PULLUP
-- Compiling module RAM128X1D
-- Compiling module RAM128X1S
-- Compiling module RAM256X1D
-- Compiling module RAM256X1S
-- Compiling module RAM32M
-- Compiling module RAM32M16
-- Compiling module RAM32X1D
-- Compiling module RAM32X1S
-- Compiling module RAM512X1S
-- Compiling module RAM64M
-- Compiling module RAM64M8
-- Compiling module RAM64X1D
-- Compiling module RAM64X1S
-- Compiling module RAM64X8SW
-- Compiling module RAMB18E1
-- Compiling module RB18_INTERNAL_VLOG
-- Compiling module RAMB18E2
-- Compiling module RAMB36E1
-- Compiling module RB36_INTERNAL_VLOG
-- Compiling module RAMB36E2
-- Compiling module RAMD32
-- Compiling module RAMD64E
-- Compiling module RAMS32
-- Compiling module RAMS64E
-- Compiling module RAMS64E1
-- Compiling module RIU_OR
-- Compiling module RXTX_BITSLICE
-- Compiling module RX_BITSLICE
-- Compiling module SIM_CONFIGE2
-- Compiling module SIM_CONFIGE3
-- Compiling module SRL16E
-- Compiling module SRLC16E
-- Compiling module SRLC32E
-- Compiling module STARTUPE2
-- Compiling module STARTUPE3
-- Compiling module SYSMONE1
-- Compiling module SYSMONE4
-- Compiling module TX_BITSLICE
-- Compiling module TX_BITSLICE_TRI
-- Compiling module URAM288
-- Compiling module URAM288_BASE
-- Compiling module USR_ACCESSE2
-- Compiling module VCC
-- Compiling module VCU
-- Compiling module XADC
-- Compiling module XORCY
-- Compiling module ZHOLD_DELAY
-- Compiling module AND2
-- Compiling module AND2B1
-- Compiling module AND2B2
-- Compiling module AND3
-- Compiling module AND3B1
-- Compiling module AND3B2
-- Compiling module AND3B3
-- Compiling module AND4
-- Compiling module AND4B1
-- Compiling module AND4B2
-- Compiling module AND4B3
-- Compiling module AND4B4
-- Compiling module AND5
-- Compiling module AND5B1
-- Compiling module AND5B2
-- Compiling module AND5B3
-- Compiling module AND5B4
-- Compiling module AND5B5
-- Compiling module BSCAN_SPARTAN3
-- Compiling module BSCAN_SPARTAN3A
-- Compiling module BSCAN_SPARTAN6
-- Compiling module BSCAN_VIRTEX4
-- Compiling module BSCAN_VIRTEX5
-- Compiling module BSCAN_VIRTEX6
-- Compiling module BUFGCE_1
-- Compiling module BUFGMUX
-- Compiling module BUFGMUX_1
-- Compiling module BUFGMUX_CTRL
-- Compiling module BUFGMUX_VIRTEX4
-- Compiling module BUFIO2
-- Compiling module CAPTURE_SPARTAN3
-- Compiling module CAPTURE_SPARTAN3A
-- Compiling module CAPTURE_VIRTEX4
-- Compiling module CAPTURE_VIRTEX5
-- Compiling module CAPTURE_VIRTEX6
-- Compiling module DCM
-- Compiling module DCM_BASE
-- Compiling module DCM_PS
-- Compiling module DSP48
-- Compiling module DSP48A
-- Compiling module DSP48A1
-- Compiling module DSP48E
-- Compiling module FD
-- Compiling module FDC
-- Compiling module FDCE_1
-- Compiling module FDCP
-- Compiling module FDCPE
-- Compiling module FDCPE_1
-- Compiling module FDCP_1
-- Compiling module FDC_1
-- Compiling module FDE
-- Compiling module FDE_1
-- Compiling module FDP
-- Compiling module FDPE_1
-- Compiling module FDP_1
-- Compiling module FDR
-- Compiling module FDRE_1
-- Compiling module FDRS
-- Compiling module FDRSE
-- Compiling module FDRSE_1
-- Compiling module FDRS_1
-- Compiling module FDR_1
-- Compiling module FDS
-- Compiling module FDSE_1
-- Compiling module FDS_1
-- Compiling module FD_1
-- Compiling module FIFO16
-- Compiling module FIFO18
-- Compiling module FIFO18_36
-- Compiling module FIFO36
-- Compiling module FIFO36_72
-- Compiling module FRAME_ECC_VIRTEX6
-- Compiling module GTPA1_DUAL
-- Compiling module GTXE1
-- Compiling module IBUFDS_BLVDS_25
-- Compiling module IBUFDS_GTXE1
-- Compiling module IBUFDS_LDT_25
-- Compiling module IBUFDS_LVDSEXT_25
-- Compiling module IBUFDS_LVDSEXT_25_DCI
-- Compiling module IBUFDS_LVDSEXT_33
-- Compiling module IBUFDS_LVDSEXT_33_DCI
-- Compiling module IBUFDS_LVDS_25
-- Compiling module IBUFDS_LVDS_25_DCI
-- Compiling module IBUFDS_LVDS_33
-- Compiling module IBUFDS_LVDS_33_DCI
-- Compiling module IBUFDS_LVPECL_25
-- Compiling module IBUFDS_LVPECL_33
-- Compiling module IBUFDS_ULVDS_25
-- Compiling module IBUFG
-- Compiling module IBUFGDS
-- Compiling module IBUFGDS_BLVDS_25
-- Compiling module IBUFGDS_DIFF_OUT
-- Compiling module IBUFGDS_LDT_25
-- Compiling module IBUFGDS_LVDSEXT_25
-- Compiling module IBUFGDS_LVDSEXT_25_DCI
-- Compiling module IBUFGDS_LVDSEXT_33
-- Compiling module IBUFGDS_LVDSEXT_33_DCI
-- Compiling module IBUFGDS_LVDS_25
-- Compiling module IBUFGDS_LVDS_25_DCI
-- Compiling module IBUFGDS_LVDS_33
-- Compiling module IBUFGDS_LVDS_33_DCI
-- Compiling module IBUFGDS_LVPECL_25
-- Compiling module IBUFGDS_LVPECL_33
-- Compiling module IBUFGDS_ULVDS_25
-- Compiling module IBUFG_AGP
-- Compiling module IBUFG_CTT
-- Compiling module IBUFG_GTL
-- Compiling module IBUFG_GTLP
-- Compiling module IBUFG_GTLP_DCI
-- Compiling module IBUFG_GTL_DCI
-- Compiling module IBUFG_HSTL_I
-- Compiling module IBUFG_HSTL_II
-- Compiling module IBUFG_HSTL_III
-- Compiling module IBUFG_HSTL_III_18
-- Compiling module IBUFG_HSTL_III_DCI
-- Compiling module IBUFG_HSTL_III_DCI_18
-- Compiling module IBUFG_HSTL_II_18
-- Compiling module IBUFG_HSTL_II_DCI
-- Compiling module IBUFG_HSTL_II_DCI_18
-- Compiling module IBUFG_HSTL_IV
-- Compiling module IBUFG_HSTL_IV_18
-- Compiling module IBUFG_HSTL_IV_DCI
-- Compiling module IBUFG_HSTL_IV_DCI_18
-- Compiling module IBUFG_HSTL_I_18
-- Compiling module IBUFG_HSTL_I_DCI
-- Compiling module IBUFG_HSTL_I_DCI_18
-- Compiling module IBUFG_LVCMOS12
-- Compiling module IBUFG_LVCMOS15
-- Compiling module IBUFG_LVCMOS18
-- Compiling module IBUFG_LVCMOS2
-- Compiling module IBUFG_LVCMOS25
-- Compiling module IBUFG_LVCMOS33
-- Compiling module IBUFG_LVDCI_15
-- Compiling module IBUFG_LVDCI_18
-- Compiling module IBUFG_LVDCI_25
-- Compiling module IBUFG_LVDCI_33
-- Compiling module IBUFG_LVDCI_DV2_15
-- Compiling module IBUFG_LVDCI_DV2_18
-- Compiling module IBUFG_LVDCI_DV2_25
-- Compiling module IBUFG_LVDCI_DV2_33
-- Compiling module IBUFG_LVDS
-- Compiling module IBUFG_LVPECL
-- Compiling module IBUFG_LVTTL
-- Compiling module IBUFG_PCI33_3
-- Compiling module IBUFG_PCI33_5
-- Compiling module IBUFG_PCI66_3
-- Compiling module IBUFG_PCIX
-- Compiling module IBUFG_PCIX66_3
-- Compiling module IBUFG_SSTL18_I
-- Compiling module IBUFG_SSTL18_II
-- Compiling module IBUFG_SSTL18_II_DCI
-- Compiling module IBUFG_SSTL18_I_DCI
-- Compiling module IBUFG_SSTL2_I
-- Compiling module IBUFG_SSTL2_II
-- Compiling module IBUFG_SSTL2_II_DCI
-- Compiling module IBUFG_SSTL2_I_DCI
-- Compiling module IBUFG_SSTL3_I
-- Compiling module IBUFG_SSTL3_II
-- Compiling module IBUFG_SSTL3_II_DCI
-- Compiling module IBUFG_SSTL3_I_DCI
-- Compiling module IBUF_AGP
-- Compiling module IBUF_CTT
-- Compiling module IBUF_GTL
-- Compiling module IBUF_GTLP
-- Compiling module IBUF_GTLP_DCI
-- Compiling module IBUF_GTL_DCI
-- Compiling module IBUF_HSTL_I
-- Compiling module IBUF_HSTL_II
-- Compiling module IBUF_HSTL_III
-- Compiling module IBUF_HSTL_III_18
-- Compiling module IBUF_HSTL_III_DCI
-- Compiling module IBUF_HSTL_III_DCI_18
-- Compiling module IBUF_HSTL_II_18
-- Compiling module IBUF_HSTL_II_DCI
-- Compiling module IBUF_HSTL_II_DCI_18
-- Compiling module IBUF_HSTL_IV
-- Compiling module IBUF_HSTL_IV_18
-- Compiling module IBUF_HSTL_IV_DCI
-- Compiling module IBUF_HSTL_IV_DCI_18
-- Compiling module IBUF_HSTL_I_18
-- Compiling module IBUF_HSTL_I_DCI
-- Compiling module IBUF_HSTL_I_DCI_18
-- Compiling module IBUF_LVCMOS12
-- Compiling module IBUF_LVCMOS15
-- Compiling module IBUF_LVCMOS18
-- Compiling module IBUF_LVCMOS2
-- Compiling module IBUF_LVCMOS25
-- Compiling module IBUF_LVCMOS33
-- Compiling module IBUF_LVDCI_15
-- Compiling module IBUF_LVDCI_18
-- Compiling module IBUF_LVDCI_25
-- Compiling module IBUF_LVDCI_33
-- Compiling module IBUF_LVDCI_DV2_15
-- Compiling module IBUF_LVDCI_DV2_18
-- Compiling module IBUF_LVDCI_DV2_25
-- Compiling module IBUF_LVDCI_DV2_33
-- Compiling module IBUF_LVDS
-- Compiling module IBUF_LVPECL
-- Compiling module IBUF_LVTTL
-- Compiling module IBUF_PCI33_3
-- Compiling module IBUF_PCI33_5
-- Compiling module IBUF_PCI66_3
-- Compiling module IBUF_PCIX
-- Compiling module IBUF_PCIX66_3
-- Compiling module IBUF_SSTL18_I
-- Compiling module IBUF_SSTL18_II
-- Compiling module IBUF_SSTL18_II_DCI
-- Compiling module IBUF_SSTL18_I_DCI
-- Compiling module IBUF_SSTL2_I
-- Compiling module IBUF_SSTL2_II
-- Compiling module IBUF_SSTL2_II_DCI
-- Compiling module IBUF_SSTL2_I_DCI
-- Compiling module IBUF_SSTL3_I
-- Compiling module IBUF_SSTL3_II
-- Compiling module IBUF_SSTL3_II_DCI
-- Compiling module IBUF_SSTL3_I_DCI
-- Compiling module ICAP_SPARTAN3A
-- Compiling module ICAP_SPARTAN6
-- Compiling module ICAP_VIRTEX4
-- Compiling module ICAP_VIRTEX5
-- Compiling module ICAP_VIRTEX6
-- Compiling module IDDR2
-- Compiling module IDELAY
-- Compiling module IOBUFDS_BLVDS_25
-- Compiling module IOBUF_AGP
-- Compiling module IOBUF_CTT
-- Compiling module IOBUF_F_12
-- Compiling module IOBUF_F_16
-- Compiling module IOBUF_F_2
-- Compiling module IOBUF_F_24
-- Compiling module IOBUF_F_4
-- Compiling module IOBUF_F_6
-- Compiling module IOBUF_F_8
-- Compiling module IOBUF_GTL
-- Compiling module IOBUF_GTLP
-- Compiling module IOBUF_GTLP_DCI
-- Compiling module IOBUF_GTL_DCI
-- Compiling module IOBUF_HSTL_I
-- Compiling module IOBUF_HSTL_II
-- Compiling module IOBUF_HSTL_III
-- Compiling module IOBUF_HSTL_III_18
-- Compiling module IOBUF_HSTL_II_18
-- Compiling module IOBUF_HSTL_II_DCI
-- Compiling module IOBUF_HSTL_II_DCI_18
-- Compiling module IOBUF_HSTL_IV
-- Compiling module IOBUF_HSTL_IV_18
-- Compiling module IOBUF_HSTL_IV_DCI
-- Compiling module IOBUF_HSTL_IV_DCI_18
-- Compiling module IOBUF_HSTL_I_18
-- Compiling module IOBUF_LVCMOS12
-- Compiling module IOBUF_LVCMOS12_F_2
-- Compiling module IOBUF_LVCMOS12_F_4
-- Compiling module IOBUF_LVCMOS12_F_6
-- Compiling module IOBUF_LVCMOS12_F_8
-- Compiling module IOBUF_LVCMOS12_S_2
-- Compiling module IOBUF_LVCMOS12_S_4
-- Compiling module IOBUF_LVCMOS12_S_6
-- Compiling module IOBUF_LVCMOS12_S_8
-- Compiling module IOBUF_LVCMOS15
-- Compiling module IOBUF_LVCMOS15_F_12
-- Compiling module IOBUF_LVCMOS15_F_16
-- Compiling module IOBUF_LVCMOS15_F_2
-- Compiling module IOBUF_LVCMOS15_F_4
-- Compiling module IOBUF_LVCMOS15_F_6
-- Compiling module IOBUF_LVCMOS15_F_8
-- Compiling module IOBUF_LVCMOS15_S_12
-- Compiling module IOBUF_LVCMOS15_S_16
-- Compiling module IOBUF_LVCMOS15_S_2
-- Compiling module IOBUF_LVCMOS15_S_4
-- Compiling module IOBUF_LVCMOS15_S_6
-- Compiling module IOBUF_LVCMOS15_S_8
-- Compiling module IOBUF_LVCMOS18
-- Compiling module IOBUF_LVCMOS18_F_12
-- Compiling module IOBUF_LVCMOS18_F_16
-- Compiling module IOBUF_LVCMOS18_F_2
-- Compiling module IOBUF_LVCMOS18_F_4
-- Compiling module IOBUF_LVCMOS18_F_6
-- Compiling module IOBUF_LVCMOS18_F_8
-- Compiling module IOBUF_LVCMOS18_S_12
-- Compiling module IOBUF_LVCMOS18_S_16
-- Compiling module IOBUF_LVCMOS18_S_2
-- Compiling module IOBUF_LVCMOS18_S_4
-- Compiling module IOBUF_LVCMOS18_S_6
-- Compiling module IOBUF_LVCMOS18_S_8
-- Compiling module IOBUF_LVCMOS2
-- Compiling module IOBUF_LVCMOS25
-- Compiling module IOBUF_LVCMOS25_F_12
-- Compiling module IOBUF_LVCMOS25_F_16
-- Compiling module IOBUF_LVCMOS25_F_2
-- Compiling module IOBUF_LVCMOS25_F_24
-- Compiling module IOBUF_LVCMOS25_F_4
-- Compiling module IOBUF_LVCMOS25_F_6
-- Compiling module IOBUF_LVCMOS25_F_8
-- Compiling module IOBUF_LVCMOS25_S_12
-- Compiling module IOBUF_LVCMOS25_S_16
-- Compiling module IOBUF_LVCMOS25_S_2
-- Compiling module IOBUF_LVCMOS25_S_24
-- Compiling module IOBUF_LVCMOS25_S_4
-- Compiling module IOBUF_LVCMOS25_S_6
-- Compiling module IOBUF_LVCMOS25_S_8
-- Compiling module IOBUF_LVCMOS33
-- Compiling module IOBUF_LVCMOS33_F_12
-- Compiling module IOBUF_LVCMOS33_F_16
-- Compiling module IOBUF_LVCMOS33_F_2
-- Compiling module IOBUF_LVCMOS33_F_24
-- Compiling module IOBUF_LVCMOS33_F_4
-- Compiling module IOBUF_LVCMOS33_F_6
-- Compiling module IOBUF_LVCMOS33_F_8
-- Compiling module IOBUF_LVCMOS33_S_12
-- Compiling module IOBUF_LVCMOS33_S_16
-- Compiling module IOBUF_LVCMOS33_S_2
-- Compiling module IOBUF_LVCMOS33_S_24
-- Compiling module IOBUF_LVCMOS33_S_4
-- Compiling module IOBUF_LVCMOS33_S_6
-- Compiling module IOBUF_LVCMOS33_S_8
-- Compiling module IOBUF_LVDCI_15
-- Compiling module IOBUF_LVDCI_18
-- Compiling module IOBUF_LVDCI_25
-- Compiling module IOBUF_LVDCI_33
-- Compiling module IOBUF_LVDCI_DV2_15
-- Compiling module IOBUF_LVDCI_DV2_18
-- Compiling module IOBUF_LVDCI_DV2_25
-- Compiling module IOBUF_LVDCI_DV2_33
-- Compiling module IOBUF_LVDS
-- Compiling module IOBUF_LVPECL
-- Compiling module IOBUF_LVTTL
-- Compiling module IOBUF_LVTTL_F_12
-- Compiling module IOBUF_LVTTL_F_16
-- Compiling module IOBUF_LVTTL_F_2
-- Compiling module IOBUF_LVTTL_F_24
-- Compiling module IOBUF_LVTTL_F_4
-- Compiling module IOBUF_LVTTL_F_6
-- Compiling module IOBUF_LVTTL_F_8
-- Compiling module IOBUF_LVTTL_S_12
-- Compiling module IOBUF_LVTTL_S_16
-- Compiling module IOBUF_LVTTL_S_2
-- Compiling module IOBUF_LVTTL_S_24
-- Compiling module IOBUF_LVTTL_S_4
-- Compiling module IOBUF_LVTTL_S_6
-- Compiling module IOBUF_LVTTL_S_8
-- Compiling module IOBUF_PCI33_3
-- Compiling module IOBUF_PCI33_5
-- Compiling module IOBUF_PCI66_3
-- Compiling module IOBUF_PCIX
-- Compiling module IOBUF_PCIX66_3
-- Compiling module IOBUF_SSTL18_I
-- Compiling module IOBUF_SSTL18_II
-- Compiling module IOBUF_SSTL18_II_DCI
-- Compiling module IOBUF_SSTL2_I
-- Compiling module IOBUF_SSTL2_II
-- Compiling module IOBUF_SSTL2_II_DCI
-- Compiling module IOBUF_SSTL3_I
-- Compiling module IOBUF_SSTL3_II
-- Compiling module IOBUF_SSTL3_II_DCI
-- Compiling module IOBUF_S_12
-- Compiling module IOBUF_S_16
-- Compiling module IOBUF_S_2
-- Compiling module IOBUF_S_24
-- Compiling module IOBUF_S_4
-- Compiling module IOBUF_S_6
-- Compiling module IOBUF_S_8
-- Compiling module IODELAY
-- Compiling module IODELAY2
-- Compiling module IODELAYE1
-- Compiling module KEY_CLEAR
-- Compiling module LD
-- Compiling module LDC
-- Compiling module LDCE_1
-- Compiling module LDCP
-- Compiling module LDCPE
-- Compiling module LDCPE_1
-- Compiling module LDCP_1
-- Compiling module LDC_1
-- Compiling module LDE
-- Compiling module LDE_1
-- Compiling module LDP
-- Compiling module LDPE_1
-- Compiling module LDP_1
-- Compiling module LD_1
-- Compiling module LUT1_D
-- Compiling module LUT1_L
-- Compiling module LUT2_D
-- Compiling module LUT2_L
-- Compiling module LUT3_D
-- Compiling module LUT3_L
-- Compiling module LUT4_D
-- Compiling module LUT4_L
-- Compiling module LUT5_D
-- Compiling module LUT5_L
-- Compiling module LUT6_D
-- Compiling module LUT6_L
-- Compiling module MMCM_ADV
-- Compiling module MMCM_BASE
-- Compiling module MULT18X18
-- Compiling module MULT18X18S
-- Compiling module MULT18X18SIO
-- Compiling module MULT_AND
-- Compiling module MUXCY_D
-- Compiling module MUXCY_L
-- Compiling module MUXF5
-- Compiling module MUXF5_D
-- Compiling module MUXF5_L
-- Compiling module MUXF6
-- Compiling module MUXF6_D
-- Compiling module MUXF6_L
-- Compiling module MUXF7_D
-- Compiling module MUXF7_L
-- Compiling module MUXF8_D
-- Compiling module MUXF8_L
-- Compiling module NAND2
-- Compiling module NAND2B1
-- Compiling module NAND2B2
-- Compiling module NAND3
-- Compiling module NAND3B1
-- Compiling module NAND3B2
-- Compiling module NAND3B3
-- Compiling module NAND4
-- Compiling module NAND4B1
-- Compiling module NAND4B2
-- Compiling module NAND4B3
-- Compiling module NAND4B4
-- Compiling module NAND5
-- Compiling module NAND5B1
-- Compiling module NAND5B2
-- Compiling module NAND5B3
-- Compiling module NAND5B4
-- Compiling module NAND5B5
-- Compiling module NOR2
-- Compiling module NOR2B1
-- Compiling module NOR2B2
-- Compiling module NOR3
-- Compiling module NOR3B1
-- Compiling module NOR3B2
-- Compiling module NOR3B3
-- Compiling module NOR4
-- Compiling module NOR4B1
-- Compiling module NOR4B2
-- Compiling module NOR4B3
-- Compiling module NOR4B4
-- Compiling module NOR5
-- Compiling module NOR5B1
-- Compiling module NOR5B2
-- Compiling module NOR5B3
-- Compiling module NOR5B4
-- Compiling module NOR5B5
-- Compiling module OBUFDS_BLVDS_25
-- Compiling module OBUFDS_LDT_25
-- Compiling module OBUFDS_LVDSEXT_25
-- Compiling module OBUFDS_LVDSEXT_33
-- Compiling module OBUFDS_LVDS_25
-- Compiling module OBUFDS_LVDS_33
-- Compiling module OBUFDS_LVPECL_25
-- Compiling module OBUFDS_LVPECL_33
-- Compiling module OBUFDS_ULVDS_25
-- Compiling module OBUFTDS_BLVDS_25
-- Compiling module OBUFTDS_LDT_25
-- Compiling module OBUFTDS_LVDSEXT_25
-- Compiling module OBUFTDS_LVDSEXT_33
-- Compiling module OBUFTDS_LVDS_25
-- Compiling module OBUFTDS_LVDS_33
-- Compiling module OBUFTDS_LVPECL_25
-- Compiling module OBUFTDS_LVPECL_33
-- Compiling module OBUFTDS_ULVDS_25
-- Compiling module OBUFT_AGP
-- Compiling module OBUFT_CTT
-- Compiling module OBUFT_F_12
-- Compiling module OBUFT_F_16
-- Compiling module OBUFT_F_2
-- Compiling module OBUFT_F_24
-- Compiling module OBUFT_F_4
-- Compiling module OBUFT_F_6
-- Compiling module OBUFT_F_8
-- Compiling module OBUFT_GTL
-- Compiling module OBUFT_GTLP
-- Compiling module OBUFT_GTLP_DCI
-- Compiling module OBUFT_GTL_DCI
-- Compiling module OBUFT_HSTL_I
-- Compiling module OBUFT_HSTL_II
-- Compiling module OBUFT_HSTL_III
-- Compiling module OBUFT_HSTL_III_18
-- Compiling module OBUFT_HSTL_III_DCI
-- Compiling module OBUFT_HSTL_III_DCI_18
-- Compiling module OBUFT_HSTL_II_18
-- Compiling module OBUFT_HSTL_II_DCI
-- Compiling module OBUFT_HSTL_II_DCI_18
-- Compiling module OBUFT_HSTL_IV
-- Compiling module OBUFT_HSTL_IV_18
-- Compiling module OBUFT_HSTL_IV_DCI
-- Compiling module OBUFT_HSTL_IV_DCI_18
-- Compiling module OBUFT_HSTL_I_18
-- Compiling module OBUFT_HSTL_I_DCI
-- Compiling module OBUFT_HSTL_I_DCI_18
-- Compiling module OBUFT_LVCMOS12
-- Compiling module OBUFT_LVCMOS12_F_2
-- Compiling module OBUFT_LVCMOS12_F_4
-- Compiling module OBUFT_LVCMOS12_F_6
-- Compiling module OBUFT_LVCMOS12_F_8
-- Compiling module OBUFT_LVCMOS12_S_2
-- Compiling module OBUFT_LVCMOS12_S_4
-- Compiling module OBUFT_LVCMOS12_S_6
-- Compiling module OBUFT_LVCMOS12_S_8
-- Compiling module OBUFT_LVCMOS15
-- Compiling module OBUFT_LVCMOS15_F_12
-- Compiling module OBUFT_LVCMOS15_F_16
-- Compiling module OBUFT_LVCMOS15_F_2
-- Compiling module OBUFT_LVCMOS15_F_4
-- Compiling module OBUFT_LVCMOS15_F_6
-- Compiling module OBUFT_LVCMOS15_F_8
-- Compiling module OBUFT_LVCMOS15_S_12
-- Compiling module OBUFT_LVCMOS15_S_16
-- Compiling module OBUFT_LVCMOS15_S_2
-- Compiling module OBUFT_LVCMOS15_S_4
-- Compiling module OBUFT_LVCMOS15_S_6
-- Compiling module OBUFT_LVCMOS15_S_8
-- Compiling module OBUFT_LVCMOS18
-- Compiling module OBUFT_LVCMOS18_F_12
-- Compiling module OBUFT_LVCMOS18_F_16
-- Compiling module OBUFT_LVCMOS18_F_2
-- Compiling module OBUFT_LVCMOS18_F_4
-- Compiling module OBUFT_LVCMOS18_F_6
-- Compiling module OBUFT_LVCMOS18_F_8
-- Compiling module OBUFT_LVCMOS18_S_12
-- Compiling module OBUFT_LVCMOS18_S_16
-- Compiling module OBUFT_LVCMOS18_S_2
-- Compiling module OBUFT_LVCMOS18_S_4
-- Compiling module OBUFT_LVCMOS18_S_6
-- Compiling module OBUFT_LVCMOS18_S_8
-- Compiling module OBUFT_LVCMOS2
-- Compiling module OBUFT_LVCMOS25
-- Compiling module OBUFT_LVCMOS25_F_12
-- Compiling module OBUFT_LVCMOS25_F_16
-- Compiling module OBUFT_LVCMOS25_F_2
-- Compiling module OBUFT_LVCMOS25_F_24
-- Compiling module OBUFT_LVCMOS25_F_4
-- Compiling module OBUFT_LVCMOS25_F_6
-- Compiling module OBUFT_LVCMOS25_F_8
-- Compiling module OBUFT_LVCMOS25_S_12
-- Compiling module OBUFT_LVCMOS25_S_16
-- Compiling module OBUFT_LVCMOS25_S_2
-- Compiling module OBUFT_LVCMOS25_S_24
-- Compiling module OBUFT_LVCMOS25_S_4
-- Compiling module OBUFT_LVCMOS25_S_6
-- Compiling module OBUFT_LVCMOS25_S_8
-- Compiling module OBUFT_LVCMOS33
-- Compiling module OBUFT_LVCMOS33_F_12
-- Compiling module OBUFT_LVCMOS33_F_16
-- Compiling module OBUFT_LVCMOS33_F_2
-- Compiling module OBUFT_LVCMOS33_F_24
-- Compiling module OBUFT_LVCMOS33_F_4
-- Compiling module OBUFT_LVCMOS33_F_6
-- Compiling module OBUFT_LVCMOS33_F_8
-- Compiling module OBUFT_LVCMOS33_S_12
-- Compiling module OBUFT_LVCMOS33_S_16
-- Compiling module OBUFT_LVCMOS33_S_2
-- Compiling module OBUFT_LVCMOS33_S_24
-- Compiling module OBUFT_LVCMOS33_S_4
-- Compiling module OBUFT_LVCMOS33_S_6
-- Compiling module OBUFT_LVCMOS33_S_8
-- Compiling module OBUFT_LVDCI_15
-- Compiling module OBUFT_LVDCI_18
-- Compiling module OBUFT_LVDCI_25
-- Compiling module OBUFT_LVDCI_33
-- Compiling module OBUFT_LVDCI_DV2_15
-- Compiling module OBUFT_LVDCI_DV2_18
-- Compiling module OBUFT_LVDCI_DV2_25
-- Compiling module OBUFT_LVDCI_DV2_33
-- Compiling module OBUFT_LVDS
-- Compiling module OBUFT_LVPECL
-- Compiling module OBUFT_LVTTL
-- Compiling module OBUFT_LVTTL_F_12
-- Compiling module OBUFT_LVTTL_F_16
-- Compiling module OBUFT_LVTTL_F_2
-- Compiling module OBUFT_LVTTL_F_24
-- Compiling module OBUFT_LVTTL_F_4
-- Compiling module OBUFT_LVTTL_F_6
-- Compiling module OBUFT_LVTTL_F_8
-- Compiling module OBUFT_LVTTL_S_12
-- Compiling module OBUFT_LVTTL_S_16
-- Compiling module OBUFT_LVTTL_S_2
-- Compiling module OBUFT_LVTTL_S_24
-- Compiling module OBUFT_LVTTL_S_4
-- Compiling module OBUFT_LVTTL_S_6
-- Compiling module OBUFT_LVTTL_S_8
-- Compiling module OBUFT_PCI33_3
-- Compiling module OBUFT_PCI33_5
-- Compiling module OBUFT_PCI66_3
-- Compiling module OBUFT_PCIX
-- Compiling module OBUFT_PCIX66_3
-- Compiling module OBUFT_SSTL18_I
-- Compiling module OBUFT_SSTL18_II
-- Compiling module OBUFT_SSTL18_II_DCI
-- Compiling module OBUFT_SSTL18_I_DCI
-- Compiling module OBUFT_SSTL2_I
-- Compiling module OBUFT_SSTL2_II
-- Compiling module OBUFT_SSTL2_II_DCI
-- Compiling module OBUFT_SSTL2_I_DCI
-- Compiling module OBUFT_SSTL3_I
-- Compiling module OBUFT_SSTL3_II
-- Compiling module OBUFT_SSTL3_II_DCI
-- Compiling module OBUFT_SSTL3_I_DCI
-- Compiling module OBUFT_S_12
-- Compiling module OBUFT_S_16
-- Compiling module OBUFT_S_2
-- Compiling module OBUFT_S_24
-- Compiling module OBUFT_S_4
-- Compiling module OBUFT_S_6
-- Compiling module OBUFT_S_8
-- Compiling module OBUF_AGP
-- Compiling module OBUF_CTT
-- Compiling module OBUF_F_12
-- Compiling module OBUF_F_16
-- Compiling module OBUF_F_2
-- Compiling module OBUF_F_24
-- Compiling module OBUF_F_4
-- Compiling module OBUF_F_6
-- Compiling module OBUF_F_8
-- Compiling module OBUF_GTL
-- Compiling module OBUF_GTLP
-- Compiling module OBUF_GTLP_DCI
-- Compiling module OBUF_GTL_DCI
-- Compiling module OBUF_HSTL_I
-- Compiling module OBUF_HSTL_II
-- Compiling module OBUF_HSTL_III
-- Compiling module OBUF_HSTL_III_18
-- Compiling module OBUF_HSTL_III_DCI
-- Compiling module OBUF_HSTL_III_DCI_18
-- Compiling module OBUF_HSTL_II_18
-- Compiling module OBUF_HSTL_II_DCI
-- Compiling module OBUF_HSTL_II_DCI_18
-- Compiling module OBUF_HSTL_IV
-- Compiling module OBUF_HSTL_IV_18
-- Compiling module OBUF_HSTL_IV_DCI
-- Compiling module OBUF_HSTL_IV_DCI_18
-- Compiling module OBUF_HSTL_I_18
-- Compiling module OBUF_HSTL_I_DCI
-- Compiling module OBUF_HSTL_I_DCI_18
-- Compiling module OBUF_LVCMOS12
-- Compiling module OBUF_LVCMOS12_F_2
-- Compiling module OBUF_LVCMOS12_F_4
-- Compiling module OBUF_LVCMOS12_F_6
-- Compiling module OBUF_LVCMOS12_F_8
-- Compiling module OBUF_LVCMOS12_S_2
-- Compiling module OBUF_LVCMOS12_S_4
-- Compiling module OBUF_LVCMOS12_S_6
-- Compiling module OBUF_LVCMOS12_S_8
-- Compiling module OBUF_LVCMOS15
-- Compiling module OBUF_LVCMOS15_F_12
-- Compiling module OBUF_LVCMOS15_F_16
-- Compiling module OBUF_LVCMOS15_F_2
-- Compiling module OBUF_LVCMOS15_F_4
-- Compiling module OBUF_LVCMOS15_F_6
-- Compiling module OBUF_LVCMOS15_F_8
-- Compiling module OBUF_LVCMOS15_S_12
-- Compiling module OBUF_LVCMOS15_S_16
-- Compiling module OBUF_LVCMOS15_S_2
-- Compiling module OBUF_LVCMOS15_S_4
-- Compiling module OBUF_LVCMOS15_S_6
-- Compiling module OBUF_LVCMOS15_S_8
-- Compiling module OBUF_LVCMOS18
-- Compiling module OBUF_LVCMOS18_F_12
-- Compiling module OBUF_LVCMOS18_F_16
-- Compiling module OBUF_LVCMOS18_F_2
-- Compiling module OBUF_LVCMOS18_F_4
-- Compiling module OBUF_LVCMOS18_F_6
-- Compiling module OBUF_LVCMOS18_F_8
-- Compiling module OBUF_LVCMOS18_S_12
-- Compiling module OBUF_LVCMOS18_S_16
-- Compiling module OBUF_LVCMOS18_S_2
-- Compiling module OBUF_LVCMOS18_S_4
-- Compiling module OBUF_LVCMOS18_S_6
-- Compiling module OBUF_LVCMOS18_S_8
-- Compiling module OBUF_LVCMOS2
-- Compiling module OBUF_LVCMOS25
-- Compiling module OBUF_LVCMOS25_F_12
-- Compiling module OBUF_LVCMOS25_F_16
-- Compiling module OBUF_LVCMOS25_F_2
-- Compiling module OBUF_LVCMOS25_F_24
-- Compiling module OBUF_LVCMOS25_F_4
-- Compiling module OBUF_LVCMOS25_F_6
-- Compiling module OBUF_LVCMOS25_F_8
-- Compiling module OBUF_LVCMOS25_S_12
-- Compiling module OBUF_LVCMOS25_S_16
-- Compiling module OBUF_LVCMOS25_S_2
-- Compiling module OBUF_LVCMOS25_S_24
-- Compiling module OBUF_LVCMOS25_S_4
-- Compiling module OBUF_LVCMOS25_S_6
-- Compiling module OBUF_LVCMOS25_S_8
-- Compiling module OBUF_LVCMOS33
-- Compiling module OBUF_LVCMOS33_F_12
-- Compiling module OBUF_LVCMOS33_F_16
-- Compiling module OBUF_LVCMOS33_F_2
-- Compiling module OBUF_LVCMOS33_F_24
-- Compiling module OBUF_LVCMOS33_F_4
-- Compiling module OBUF_LVCMOS33_F_6
-- Compiling module OBUF_LVCMOS33_F_8
-- Compiling module OBUF_LVCMOS33_S_12
-- Compiling module OBUF_LVCMOS33_S_16
-- Compiling module OBUF_LVCMOS33_S_2
-- Compiling module OBUF_LVCMOS33_S_24
-- Compiling module OBUF_LVCMOS33_S_4
-- Compiling module OBUF_LVCMOS33_S_6
-- Compiling module OBUF_LVCMOS33_S_8
-- Compiling module OBUF_LVDCI_15
-- Compiling module OBUF_LVDCI_18
-- Compiling module OBUF_LVDCI_25
-- Compiling module OBUF_LVDCI_33
-- Compiling module OBUF_LVDCI_DV2_15
-- Compiling module OBUF_LVDCI_DV2_18
-- Compiling module OBUF_LVDCI_DV2_25
-- Compiling module OBUF_LVDCI_DV2_33
-- Compiling module OBUF_LVDS
-- Compiling module OBUF_LVPECL
-- Compiling module OBUF_LVTTL
-- Compiling module OBUF_LVTTL_F_12
-- Compiling module OBUF_LVTTL_F_16
-- Compiling module OBUF_LVTTL_F_2
-- Compiling module OBUF_LVTTL_F_24
-- Compiling module OBUF_LVTTL_F_4
-- Compiling module OBUF_LVTTL_F_6
-- Compiling module OBUF_LVTTL_F_8
-- Compiling module OBUF_LVTTL_S_12
-- Compiling module OBUF_LVTTL_S_16
-- Compiling module OBUF_LVTTL_S_2
-- Compiling module OBUF_LVTTL_S_24
-- Compiling module OBUF_LVTTL_S_4
-- Compiling module OBUF_LVTTL_S_6
-- Compiling module OBUF_LVTTL_S_8
-- Compiling module OBUF_PCI33_3
-- Compiling module OBUF_PCI33_5
-- Compiling module OBUF_PCI66_3
-- Compiling module OBUF_PCIX
-- Compiling module OBUF_PCIX66_3
-- Compiling module OBUF_SSTL18_I
-- Compiling module OBUF_SSTL18_II
-- Compiling module OBUF_SSTL18_II_DCI
-- Compiling module OBUF_SSTL18_I_DCI
-- Compiling module OBUF_SSTL2_I
-- Compiling module OBUF_SSTL2_II
-- Compiling module OBUF_SSTL2_II_DCI
-- Compiling module OBUF_SSTL2_I_DCI
-- Compiling module OBUF_SSTL3_I
-- Compiling module OBUF_SSTL3_II
-- Compiling module OBUF_SSTL3_II_DCI
-- Compiling module OBUF_SSTL3_I_DCI
-- Compiling module OBUF_S_12
-- Compiling module OBUF_S_16
-- Compiling module OBUF_S_2
-- Compiling module OBUF_S_24
-- Compiling module OBUF_S_4
-- Compiling module OBUF_S_6
-- Compiling module OBUF_S_8
-- Compiling module ODDR2
-- Compiling module OR2
-- Compiling module OR2B1
-- Compiling module OR2B2
-- Compiling module OR3
-- Compiling module OR3B1
-- Compiling module OR3B2
-- Compiling module OR3B3
-- Compiling module OR4
-- Compiling module OR4B1
-- Compiling module OR4B2
-- Compiling module OR4B3
-- Compiling module OR4B4
-- Compiling module OR5
-- Compiling module OR5B1
-- Compiling module OR5B2
-- Compiling module OR5B3
-- Compiling module OR5B4
-- Compiling module OR5B5
-- Compiling module PLL_ADV
-- Compiling module PLL_BASE
-- Compiling module RAM128X1S_1
-- Compiling module RAM16X1D
-- Compiling module RAM16X1D_1
-- Compiling module RAM16X1S
-- Compiling module RAM16X1S_1
-- Compiling module RAM16X2S
-- Compiling module RAM16X4S
-- Compiling module RAM16X8S
-- Compiling module RAM32X1D_1
-- Compiling module RAM32X1S_1
-- Compiling module RAM32X2S
-- Compiling module RAM32X4S
-- Compiling module RAM32X8S
-- Compiling module RAM64X1D_1
-- Compiling module RAM64X1S_1
-- Compiling module RAM64X2S
-- Compiling module RAMB16
-- Compiling module RAMB16BWE
-- Compiling module RAMB16BWER
-- Compiling module RAMB16BWE_S18
-- Compiling module RAMB16BWE_S18_S18
-- Compiling module RAMB16BWE_S18_S9
-- Compiling module RAMB16BWE_S36
-- Compiling module RAMB16BWE_S36_S18
-- Compiling module RAMB16BWE_S36_S36
-- Compiling module RAMB16BWE_S36_S9
-- Compiling module RAMB16_S1
-- Compiling module RAMB16_S18
-- Compiling module RAMB16_S18_S18
-- Compiling module RAMB16_S18_S36
-- Compiling module RAMB16_S1_S1
-- Compiling module RAMB16_S1_S18
-- Compiling module RAMB16_S1_S2
-- Compiling module RAMB16_S1_S36
-- Compiling module RAMB16_S1_S4
-- Compiling module RAMB16_S1_S9
-- Compiling module RAMB16_S2
-- Compiling module RAMB16_S2_S18
-- Compiling module RAMB16_S2_S2
-- Compiling module RAMB16_S2_S36
-- Compiling module RAMB16_S2_S4
-- Compiling module RAMB16_S2_S9
-- Compiling module RAMB16_S36
-- Compiling module RAMB16_S36_S36
-- Compiling module RAMB16_S4
-- Compiling module RAMB16_S4_S18
-- Compiling module RAMB16_S4_S36
-- Compiling module RAMB16_S4_S4
-- Compiling module RAMB16_S4_S9
-- Compiling module RAMB16_S9
-- Compiling module RAMB16_S9_S18
-- Compiling module RAMB16_S9_S36
-- Compiling module RAMB16_S9_S9
-- Compiling module RAMB18
-- Compiling module RAMB18SDP
-- Compiling module RAMB36
-- Compiling module RAMB36SDP
-- Compiling module RAMB8BWER
-- Compiling module ROM128X1
-- Compiling module ROM16X1
-- Compiling module ROM256X1
-- Compiling module ROM32X1
-- Compiling module ROM64X1
-- Compiling module SRL16
-- Compiling module SRL16E_1
-- Compiling module SRL16_1
-- Compiling module SRL32E
-- Compiling module SRLC16
-- Compiling module SRLC16E_1
-- Compiling module SRLC16_1
-- Compiling module STARTUP_SPARTAN3
-- Compiling module STARTUP_SPARTAN3A
-- Compiling module STARTUP_SPARTAN6
-- Compiling module STARTUP_VIRTEX4
-- Compiling module STARTUP_VIRTEX5
-- Compiling module STARTUP_VIRTEX6
-- Compiling module SYSMON
-- Compiling module TEMAC_SINGLE
-- Compiling module USR_ACCESS_VIRTEX4
-- Compiling module USR_ACCESS_VIRTEX5
-- Compiling module USR_ACCESS_VIRTEX6
-- Compiling module XNOR2
-- Compiling module XNOR3
-- Compiling module XNOR4
-- Compiling module XNOR5
-- Compiling module XOR2
-- Compiling module XOR3
-- Compiling module XOR4
-- Compiling module XOR5
-- Compiling module XORCY_D
-- Compiling module XORCY_L

Top level modules:
	AND2B1L
	AUTOBUF
	BIBUF
	BITSLICE_CONTROL
	BUF
	BUFCE_LEAF
	BUFCE_ROW
	BUFG
	BUFGCE
	BUFGCE_DIV
	BUFGP
	BUFG_GT
	BUFG_GT_SYNC
	BUFG_PS
	BUFH
	BUFHCE
	BUFIO
	BUFMR
	BUFMRCE
	BUFR
	CARRY4
	CARRY8
	CFGLUT5
	CMAC
	CMACE4
	DCIRESET
	DCM_SP
	DIFFINBUF
	DNA_PORT
	DNA_PORTE2
	DPHY_DIFFINBUF
	DSP48E2
	DSP_ALU
	DSP_A_B_DATA
	DSP_C_DATA
	DSP_MULTIPLIER
	DSP_M_DATA
	DSP_OUTPUT
	DSP_PREADD
	DSP_PREADD_DATA
	EFUSE_USR
	FE
	FIFO18E2
	FIFO36E2
	FRAME_ECCE3
	FRAME_ECCE4
	GND
	GTHE2_CHANNEL
	GTHE2_COMMON
	GTHE3_CHANNEL
	GTHE3_COMMON
	GTHE4_CHANNEL
	GTHE4_COMMON
	GTPE2_CHANNEL
	GTPE2_COMMON
	GTXE2_CHANNEL
	GTXE2_COMMON
	GTYE3_CHANNEL
	GTYE3_COMMON
	GTYE4_CHANNEL
	GTYE4_COMMON
	HARD_SYNC
	HBM_ONE_STACK_INTF
	HBM_REF_CLK
	HBM_SNGLBLI_INTF_APB
	HBM_SNGLBLI_INTF_AXI
	HBM_TWO_STACK_INTF
	HPIO_VREF
	IBUFCTRL
	IBUFDSE3
	IBUFDS_DIFF_OUT_IBUFDISABLE
	IBUFDS_DIFF_OUT_INTERMDISABLE
	IBUFDS_DPHY
	IBUFDS_GTE2
	IBUFDS_GTE3
	IBUFDS_GTE4
	IBUFDS_IBUFDISABLE
	IBUFDS_IBUFDISABLE_INT
	IBUFDS_INTERMDISABLE
	IBUFDS_INTERMDISABLE_INT
	IBUFE3
	IBUF_ANALOG
	IBUF_IBUFDISABLE
	IBUF_INTERMDISABLE
	ICAPE3
	IDDRE1
	IDDR_2CLK
	IDELAYCTRL
	IDELAYE2_FINEDELAY
	IDELAYE3
	ILKN
	ILKNE4
	INBUF
	IN_FIFO
	IOBUF
	IOBUFDS
	IOBUFDSE3
	IOBUFDS_DCIEN
	IOBUFDS_DIFF_OUT
	IOBUFDS_DIFF_OUT_DCIEN
	IOBUFDS_DIFF_OUT_INTERMDISABLE
	IOBUFDS_INTERMDISABLE
	IOBUFE3
	IOBUF_ANALOG
	IOBUF_DCIEN
	IOBUF_INTERMDISABLE
	ISERDES
	ISERDESE1
	ISERDESE2
	ISERDESE3
	ISERDES_NODELAY
	JTAG_SIME2
	KEEPER
	LUT6_2
	MASTER_JTAG
	MMCME3_BASE
	MMCME4_BASE
	MUXF9
	OBUFDS_DPHY
	OBUFDS_GTE3
	OBUFDS_GTE3_ADV
	OBUFDS_GTE4
	OBUFDS_GTE4_ADV
	OBUFTDS_DCIEN
	OBUFT_DCIEN
	ODDRE1
	ODELAYE2_FINEDELAY
	ODELAYE3
	OR2L
	OSERDES
	OSERDESE1
	OSERDESE2
	OSERDESE3
	OUT_FIFO
	PCIE40E4
	PCIE4CE4
	PCIE_2_1
	PCIE_3_0
	PCIE_3_1
	PHASER_IN
	PHASER_IN_PHY
	PHASER_OUT
	PHASER_OUT_PHY
	PHASER_REF
	PHY_CONTROL
	PLLE2_BASE
	PLLE3_BASE
	PLLE4_BASE
	PS7
	PS8
	PULLDOWN
	PULLUP
	RAM128X1D
	RAM256X1D
	RAM256X1S
	RAM32M
	RAM32M16
	RAM512X1S
	RAM64M
	RAM64M8
	RAM64X8SW
	RAMB18E2
	RAMB36E2
	RAMD32
	RAMD64E
	RAMS32
	RAMS64E
	RAMS64E1
	RIU_OR
	RXTX_BITSLICE
	RX_BITSLICE
	SRLC16E
	STARTUPE3
	SYSMONE1
	SYSMONE4
	TX_BITSLICE
	TX_BITSLICE_TRI
	URAM288
	URAM288_BASE
	VCC
	VCU
	ZHOLD_DELAY
	AND2
	AND2B1
	AND2B2
	AND3
	AND3B1
	AND3B2
	AND3B3
	AND4
	AND4B1
	AND4B2
	AND4B3
	AND4B4
	AND5
	AND5B1
	AND5B2
	AND5B3
	AND5B4
	AND5B5
	BSCAN_SPARTAN3
	BSCAN_SPARTAN3A
	BSCAN_SPARTAN6
	BSCAN_VIRTEX4
	BSCAN_VIRTEX5
	BSCAN_VIRTEX6
	BUFGCE_1
	BUFGMUX
	BUFGMUX_1
	BUFGMUX_CTRL
	BUFGMUX_VIRTEX4
	BUFIO2
	CAPTURE_SPARTAN3
	CAPTURE_SPARTAN3A
	CAPTURE_VIRTEX4
	CAPTURE_VIRTEX5
	CAPTURE_VIRTEX6
	DCM
	DCM_BASE
	DCM_PS
	DSP48
	DSP48A
	DSP48A1
	DSP48E
	FD
	FDC
	FDCE_1
	FDCP
	FDCPE
	FDCPE_1
	FDCP_1
	FDC_1
	FDE
	FDE_1
	FDP
	FDPE_1
	FDP_1
	FDR
	FDRE_1
	FDRS
	FDRSE
	FDRSE_1
	FDRS_1
	FDR_1
	FDS
	FDSE_1
	FDS_1
	FD_1
	FIFO16
	FIFO18
	FIFO18_36
	FIFO36
	FIFO36_72
	FRAME_ECC_VIRTEX6
	GTPA1_DUAL
	GTXE1
	IBUFDS_BLVDS_25
	IBUFDS_GTXE1
	IBUFDS_LDT_25
	IBUFDS_LVDSEXT_25
	IBUFDS_LVDSEXT_25_DCI
	IBUFDS_LVDSEXT_33
	IBUFDS_LVDSEXT_33_DCI
	IBUFDS_LVDS_25
	IBUFDS_LVDS_25_DCI
	IBUFDS_LVDS_33
	IBUFDS_LVDS_33_DCI
	IBUFDS_LVPECL_25
	IBUFDS_LVPECL_33
	IBUFDS_ULVDS_25
	IBUFGDS_BLVDS_25
	IBUFGDS_DIFF_OUT
	IBUFGDS_LDT_25
	IBUFGDS_LVDSEXT_25
	IBUFGDS_LVDSEXT_25_DCI
	IBUFGDS_LVDSEXT_33
	IBUFGDS_LVDSEXT_33_DCI
	IBUFGDS_LVDS_25
	IBUFGDS_LVDS_25_DCI
	IBUFGDS_LVDS_33
	IBUFGDS_LVDS_33_DCI
	IBUFGDS_LVPECL_25
	IBUFGDS_LVPECL_33
	IBUFGDS_ULVDS_25
	IBUFG_AGP
	IBUFG_CTT
	IBUFG_GTL
	IBUFG_GTLP
	IBUFG_GTLP_DCI
	IBUFG_GTL_DCI
	IBUFG_HSTL_I
	IBUFG_HSTL_II
	IBUFG_HSTL_III
	IBUFG_HSTL_III_18
	IBUFG_HSTL_III_DCI
	IBUFG_HSTL_III_DCI_18
	IBUFG_HSTL_II_18
	IBUFG_HSTL_II_DCI
	IBUFG_HSTL_II_DCI_18
	IBUFG_HSTL_IV
	IBUFG_HSTL_IV_18
	IBUFG_HSTL_IV_DCI
	IBUFG_HSTL_IV_DCI_18
	IBUFG_HSTL_I_18
	IBUFG_HSTL_I_DCI
	IBUFG_HSTL_I_DCI_18
	IBUFG_LVCMOS12
	IBUFG_LVCMOS15
	IBUFG_LVCMOS18
	IBUFG_LVCMOS2
	IBUFG_LVCMOS25
	IBUFG_LVCMOS33
	IBUFG_LVDCI_15
	IBUFG_LVDCI_18
	IBUFG_LVDCI_25
	IBUFG_LVDCI_33
	IBUFG_LVDCI_DV2_15
	IBUFG_LVDCI_DV2_18
	IBUFG_LVDCI_DV2_25
	IBUFG_LVDCI_DV2_33
	IBUFG_LVDS
	IBUFG_LVPECL
	IBUFG_LVTTL
	IBUFG_PCI33_3
	IBUFG_PCI33_5
	IBUFG_PCI66_3
	IBUFG_PCIX
	IBUFG_PCIX66_3
	IBUFG_SSTL18_I
	IBUFG_SSTL18_II
	IBUFG_SSTL18_II_DCI
	IBUFG_SSTL18_I_DCI
	IBUFG_SSTL2_I
	IBUFG_SSTL2_II
	IBUFG_SSTL2_II_DCI
	IBUFG_SSTL2_I_DCI
	IBUFG_SSTL3_I
	IBUFG_SSTL3_II
	IBUFG_SSTL3_II_DCI
	IBUFG_SSTL3_I_DCI
	IBUF_AGP
	IBUF_CTT
	IBUF_GTL
	IBUF_GTLP
	IBUF_GTLP_DCI
	IBUF_GTL_DCI
	IBUF_HSTL_I
	IBUF_HSTL_II
	IBUF_HSTL_III
	IBUF_HSTL_III_18
	IBUF_HSTL_III_DCI
	IBUF_HSTL_III_DCI_18
	IBUF_HSTL_II_18
	IBUF_HSTL_II_DCI
	IBUF_HSTL_II_DCI_18
	IBUF_HSTL_IV
	IBUF_HSTL_IV_18
	IBUF_HSTL_IV_DCI
	IBUF_HSTL_IV_DCI_18
	IBUF_HSTL_I_18
	IBUF_HSTL_I_DCI
	IBUF_HSTL_I_DCI_18
	IBUF_LVCMOS12
	IBUF_LVCMOS15
	IBUF_LVCMOS18
	IBUF_LVCMOS2
	IBUF_LVCMOS25
	IBUF_LVCMOS33
	IBUF_LVDCI_15
	IBUF_LVDCI_18
	IBUF_LVDCI_25
	IBUF_LVDCI_33
	IBUF_LVDCI_DV2_15
	IBUF_LVDCI_DV2_18
	IBUF_LVDCI_DV2_25
	IBUF_LVDCI_DV2_33
	IBUF_LVDS
	IBUF_LVPECL
	IBUF_LVTTL
	IBUF_PCI33_3
	IBUF_PCI33_5
	IBUF_PCI66_3
	IBUF_PCIX
	IBUF_PCIX66_3
	IBUF_SSTL18_I
	IBUF_SSTL18_II
	IBUF_SSTL18_II_DCI
	IBUF_SSTL18_I_DCI
	IBUF_SSTL2_I
	IBUF_SSTL2_II
	IBUF_SSTL2_II_DCI
	IBUF_SSTL2_I_DCI
	IBUF_SSTL3_I
	IBUF_SSTL3_II
	IBUF_SSTL3_II_DCI
	IBUF_SSTL3_I_DCI
	ICAP_SPARTAN3A
	ICAP_SPARTAN6
	ICAP_VIRTEX4
	ICAP_VIRTEX5
	ICAP_VIRTEX6
	IDDR2
	IDELAY
	IOBUFDS_BLVDS_25
	IOBUF_AGP
	IOBUF_CTT
	IOBUF_F_12
	IOBUF_F_16
	IOBUF_F_2
	IOBUF_F_24
	IOBUF_F_4
	IOBUF_F_6
	IOBUF_F_8
	IOBUF_GTL
	IOBUF_GTLP
	IOBUF_GTLP_DCI
	IOBUF_GTL_DCI
	IOBUF_HSTL_I
	IOBUF_HSTL_II
	IOBUF_HSTL_III
	IOBUF_HSTL_III_18
	IOBUF_HSTL_II_18
	IOBUF_HSTL_II_DCI
	IOBUF_HSTL_II_DCI_18
	IOBUF_HSTL_IV
	IOBUF_HSTL_IV_18
	IOBUF_HSTL_IV_DCI
	IOBUF_HSTL_IV_DCI_18
	IOBUF_HSTL_I_18
	IOBUF_LVCMOS12
	IOBUF_LVCMOS12_F_2
	IOBUF_LVCMOS12_F_4
	IOBUF_LVCMOS12_F_6
	IOBUF_LVCMOS12_F_8
	IOBUF_LVCMOS12_S_2
	IOBUF_LVCMOS12_S_4
	IOBUF_LVCMOS12_S_6
	IOBUF_LVCMOS12_S_8
	IOBUF_LVCMOS15
	IOBUF_LVCMOS15_F_12
	IOBUF_LVCMOS15_F_16
	IOBUF_LVCMOS15_F_2
	IOBUF_LVCMOS15_F_4
	IOBUF_LVCMOS15_F_6
	IOBUF_LVCMOS15_F_8
	IOBUF_LVCMOS15_S_12
	IOBUF_LVCMOS15_S_16
	IOBUF_LVCMOS15_S_2
	IOBUF_LVCMOS15_S_4
	IOBUF_LVCMOS15_S_6
	IOBUF_LVCMOS15_S_8
	IOBUF_LVCMOS18
	IOBUF_LVCMOS18_F_12
	IOBUF_LVCMOS18_F_16
	IOBUF_LVCMOS18_F_2
	IOBUF_LVCMOS18_F_4
	IOBUF_LVCMOS18_F_6
	IOBUF_LVCMOS18_F_8
	IOBUF_LVCMOS18_S_12
	IOBUF_LVCMOS18_S_16
	IOBUF_LVCMOS18_S_2
	IOBUF_LVCMOS18_S_4
	IOBUF_LVCMOS18_S_6
	IOBUF_LVCMOS18_S_8
	IOBUF_LVCMOS2
	IOBUF_LVCMOS25
	IOBUF_LVCMOS25_F_12
	IOBUF_LVCMOS25_F_16
	IOBUF_LVCMOS25_F_2
	IOBUF_LVCMOS25_F_24
	IOBUF_LVCMOS25_F_4
	IOBUF_LVCMOS25_F_6
	IOBUF_LVCMOS25_F_8
	IOBUF_LVCMOS25_S_12
	IOBUF_LVCMOS25_S_16
	IOBUF_LVCMOS25_S_2
	IOBUF_LVCMOS25_S_24
	IOBUF_LVCMOS25_S_4
	IOBUF_LVCMOS25_S_6
	IOBUF_LVCMOS25_S_8
	IOBUF_LVCMOS33
	IOBUF_LVCMOS33_F_12
	IOBUF_LVCMOS33_F_16
	IOBUF_LVCMOS33_F_2
	IOBUF_LVCMOS33_F_24
	IOBUF_LVCMOS33_F_4
	IOBUF_LVCMOS33_F_6
	IOBUF_LVCMOS33_F_8
	IOBUF_LVCMOS33_S_12
	IOBUF_LVCMOS33_S_16
	IOBUF_LVCMOS33_S_2
	IOBUF_LVCMOS33_S_24
	IOBUF_LVCMOS33_S_4
	IOBUF_LVCMOS33_S_6
	IOBUF_LVCMOS33_S_8
	IOBUF_LVDCI_15
	IOBUF_LVDCI_18
	IOBUF_LVDCI_25
	IOBUF_LVDCI_33
	IOBUF_LVDCI_DV2_15
	IOBUF_LVDCI_DV2_18
	IOBUF_LVDCI_DV2_25
	IOBUF_LVDCI_DV2_33
	IOBUF_LVDS
	IOBUF_LVPECL
	IOBUF_LVTTL
	IOBUF_LVTTL_F_12
	IOBUF_LVTTL_F_16
	IOBUF_LVTTL_F_2
	IOBUF_LVTTL_F_24
	IOBUF_LVTTL_F_4
	IOBUF_LVTTL_F_6
	IOBUF_LVTTL_F_8
	IOBUF_LVTTL_S_12
	IOBUF_LVTTL_S_16
	IOBUF_LVTTL_S_2
	IOBUF_LVTTL_S_24
	IOBUF_LVTTL_S_4
	IOBUF_LVTTL_S_6
	IOBUF_LVTTL_S_8
	IOBUF_PCI33_3
	IOBUF_PCI33_5
	IOBUF_PCI66_3
	IOBUF_PCIX
	IOBUF_PCIX66_3
	IOBUF_SSTL18_I
	IOBUF_SSTL18_II
	IOBUF_SSTL18_II_DCI
	IOBUF_SSTL2_I
	IOBUF_SSTL2_II
	IOBUF_SSTL2_II_DCI
	IOBUF_SSTL3_I
	IOBUF_SSTL3_II
	IOBUF_SSTL3_II_DCI
	IOBUF_S_12
	IOBUF_S_16
	IOBUF_S_2
	IOBUF_S_24
	IOBUF_S_4
	IOBUF_S_6
	IOBUF_S_8
	IODELAY
	IODELAY2
	IODELAYE1
	KEY_CLEAR
	LD
	LDC
	LDCE_1
	LDCP
	LDCPE
	LDCPE_1
	LDCP_1
	LDC_1
	LDE
	LDE_1
	LDP
	LDPE_1
	LDP_1
	LD_1
	LUT1_D
	LUT1_L
	LUT2_D
	LUT2_L
	LUT3_D
	LUT3_L
	LUT4_D
	LUT4_L
	LUT5_D
	LUT5_L
	LUT6_D
	LUT6_L
	MMCM_ADV
	MMCM_BASE
	MULT18X18
	MULT18X18S
	MULT18X18SIO
	MULT_AND
	MUXCY_D
	MUXCY_L
	MUXF5
	MUXF5_D
	MUXF5_L
	MUXF6
	MUXF6_D
	MUXF6_L
	MUXF7_D
	MUXF7_L
	MUXF8_D
	MUXF8_L
	NAND2
	NAND2B1
	NAND2B2
	NAND3
	NAND3B1
	NAND3B2
	NAND3B3
	NAND4
	NAND4B1
	NAND4B2
	NAND4B3
	NAND4B4
	NAND5
	NAND5B1
	NAND5B2
	NAND5B3
	NAND5B4
	NAND5B5
	NOR2
	NOR2B1
	NOR2B2
	NOR3
	NOR3B1
	NOR3B2
	NOR3B3
	NOR4
	NOR4B1
	NOR4B2
	NOR4B3
	NOR4B4
	NOR5
	NOR5B1
	NOR5B2
	NOR5B3
	NOR5B4
	NOR5B5
	OBUFDS_BLVDS_25
	OBUFDS_LDT_25
	OBUFDS_LVDSEXT_25
	OBUFDS_LVDSEXT_33
	OBUFDS_LVDS_25
	OBUFDS_LVDS_33
	OBUFDS_LVPECL_25
	OBUFDS_LVPECL_33
	OBUFDS_ULVDS_25
	OBUFTDS_BLVDS_25
	OBUFTDS_LDT_25
	OBUFTDS_LVDSEXT_25
	OBUFTDS_LVDSEXT_33
	OBUFTDS_LVDS_25
	OBUFTDS_LVDS_33
	OBUFTDS_LVPECL_25
	OBUFTDS_LVPECL_33
	OBUFTDS_ULVDS_25
	OBUFT_AGP
	OBUFT_CTT
	OBUFT_F_12
	OBUFT_F_16
	OBUFT_F_2
	OBUFT_F_24
	OBUFT_F_4
	OBUFT_F_6
	OBUFT_F_8
	OBUFT_GTL
	OBUFT_GTLP
	OBUFT_GTLP_DCI
	OBUFT_GTL_DCI
	OBUFT_HSTL_I
	OBUFT_HSTL_II
	OBUFT_HSTL_III
	OBUFT_HSTL_III_18
	OBUFT_HSTL_III_DCI
	OBUFT_HSTL_III_DCI_18
	OBUFT_HSTL_II_18
	OBUFT_HSTL_II_DCI
	OBUFT_HSTL_II_DCI_18
	OBUFT_HSTL_IV
	OBUFT_HSTL_IV_18
	OBUFT_HSTL_IV_DCI
	OBUFT_HSTL_IV_DCI_18
	OBUFT_HSTL_I_18
	OBUFT_HSTL_I_DCI
	OBUFT_HSTL_I_DCI_18
	OBUFT_LVCMOS12
	OBUFT_LVCMOS12_F_2
	OBUFT_LVCMOS12_F_4
	OBUFT_LVCMOS12_F_6
	OBUFT_LVCMOS12_F_8
	OBUFT_LVCMOS12_S_2
	OBUFT_LVCMOS12_S_4
	OBUFT_LVCMOS12_S_6
	OBUFT_LVCMOS12_S_8
	OBUFT_LVCMOS15
	OBUFT_LVCMOS15_F_12
	OBUFT_LVCMOS15_F_16
	OBUFT_LVCMOS15_F_2
	OBUFT_LVCMOS15_F_4
	OBUFT_LVCMOS15_F_6
	OBUFT_LVCMOS15_F_8
	OBUFT_LVCMOS15_S_12
	OBUFT_LVCMOS15_S_16
	OBUFT_LVCMOS15_S_2
	OBUFT_LVCMOS15_S_4
	OBUFT_LVCMOS15_S_6
	OBUFT_LVCMOS15_S_8
	OBUFT_LVCMOS18
	OBUFT_LVCMOS18_F_12
	OBUFT_LVCMOS18_F_16
	OBUFT_LVCMOS18_F_2
	OBUFT_LVCMOS18_F_4
	OBUFT_LVCMOS18_F_6
	OBUFT_LVCMOS18_F_8
	OBUFT_LVCMOS18_S_12
	OBUFT_LVCMOS18_S_16
	OBUFT_LVCMOS18_S_2
	OBUFT_LVCMOS18_S_4
	OBUFT_LVCMOS18_S_6
	OBUFT_LVCMOS18_S_8
	OBUFT_LVCMOS2
	OBUFT_LVCMOS25
	OBUFT_LVCMOS25_F_12
	OBUFT_LVCMOS25_F_16
	OBUFT_LVCMOS25_F_2
	OBUFT_LVCMOS25_F_24
	OBUFT_LVCMOS25_F_4
	OBUFT_LVCMOS25_F_6
	OBUFT_LVCMOS25_F_8
	OBUFT_LVCMOS25_S_12
	OBUFT_LVCMOS25_S_16
	OBUFT_LVCMOS25_S_2
	OBUFT_LVCMOS25_S_24
	OBUFT_LVCMOS25_S_4
	OBUFT_LVCMOS25_S_6
	OBUFT_LVCMOS25_S_8
	OBUFT_LVCMOS33
	OBUFT_LVCMOS33_F_12
	OBUFT_LVCMOS33_F_16
	OBUFT_LVCMOS33_F_2
	OBUFT_LVCMOS33_F_24
	OBUFT_LVCMOS33_F_4
	OBUFT_LVCMOS33_F_6
	OBUFT_LVCMOS33_F_8
	OBUFT_LVCMOS33_S_12
	OBUFT_LVCMOS33_S_16
	OBUFT_LVCMOS33_S_2
	OBUFT_LVCMOS33_S_24
	OBUFT_LVCMOS33_S_4
	OBUFT_LVCMOS33_S_6
	OBUFT_LVCMOS33_S_8
	OBUFT_LVDCI_15
	OBUFT_LVDCI_18
	OBUFT_LVDCI_25
	OBUFT_LVDCI_33
	OBUFT_LVDCI_DV2_15
	OBUFT_LVDCI_DV2_18
	OBUFT_LVDCI_DV2_25
	OBUFT_LVDCI_DV2_33
	OBUFT_LVDS
	OBUFT_LVPECL
	OBUFT_LVTTL
	OBUFT_LVTTL_F_12
	OBUFT_LVTTL_F_16
	OBUFT_LVTTL_F_2
	OBUFT_LVTTL_F_24
	OBUFT_LVTTL_F_4
	OBUFT_LVTTL_F_6
	OBUFT_LVTTL_F_8
	OBUFT_LVTTL_S_12
	OBUFT_LVTTL_S_16
	OBUFT_LVTTL_S_2
	OBUFT_LVTTL_S_24
	OBUFT_LVTTL_S_4
	OBUFT_LVTTL_S_6
	OBUFT_LVTTL_S_8
	OBUFT_PCI33_3
	OBUFT_PCI33_5
	OBUFT_PCI66_3
	OBUFT_PCIX
	OBUFT_PCIX66_3
	OBUFT_SSTL18_I
	OBUFT_SSTL18_II
	OBUFT_SSTL18_II_DCI
	OBUFT_SSTL18_I_DCI
	OBUFT_SSTL2_I
	OBUFT_SSTL2_II
	OBUFT_SSTL2_II_DCI
	OBUFT_SSTL2_I_DCI
	OBUFT_SSTL3_I
	OBUFT_SSTL3_II
	OBUFT_SSTL3_II_DCI
	OBUFT_SSTL3_I_DCI
	OBUFT_S_12
	OBUFT_S_16
	OBUFT_S_2
	OBUFT_S_24
	OBUFT_S_4
	OBUFT_S_6
	OBUFT_S_8
	OBUF_AGP
	OBUF_CTT
	OBUF_F_12
	OBUF_F_16
	OBUF_F_2
	OBUF_F_24
	OBUF_F_4
	OBUF_F_6
	OBUF_F_8
	OBUF_GTL
	OBUF_GTLP
	OBUF_GTLP_DCI
	OBUF_GTL_DCI
	OBUF_HSTL_I
	OBUF_HSTL_II
	OBUF_HSTL_III
	OBUF_HSTL_III_18
	OBUF_HSTL_III_DCI
	OBUF_HSTL_III_DCI_18
	OBUF_HSTL_II_18
	OBUF_HSTL_II_DCI
	OBUF_HSTL_II_DCI_18
	OBUF_HSTL_IV
	OBUF_HSTL_IV_18
	OBUF_HSTL_IV_DCI
	OBUF_HSTL_IV_DCI_18
	OBUF_HSTL_I_18
	OBUF_HSTL_I_DCI
	OBUF_HSTL_I_DCI_18
	OBUF_LVCMOS12
	OBUF_LVCMOS12_F_2
	OBUF_LVCMOS12_F_4
	OBUF_LVCMOS12_F_6
	OBUF_LVCMOS12_F_8
	OBUF_LVCMOS12_S_2
	OBUF_LVCMOS12_S_4
	OBUF_LVCMOS12_S_6
	OBUF_LVCMOS12_S_8
	OBUF_LVCMOS15
	OBUF_LVCMOS15_F_12
	OBUF_LVCMOS15_F_16
	OBUF_LVCMOS15_F_2
	OBUF_LVCMOS15_F_4
	OBUF_LVCMOS15_F_6
	OBUF_LVCMOS15_F_8
	OBUF_LVCMOS15_S_12
	OBUF_LVCMOS15_S_16
	OBUF_LVCMOS15_S_2
	OBUF_LVCMOS15_S_4
	OBUF_LVCMOS15_S_6
	OBUF_LVCMOS15_S_8
	OBUF_LVCMOS18
	OBUF_LVCMOS18_F_12
	OBUF_LVCMOS18_F_16
	OBUF_LVCMOS18_F_2
	OBUF_LVCMOS18_F_4
	OBUF_LVCMOS18_F_6
	OBUF_LVCMOS18_F_8
	OBUF_LVCMOS18_S_12
	OBUF_LVCMOS18_S_16
	OBUF_LVCMOS18_S_2
	OBUF_LVCMOS18_S_4
	OBUF_LVCMOS18_S_6
	OBUF_LVCMOS18_S_8
	OBUF_LVCMOS2
	OBUF_LVCMOS25
	OBUF_LVCMOS25_F_12
	OBUF_LVCMOS25_F_16
	OBUF_LVCMOS25_F_2
	OBUF_LVCMOS25_F_24
	OBUF_LVCMOS25_F_4
	OBUF_LVCMOS25_F_6
	OBUF_LVCMOS25_F_8
	OBUF_LVCMOS25_S_12
	OBUF_LVCMOS25_S_16
	OBUF_LVCMOS25_S_2
	OBUF_LVCMOS25_S_24
	OBUF_LVCMOS25_S_4
	OBUF_LVCMOS25_S_6
	OBUF_LVCMOS25_S_8
	OBUF_LVCMOS33
	OBUF_LVCMOS33_F_12
	OBUF_LVCMOS33_F_16
	OBUF_LVCMOS33_F_2
	OBUF_LVCMOS33_F_24
	OBUF_LVCMOS33_F_4
	OBUF_LVCMOS33_F_6
	OBUF_LVCMOS33_F_8
	OBUF_LVCMOS33_S_12
	OBUF_LVCMOS33_S_16
	OBUF_LVCMOS33_S_2
	OBUF_LVCMOS33_S_24
	OBUF_LVCMOS33_S_4
	OBUF_LVCMOS33_S_6
	OBUF_LVCMOS33_S_8
	OBUF_LVDCI_15
	OBUF_LVDCI_18
	OBUF_LVDCI_25
	OBUF_LVDCI_33
	OBUF_LVDCI_DV2_15
	OBUF_LVDCI_DV2_18
	OBUF_LVDCI_DV2_25
	OBUF_LVDCI_DV2_33
	OBUF_LVDS
	OBUF_LVPECL
	OBUF_LVTTL
	OBUF_LVTTL_F_12
	OBUF_LVTTL_F_16
	OBUF_LVTTL_F_2
	OBUF_LVTTL_F_24
	OBUF_LVTTL_F_4
	OBUF_LVTTL_F_6
	OBUF_LVTTL_F_8
	OBUF_LVTTL_S_12
	OBUF_LVTTL_S_16
	OBUF_LVTTL_S_2
	OBUF_LVTTL_S_24
	OBUF_LVTTL_S_4
	OBUF_LVTTL_S_6
	OBUF_LVTTL_S_8
	OBUF_PCI33_3
	OBUF_PCI33_5
	OBUF_PCI66_3
	OBUF_PCIX
	OBUF_PCIX66_3
	OBUF_SSTL18_I
	OBUF_SSTL18_II
	OBUF_SSTL18_II_DCI
	OBUF_SSTL18_I_DCI
	OBUF_SSTL2_I
	OBUF_SSTL2_II
	OBUF_SSTL2_II_DCI
	OBUF_SSTL2_I_DCI
	OBUF_SSTL3_I
	OBUF_SSTL3_II
	OBUF_SSTL3_II_DCI
	OBUF_SSTL3_I_DCI
	OBUF_S_12
	OBUF_S_16
	OBUF_S_2
	OBUF_S_24
	OBUF_S_4
	OBUF_S_6
	OBUF_S_8
	ODDR2
	OR2
	OR2B1
	OR2B2
	OR3
	OR3B1
	OR3B2
	OR3B3
	OR4
	OR4B1
	OR4B2
	OR4B3
	OR4B4
	OR5
	OR5B1
	OR5B2
	OR5B3
	OR5B4
	OR5B5
	PLL_ADV
	PLL_BASE
	RAM128X1S_1
	RAM16X1D
	RAM16X1D_1
	RAM16X1S
	RAM16X1S_1
	RAM16X2S
	RAM16X4S
	RAM16X8S
	RAM32X1D_1
	RAM32X1S_1
	RAM32X2S
	RAM32X4S
	RAM32X8S
	RAM64X1D_1
	RAM64X1S_1
	RAM64X2S
	RAMB16
	RAMB16BWE
	RAMB16BWER
	RAMB16BWE_S18
	RAMB16BWE_S18_S18
	RAMB16BWE_S18_S9
	RAMB16BWE_S36
	RAMB16BWE_S36_S18
	RAMB16BWE_S36_S36
	RAMB16BWE_S36_S9
	RAMB16_S1
	RAMB16_S18
	RAMB16_S18_S18
	RAMB16_S18_S36
	RAMB16_S1_S1
	RAMB16_S1_S18
	RAMB16_S1_S2
	RAMB16_S1_S36
	RAMB16_S1_S4
	RAMB16_S1_S9
	RAMB16_S2
	RAMB16_S2_S18
	RAMB16_S2_S2
	RAMB16_S2_S36
	RAMB16_S2_S4
	RAMB16_S2_S9
	RAMB16_S36
	RAMB16_S36_S36
	RAMB16_S4
	RAMB16_S4_S18
	RAMB16_S4_S36
	RAMB16_S4_S4
	RAMB16_S4_S9
	RAMB16_S9
	RAMB16_S9_S18
	RAMB16_S9_S36
	RAMB16_S9_S9
	RAMB18
	RAMB18SDP
	RAMB36
	RAMB36SDP
	RAMB8BWER
	ROM128X1
	ROM16X1
	ROM256X1
	ROM32X1
	ROM64X1
	SRL16
	SRL16E_1
	SRL16_1
	SRL32E
	SRLC16
	SRLC16E_1
	SRLC16_1
	STARTUP_SPARTAN3
	STARTUP_SPARTAN3A
	STARTUP_SPARTAN6
	STARTUP_VIRTEX4
	STARTUP_VIRTEX5
	STARTUP_VIRTEX6
	SYSMON
	TEMAC_SINGLE
	USR_ACCESS_VIRTEX4
	USR_ACCESS_VIRTEX5
	USR_ACCESS_VIRTEX6
	XNOR2
	XNOR3
	XNOR4
	XNOR5
	XOR2
	XOR3
	XOR4
	XOR5
	XORCY_D
	XORCY_L
End time: 10:38:07 on Dec 17,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:07 on Dec 17,2024
vlog -source -sv -work unisims_ver -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC

Top level modules:
	HSADC
	HSDAC
End time: 10:38:08 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unisim)
==============================================================================

 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unimacro)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unimacro_ver /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unimacro_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:08 on Dec 17,2024
vlog -source -work unimacro_ver -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf 
-- Compiling module ADDMACC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_SDP_MACRO
-- Compiling module BRAM_SINGLE_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module MACC_MACRO
-- Compiling module MULT_MACRO

Top level modules:
	ADDMACC_MACRO
	ADDSUB_MACRO
	BRAM_SDP_MACRO
	BRAM_SINGLE_MACRO
	BRAM_TDP_MACRO
	COUNTER_LOAD_MACRO
	COUNTER_TC_MACRO
	EQ_COMPARE_MACRO
	FIFO_DUALCLOCK_MACRO
	FIFO_SYNC_MACRO
	MACC_MACRO
	MULT_MACRO
End time: 10:38:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:unifast)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap unifast_ver /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unifast_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:09 on Dec 17,2024
vlog -source -work unifast_ver -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf 
-- Compiling module DSP48E1
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTXE2_CHANNEL
-- Compiling module MMCME2_ADV
-- Compiling module PLLE2_ADV

Top level modules:
	DSP48E1
	GTHE2_CHANNEL
	GTXE2_CHANNEL
	MMCME2_ADV
	PLLE2_ADV
End time: 10:38:09 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.84 % complete

Compiling verilog library 'simprim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:simprim)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap simprims_ver /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/simprims_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:10 on Dec 17,2024
vlog -source "+define+XIL_TIMING" -work simprims_ver -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.cmf 
-- Compiling module AND2B1L
-- Compiling module AUTOBUF
-- Compiling module BIBUF
-- Compiling module BITSLICE_CONTROL
-- Compiling module BSCANE2
-- Compiling module BUF
-- Compiling module BUFCE_LEAF
-- Compiling module BUFCE_ROW
-- Compiling module BUFG
-- Compiling module BUFGCE
-- Compiling module BUFGCE_DIV
-- Compiling module BUFGCTRL
-- Compiling module BUFGP
-- Compiling module BUFG_GT
-- Compiling module BUFG_GT_SYNC
-- Compiling module BUFG_PS
-- Compiling module BUFH
-- Compiling module BUFHCE
-- Compiling module BUFIO
-- Compiling module BUFMR
-- Compiling module BUFMRCE
-- Compiling module BUFR
-- Compiling module CAPTUREE2
-- Compiling module CARRY4
-- Compiling module CARRY8
-- Compiling module CFGLUT5
-- Compiling module CMAC
-- Compiling module CMACE4
-- Compiling module DCIRESET
-- Compiling module DCM_ADV
-- Compiling module dcm_adv_clock_divide_by_2
-- Compiling module dcm_adv_maximum_period_check
-- Compiling module dcm_adv_clock_lost
-- Compiling module DCM_SP
-- Compiling module dcm_sp_clock_divide_by_2
-- Compiling module dcm_sp_maximum_period_check
-- Compiling module dcm_sp_clock_lost
-- Compiling module DIFFINBUF
-- Compiling module DNA_PORT
-- Compiling module DNA_PORTE2
-- Compiling module DPHY_DIFFINBUF
-- Compiling module DSP48E1
-- Compiling module DSP48E2
-- Compiling module DSP_ALU
-- Compiling module DSP_A_B_DATA
-- Compiling module DSP_C_DATA
-- Compiling module DSP_MULTIPLIER
-- Compiling module DSP_M_DATA
-- Compiling module DSP_OUTPUT
-- Compiling module DSP_PREADD
-- Compiling module DSP_PREADD_DATA
-- Compiling module EFUSE_USR
-- Compiling module FDCE
-- Compiling module FDPE
-- Compiling module FDRE
-- Compiling module FDSE
-- Compiling module FE
-- Compiling module FIFO18E1
-- Compiling module FF18_INTERNAL_VLOG
-- Compiling module FIFO18E2
-- Compiling module FIFO36E1
-- Compiling module FF36_INTERNAL_VLOG
-- Compiling module FIFO36E2
-- Compiling module FRAME_ECCE2
-- Compiling module FRAME_ECCE3
-- Compiling module FRAME_ECCE4
-- Compiling module GND
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTHE2_COMMON
-- Compiling module GTHE3_CHANNEL
-- Compiling module GTHE3_COMMON
-- Compiling module GTHE4_CHANNEL
-- Compiling module GTHE4_COMMON
-- Compiling module GTPE2_CHANNEL
-- Compiling module GTPE2_COMMON
-- Compiling module GTXE2_CHANNEL
-- Compiling module GTXE2_COMMON
-- Compiling module GTYE3_CHANNEL
-- Compiling module GTYE3_COMMON
-- Compiling module GTYE4_CHANNEL
-- Compiling module GTYE4_COMMON
-- Compiling module HARD_SYNC
-- Compiling module HBM_ONE_STACK_INTF
-- Compiling module HBM_REF_CLK
-- Compiling module HBM_SNGLBLI_INTF_APB
-- Compiling module HBM_SNGLBLI_INTF_AXI
-- Compiling module HBM_TWO_STACK_INTF
-- Compiling module HPIO_VREF
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module IBUF
-- Compiling module IBUFCTRL
-- Compiling module IBUFDS
-- Compiling module IBUFDSE3
-- Compiling module IBUFDS_DIFF_OUT
-- Compiling module IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling module IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IBUFDS_DPHY
-- Compiling module IBUFDS_GTE2
-- Compiling module IBUFDS_GTE3
-- Compiling module IBUFDS_GTE4
-- Compiling module IBUFDS_IBUFDISABLE
-- Compiling module IBUFDS_IBUFDISABLE_INT
-- Compiling module IBUFDS_INTERMDISABLE
-- Compiling module IBUFDS_INTERMDISABLE_INT
-- Compiling module IBUFE3
-- Compiling module IBUF_ANALOG
-- Compiling module IBUF_IBUFDISABLE
-- Compiling module IBUF_INTERMDISABLE
-- Compiling module ICAPE2
-- Compiling module ICAPE3
-- Compiling module IDDR
-- Compiling module IDDRE1
-- Compiling module IDDR_2CLK
-- Compiling module IDELAYCTRL
-- Compiling module IDELAYE2
-- Compiling module IDELAYE2_FINEDELAY
-- Compiling module IDELAYE3
-- Compiling module ILKN
-- Compiling module ILKNE4
-- Compiling module INBUF
-- Compiling module INV
-- Compiling module IN_FIFO
-- Compiling module IOBUF
-- Compiling module IOBUFDS
-- Compiling module IOBUFDSE3
-- Compiling module IOBUFDS_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT
-- Compiling module IOBUFDS_DIFF_OUT_DCIEN
-- Compiling module IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling module IOBUFDS_INTERMDISABLE
-- Compiling module IOBUFE3
-- Compiling module IOBUF_ANALOG
-- Compiling module IOBUF_DCIEN
-- Compiling module IOBUF_INTERMDISABLE
-- Compiling module ISERDES
-- Compiling module ISERDESE1
-- Compiling module bscntrl_iserdese1_vlog
-- Compiling module ice_iserdese1_vlog
-- Compiling module ISERDESE2
-- Compiling module ISERDESE3
-- Compiling module ISERDES_NODELAY
-- Compiling module JTAG_SIME2
-- Compiling module KEEPER
-- Compiling module LDCE
-- Compiling UDP latchsre_ldce
-- Compiling module LDPE
-- Compiling UDP latchsre_ldpe
-- Compiling module LUT1
-- Compiling UDP x_lut1_mux2
-- Compiling module LUT2
-- Compiling UDP x_lut2_mux4
-- Compiling module LUT3
-- Compiling UDP x_lut3_mux8
-- Compiling module LUT4
-- Compiling module LUT5
-- Compiling module LUT6
-- Compiling module LUT6_2
-- Compiling module MASTER_JTAG
-- Compiling module MMCME2_ADV
-- Compiling module MMCME2_BASE
-- Compiling module MMCME3_ADV
-- Compiling module MMCME3_BASE
-- Compiling module MMCME4_ADV
-- Compiling module MMCME4_BASE
-- Compiling module MUXCY
-- Compiling module MUXF7
-- Compiling module MUXF8
-- Compiling module MUXF9
-- Compiling module OBUF
-- Compiling module OBUFDS
-- Compiling module OBUFDS_DPHY
-- Compiling module OBUFDS_GTE3
-- Compiling module OBUFDS_GTE3_ADV
-- Compiling module OBUFDS_GTE4
-- Compiling module OBUFDS_GTE4_ADV
-- Compiling module OBUFT
-- Compiling module OBUFTDS
-- Compiling module OBUFTDS_DCIEN
-- Compiling module OBUFT_DCIEN
-- Compiling module ODDR
-- Compiling module ODDRE1
-- Compiling module ODELAYE2
-- Compiling module ODELAYE2_FINEDELAY
-- Compiling module ODELAYE3
-- Compiling module OR2L
-- Compiling module OSERDES
-- Compiling module OSERDESE1
-- Compiling module selfheal_oserdese1_vlog
-- Compiling module plg_oserdese1_vlog
-- Compiling module rank12d_oserdese1_vlog
-- Compiling module trif_oserdese1_vlog
-- Compiling module txbuffer_oserdese1_vlog
-- Compiling module fifo_tdpipe_oserdese1_vlog
-- Compiling module fifo_reset_oserdese1_vlog
-- Compiling module fifo_addr_oserdese1_vlog
-- Compiling module iodlyctrl_npre_oserdese1_vlog
-- Compiling module dout_oserdese1_vlog
-- Compiling module tout_oserdese1_vlog
-- Compiling module OSERDESE2
-- Compiling module OSERDESE3
-- Compiling module OUT_FIFO
-- Compiling module PCIE40E4
-- Compiling module PCIE4CE4
-- Compiling module PCIE_2_1
-- Compiling module PCIE_3_0
-- Compiling module PCIE_3_1
-- Compiling module PHASER_IN
-- Compiling module PHASER_IN_PHY
-- Compiling module PHASER_OUT
-- Compiling module PHASER_OUT_PHY
-- Compiling module PHASER_REF
-- Compiling module PHY_CONTROL
-- Compiling module PLLE2_ADV
-- Compiling module PLLE2_BASE
-- Compiling module PLLE3_ADV
-- Compiling module PLLE3_BASE
-- Compiling module PLLE4_ADV
-- Compiling module PLLE4_BASE
-- Compiling module PS7
-- Compiling module PS8
-- Compiling module PULLDOWN
-- Compiling module PULLUP
-- Compiling module RAM128X1D
-- Compiling module RAM128X1S
-- Compiling module RAM256X1D
-- Compiling module RAM256X1S
-- Compiling module RAM32M
-- Compiling module RAM32M16
-- Compiling module RAM32X1D
-- Compiling module RAM32X1S
-- Compiling module RAM512X1S
-- Compiling module RAM64M
-- Compiling module RAM64M8
-- Compiling module RAM64X1D
-- Compiling module RAM64X1S
-- Compiling module RAM64X8SW
-- Compiling module RAMB18E1
-- Compiling module RB18_INTERNAL_VLOG
-- Compiling module RAMB18E2
-- Compiling module RAMB36E1
-- Compiling module RB36_INTERNAL_VLOG
-- Compiling module RAMB36E2
-- Compiling module RAMD32
-- Compiling module RAMD64E
-- Compiling module RAMS32
-- Compiling module RAMS64E
-- Compiling module RAMS64E1
-- Compiling module RIU_OR
-- Compiling module RXTX_BITSLICE
-- Compiling module RX_BITSLICE
-- Compiling module SIM_CONFIGE2
-- Compiling module SIM_CONFIGE3
-- Compiling module SRL16E
-- Compiling module SRLC16E
-- Compiling module SRLC32E
-- Compiling module STARTUPE2
-- Compiling module STARTUPE3
-- Compiling module SYSMONE1
-- Compiling module SYSMONE4
-- Compiling module TX_BITSLICE
-- Compiling module TX_BITSLICE_TRI
-- Compiling module URAM288
-- Compiling module URAM288_BASE
-- Compiling module USR_ACCESSE2
-- Compiling module VCC
-- Compiling module VCU
-- Compiling module XADC
-- Compiling module XORCY
-- Compiling module ZHOLD_DELAY

Top level modules:
	AND2B1L
	AUTOBUF
	BIBUF
	BITSLICE_CONTROL
	BSCANE2
	BUF
	BUFCE_LEAF
	BUFCE_ROW
	BUFG
	BUFGCE
	BUFGCE_DIV
	BUFGP
	BUFG_GT
	BUFG_GT_SYNC
	BUFG_PS
	BUFH
	BUFHCE
	BUFIO
	BUFMR
	BUFMRCE
	BUFR
	CAPTUREE2
	CARRY4
	CARRY8
	CFGLUT5
	CMAC
	CMACE4
	DCIRESET
	DCM_ADV
	DCM_SP
	DIFFINBUF
	DNA_PORT
	DNA_PORTE2
	DPHY_DIFFINBUF
	DSP48E1
	DSP48E2
	DSP_ALU
	DSP_A_B_DATA
	DSP_C_DATA
	DSP_MULTIPLIER
	DSP_M_DATA
	DSP_OUTPUT
	DSP_PREADD
	DSP_PREADD_DATA
	EFUSE_USR
	FDCE
	FDPE
	FDRE
	FDSE
	FE
	FIFO18E1
	FIFO18E2
	FIFO36E1
	FIFO36E2
	FRAME_ECCE2
	FRAME_ECCE3
	FRAME_ECCE4
	GND
	GTHE2_CHANNEL
	GTHE2_COMMON
	GTHE3_CHANNEL
	GTHE3_COMMON
	GTHE4_CHANNEL
	GTHE4_COMMON
	GTPE2_CHANNEL
	GTPE2_COMMON
	GTXE2_CHANNEL
	GTXE2_COMMON
	GTYE3_CHANNEL
	GTYE3_COMMON
	GTYE4_CHANNEL
	GTYE4_COMMON
	HARD_SYNC
	HBM_ONE_STACK_INTF
	HBM_REF_CLK
	HBM_SNGLBLI_INTF_APB
	HBM_SNGLBLI_INTF_AXI
	HBM_TWO_STACK_INTF
	HPIO_VREF
	HSADC
	HSDAC
	IBUF
	IBUFCTRL
	IBUFDS
	IBUFDSE3
	IBUFDS_DIFF_OUT
	IBUFDS_DIFF_OUT_IBUFDISABLE
	IBUFDS_DIFF_OUT_INTERMDISABLE
	IBUFDS_DPHY
	IBUFDS_GTE2
	IBUFDS_GTE3
	IBUFDS_GTE4
	IBUFDS_IBUFDISABLE
	IBUFDS_IBUFDISABLE_INT
	IBUFDS_INTERMDISABLE
	IBUFDS_INTERMDISABLE_INT
	IBUFE3
	IBUF_ANALOG
	IBUF_IBUFDISABLE
	IBUF_INTERMDISABLE
	ICAPE2
	ICAPE3
	IDDR
	IDDRE1
	IDDR_2CLK
	IDELAYCTRL
	IDELAYE2
	IDELAYE2_FINEDELAY
	IDELAYE3
	ILKN
	ILKNE4
	INBUF
	IN_FIFO
	IOBUF
	IOBUFDS
	IOBUFDSE3
	IOBUFDS_DCIEN
	IOBUFDS_DIFF_OUT
	IOBUFDS_DIFF_OUT_DCIEN
	IOBUFDS_DIFF_OUT_INTERMDISABLE
	IOBUFDS_INTERMDISABLE
	IOBUFE3
	IOBUF_ANALOG
	IOBUF_DCIEN
	IOBUF_INTERMDISABLE
	ISERDES
	ISERDESE1
	ISERDESE2
	ISERDESE3
	ISERDES_NODELAY
	JTAG_SIME2
	KEEPER
	LDCE
	LDPE
	LUT1
	LUT2
	LUT3
	LUT4
	LUT5
	LUT6
	LUT6_2
	MASTER_JTAG
	MMCME2_BASE
	MMCME3_BASE
	MMCME4_BASE
	MUXCY
	MUXF7
	MUXF8
	MUXF9
	OBUF
	OBUFDS
	OBUFDS_DPHY
	OBUFDS_GTE3
	OBUFDS_GTE3_ADV
	OBUFDS_GTE4
	OBUFDS_GTE4_ADV
	OBUFT
	OBUFTDS
	OBUFTDS_DCIEN
	OBUFT_DCIEN
	ODDR
	ODDRE1
	ODELAYE2
	ODELAYE2_FINEDELAY
	ODELAYE3
	OR2L
	OSERDES
	OSERDESE1
	OSERDESE2
	OSERDESE3
	OUT_FIFO
	PCIE40E4
	PCIE4CE4
	PCIE_2_1
	PCIE_3_0
	PCIE_3_1
	PHASER_IN
	PHASER_IN_PHY
	PHASER_OUT
	PHASER_OUT_PHY
	PHASER_REF
	PHY_CONTROL
	PLLE2_BASE
	PLLE3_BASE
	PLLE4_BASE
	PS7
	PS8
	PULLDOWN
	PULLUP
	RAM128X1D
	RAM128X1S
	RAM256X1D
	RAM256X1S
	RAM32M
	RAM32M16
	RAM32X1D
	RAM32X1S
	RAM512X1S
	RAM64M
	RAM64M8
	RAM64X1D
	RAM64X1S
	RAM64X8SW
	RAMB18E1
	RAMB18E2
	RAMB36E1
	RAMB36E2
	RAMD32
	RAMD64E
	RAMS32
	RAMS64E
	RAMS64E1
	RIU_OR
	RXTX_BITSLICE
	RX_BITSLICE
	SRL16E
	SRLC16E
	SRLC32E
	STARTUPE2
	STARTUPE3
	SYSMONE1
	SYSMONE4
	TX_BITSLICE
	TX_BITSLICE_TRI
	URAM288
	URAM288_BASE
	USR_ACCESSE2
	VCC
	VCU
	XADC
	XORCY
	ZHOLD_DELAY
End time: 10:38:50 on Dec 17,2024, Elapsed time: 0:00:40
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:simprim)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.12 % complete

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xpm)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xpm /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xpm 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:50 on Dec 17,2024
vcom -work xpm -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 10:38:51 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.40 % complete

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xpm)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xpm /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xpm 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:51 on Dec 17,2024
vlog -sv -work xpm -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xpm/.cxl.verilog.xpm.xpm.lin64.cmf 
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram

Top level modules:
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_fifo_axis
	xpm_fifo_tb
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
End time: 10:38:51 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.68 % complete

Compiling verilog library 'xilinx_vip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xilinx_vip)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xilinx_vip /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xilinx_vip 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:52 on Dec 17,2024
vlog -sv "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" -work xilinx_vip -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1133): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1154): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1175): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1183): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1214): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1242): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1294): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1327): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1342): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1355): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1368): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1381): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1394): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1407): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1420): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1433): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1446): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1459): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1472): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1670): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1681): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1692): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1703): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1714): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1725): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1736): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1747): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1758): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1769): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1780): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1966): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1981): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(1994): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2007): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2052): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2063): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2074): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2191): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2289): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2445): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2597): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2688): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2829): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2855): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2900): No trigger event inferred in disable expression.
** Warning: (vlog-13361) /tools/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv(2922): No trigger event inferred in disable expression.
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 10:38:53 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 46

END_COMPILATION_MESSAGES(questasim:verilog:xilinx_vip)
==============================================================================


compile_simlib: 0 error(s), 46 warning(s), 1.96 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ahblite_axi_bridge_v3_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ahblite_axi_bridge_v3_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:53 on Dec 17,2024
vcom -93 -work ahblite_axi_bridge_v3_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ahblite_axi_bridge_v3_0_13/.cxl.vhdl.ahblite_axi_bridge_v3_0_13.ahblite_axi_bridge_v3_0_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 10:38:53 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ahblite_axi_bridge_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.24 % complete

Compiling verilog library 'audio_clock_recovery_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_v1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap audio_clock_recovery_v1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/audio_clock_recovery_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:54 on Dec 17,2024
vlog -L audio_clock_recovery_v1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work audio_clock_recovery_v1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/audio_clock_recovery_v1_0/.cxl.systemverilog.audio_clock_recovery_v1_0.audio_clock_recovery_v1_0.lin64.cmf 
-- Compiling module audio_clock_recovery_v1_0_axi
-- Compiling module audio_clock_recovery_v1_0_sys
-- Compiling module audio_clock_recovery_v1_0

Top level modules:
	audio_clock_recovery_v1_0
End time: 10:38:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_clock_recovery_v1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.52 % complete

Compiling verilog library 'audio_tpg_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap audio_tpg_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/audio_tpg_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:55 on Dec 17,2024
vlog -L audio_tpg_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work audio_tpg_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/audio_tpg_v1_0_0/.cxl.verilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module apg_async_fifo
-- Compiling module checker
-- Compiling module axi_interface
-- Compiling module axi_registers
-- Compiling module audio_tpg_v1_0_0

Top level modules:
	apg_async_fifo
	audio_tpg_v1_0_0
End time: 10:38:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:55 on Dec 17,2024
vlog -L audio_tpg_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work audio_tpg_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/audio_tpg_v1_0_0/.cxl.systemverilog.audio_tpg_v1_0_0.audio_tpg_v1_0_0.lin64.cmf 
-- Compiling module pat_gen_engine

Top level modules:
	pat_gen_engine
End time: 10:38:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:audio_tpg_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.80 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap av_pat_gen_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/av_pat_gen_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:56 on Dec 17,2024
vlog -L av_pat_gen_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work av_pat_gen_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf 
-- Compiling module av_pat_gen_v1_0_0_av_axi
-- Compiling module av_pat_gen_v1_0_0_timing
-- Compiling module av_pat_gen_v1_0_0_video_pattern
-- Compiling module av_pat_gen_v1_0_0_dport
-- Compiling module av_pat_gen_v1_0_0
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_0
End time: 10:38:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:av_pat_gen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.08 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_ahblite_bridge_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ahblite_bridge_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:56 on Dec 17,2024
vcom -93 -work axi_ahblite_bridge_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ahblite_bridge_v3_0_14/.cxl.vhdl.axi_ahblite_bridge_v3_0_14.axi_ahblite_bridge_v3_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 10:38:57 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ahblite_bridge_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.36 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_amm_bridge_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_amm_bridge_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:57 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_amm_bridge_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_amm_bridge_v1_0_6/.cxl.verilog.axi_amm_bridge_v1_0_6.axi_amm_bridge_v1_0_6.lin64.cmf 
-- Compiling module axi_amm_bridge_v1_0_6_lite
-- Compiling module axi_amm_bridge_v1_0_6_fifo
-- Compiling module axi_amm_bridge_v1_0_6_full
-- Compiling module axi_amm_bridge_v1_0_6_top

Top level modules:
	axi_amm_bridge_v1_0_6_top
End time: 10:38:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_amm_bridge_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.64 % complete

Compiling verilog library 'axi_chip2chip_v5_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_chip2chip_v5_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_chip2chip_v5_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:58 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_chip2chip_v5_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_chip2chip_v5_0_2/.cxl.verilog.axi_chip2chip_v5_0_2.axi_chip2chip_v5_0_2.lin64.cmf 

Top level modules:
End time: 10:38:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_chip2chip_v5_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.92 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_infrastructure_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:59 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 10:38:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.20 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_jtag_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:38:59 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_jtag_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:00 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.48 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_lite_ipif_v3_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_lite_ipif_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:00 on Dec 17,2024
vcom -93 -work axi_lite_ipif_v3_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 10:39:00 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.76 % complete

Compiling verilog library 'axi_pcie3_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_pcie3_v3_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie3_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:01 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_pcie3_v3_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie3_v3_0_6/.cxl.verilog.axi_pcie3_v3_0_6.axi_pcie3_v3_0_6.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie3_v3_0/hdl/axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:39:02 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie3_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 5.04 % complete

Compiling verilog library 'axi_perf_mon_v5_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_perf_mon_v5_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_perf_mon_v5_0_18 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:03 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_perf_mon_v5_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_perf_mon_v5_0_18/.cxl.verilog.axi_perf_mon_v5_0_18.axi_perf_mon_v5_0_18.lin64.cmf 
-- Compiling module axi_perf_mon_v5_0_18_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_18_async_fifo
-- Compiling module axi_perf_mon_v5_0_18_sync_fifo
-- Compiling module axi_perf_mon_v5_0_18_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_18_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_18_axi_interface
-- Compiling module axi_perf_mon_v5_0_18_counter
-- Compiling module axi_perf_mon_v5_0_18_counter_ovf
-- Compiling module axi_perf_mon_v5_0_18_cdc_sync
-- Compiling module axi_perf_mon_v5_0_18_flags_gen
-- Compiling module axi_perf_mon_v5_0_18_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_18_interrupt_module
-- Compiling module axi_perf_mon_v5_0_18_intr_sync
-- Compiling module axi_perf_mon_v5_0_18_metric_calc
-- Compiling module axi_perf_mon_v5_0_18_metric_counters
-- Compiling module axi_perf_mon_v5_0_18_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_18_mon_fifo
-- Compiling module axi_perf_mon_v5_0_18_ext_calc
-- Compiling module axi_perf_mon_v5_0_18_register_module
-- Compiling module axi_perf_mon_v5_0_18_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_18_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_18_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_18_throttle
-- Compiling module axi_perf_mon_v5_0_18_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_18_advanced
-- Compiling module axi_perf_mon_v5_0_18_profile
-- Compiling module axi_perf_mon_v5_0_18_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_18_register_module_profile
-- Compiling module axi_perf_mon_v5_0_18_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_18_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_18_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_18_top

Top level modules:
	axi_perf_mon_v5_0_18_top
End time: 10:39:03 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_perf_mon_v5_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.32 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_infrastructure_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_infrastructure_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:03 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_infrastructure_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.lin64.cmf 
-- Compiling module axis_infrastructure_v1_1_0_mux_enc
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_0_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_0_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_0_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_0_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_0_mux_enc
	axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_0_clock_synchronizer
	axis_infrastructure_v1_1_0_cdc_handshake
End time: 10:39:04 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.60 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v1_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_protocol_checker_v1_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v1_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:04 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_protocol_checker_v1_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v1_1_15/.cxl.verilog.axis_protocol_checker_v1_1_15.axis_protocol_checker_v1_1_15.lin64.cmf 
-- Compiling module axis_protocol_checker_v1_1_15_asr_inline
-- Compiling module axis_protocol_checker_v1_1_15_reporter
-- Compiling module axis_protocol_checker_v1_1_15_top

Top level modules:
	axis_protocol_checker_v1_1_15_top
End time: 10:39:04 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.88 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v1_2_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_protocol_checker_v1_2_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v1_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:05 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_protocol_checker_v1_2_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v1_2_2/.cxl.verilog.axis_protocol_checker_v1_2_2.axis_protocol_checker_v1_2_2.lin64.cmf 
-- Compiling module axis_protocol_checker_v1_2_2_asr_inline
-- Compiling module axis_protocol_checker_v1_2_2_reporter
-- Compiling module axis_protocol_checker_v1_2_2_top

Top level modules:
	axis_protocol_checker_v1_2_2_top
End time: 10:39:05 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v1_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.16 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_protocol_checker_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:05 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_protocol_checker_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_protocol_checker_v2_0_0/.cxl.verilog.axis_protocol_checker_v2_0_0.axis_protocol_checker_v2_0_0.lin64.cmf 
-- Compiling module axis_protocol_checker_v2_0_0_asr_inline
-- Compiling module axis_protocol_checker_v2_0_0_reporter
-- Compiling module axis_protocol_checker_v2_0_0_top

Top level modules:
	axis_protocol_checker_v2_0_0_top
End time: 10:39:06 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_protocol_checker_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.44 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap blk_mem_gen_v8_3_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/blk_mem_gen_v8_3_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:06 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work blk_mem_gen_v8_3_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_6_output_stage
-- Compiling module blk_mem_gen_v8_3_6_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_6_mem_module
-- Compiling module blk_mem_gen_v8_3_6

Top level modules:
	blk_mem_gen_v8_3_6
End time: 10:39:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_3_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.72 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap blk_mem_gen_v8_4_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/blk_mem_gen_v8_4_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:07 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work blk_mem_gen_v8_4_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/blk_mem_gen_v8_4_1/.cxl.verilog.blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1.lin64.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_1_output_stage
-- Compiling module blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_1_mem_module
-- Compiling module blk_mem_gen_v8_4_1

Top level modules:
	blk_mem_gen_v8_4_1
End time: 10:39:07 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:blk_mem_gen_v8_4_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.00 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap bs_mux_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bs_mux_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:07 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work bs_mux_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:08 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.28 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap bs_switch_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bs_switch_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:08 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work bs_switch_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bs_switch_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.56 % complete

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap bsip_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:09 on Dec 17,2024
vcom -93 -work bsip_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.84 % complete

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap bsip_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bsip_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:10 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work bsip_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.lin64.cmf 

Top level modules:
End time: 10:39:11 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.12 % complete

Compiling verilog library 'clk_vip_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap clk_vip_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/clk_vip_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:11 on Dec 17,2024
vlog -L clk_vip_v1_0_1 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work clk_vip_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/clk_vip_v1_0_1/.cxl.systemverilog.clk_vip_v1_0_1.clk_vip_v1_0_1.lin64.cmf 
-- Compiling module clk_vip_v1_0_1_top

Top level modules:
	clk_vip_v1_0_1_top
End time: 10:39:11 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:clk_vip_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.40 % complete

Compiling verilog library 'cmac_usplus_v2_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_4_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cmac_usplus_v2_4_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmac_usplus_v2_4_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:12 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work cmac_usplus_v2_4_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmac_usplus_v2_4_2/.cxl.verilog.cmac_usplus_v2_4_2.cmac_usplus_v2_4_2.lin64.cmf 

Top level modules:
End time: 10:39:15 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_usplus_v2_4_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.68 % complete

Compiling verilog library 'cmac_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_3_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cmac_v2_3_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmac_v2_3_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:15 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work cmac_v2_3_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmac_v2_3_2/.cxl.verilog.cmac_v2_3_2.cmac_v2_3_2.lin64.cmf 

Top level modules:
End time: 10:39:16 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:cmac_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.96 % complete

Compiling vhdl library 'compact_gt_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap compact_gt_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/compact_gt_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:16 on Dec 17,2024
vcom -93 -work compact_gt_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/compact_gt_v1_0_2/.cxl.vhdl.compact_gt_v1_0_2.compact_gt_v1_0_2.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:17 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:compact_gt_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.24 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap dist_mem_gen_v8_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dist_mem_gen_v8_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:17 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work dist_mem_gen_v8_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.lin64.cmf 
-- Compiling module dist_mem_gen_v8_0_12

Top level modules:
	dist_mem_gen_v8_0_12
End time: 10:39:17 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:dist_mem_gen_v8_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.52 % complete

Compiling verilog library 'ecc_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ecc_v2_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ecc_v2_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:18 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ecc_v2_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ecc_v2_0_12/.cxl.verilog.ecc_v2_0_12.ecc_v2_0_12.lin64.cmf 

Top level modules:
End time: 10:39:18 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ecc_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.80 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap emc_common_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/emc_common_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:19 on Dec 17,2024
vcom -93 -work emc_common_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity ld_arith_reg
-- Compiling entity io_registers
-- Compiling architecture imp of io_registers
-- Compiling entity counters
-- Compiling architecture imp of counters
-- Compiling entity mem_state_machine
-- Compiling architecture imp of mem_state_machine
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity select_param
-- Compiling architecture imp of select_param
-- Compiling entity addr_counter_mux
-- Compiling architecture imp of addr_counter_mux
-- Compiling entity mem_steer
-- Compiling architecture imp of mem_steer
-- Compiling entity EMC
-- Compiling architecture imp of EMC
-- Loading entity ipic_if
-- Loading entity mem_state_machine
-- Loading entity addr_counter_mux
-- Loading entity counters
-- Loading entity select_param
-- Loading entity mem_steer
-- Loading entity io_registers
End time: 10:39:19 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:emc_common_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.08 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ethernet_1_10_25g_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ethernet_1_10_25g_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:20 on Dec 17,2024
vcom -93 -work ethernet_1_10_25g_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ethernet_1_10_25g_v2_0_0/.cxl.vhdl.ethernet_1_10_25g_v2_0_0.ethernet_1_10_25g_v2_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:21 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:ethernet_1_10_25g_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.36 % complete

Compiling verilog library 'ethernet_1_10_25g_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ethernet_1_10_25g_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ethernet_1_10_25g_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:21 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ethernet_1_10_25g_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ethernet_1_10_25g_v2_0_0/.cxl.verilog.ethernet_1_10_25g_v2_0_0.ethernet_1_10_25g_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:39:22 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ethernet_1_10_25g_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.64 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fifo_generator_v13_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:22 on Dec 17,2024
vcom -93 -work fifo_generator_v13_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_6_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_preload0
-- Loading entity fifo_generator_v13_0_6_bhv_as
-- Loading entity fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_v13_0_6_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_6_axic_reg_slice
-- Loading entity fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
End time: 10:39:24 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.92 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fifo_generator_v13_1_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:24 on Dec 17,2024
vcom -93 -work fifo_generator_v13_1_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:26 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.20 % complete

Compiling verilog library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fifo_generator_v13_1_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:26 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work fifo_generator_v13_1_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_4_CONV_VER
-- Compiling module fifo_generator_v13_1_4_sync_stage
-- Compiling module fifo_generator_v13_1_4_bhv_ver_as
-- Compiling module fifo_generator_v13_1_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_4_axic_reg_slice

Top level modules:
End time: 10:39:27 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.48 % complete

Compiling vhdl library 'fifo_generator_v13_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fifo_generator_v13_2_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_2_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:27 on Dec 17,2024
vcom -93 -work fifo_generator_v13_2_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_2_2/.cxl.vhdl.fifo_generator_v13_2_2.fifo_generator_v13_2_2.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:29 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fifo_generator_v13_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.76 % complete

Compiling verilog library 'fifo_generator_v13_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fifo_generator_v13_2_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:29 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work fifo_generator_v13_2_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fifo_generator_v13_2_2/.cxl.verilog.fifo_generator_v13_2_2.fifo_generator_v13_2_2.lin64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_2_CONV_VER
-- Compiling module fifo_generator_v13_2_2_sync_stage
-- Compiling module fifo_generator_v13_2_2_bhv_ver_as
-- Compiling module fifo_generator_v13_2_2_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_2_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_2_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_2_axic_reg_slice

Top level modules:
End time: 10:39:30 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fifo_generator_v13_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.04 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fit_timer_v2_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fit_timer_v2_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:30 on Dec 17,2024
vcom -93 -work fit_timer_v2_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fit_timer_v2_0_8/.cxl.vhdl.fit_timer_v2_0_8.fit_timer_v2_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 10:39:31 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fit_timer_v2_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.32 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap generic_baseblocks_v2_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/generic_baseblocks_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:31 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work generic_baseblocks_v2_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.lin64.cmf 
-- Compiling module generic_baseblocks_v2_1_0_carry_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_0_carry_or
-- Compiling module generic_baseblocks_v2_1_0_carry
-- Compiling module generic_baseblocks_v2_1_0_command_fifo
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel
-- Compiling module generic_baseblocks_v2_1_0_comparator_static
-- Compiling module generic_baseblocks_v2_1_0_comparator
-- Compiling module generic_baseblocks_v2_1_0_mux_enc
-- Compiling module generic_baseblocks_v2_1_0_mux
-- Compiling module generic_baseblocks_v2_1_0_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_0_carry_latch_and
	generic_baseblocks_v2_1_0_carry_or
	generic_baseblocks_v2_1_0_carry
	generic_baseblocks_v2_1_0_command_fifo
	generic_baseblocks_v2_1_0_comparator_mask_static
	generic_baseblocks_v2_1_0_comparator_mask
	generic_baseblocks_v2_1_0_comparator_sel_mask_static
	generic_baseblocks_v2_1_0_comparator_sel_mask
	generic_baseblocks_v2_1_0_comparator_sel_static
	generic_baseblocks_v2_1_0_comparator_sel
	generic_baseblocks_v2_1_0_comparator_static
	generic_baseblocks_v2_1_0_comparator
	generic_baseblocks_v2_1_0_mux_enc
	generic_baseblocks_v2_1_0_nto1_mux
End time: 10:39:32 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:generic_baseblocks_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.61 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gig_ethernet_pcs_pma_v16_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gig_ethernet_pcs_pma_v16_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:32 on Dec 17,2024
vcom -93 -work gig_ethernet_pcs_pma_v16_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gig_ethernet_pcs_pma_v16_1_3/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_3.gig_ethernet_pcs_pma_v16_1_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:33 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gig_ethernet_pcs_pma_v16_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.89 % complete

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gig_ethernet_pcs_pma_v16_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gig_ethernet_pcs_pma_v16_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:34 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gig_ethernet_pcs_pma_v16_1_3/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_3.gig_ethernet_pcs_pma_v16_1_3.lin64.cmf 

Top level modules:
End time: 10:39:34 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gig_ethernet_pcs_pma_v16_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.17 % complete

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gigantic_mux /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gigantic_mux 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:35 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work gigantic_mux -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.lin64.cmf 

Top level modules:
End time: 10:39:35 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.45 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gmii_to_rgmii_v4_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gmii_to_rgmii_v4_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:35 on Dec 17,2024
vcom -93 -work gmii_to_rgmii_v4_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gmii_to_rgmii_v4_0_6/.cxl.vhdl.gmii_to_rgmii_v4_0_6.gmii_to_rgmii_v4_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 10:39:36 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:gmii_to_rgmii_v4_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.73 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gtwizard_ultrascale_v1_5_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_5_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:37 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 10:39:37 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.01 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gtwizard_ultrascale_v1_6_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_6_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:37 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_6_9/.cxl.verilog.gtwizard_ultrascale_v1_6_9.gtwizard_ultrascale_v1_6_9.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_9_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_9_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_9_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_9_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_9_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_9_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_9_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_9_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_9_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_9_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_9_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_9_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_9_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_9_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_9_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_9_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_9_gtwiz_reset
	gtwizard_ultrascale_v1_6_9_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_9_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_9_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_9_gtwiz_userdata_tx
End time: 10:39:38 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_6_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.29 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap gtwizard_ultrascale_v1_7_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_7_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:38 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/gtwizard_ultrascale_v1_7_3/.cxl.verilog.gtwizard_ultrascale_v1_7_3.gtwizard_ultrascale_v1_7_3.lin64.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_3_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_3_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_3_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_3_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_3_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_3_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_3_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_3_gtwiz_reset
	gtwizard_ultrascale_v1_7_3_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_3_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_3_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_3_gtwiz_userdata_tx
End time: 10:39:38 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:gtwizard_ultrascale_v1_7_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.57 % complete

Compiling verilog library 'hbm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap hbm_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hbm_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:39 on Dec 17,2024
vlog -L hbm_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work hbm_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hbm_v1_0_0/.cxl.systemverilog.hbm_v1_0_0.hbm_v1_0_0.lin64.cmf 
-- Compiling module hbm_top
-- Compiling module hbm_rst_gen
-- Compiling module hbm_apb_mst
-- Compiling module hbm_apb_arbiter
-- Compiling module hbm_data_fetch
-- Compiling module xsdb_top
-- Compiling module xsdb2apb
-- Compiling module hbm_v1_0_0_chipscope_xsdb_slave
-- Compiling module HBM

Top level modules:
	hbm_top
	hbm_rst_gen
	HBM
End time: 10:39:39 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hbm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.85 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap hdcp22_cipher_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp22_cipher_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:40 on Dec 17,2024
vlog -L hdcp22_cipher_v1_0_2 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work hdcp22_cipher_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp22_cipher_v1_0_2/.cxl.systemverilog.hdcp22_cipher_v1_0_2.hdcp22_cipher_v1_0_2.lin64.cmf 

Top level modules:
End time: 10:39:40 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_cipher_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.13 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap hdcp22_rng_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp22_rng_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:41 on Dec 17,2024
vlog -L hdcp22_rng_v1_0_1 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work hdcp22_rng_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.lin64.cmf 

Top level modules:
End time: 10:39:41 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp22_rng_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.41 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap hdcp_keymngmt_blk_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp_keymngmt_blk_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:41 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.lin64.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_0_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_0_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_0_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_0

Top level modules:
	hdcp_keymngmt_blk_v1_0_0
End time: 10:39:42 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.69 % complete

Compiling verilog library 'hdcp_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap hdcp_v1_0_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:42 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work hdcp_v1_0_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.lin64.cmf 

Top level modules:
End time: 10:39:43 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:hdcp_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.97 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_3_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap high_speed_selectio_wiz_v3_3_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/high_speed_selectio_wiz_v3_3_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:44 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work high_speed_selectio_wiz_v3_3_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/high_speed_selectio_wiz_v3_3_0/.cxl.verilog.high_speed_selectio_wiz_v3_3_0.high_speed_selectio_wiz_v3_3_0.lin64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_3_0_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_3_0_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_3_0_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_3_0_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_3_0_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_3_0_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_3_0_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_3_0_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_3_0_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_3_0_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_3_0_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_3_0_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_3_0_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_3_0_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_3_0_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_3_0_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_3_0_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_3_0_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_0_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_3_0_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_0_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_3_0_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_3_0_clk_rst_top
	high_speed_selectio_wiz_v3_3_0_bs_ctrl_top
	high_speed_selectio_wiz_v3_3_0_iobuf_top
	high_speed_selectio_wiz_v3_3_0_bs_top
End time: 10:39:44 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:high_speed_selectio_wiz_v3_3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.25 % complete

Compiling verilog library 'i2s_receiver_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap i2s_receiver_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/i2s_receiver_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:45 on Dec 17,2024
vlog -L i2s_receiver_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work i2s_receiver_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/i2s_receiver_v1_0_0/.cxl.systemverilog.i2s_receiver_v1_0_0.i2s_receiver_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:45 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_receiver_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.53 % complete

Compiling verilog library 'i2s_transmitter_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap i2s_transmitter_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/i2s_transmitter_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:45 on Dec 17,2024
vlog -L i2s_transmitter_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work i2s_transmitter_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/i2s_transmitter_v1_0_0/.cxl.systemverilog.i2s_transmitter_v1_0_0.i2s_transmitter_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:46 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:i2s_transmitter_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.81 % complete

Compiling verilog library 'ibert_lib_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ibert_lib_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ibert_lib_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:46 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ibert_lib_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ibert_lib_v1_0_5/.cxl.verilog.ibert_lib_v1_0_5.ibert_lib_v1_0_5.lin64.cmf 

Top level modules:
End time: 10:39:46 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ibert_lib_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.09 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_clause74_fec_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_clause74_fec_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:47 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_clause74_fec_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_clause74_fec_v1_0_0/.cxl.verilog.ieee802d3_clause74_fec_v1_0_0.ieee802d3_clause74_fec_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:39:47 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_clause74_fec_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.37 % complete

Compiling verilog library 'in_system_ibert_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap in_system_ibert_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/in_system_ibert_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:48 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work in_system_ibert_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/in_system_ibert_v1_0_6/.cxl.verilog.in_system_ibert_v1_0_6.in_system_ibert_v1_0_6.lin64.cmf 

Top level modules:
End time: 10:39:48 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:in_system_ibert_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.65 % complete

Compiling verilog library 'interlaken_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap interlaken_v2_4_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/interlaken_v2_4_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:49 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work interlaken_v2_4_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/interlaken_v2_4_0/.cxl.verilog.interlaken_v2_4_0.interlaken_v2_4_0.lin64.cmf 

Top level modules:
End time: 10:39:49 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:interlaken_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.93 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap iomodule_v3_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/iomodule_v3_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:49 on Dec 17,2024
vcom -93 -work iomodule_v3_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/iomodule_v3_1_3/.cxl.vhdl.iomodule_v3_1_3.iomodule_v3_1_3.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_FDR
-- Compiling architecture IMP of MB_FDR
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity MB_MULT_AND
-- Compiling architecture IMP of MB_MULT_AND
-- Compiling entity MB_LUT3
-- Compiling architecture IMP of MB_LUT3
-- Compiling entity MB_MUXF5
-- Compiling architecture IMP of MB_MUXF5
-- Compiling entity MB_MUXF6
-- Compiling architecture IMP of MB_MUXF6
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Compiling entity mb_sync_reset
-- Compiling architecture IMP of mb_sync_reset
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Loading package IOModule_Vote_Pkg
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 10:39:50 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.21 % complete

Compiling verilog library 'jesd204_v7_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap jesd204_v7_2_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jesd204_v7_2_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:51 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work jesd204_v7_2_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jesd204_v7_2_2/.cxl.verilog.jesd204_v7_2_2.jesd204_v7_2_2.lin64.cmf 

Top level modules:
End time: 10:39:51 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204_v7_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.49 % complete

Compiling verilog library 'jesd204c_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v3_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap jesd204c_v3_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jesd204c_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:51 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work jesd204c_v3_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jesd204c_v3_0_0/.cxl.verilog.jesd204c_v3_0_0.jesd204c_v3_0_0.lin64.cmf 

Top level modules:
End time: 10:39:52 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jesd204c_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.77 % complete

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap jtag_axi /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jtag_axi 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:52 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work jtag_axi -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf 

Top level modules:
End time: 10:39:53 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.05 % complete

Compiling verilog library 'l_ethernet_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_3_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap l_ethernet_v2_3_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/l_ethernet_v2_3_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:39:53 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work l_ethernet_v2_3_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/l_ethernet_v2_3_2/.cxl.verilog.l_ethernet_v2_3_2.l_ethernet_v2_3_2.lin64.cmf 

Top level modules:
End time: 10:40:04 on Dec 17,2024, Elapsed time: 0:00:11
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:l_ethernet_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.33 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lib_cdc_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_cdc_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:05 on Dec 17,2024
vcom -93 -work lib_cdc_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity cdc_sync
-- Compiling architecture implementation of cdc_sync
End time: 10:40:05 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.61 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lib_pkg_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_pkg_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:06 on Dec 17,2024
vcom -93 -work lib_pkg_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 10:40:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_pkg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.89 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lmb_bram_if_cntlr_v4_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_bram_if_cntlr_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:06 on Dec 17,2024
vcom -93 -work lmb_bram_if_cntlr_v4_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_bram_if_cntlr_v4_0_14/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr_v4_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 10:40:07 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.17 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lmb_v10_v3_0_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_v10_v3_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:08 on Dec 17,2024
vcom -93 -work lmb_v10_v3_0_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 10:40:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.45 % complete

Compiling verilog library 'ltlib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ltlib_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ltlib_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:09 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ltlib_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:40:09 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ltlib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.73 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lut_buffer_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lut_buffer_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:09 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work lut_buffer_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:40:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.01 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lut_buffer_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lut_buffer_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:10 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work lut_buffer_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:40:10 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.29 % complete

Compiling vhdl library 'microblaze_v10_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v10_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap microblaze_v10_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_v10_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:11 on Dec 17,2024
vcom -93 -work microblaze_v10_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_v10_0_6/.cxl.vhdl.microblaze_v10_0_6.microblaze_v10_0_6.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:15 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v10_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.57 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap microblaze_v9_5_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_v9_5_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:16 on Dec 17,2024
vcom -93 -work microblaze_v9_5_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:18 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_v9_5_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.85 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mii_to_rmii_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mii_to_rmii_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mii_to_rmii_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:19 on Dec 17,2024
vcom -93 -work mii_to_rmii_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mii_to_rmii_v2_0_18/.cxl.vhdl.mii_to_rmii_v2_0_18.mii_to_rmii_v2_0_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_fifo_loader
-- Compiling architecture simulation of rx_fifo_loader
-- Compiling entity rx_fifo_disposer
-- Compiling architecture simulation of rx_fifo_disposer
-- Compiling entity rx_fifo
-- Compiling architecture simulation of rx_fifo
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity rmii_tx_fixed
-- Compiling architecture simulation of rmii_tx_fixed
-- Compiling entity rmii_tx_agile
-- Compiling architecture simulation of rmii_tx_agile
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rmii_rx_fixed
-- Compiling architecture simulation of rmii_rx_fixed
-- Loading entity SRL_FIFO
-- Compiling entity rmii_rx_agile
-- Compiling architecture simulation of rmii_rx_agile
-- Compiling entity mii_to_rmii
-- Compiling architecture simulation of mii_to_rmii
-- Loading entity rmii_tx_agile
-- Loading entity rmii_rx_agile
-- Loading entity rmii_tx_fixed
-- Loading entity rmii_rx_fixed
End time: 10:40:20 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mii_to_rmii_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.13 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mipi_csi2_rx_ctrl_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_csi2_rx_ctrl_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:20 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_csi2_rx_ctrl_v1_0_8/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_8.mipi_csi2_rx_ctrl_v1_0_8.lin64.cmf 

Top level modules:
End time: 10:40:21 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_rx_ctrl_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.41 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mipi_csi2_tx_ctrl_v1_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_csi2_tx_ctrl_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:22 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf 

Top level modules:
End time: 10:40:24 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_csi2_tx_ctrl_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.69 % complete

Compiling verilog library 'mipi_dphy_v4_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mipi_dphy_v4_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_dphy_v4_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:24 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work mipi_dphy_v4_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_dphy_v4_1_0/.cxl.verilog.mipi_dphy_v4_1_0.mipi_dphy_v4_1_0.lin64.cmf 

Top level modules:
End time: 10:40:25 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dphy_v4_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.97 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mipi_dsi_tx_ctrl_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_dsi_tx_ctrl_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:25 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mipi_dsi_tx_ctrl_v1_0_6/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_6.mipi_dsi_tx_ctrl_v1_0_6.lin64.cmf 

Top level modules:
End time: 10:40:26 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:mipi_dsi_tx_ctrl_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.25 % complete

Compiling vhdl library 'mutex_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mutex_v2_1_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mutex_v2_1_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:27 on Dec 17,2024
vcom -93 -work mutex_v2_1_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mutex_v2_1_8/.cxl.vhdl.mutex_v2_1_8.mutex_v2_1_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
-- Loading entity Gen_DRAM
-- Compiling entity multi_channel_register
-- Compiling architecture IMP of multi_channel_register
-- Loading entity multi_channel_register
-- Compiling entity multi_channel_mutex
-- Compiling architecture IMP of multi_channel_mutex
-- Compiling entity mutex_core
-- Compiling architecture IMP of mutex_core
-- Compiling entity axi_decode
-- Compiling architecture IMP of axi_decode
-- Compiling entity mutex
-- Compiling architecture IMP of mutex
End time: 10:40:28 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mutex_v2_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.53 % complete

Compiling verilog library 'oddr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap oddr_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/oddr_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:28 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work oddr_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.lin64.cmf 
-- Compiling module oddr_v1_0_0_oddr

Top level modules:
	oddr_v1_0_0_oddr
End time: 10:40:28 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:oddr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.81 % complete

Compiling vhdl library 'pc_cfr_v6_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_0_7)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pc_cfr_v6_0_7 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pc_cfr_v6_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:29 on Dec 17,2024
vcom -93 -work pc_cfr_v6_0_7 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pc_cfr_v6_0_7/.cxl.vhdl.pc_cfr_v6_0_7.pc_cfr_v6_0_7.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:31 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.09 % complete

Compiling vhdl library 'pc_cfr_v6_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pc_cfr_v6_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pc_cfr_v6_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:31 on Dec 17,2024
vcom -93 -work pc_cfr_v6_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pc_cfr_v6_1_3/.cxl.vhdl.pc_cfr_v6_1_3.pc_cfr_v6_1_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:33 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pc_cfr_v6_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.37 % complete

Compiling vhdl library 'pci32_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pci32_v5_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci32_v5_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:33 on Dec 17,2024
vcom -93 -work pci32_v5_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci32_v5_0_10/.cxl.vhdl.pci32_v5_0_10.pci32_v5_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:34 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci32_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.65 % complete

Compiling verilog library 'pci32_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pci32_v5_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci32_v5_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:34 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work pci32_v5_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci32_v5_0_10/.cxl.verilog.pci32_v5_0_10.pci32_v5_0_10.lin64.cmf 

Top level modules:
End time: 10:40:34 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci32_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.93 % complete

Compiling vhdl library 'pci64_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pci64_v5_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci64_v5_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:35 on Dec 17,2024
vcom -93 -work pci64_v5_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci64_v5_0_10/.cxl.vhdl.pci64_v5_0_10.pci64_v5_0_10.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:35 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pci64_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.21 % complete

Compiling verilog library 'pci64_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pci64_v5_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci64_v5_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:36 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work pci64_v5_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pci64_v5_0_10/.cxl.verilog.pci64_v5_0_10.pci64_v5_0_10.lin64.cmf 

Top level modules:
End time: 10:40:36 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pci64_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.49 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pcie_jtag_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pcie_jtag_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:37 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.lin64.cmf 

Top level modules:
End time: 10:40:37 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.77 % complete

Compiling verilog library 'qdma_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:qdma_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap qdma_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/qdma_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:37 on Dec 17,2024
vlog -L qdma_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work qdma_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/qdma_v1_0_0/.cxl.systemverilog.qdma_v1_0_0.qdma_v1_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/qdma_pcie_dma_attr_defines.vh(64): (vlog-13233) Design unit "qdma_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package qdma_v1_0_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface pciea_port_dbg_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx4096_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx4096_ram_if
-- Compiling interface dma_pcie_mi_6Bx4096_ram_if
-- Compiling interface dma_pcie_mi_4Bx256_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
-- Compiling interface dma_pcie_h2c_byp_out_if
-- Compiling interface dma_pcie_c2h_byp_out_if
-- Compiling interface dma_pcie_h2c_byp_in_if
-- Compiling interface dma_pcie_c2h_byp_in_if
-- Compiling interface dma_pcie_mi_pasid_ram_if
-- Compiling interface mdma_512bx512_512bwe_ram_if
-- Compiling interface mdma_21bx512_21bwe_ram_if
-- Compiling interface mdma_40bx512_40bwe_ram_if
-- Compiling interface mdma_264bx512_264bwe_ram_if
-- Compiling interface mdma_512bx32_64bwe_ram_if
-- Compiling interface mdma_76bx256_76bwe_ram_if
-- Compiling interface mdma_18bx2048_18bwe_ram_if
-- Compiling interface mdma_48bx512_48bwe_ram_if
-- Compiling interface mdma_48bx2048_48bwe_ram_if
-- Compiling interface mdma_128bx2048_128bwe_ram_if
-- Compiling interface mdma_32bx2048_32bwe_ram_if
-- Compiling interface mdma_80bx512_80bwe_ram_if
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module qdma_v1_0_0_GenericFIFO
-- Compiling module qdma_v1_0_0_GenericFIFOAsyncNoHead
-- Compiling module qdma_v1_0_0_GenericFIFOAsync
-- Compiling module qdma_v1_0_0_GenericFIFOHead
-- Compiling module qdma_v1_0_0_GenericFIFOHead2
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/qdma_v1_0/hdl/qdma_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:40:41 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 1099

END_COMPILATION_MESSAGES(questasim:verilog:qdma_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1099 warning(s), 26.05 % complete

Compiling verilog library 'rst_vip_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rst_vip_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rst_vip_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:41 on Dec 17,2024
vlog -L rst_vip_v1_0_1 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work rst_vip_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rst_vip_v1_0_1/.cxl.systemverilog.rst_vip_v1_0_1.rst_vip_v1_0_1.lin64.cmf 
-- Compiling module rst_vip_v1_0_1_top

Top level modules:
	rst_vip_v1_0_1_top
End time: 10:40:41 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rst_vip_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.33 % complete

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap smartconnect_v1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/smartconnect_v1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:42 on Dec 17,2024
vlog -L smartconnect_v1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work smartconnect_v1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.lin64.cmf 
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_util_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_axi2sc_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_exit_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_mmu_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_node_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_sc2axi_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_si_converter_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_splitter_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_switchboard_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "sc_transaction_regulator_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 10:40:44 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 10

END_COMPILATION_MESSAGES(questasim:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 10 warning(s), 26.61 % complete

Compiling verilog library 'sd_fec_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sd_fec_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sd_fec_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:44 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work sd_fec_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sd_fec_v1_0_1/.cxl.verilog.sd_fec_v1_0_1.sd_fec_v1_0_1.lin64.cmf 

Top level modules:
End time: 10:40:44 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.89 % complete

Compiling verilog library 'sem_ultra_v3_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_7)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sem_ultra_v3_1_7 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sem_ultra_v3_1_7 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:45 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work sem_ultra_v3_1_7 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sem_ultra_v3_1_7/.cxl.verilog.sem_ultra_v3_1_7.sem_ultra_v3_1_7.lin64.cmf 

Top level modules:
End time: 10:40:46 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_ultra_v3_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.17 % complete

Compiling verilog library 'sem_v4_1_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_11)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sem_v4_1_11 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sem_v4_1_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:46 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work sem_v4_1_11 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sem_v4_1_11/.cxl.verilog.sem_v4_1_11.sem_v4_1_11.lin64.cmf 

Top level modules:
End time: 10:40:46 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sem_v4_1_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.45 % complete

Compiling verilog library 'sim_clk_gen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sim_clk_gen_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sim_clk_gen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:47 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work sim_clk_gen_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sim_clk_gen_v1_0_1/.cxl.verilog.sim_clk_gen_v1_0_1.sim_clk_gen_v1_0_1.lin64.cmf 
-- Compiling module sim_clk_gen

Top level modules:
	sim_clk_gen
End time: 10:40:47 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_clk_gen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.73 % complete

Compiling verilog library 'sim_rst_gen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sim_rst_gen_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sim_rst_gen_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:48 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work sim_rst_gen_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sim_rst_gen_v1_0_1/.cxl.verilog.sim_rst_gen_v1_0_1.sim_rst_gen_v1_0_1.lin64.cmf 
-- Compiling module sim_rst_gen_v1_0_1_sim_rst_gen

Top level modules:
	sim_rst_gen_v1_0_1_sim_rst_gen
End time: 10:40:48 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:sim_rst_gen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.01 % complete

Compiling vhdl library 'system_cache_v4_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v4_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap system_cache_v4_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/system_cache_v4_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:48 on Dec 17,2024
vcom -93 -work system_cache_v4_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/system_cache_v4_0_4/.cxl.vhdl.system_cache_v4_0_4.system_cache_v4_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
-- Compiling entity carry_and_di
-- Compiling architecture IMP of carry_and_di
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_and_n
-- Compiling architecture IMP of carry_and_n
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity carry_or_n
-- Compiling architecture IMP of carry_or_n
-- Compiling entity carry_vec_or
-- Compiling architecture IMP of carry_vec_or
-- Compiling entity carry_vec_and_n
-- Compiling architecture IMP of carry_vec_and_n
-- Compiling entity carry_latch_and
-- Compiling architecture IMP of carry_latch_and
-- Compiling entity carry_latch_and_n
-- Compiling architecture IMP of carry_latch_and_n
-- Compiling entity carry_latch_or
-- Compiling architecture IMP of carry_latch_or
-- Compiling entity carry_latch_or_n
-- Compiling architecture IMP of carry_latch_or_n
-- Compiling entity carry_piperun_step
-- Compiling architecture IMP of carry_piperun_step
-- Compiling entity carry_compare
-- Compiling architecture IMP of carry_compare
-- Compiling entity carry_prio_mux
-- Compiling architecture IMP of carry_prio_mux
-- Compiling entity carry_prio_mux_enable
-- Compiling architecture IMP of carry_prio_mux_enable
-- Compiling entity carry_select_and
-- Compiling architecture IMP of carry_select_and
-- Compiling entity carry_select_and_n
-- Compiling architecture IMP of carry_select_and_n
-- Compiling entity carry_select_or
-- Compiling architecture IMP of carry_select_or
-- Compiling entity carry_select_or_n
-- Compiling architecture IMP of carry_select_or_n
-- Compiling entity carry_compare_const
-- Compiling architecture IMP of carry_compare_const
-- Compiling entity carry_compare_mask
-- Compiling architecture IMP of carry_compare_mask
-- Compiling entity carry_compare_mask_const
-- Compiling architecture IMP of carry_compare_mask_const
-- Compiling entity comparator
-- Compiling architecture IMP of comparator
-- Compiling entity reg_ce
-- Compiling architecture IMP of reg_ce
-- Compiling entity reg_ce_kill
-- Compiling architecture IMP of reg_ce_kill
-- Compiling entity bit_reg_ce
-- Compiling architecture IMP of bit_reg_ce
-- Compiling entity bit_reg_ce_kill
-- Compiling architecture IMP of bit_reg_ce_kill
-- Compiling entity sc_statistics_counters
-- Compiling architecture IMP of sc_statistics_counters
-- Compiling entity sc_stat_latency
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_stat_latency
-- Compiling entity sc_srl_fifo_counter
-- Compiling architecture IMP of sc_srl_fifo_counter
-- Compiling entity sc_stat_counter
-- Compiling architecture IMP of sc_stat_counter
-- Compiling entity sc_stat_event
-- Compiling architecture IMP of sc_stat_event
-- Compiling entity sc_m_axi_interface
-- Compiling architecture IMP of sc_m_axi_interface
-- Compiling entity sc_m_ace_interface
-- Compiling architecture IMP of sc_m_ace_interface
-- Compiling entity sc_transaction_ordering
-- Compiling architecture IMP of sc_transaction_ordering
-- Compiling entity sc_crossbar
-- Compiling architecture IMP of sc_crossbar
-- Compiling entity sc_back_end
-- Compiling architecture IMP of sc_back_end
-- Compiling entity sc_ram_module
-- Compiling architecture IMP of sc_ram_module
-- Compiling entity sc_lru_calculate
-- Compiling architecture RTL of sc_lru_calculate
-- Compiling entity sc_lru_module
-- Compiling architecture IMP of sc_lru_module
-- Compiling entity sc_update
-- Compiling architecture IMP of sc_update
-- Compiling entity sc_lookup
-- Compiling architecture IMP of sc_lookup
-- Compiling entity sc_cache_core
-- Compiling architecture IMP of sc_cache_core
-- Compiling entity sc_s_axi_length_generation
-- Compiling architecture IMP of sc_s_axi_length_generation
-- Compiling entity sc_s_axi_a_channel
-- Compiling architecture IMP of sc_s_axi_a_channel
-- Compiling entity sc_s_axi_w_channel
-- Compiling architecture IMP of sc_s_axi_w_channel
-- Compiling entity sc_s_axi_b_channel
-- Compiling architecture IMP of sc_s_axi_b_channel
-- Compiling entity sc_s_axi_r_channel
-- Compiling architecture IMP of sc_s_axi_r_channel
-- Compiling entity sc_s_axi_opt_interface
-- Compiling architecture IMP of sc_s_axi_opt_interface
-- Compiling entity sc_s_axi_gen_interface
-- Compiling architecture IMP of sc_s_axi_gen_interface
-- Compiling entity sc_s_axi_ctrl_interface
-- Compiling architecture IMP of sc_s_axi_ctrl_interface
-- Compiling entity sc_access
-- Compiling architecture IMP of sc_access
-- Compiling entity sc_arbiter
-- Compiling architecture IMP of sc_arbiter
-- Compiling entity sc_front_end
-- Compiling architecture IMP of sc_front_end
-- Compiling entity system_cache
-- Compiling architecture IMP of system_cache
End time: 10:40:50 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:system_cache_v4_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.29 % complete

Compiling verilog library 'ta_dma_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ta_dma_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ta_dma_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:50 on Dec 17,2024
vlog -L ta_dma_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work ta_dma_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ta_dma_v1_0_0/.cxl.systemverilog.ta_dma_v1_0_0.ta_dma_v1_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ta_dma_v1_0/hdl/ta_dma_v1_0_rfs.sv(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 10:40:51 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:ta_dma_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.57 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tcc_decoder_3gpplte_v3_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_decoder_3gpplte_v3_0_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:51 on Dec 17,2024
vcom -93 -work tcc_decoder_3gpplte_v3_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BIN_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_BSM2DSM_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_WENG2RENG_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_IPU2MSEQ_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_Block_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_IPU2OPU_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_MSEQ2OPU_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_BMAN2READ_to_slv".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gpplte_v3_0/hdl/tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BOUT_to_slv".
End time: 10:40:53 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 28.85 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ten_gig_eth_mac_v15_1_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ten_gig_eth_mac_v15_1_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:54 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ten_gig_eth_mac_v15_1_5/.cxl.verilog.ten_gig_eth_mac_v15_1_5.ten_gig_eth_mac_v15_1_5.lin64.cmf 

Top level modules:
End time: 10:40:55 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_mac_v15_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.13 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ten_gig_eth_pcs_pma_v6_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ten_gig_eth_pcs_pma_v6_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:55 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ten_gig_eth_pcs_pma_v6_0_12/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_12.ten_gig_eth_pcs_pma_v6_0_12.lin64.cmf 

Top level modules:
End time: 10:40:56 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ten_gig_eth_pcs_pma_v6_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.41 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap timer_sync_1588_v1_2_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:57 on Dec 17,2024
vcom -93 -work timer_sync_1588_v1_2_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 
-- Loading package STANDARD
End time: 10:40:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.69 % complete

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap timer_sync_1588_v1_2_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/timer_sync_1588_v1_2_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:58 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf 

Top level modules:
End time: 10:40:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.97 % complete

Compiling vhdl library 'tmr_inject_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tmr_inject_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_inject_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:59 on Dec 17,2024
vcom -93 -work tmr_inject_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_inject_v1_0_2/.cxl.vhdl.tmr_inject_v1_0_2.tmr_inject_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
End time: 10:40:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_inject_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.25 % complete

Compiling vhdl library 'tmr_manager_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tmr_manager_v1_0_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_manager_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:40:59 on Dec 17,2024
vcom -93 -work tmr_manager_v1_0_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_manager_v1_0_3/.cxl.vhdl.tmr_manager_v1_0_3.tmr_manager_v1_0_3.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 10:41:00 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_manager_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.53 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tmr_voter_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_voter_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:00 on Dec 17,2024
vcom -93 -work tmr_voter_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_voter_v1_0_1/.cxl.vhdl.tmr_voter_v1_0_1.tmr_voter_v1_0_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 10:41:01 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_voter_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.81 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tsn_endpoint_ethernet_mac_block_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_endpoint_ethernet_mac_block_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:01 on Dec 17,2024
vcom -93 -work tsn_endpoint_ethernet_mac_block_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_endpoint_ethernet_mac_block_v1_0_1/.cxl.vhdl.tsn_endpoint_ethernet_mac_block_v1_0_1.tsn_endpoint_ethernet_mac_block_v1_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:02 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.09 % complete

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tsn_endpoint_ethernet_mac_block_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_endpoint_ethernet_mac_block_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:03 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_block_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_endpoint_ethernet_mac_block_v1_0_1/.cxl.verilog.tsn_endpoint_ethernet_mac_block_v1_0_1.tsn_endpoint_ethernet_mac_block_v1_0_1.lin64.cmf 

Top level modules:
End time: 10:41:03 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.37 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap uhdsdi_gt_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/uhdsdi_gt_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:04 on Dec 17,2024
vcom -93 -work uhdsdi_gt_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/uhdsdi_gt_v1_0_1/.cxl.vhdl.uhdsdi_gt_v1_0_1.uhdsdi_gt_v1_0_1.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:04 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:uhdsdi_gt_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.65 % complete

Compiling verilog library 'uhdsdi_gt_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap uhdsdi_gt_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/uhdsdi_gt_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:05 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work uhdsdi_gt_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/uhdsdi_gt_v1_0_1/.cxl.verilog.uhdsdi_gt_v1_0_1.uhdsdi_gt_v1_0_1.lin64.cmf 
-- Compiling module uhdsdi_drp_control
-- Compiling module uhdsdi_rate_detect
-- Compiling module uhdsdi_control
-- Compiling module uhdsdi_rx_control
-- Compiling module uhdsdi_tx_control
-- Compiling module uhdsdi_gt_sync_block
-- Compiling module uhdsdi_drp_control_fsm
-- Compiling module gtwizard_ultrascale_v1_7_3_1_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_3_1_reset_inv_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_3_1_reset_synchronizer
-- Compiling module uhdsdi_gtwiz_gtwizard_top
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gthe4_channel
-- Compiling module uhdsdi_gtwiz_gthe4
-- Compiling module uhdsdi_gtwiz_gthe4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gthe4
-- Compiling module uhdsdi_gthe4_common
-- Compiling module uhdsdi_gthe4_common_wrapper
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_channel
-- Compiling module uhdsdi_gtwiz_gtye4
-- Compiling module uhdsdi_gtwiz_gtye4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gtye4
-- Compiling module gtwizard_ultrascale_v1_7_3_1_gtye4_common
-- Compiling module uhdsdi_gtwiz_gtye4_common_wrapper
-- Compiling module uhdsdi_multigt_wrapper

Top level modules:
	uhdsdi_control
	uhdsdi_multigt_wrapper
End time: 10:41:06 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:uhdsdi_gt_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.93 % complete

Compiling verilog library 'usxgmii_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap usxgmii_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/usxgmii_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:06 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work usxgmii_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/usxgmii_v1_0_2/.cxl.verilog.usxgmii_v1_0_2.usxgmii_v1_0_2.lin64.cmf 

Top level modules:
End time: 10:41:07 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:usxgmii_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.21 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap util_idelay_ctrl_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_idelay_ctrl_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:08 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work util_idelay_ctrl_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.lin64.cmf 
-- Compiling module util_idelay_ctrl_v1_0_1_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_1_util_idelay_ctrl
End time: 10:41:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_idelay_ctrl_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.49 % complete

Compiling verilog library 'util_reduced_logic_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap util_reduced_logic_v2_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_reduced_logic_v2_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:08 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work util_reduced_logic_v2_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf 
-- Compiling module util_reduced_logic_v2_0_4_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_4_util_reduced_logic
End time: 10:41:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_reduced_logic_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.77 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap util_vector_logic_v2_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_vector_logic_v2_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:09 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work util_vector_logic_v2_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.lin64.cmf 
-- Compiling module util_vector_logic_v2_0_1_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_1_util_vector_logic
End time: 10:41:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:util_vector_logic_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.05 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_axi4s_remap_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_axi4s_remap_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:10 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_axi4s_remap_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_axi4s_remap_v1_0_8/.cxl.verilog.v_axi4s_remap_v1_0_8.v_axi4s_remap_v1_0_8.lin64.cmf 
End time: 10:41:10 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_remap_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.33 % complete

Compiling verilog library 'v_csc_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_csc_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_csc_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:11 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_csc_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_csc_v1_0_10/.cxl.verilog.v_csc_v1_0_10.v_csc_v1_0_10.lin64.cmf 
End time: 10:41:11 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_csc_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.61 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_deinterlacer_v4_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_deinterlacer_v4_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_deinterlacer_v4_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:12 on Dec 17,2024
vcom -93 -work v_deinterlacer_v4_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:13 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_deinterlacer_v4_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.89 % complete

Compiling verilog library 'v_deinterlacer_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_deinterlacer_v5_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_deinterlacer_v5_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:14 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_deinterlacer_v5_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_deinterlacer_v5_0_10/.cxl.verilog.v_deinterlacer_v5_0_10.v_deinterlacer_v5_0_10.lin64.cmf 
End time: 10:41:14 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_deinterlacer_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.17 % complete

Compiling verilog library 'v_demosaic_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_demosaic_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_demosaic_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:15 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_demosaic_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_demosaic_v1_0_2/.cxl.verilog.v_demosaic_v1_0_2.v_demosaic_v1_0_2.lin64.cmf 
End time: 10:41:15 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_demosaic_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.45 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_frmbuf_rd_v2_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_frmbuf_rd_v2_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:15 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_frmbuf_rd_v2_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_frmbuf_rd_v2_0_2/.cxl.verilog.v_frmbuf_rd_v2_0_2.v_frmbuf_rd_v2_0_2.lin64.cmf 
End time: 10:41:16 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_rd_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.73 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_frmbuf_wr_v2_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_frmbuf_wr_v2_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:16 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_frmbuf_wr_v2_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_frmbuf_wr_v2_0_2/.cxl.verilog.v_frmbuf_wr_v2_0_2.v_frmbuf_wr_v2_0_2.lin64.cmf 
End time: 10:41:16 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_frmbuf_wr_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.01 % complete

Compiling verilog library 'v_gamma_lut_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_gamma_lut_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_gamma_lut_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:17 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_gamma_lut_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_gamma_lut_v1_0_2/.cxl.verilog.v_gamma_lut_v1_0_2.v_gamma_lut_v1_0_2.lin64.cmf 
End time: 10:41:17 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_gamma_lut_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.29 % complete

Compiling verilog library 'v_hcresampler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hcresampler_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hcresampler_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:18 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_hcresampler_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hcresampler_v1_0_10/.cxl.verilog.v_hcresampler_v1_0_10.v_hcresampler_v1_0_10.lin64.cmf 
End time: 10:41:18 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hcresampler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.57 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hdmi_rx_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_rx_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:18 on Dec 17,2024
vlog -L v_hdmi_rx_v2_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work v_hdmi_rx_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:41:19 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.85 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hdmi_rx_v3_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_rx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:20 on Dec 17,2024
vlog -L v_hdmi_rx_v3_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work v_hdmi_rx_v3_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-13233) Design unit "<protected>" already exists and will be overwritten. Design unit compiled with different set of options.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:41:20 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 263

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_rx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 263 warning(s), 36.13 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hdmi_tx_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_tx_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:21 on Dec 17,2024
vlog -L v_hdmi_tx_v2_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work v_hdmi_tx_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:41:21 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.41 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hdmi_tx_v3_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_tx_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:22 on Dec 17,2024
vlog -L v_hdmi_tx_v3_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work v_hdmi_tx_v3_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.lin64.cmf 

Top level modules:
End time: 10:41:22 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hdmi_tx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.69 % complete

Compiling verilog library 'v_hscaler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_hscaler_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hscaler_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:23 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_hscaler_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_hscaler_v1_0_10/.cxl.verilog.v_hscaler_v1_0_10.v_hscaler_v1_0_10.lin64.cmf 
End time: 10:41:23 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_hscaler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.97 % complete

Compiling verilog library 'v_letterbox_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_letterbox_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_letterbox_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:23 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_letterbox_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_letterbox_v1_0_10/.cxl.verilog.v_letterbox_v1_0_10.v_letterbox_v1_0_10.lin64.cmf 
End time: 10:41:24 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_letterbox_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.25 % complete

Compiling verilog library 'v_mix_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v2_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_mix_v2_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_mix_v2_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:24 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_mix_v2_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_mix_v2_0_2/.cxl.verilog.v_mix_v2_0_2.v_mix_v2_0_2.lin64.cmf 
End time: 10:41:24 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.54 % complete

Compiling verilog library 'v_mix_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_mix_v3_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_mix_v3_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_mix_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:25 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_mix_v3_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_mix_v3_0_0/.cxl.verilog.v_mix_v3_0_0.v_mix_v3_0_0.lin64.cmf 
End time: 10:41:25 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_mix_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.82 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_sdi_rx_vid_bridge_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_sdi_rx_vid_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:25 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_0
End time: 10:41:25 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.10 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_sdi_v3_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_sdi_v3_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:26 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_smpte_sdi_v3_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.cmf 
-- Compiling module v_smpte_sdi_v3_0_8_anc_rx
-- Compiling module v_smpte_sdi_v3_0_8_autodetect
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_8_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_8_edh_flags
-- Compiling module v_smpte_sdi_v3_0_8_edh_loc
-- Compiling module v_smpte_sdi_v3_0_8_edh_processor
-- Compiling module v_smpte_sdi_v3_0_8_edh_rx
-- Compiling module v_smpte_sdi_v3_0_8_edh_tx
-- Compiling module v_smpte_sdi_v3_0_8_fly_field
-- Compiling module v_smpte_sdi_v3_0_8_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_8_fly_horz
-- Compiling module v_smpte_sdi_v3_0_8_fly_vert
-- Compiling module v_smpte_sdi_v3_0_8_flywheel
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_8_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_8_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_8_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_trs_detect
-- Compiling module v_smpte_sdi_v3_0_8_trsgen
-- Compiling module v_smpte_sdi_v3_0_8_video_decode
-- Compiling module v_smpte_sdi_v3_0_8

Top level modules:
	v_smpte_sdi_v3_0_8
End time: 10:41:26 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_sdi_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.38 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_uhdsdi_rx_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_rx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:27 on Dec 17,2024
vcom -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 10:41:27 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.66 % complete

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_uhdsdi_rx_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_rx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:27 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_0
End time: 10:41:28 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.94 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_uhdsdi_tx_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_tx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:28 on Dec 17,2024
vcom -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 10:41:28 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.22 % complete

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_uhdsdi_tx_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_tx_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:29 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_0
End time: 10:41:29 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.50 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_smpte_uhdsdi_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:30 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_smpte_uhdsdi_v1_0_5/.cxl.verilog.v_smpte_uhdsdi_v1_0_5.v_smpte_uhdsdi_v1_0_5.lin64.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_5_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_to_demux
** Warning: (vlog-2083) /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/v_smpte_uhdsdi_v1_0/hdl/v_smpte_uhdsdi_v1_0_vl_rfs.v(8293): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5

Top level modules:
	v_smpte_uhdsdi_v1_0_5
End time: 10:41:30 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:v_smpte_uhdsdi_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.78 % complete

Compiling verilog library 'v_tpg_v7_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v7_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_tpg_v7_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_tpg_v7_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:30 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_tpg_v7_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_tpg_v7_0_10/.cxl.verilog.v_tpg_v7_0_10.v_tpg_v7_0_10.lin64.cmf 
End time: 10:41:31 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_tpg_v7_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.06 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_uhdsdi_audio_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_uhdsdi_audio_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:31 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_uhdsdi_audio_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_uhdsdi_audio_v1_0_0/.cxl.verilog.v_uhdsdi_audio_v1_0_0.v_uhdsdi_audio_v1_0_0.lin64.cmf 
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x32_fwft
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft
-- Compiling module v_uhdsdi_audio_v1_0_0_input_audio_status
-- Compiling module v_uhdsdi_audio_v1_0_0_sync_one_shot
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_clock_phase
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_data
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v1_0_0_mux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_ctrl
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_data
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_tim
-- Compiling module v_uhdsdi_audio_v1_0_0_hd_demux_top
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_fifo
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v1_0_0_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_axis_master
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_chan_status
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_rx_smpl_fifo
-- Compiling module v_uhdsdi_audio_v1_0_0_demux_top

Top level modules:
	v_uhdsdi_audio_v1_0_0_mux_top
	v_uhdsdi_audio_v1_0_0_demux_top
End time: 10:41:31 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_audio_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.34 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_uhdsdi_vidgen_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_uhdsdi_vidgen_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:32 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_uhdsdi_vidgen_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_uhdsdi_vidgen_v1_0_0/.cxl.verilog.v_uhdsdi_vidgen_v1_0_0.v_uhdsdi_vidgen_v1_0_0.lin64.cmf 
-- Compiling module v_uhdsdi_vidgen_v1_0_0_multigenHD
-- Compiling module v_uhdsdi_vidgen_v1_0_0_multigenHD_horz
-- Compiling module v_uhdsdi_vidgen_v1_0_0_multigenHD_output
-- Compiling module v_uhdsdi_vidgen_v1_0_0_multigenHD_vert
-- Compiling module v_uhdsdi_vidgen_v1_0_0_vidgen_ntsc
-- Compiling module v_uhdsdi_vidgen_v1_0_0_vidgen_pal
-- Compiling module v_uhdsdi_vidgen_v1_0_0

Top level modules:
	v_uhdsdi_vidgen_v1_0_0
End time: 10:41:32 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_uhdsdi_vidgen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.62 % complete

Compiling verilog library 'v_vcresampler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_vcresampler_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vcresampler_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:33 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_vcresampler_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vcresampler_v1_0_10/.cxl.verilog.v_vcresampler_v1_0_10.v_vcresampler_v1_0_10.lin64.cmf 
End time: 10:41:33 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vcresampler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.90 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_vid_in_axi4s_v4_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vid_in_axi4s_v4_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:33 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vid_in_axi4s_v4_0_8/.cxl.verilog.v_vid_in_axi4s_v4_0_8.v_vid_in_axi4s_v4_0_8.lin64.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_8_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_8_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_8_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_8_coupler
-- Compiling module v_vid_in_axi4s_v4_0_8_formatter
-- Compiling module v_vid_in_axi4s_v4_0_8_drop
-- Compiling module v_vid_in_axi4s_v4_0_8_remap
-- Compiling module v_vid_in_axi4s_v4_0_8

Top level modules:
	v_vid_in_axi4s_v4_0_8
End time: 10:41:34 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_in_axi4s_v4_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.18 % complete

Compiling verilog library 'v_vscaler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_vscaler_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vscaler_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:34 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_vscaler_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vscaler_v1_0_10/.cxl.verilog.v_vscaler_v1_0_10.v_vscaler_v1_0_10.lin64.cmf 
End time: 10:41:34 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vscaler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.46 % complete

Compiling verilog library 'vfb_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vfb_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vfb_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:35 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work vfb_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vfb_v1_0_10/.cxl.verilog.vfb_v1_0_10.vfb_v1_0_10.lin64.cmf 
-- Compiling module vfb_v1_0_10_arst_ff
-- Compiling module vfb_v1_0_10_reorder
-- Compiling module vfb_v1_0_10_op_inf

Top level modules:
	vfb_v1_0_10_arst_ff
	vfb_v1_0_10_reorder
	vfb_v1_0_10_op_inf
End time: 10:41:35 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vfb_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.74 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_edid_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:35 on Dec 17,2024
vcom -93 -work vid_edid_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_0_family_support
-- Compiling package body vid_edid_v1_0_0_family_support
-- Loading package vid_edid_v1_0_0_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_0_family_support
-- Compiling entity vid_edid_v1_0_0_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_0_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_0_proc_common_pkg
-- Compiling package body vid_edid_v1_0_0_proc_common_pkg
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_0_counter_f
-- Compiling architecture imp of vid_edid_v1_0_0_counter_f
-- Compiling package vid_edid_v1_0_0_common_pkg
-- Compiling package body vid_edid_v1_0_0_common_pkg
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_0_multiplexor
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Compiling entity vid_edid_v1_0_0_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_0_axilite_sif
-- Compiling entity vid_edid_v1_0_0_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_0_apb_mif
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity vid_edid_v1_0_0_psel_decoder
-- Compiling architecture RTL of vid_edid_v1_0_0_psel_decoder
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_rom
-- Compiling entity vid_edid_v1_0_0_axi_apb_bridge
-- Compiling architecture RTL of vid_edid_v1_0_0_axi_apb_bridge
-- Compiling entity vid_edid_v1_0_0_edid_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_edid_rom
-- Loading entity vid_edid_v1_0_0_rom
End time: 10:41:36 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.02 % complete

Compiling verilog library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_edid_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_edid_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:36 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work vid_edid_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.lin64.cmf 
-- Compiling module vid_edid_v1_0_0
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_0
End time: 10:41:36 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:verilog:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 42.30 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_phy_controller_v2_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:37 on Dec 17,2024
vcom -93 -work vid_phy_controller_v2_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_1_0/.cxl.vhdl.vid_phy_controller_v2_1_0.vid_phy_controller_v2_1_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:41:37 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.58 % complete

Compiling verilog library 'vid_phy_controller_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_phy_controller_v2_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:38 on Dec 17,2024
vlog -L vid_phy_controller_v2_1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work vid_phy_controller_v2_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_1_0/.cxl.verilog.vid_phy_controller_v2_1_0.vid_phy_controller_v2_1_0.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_0_sync_block
-- Compiling module vid_phy_controller_v2_1_0_sync_pulse
-- Compiling module vid_phy_controller_v2_1_0_cpll_railing
-- Compiling module vid_phy_controller_v2_1_0_axi4lite
-- Compiling module vid_phy_controller_v2_1_0_drp_control
-- Compiling module vid_phy_controller_v2_1_0_drp_control_8series
-- Compiling module vid_phy_controller_v2_1_0_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_1_0_interrupts
-- Compiling module vid_phy_controller_v2_1_0_gtp_common

Top level modules:
	vid_phy_controller_v2_1_0_sync_block
	vid_phy_controller_v2_1_0_sync_pulse
	vid_phy_controller_v2_1_0_cpll_railing
	vid_phy_controller_v2_1_0_axi4lite
	vid_phy_controller_v2_1_0_drp_control
	vid_phy_controller_v2_1_0_drp_control_8series
	vid_phy_controller_v2_1_0_drp_control_hdmi
	vid_phy_controller_v2_1_0_gtp_common
End time: 10:41:38 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:38 on Dec 17,2024
vlog -L vid_phy_controller_v2_1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work vid_phy_controller_v2_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_1_0/.cxl.systemverilog.vid_phy_controller_v2_1_0.vid_phy_controller_v2_1_0.lin64.cmf 
-- Compiling module vid_phy_controller_v2_1_0_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_0_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_0_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_0_dru

Top level modules:
	vid_phy_controller_v2_1_0_lib_sync_v1_0
	vid_phy_controller_v2_1_0_lib_cap_v1_0
	vid_phy_controller_v2_1_0_lib_edge_v1_0
	vid_phy_controller_v2_1_0_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_0_lib_div_v1_0
	vid_phy_controller_v2_1_0_datawidth_conv
	vid_phy_controller_v2_1_0_dru
End time: 10:41:38 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.86 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_phy_controller_v2_2_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_2_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:39 on Dec 17,2024
vcom -93 -work vid_phy_controller_v2_2_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_2_0/.cxl.vhdl.vid_phy_controller_v2_2_0.vid_phy_controller_v2_2_0.lin64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:41:39 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:vid_phy_controller_v2_2_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.14 % complete

Compiling verilog library 'vid_phy_controller_v2_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap vid_phy_controller_v2_2_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_2_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:40 on Dec 17,2024
vlog -L vid_phy_controller_v2_2_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work vid_phy_controller_v2_2_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_2_0/.cxl.verilog.vid_phy_controller_v2_2_0.vid_phy_controller_v2_2_0.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_0_sync_block
-- Compiling module vid_phy_controller_v2_2_0_sync_pulse
-- Compiling module vid_phy_controller_v2_2_0_cpll_railing
-- Compiling module vid_phy_controller_v2_2_0_axi4lite
-- Compiling module vid_phy_controller_v2_2_0_drp_control
-- Compiling module vid_phy_controller_v2_2_0_drp_control_8series
-- Compiling module vid_phy_controller_v2_2_0_drp_control_hdmi
-- Compiling module vid_phy_controller_v2_2_0_interrupts
-- Compiling module vid_phy_controller_v2_2_0_gtp_common

Top level modules:
	vid_phy_controller_v2_2_0_sync_block
	vid_phy_controller_v2_2_0_sync_pulse
	vid_phy_controller_v2_2_0_cpll_railing
	vid_phy_controller_v2_2_0_axi4lite
	vid_phy_controller_v2_2_0_drp_control
	vid_phy_controller_v2_2_0_drp_control_8series
	vid_phy_controller_v2_2_0_drp_control_hdmi
	vid_phy_controller_v2_2_0_gtp_common
End time: 10:41:40 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:40 on Dec 17,2024
vlog -L vid_phy_controller_v2_2_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work vid_phy_controller_v2_2_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/vid_phy_controller_v2_2_0/.cxl.systemverilog.vid_phy_controller_v2_2_0.vid_phy_controller_v2_2_0.lin64.cmf 
-- Compiling module vid_phy_controller_v2_2_0_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_2_0_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_2_0_datawidth_conv
-- Compiling module vid_phy_controller_v2_2_0_gt_tx_tmdsclk_patgen
-- Compiling module vid_phy_controller_v2_2_0_dru

Top level modules:
	vid_phy_controller_v2_2_0_lib_sync_v1_0
	vid_phy_controller_v2_2_0_lib_cap_v1_0
	vid_phy_controller_v2_2_0_lib_edge_v1_0
	vid_phy_controller_v2_2_0_lib_fifo_sc_v1_0
	vid_phy_controller_v2_2_0_lib_div_v1_0
	vid_phy_controller_v2_2_0_datawidth_conv
	vid_phy_controller_v2_2_0_gt_tx_tmdsclk_patgen
	vid_phy_controller_v2_2_0_dru
End time: 10:41:40 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:vid_phy_controller_v2_2_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.42 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap video_frame_crc_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/video_frame_crc_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:41 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work video_frame_crc_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/video_frame_crc_v1_0_0/.cxl.verilog.video_frame_crc_v1_0_0.video_frame_crc_v1_0_0.lin64.cmf 
-- Compiling module video_frame_crc_v1_0_0_S_AXI
-- Compiling module video_frame_crc_v1_0_0
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_0
End time: 10:41:41 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:video_frame_crc_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.70 % complete

Compiling vhdl library 'xaui_v12_3_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xaui_v12_3_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xaui_v12_3_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xaui_v12_3_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:41 on Dec 17,2024
vcom -93 -work xaui_v12_3_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xaui_v12_3_3/.cxl.vhdl.xaui_v12_3_3.xaui_v12_3_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:42 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xaui_v12_3_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.98 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_wrapper_v3_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_wrapper_v3_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:42 on Dec 17,2024
vcom -93 -work xbip_dsp48_wrapper_v3_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:43 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.26 % complete

Compiling vhdl library 'xbip_utils_v3_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_utils_v3_0_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_utils_v3_0_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:43 on Dec 17,2024
vcom -93 -work xbip_utils_v3_0_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_utils_v3_0_9/.cxl.vhdl.xbip_utils_v3_0_9.xbip_utils_v3_0_9.lin64.cmf 
-- Loading package STANDARD
End time: 10:41:44 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_utils_v3_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.54 % complete

Compiling verilog library 'xdma_v4_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xdma_v4_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xdma_v4_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:44 on Dec 17,2024
vlog -L xdma_v4_1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work xdma_v4_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xdma_v4_1_0/.cxl.systemverilog.xdma_v4_1_0.xdma_v4_1_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/pcie_dma_attr_defines.svh(5): (vlog-13233) Design unit "xdma_v4_1_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package xdma_v4_1_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
-- Compiling interface dma_pcie_dsc_out_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module xdma_v4_1_0_BufferMem
-- Compiling module xdma_v4_1_0_GenericFIFO1R2W
-- Compiling module xdma_v4_1_0_GenericFIFO
-- Compiling module xdma_v4_1_0_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_1_0_GenericFIFOAsync
-- Compiling module xdma_v4_1_0_GenericFIFOHead
-- Compiling module xdma_v4_1_0_GenericFIFOHead2
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	xdma_v4_1_0_BufferMem
	xdma_v4_1_0_GenericFIFO1R2W
End time: 10:41:46 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 680

END_COMPILATION_MESSAGES(questasim:verilog:xdma_v4_1_0)
==============================================================================


compile_simlib: 0 error(s), 680 warning(s), 44.82 % complete

Compiling verilog library 'xhmc_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xhmc_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xhmc_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xhmc_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:47 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xhmc_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xhmc_v1_0_6/.cxl.verilog.xhmc_v1_0_6.xhmc_v1_0_6.lin64.cmf 

Top level modules:
End time: 10:41:49 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xhmc_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.10 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xlconcat_v2_1_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlconcat_v2_1_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:50 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xlconcat_v2_1_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlconcat_v2_1_1/.cxl.verilog.xlconcat_v2_1_1.xlconcat_v2_1_1.lin64.cmf 
-- Compiling module xlconcat_v2_1_1_xlconcat

Top level modules:
	xlconcat_v2_1_1_xlconcat
End time: 10:41:50 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconcat_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.38 % complete

Compiling verilog library 'xlconstant_v1_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xlconstant_v1_1_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlconstant_v1_1_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:51 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xlconstant_v1_1_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlconstant_v1_1_4/.cxl.verilog.xlconstant_v1_1_4.xlconstant_v1_1_4.lin64.cmf 
-- Compiling module xlconstant_v1_1_4_xlconstant

Top level modules:
	xlconstant_v1_1_4_xlconstant
End time: 10:41:51 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlconstant_v1_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.66 % complete

Compiling verilog library 'xlslice_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xlslice_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlslice_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:51 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xlslice_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xlslice_v1_0_1/.cxl.verilog.xlslice_v1_0_1.xlslice_v1_0_1.lin64.cmf 
-- Compiling module xlslice_v1_0_1_xlslice

Top level modules:
	xlslice_v1_0_1_xlslice
End time: 10:41:52 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xlslice_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.94 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xsdbm_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbm_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:52 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xsdbm_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:41:52 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.22 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xsdbm_v3_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbm_v3_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:53 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xsdbm_v3_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.lin64.cmf 

Top level modules:
End time: 10:41:54 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.50 % complete

Compiling verilog library 'xxv_ethernet_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_4_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xxv_ethernet_v2_4_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xxv_ethernet_v2_4_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:54 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xxv_ethernet_v2_4_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xxv_ethernet_v2_4_0/.cxl.verilog.xxv_ethernet_v2_4_0.xxv_ethernet_v2_4_0.lin64.cmf 

Top level modules:
End time: 10:41:59 on Dec 17,2024, Elapsed time: 0:00:05
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xxv_ethernet_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.78 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lib_srl_fifo_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_srl_fifo_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:41:59 on Dec 17,2024
vcom -93 -work lib_srl_fifo_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 10:42:00 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.06 % complete

Compiling vhdl library 'lib_fifo_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_11)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lib_fifo_v1_0_11 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_fifo_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:00 on Dec 17,2024
vcom -93 -work lib_fifo_v1_0_11 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_fifo_v1_0_11/.cxl.vhdl.lib_fifo_v1_0_11.lib_fifo_v1_0_11.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity async_fifo_fg
-- Compiling architecture implementation of async_fifo_fg
-- Compiling entity sync_fifo_fg
-- Compiling architecture implementation of sync_fifo_fg
End time: 10:42:01 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_fifo_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.34 % complete

Compiling vhdl library 'axi_datamover_v5_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_datamover_v5_1_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_datamover_v5_1_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:01 on Dec 17,2024
vcom -93 -work axi_datamover_v5_1_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_datamover_v5_1_18/.cxl.vhdl.axi_datamover_v5_1_18.axi_datamover_v5_1_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_datamover_afifo_autord
-- Compiling architecture imp of axi_datamover_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_datamover_sfifo_autord
-- Compiling architecture imp of axi_datamover_sfifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Compiling entity axi_datamover_fifo
-- Compiling architecture imp of axi_datamover_fifo
-- Loading entity axi_datamover_fifo
-- Compiling entity axi_datamover_cmd_status
-- Compiling architecture implementation of axi_datamover_cmd_status
-- Compiling entity axi_datamover_scc
-- Compiling architecture implementation of axi_datamover_scc
-- Compiling entity axi_datamover_strb_gen2
-- Compiling architecture implementation of axi_datamover_strb_gen2
-- Loading entity axi_datamover_strb_gen2
-- Compiling entity axi_datamover_pcc
-- Compiling architecture implementation of axi_datamover_pcc
-- Compiling entity axi_datamover_addr_cntl
-- Compiling architecture implementation of axi_datamover_addr_cntl
-- Compiling entity axi_datamover_rdmux
-- Compiling architecture implementation of axi_datamover_rdmux
-- Loading entity axi_datamover_rdmux
-- Compiling entity axi_datamover_rddata_cntl
-- Compiling architecture implementation of axi_datamover_rddata_cntl
-- Compiling entity axi_datamover_rd_status_cntl
-- Compiling architecture implementation of axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_wr_demux
-- Compiling architecture implementation of axi_datamover_wr_demux
-- Compiling entity axi_datamover_wrdata_cntl
-- Compiling architecture implementation of axi_datamover_wrdata_cntl
-- Compiling entity axi_datamover_wr_status_cntl
-- Compiling architecture implementation of axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Compiling entity axi_datamover_skid2mm_buf
-- Compiling architecture implementation of axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_skid_buf
-- Compiling architecture implementation of axi_datamover_skid_buf
-- Compiling entity axi_datamover_rd_sf
-- Compiling architecture implementation of axi_datamover_rd_sf
-- Compiling entity axi_datamover_wr_sf
-- Compiling architecture implementation of axi_datamover_wr_sf
-- Compiling entity axi_datamover_stbs_set
-- Compiling architecture implementation of axi_datamover_stbs_set
-- Compiling entity axi_datamover_stbs_set_nodre
-- Compiling architecture implementation of axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_ibttcc
-- Compiling architecture implementation of axi_datamover_ibttcc
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_indet_btt
-- Compiling architecture implementation of axi_datamover_indet_btt
-- Compiling entity axi_datamover_dre_mux2_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_dre_mux4_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
-- Compiling entity axi_datamover_dre_mux8_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_mm2s_dre
-- Compiling architecture implementation of axi_datamover_mm2s_dre
-- Compiling entity axi_datamover_s2mm_dre
-- Compiling architecture implementation of axi_datamover_s2mm_dre
-- Compiling entity axi_datamover_ms_strb_set
-- Compiling architecture implementation of axi_datamover_ms_strb_set
-- Loading entity axi_datamover_ms_strb_set
-- Compiling entity axi_datamover_mssai_skid_buf
-- Compiling architecture implementation of axi_datamover_mssai_skid_buf
-- Compiling entity axi_datamover_slice
-- Compiling architecture working of axi_datamover_slice
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Compiling entity axi_datamover_s2mm_scatter
-- Compiling architecture implementation of axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_s2mm_scatter
-- Compiling entity axi_datamover_s2mm_realign
-- Compiling architecture implementation of axi_datamover_s2mm_realign
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_s2mm_basic_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover_s2mm_omit_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wr_sf
-- Compiling entity axi_datamover_s2mm_full_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_mm2s_basic_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
-- Compiling entity axi_datamover_mm2s_omit_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Compiling entity axi_datamover_mm2s_full_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover
-- Compiling architecture implementation of axi_datamover
End time: 10:42:03 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_datamover_v5_1_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.62 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap amm_axi_bridge_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/amm_axi_bridge_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:03 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work amm_axi_bridge_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/amm_axi_bridge_v1_0_2/.cxl.verilog.amm_axi_bridge_v1_0_2.amm_axi_bridge_v1_0_2.lin64.cmf 
-- Compiling module amm_axi_bridge_v1_0_2_read_top
-- Compiling module amm_axi_bridge_v1_0_2_read_multi
-- Compiling module amm_axi_bridge_v1_0_2_read_demux
-- Compiling module amm_axi_bridge_v1_0_2_write_top
-- Compiling module amm_axi_bridge_v1_0_2_write_multi
-- Compiling module amm_axi_bridge_v1_0_2_write_mux
-- Compiling module amm_axi_bridge_v1_0_2_top
-- Compiling module amm_axi_bridge_v1_0_2_fifo
-- Compiling module amm_axi_bridge_v1_0_2_arbitration

Top level modules:
	amm_axi_bridge_v1_0_2_top
End time: 10:42:04 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:amm_axi_bridge_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.90 % complete

Compiling verilog library 'axi4stream_vip_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi4stream_vip_v1_1_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi4stream_vip_v1_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:04 on Dec 17,2024
vlog -L axi4stream_vip_v1_1_2 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi4stream_vip_v1_1_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi4stream_vip_v1_1_2/.cxl.systemverilog.axi4stream_vip_v1_1_2.axi4stream_vip_v1_1_2.lin64.cmf 
-- Compiling module axi4stream_vip_v1_1_2_top

Top level modules:
	axi4stream_vip_v1_1_2_top
End time: 10:42:04 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4stream_vip_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.18 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_tc_v6_1_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_tc_v6_1_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:05 on Dec 17,2024
vcom -93 -work v_tc_v6_1_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_tc_v6_1_12/.cxl.vhdl.v_tc_v6_1_12.v_tc_v6_1_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:42:06 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_tc_v6_1_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.46 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_axi4s_vid_out_v4_0_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_axi4s_vid_out_v4_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:07 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_axi4s_vid_out_v4_0_9/.cxl.verilog.v_axi4s_vid_out_v4_0_9.v_axi4s_vid_out_v4_0_9.lin64.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_9_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_9_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_9_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_9_coupler
-- Compiling module v_axi4s_vid_out_v4_0_9_sync
-- Compiling module v_axi4s_vid_out_v4_0_9_formatter
-- Compiling module v_axi4s_vid_out_v4_0_9_repeat
-- Compiling module v_axi4s_vid_out_v4_0_9_remap
-- Compiling module v_axi4s_vid_out_v4_0_9

Top level modules:
	v_axi4s_vid_out_v4_0_9
End time: 10:42:07 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_axi4s_vid_out_v4_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.74 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi4svideo_bridge_v1_0_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi4svideo_bridge_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:08 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi4svideo_bridge_v1_0_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi4svideo_bridge_v1_0_9/.cxl.verilog.axi4svideo_bridge_v1_0_9.axi4svideo_bridge_v1_0_9.lin64.cmf 
-- Compiling module axi4svideo_bridge_v1_0_9_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_9

Top level modules:
	axi4svideo_bridge_v1_0_9
End time: 10:42:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi4svideo_bridge_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.02 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_apb_bridge_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_apb_bridge_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:09 on Dec 17,2024
vcom -93 -work axi_apb_bridge_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_apb_bridge_v3_0_14/.cxl.vhdl.axi_apb_bridge_v3_0_14.axi_apb_bridge_v3_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Compiling entity psel_decoder
-- Compiling architecture RTL of psel_decoder
-- Compiling entity multiplexor
-- Compiling architecture RTL of multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Compiling entity axilite_sif
-- Compiling architecture RTL of axilite_sif
-- Compiling entity apb_mif
-- Compiling architecture RTL of apb_mif
-- Compiling entity axi_apb_bridge
-- Compiling architecture RTL of axi_apb_bridge
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading entity axilite_sif
-- Loading entity apb_mif
End time: 10:42:09 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_apb_bridge_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.30 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_bram_ctrl_v4_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_bram_ctrl_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:09 on Dec 17,2024
vcom -93 -work axi_bram_ctrl_v4_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_bram_ctrl_v4_0_14/.cxl.vhdl.axi_bram_ctrl_v4_0_14.axi_bram_ctrl_v4_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_3_6
End time: 10:42:11 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_bram_ctrl_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.58 % complete

Compiling vhdl library 'axi_sg_v4_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_sg_v4_1_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_sg_v4_1_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:11 on Dec 17,2024
vcom -93 -work axi_sg_v4_1_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_sg_v4_1_9/.cxl.vhdl.axi_sg_v4_1_9.axi_sg_v4_1_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_cntrl_strm
-- Compiling architecture implementation of axi_sg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_cntrl_strm
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_sg_datamover
End time: 10:42:12 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_sg_v4_1_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.86 % complete

Compiling vhdl library 'axi_cdma_v4_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_cdma_v4_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_cdma_v4_1_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:13 on Dec 17,2024
vcom -93 -work axi_cdma_v4_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_cdma_v4_1_16/.cxl.vhdl.axi_cdma_v4_1_16.axi_cdma_v4_1_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
-- Loading entity cdc_sync
-- Loading entity axi_cdma_pulse_gen
-- Compiling entity axi_cdma_reset
-- Compiling architecture implementation of axi_cdma_reset
-- Compiling entity axi_cdma_lite_if
-- Compiling architecture implementation of axi_cdma_lite_if
-- Compiling entity axi_cdma_register
-- Compiling architecture implementation of axi_cdma_register
-- Loading entity axi_cdma_lite_if
-- Loading entity axi_cdma_register
-- Compiling entity axi_cdma_reg_module
-- Compiling architecture implementation of axi_cdma_reg_module
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_cdma_sfifo_autord
-- Compiling architecture imp of axi_cdma_sfifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_cdma_sfifo_autord
-- Compiling entity axi_cdma_sf
-- Compiling architecture implementation of axi_cdma_sf
-- Compiling entity axi_cdma_simple_cntlr
-- Compiling architecture implementation of axi_cdma_simple_cntlr
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity async_fifo_fg
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Loading entity axi_cdma_reset
-- Loading entity axi_cdma_reg_module
-- Loading entity axi_cdma_simple_cntlr
-- Loading entity axi_cdma_sf
-- Compiling entity axi_cdma_simple_wrap
-- Compiling architecture implementation of axi_cdma_simple_wrap
-- Compiling entity axi_cdma_sg_cntlr
-- Compiling architecture implementation of axi_cdma_sg_cntlr
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_cdma_sg_cntlr
-- Compiling entity axi_cdma_sg_wrap
-- Compiling architecture implementation of axi_cdma_sg_wrap
-- Loading entity axi_cdma_simple_wrap
-- Loading entity axi_cdma_sg_wrap
-- Compiling entity axi_cdma
-- Compiling architecture implementation of axi_cdma
End time: 10:42:14 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_cdma_v4_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.14 % complete

Compiling verilog library 'axi_clock_converter_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_clock_converter_v2_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_clock_converter_v2_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:14 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_clock_converter_v2_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_clock_converter_v2_1_15/.cxl.verilog.axi_clock_converter_v2_1_15.axi_clock_converter_v2_1_15.lin64.cmf 
-- Compiling module axi_clock_converter_v2_1_15_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_15_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_15_lite_async
-- Compiling module axi_clock_converter_v2_1_15_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_15_axi_clock_converter
End time: 10:42:14 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_clock_converter_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.42 % complete

Compiling verilog library 'axi_data_fifo_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_data_fifo_v2_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_data_fifo_v2_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:15 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_data_fifo_v2_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_data_fifo_v2_1_15/.cxl.verilog.axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15.lin64.cmf 
-- Compiling module axi_data_fifo_v2_1_15_axic_fifo
-- Compiling module axi_data_fifo_v2_1_15_fifo_gen
-- Compiling module axi_data_fifo_v2_1_15_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_15_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_15_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_15_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_15_axic_fifo
	axi_data_fifo_v2_1_15_axic_srl_fifo
	axi_data_fifo_v2_1_15_axic_reg_srl_fifo
	axi_data_fifo_v2_1_15_axi_data_fifo
End time: 10:42:15 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_data_fifo_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.70 % complete

Compiling verilog library 'axi_register_slice_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_register_slice_v2_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_register_slice_v2_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:16 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_register_slice_v2_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_register_slice_v2_1_16/.cxl.verilog.axi_register_slice_v2_1_16.axi_register_slice_v2_1_16.lin64.cmf 
-- Compiling module axi_register_slice_v2_1_16_tdm_sample
-- Compiling module axi_register_slice_v2_1_16_srl_rtl
-- Compiling module axi_register_slice_v2_1_16_axic_register_slice
-- Compiling module axi_register_slice_v2_1_16_multi_slr
-- Compiling module axi_register_slice_v2_1_16_middle_region_slr
-- Compiling module axi_register_slice_v2_1_16_source_region_slr
-- Compiling module axi_register_slice_v2_1_16_dest_region_slr
-- Compiling module axi_register_slice_v2_1_16_single_slr
-- Compiling module axi_register_slice_v2_1_16_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_16_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_16_axi_register_slice
End time: 10:42:16 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_register_slice_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.98 % complete

Compiling verilog library 'axi_crossbar_v2_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_crossbar_v2_1_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_crossbar_v2_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:16 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_crossbar_v2_1_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_crossbar_v2_1_17/.cxl.verilog.axi_crossbar_v2_1_17.axi_crossbar_v2_1_17.lin64.cmf 
-- Compiling module axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_17_addr_arbiter
-- Compiling module axi_crossbar_v2_1_17_addr_decoder
-- Compiling module axi_crossbar_v2_1_17_arbiter_resp
-- Compiling module axi_crossbar_v2_1_17_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_17_crossbar
-- Compiling module axi_crossbar_v2_1_17_decerr_slave
-- Compiling module axi_crossbar_v2_1_17_si_transactor
-- Compiling module axi_crossbar_v2_1_17_splitter
-- Compiling module axi_crossbar_v2_1_17_wdata_mux
-- Compiling module axi_crossbar_v2_1_17_wdata_router
-- Compiling module axi_crossbar_v2_1_17_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_17_axi_crossbar
End time: 10:42:17 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_crossbar_v2_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.26 % complete

Compiling vhdl library 'axi_dma_v7_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_dma_v7_1_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_dma_v7_1_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:17 on Dec 17,2024
vcom -93 -work axi_dma_v7_1_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_dma_v7_1_17/.cxl.vhdl.axi_dma_v7_1_17.axi_dma_v7_1_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_dma_rst_module
-- Compiling architecture implementation of axi_dma_rst_module
-- Loading entity axi_dma_reset
-- Compiling entity axi_dma_lite_if
-- Compiling architecture implementation of axi_dma_lite_if
-- Compiling entity axi_dma_register
-- Compiling architecture implementation of axi_dma_register
-- Compiling entity axi_dma_register_s2mm
-- Compiling architecture implementation of axi_dma_register_s2mm
-- Compiling entity axi_dma_reg_module
-- Compiling architecture implementation of axi_dma_reg_module
-- Loading entity axi_dma_lite_if
-- Loading entity axi_dma_register
-- Loading entity axi_dma_register_s2mm
-- Compiling entity axi_dma_skid_buf
-- Compiling architecture implementation of axi_dma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_dma_afifo_autord
-- Compiling architecture imp of axi_dma_afifo_autord
-- Compiling entity axi_dma_s2mm
-- Compiling architecture implementation of axi_dma_s2mm
-- Compiling entity axi_dma_sofeof_gen
-- Compiling architecture implementation of axi_dma_sofeof_gen
-- Compiling entity axi_dma_smple_sm
-- Compiling architecture implementation of axi_dma_smple_sm
-- Loading entity srl_fifo_f
-- Compiling entity axi_dma_mm2s_sg_if
-- Compiling architecture implementation of axi_dma_mm2s_sg_if
-- Compiling entity axi_dma_mm2s_sm
-- Compiling architecture implementation of axi_dma_mm2s_sm
-- Compiling entity axi_dma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
-- Compiling entity axi_dma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
-- Loading entity sync_fifo_fg
-- Loading entity axi_dma_skid_buf
-- Loading entity axi_dma_afifo_autord
-- Compiling entity axi_dma_mm2s_mngr
-- Compiling architecture implementation of axi_dma_mm2s_mngr
-- Loading entity axi_dma_mm2s_sm
-- Loading entity axi_dma_mm2s_sg_if
-- Loading entity axi_dma_smple_sm
-- Loading entity axi_dma_mm2s_cmdsts_if
-- Loading entity axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_s2mm_sg_if
-- Compiling architecture implementation of axi_dma_s2mm_sg_if
-- Compiling entity axi_dma_s2mm_sm
-- Compiling architecture implementation of axi_dma_s2mm_sm
-- Compiling entity axi_dma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
-- Compiling entity axi_dma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
-- Compiling entity axi_dma_s2mm_sts_strm
-- Compiling architecture implementation of axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_s2mm_mngr
-- Compiling architecture implementation of axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm_sm
-- Loading entity axi_dma_s2mm_sg_if
-- Loading entity axi_dma_s2mm_cmdsts_if
-- Loading entity axi_dma_s2mm_sts_mngr
-- Loading entity axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_cmd_split
-- Compiling architecture implementation of axi_dma_cmd_split
-- Compiling entity axi_dma
-- Compiling architecture implementation of axi_dma
-- Loading entity axi_dma_rst_module
-- Loading entity axi_dma_reg_module
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_dma_mm2s_mngr
-- Loading entity axi_dma_sofeof_gen
-- Loading entity axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm
-- Loading entity axi_dma_cmd_split
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 10:42:18 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_dma_v7_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.54 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_protocol_converter_v2_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_converter_v2_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:19 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_protocol_converter_v2_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_converter_v2_1_16/.cxl.verilog.axi_protocol_converter_v2_1_16.axi_protocol_converter_v2_1_16.lin64.cmf 
-- Compiling module axi_protocol_converter_v2_1_16_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_16_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_16_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_16_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_16_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_16_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_16_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_16_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_16_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_16_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_16_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_16_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_16_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_16_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_16_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_16_b2s
-- Compiling module axi_protocol_converter_v2_1_16_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_16_axi_protocol_converter
End time: 10:42:19 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_converter_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.82 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_dwidth_converter_v2_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_dwidth_converter_v2_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:19 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_dwidth_converter_v2_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_dwidth_converter_v2_1_16/.cxl.verilog.axi_dwidth_converter_v2_1_16.axi_dwidth_converter_v2_1_16.lin64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_16_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_16_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_16_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_16_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_16_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_16_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_16_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_16_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_16_top

Top level modules:
	axi_dwidth_converter_v2_1_16_top
End time: 10:42:20 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_dwidth_converter_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.10 % complete

Compiling vhdl library 'axi_emc_v3_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_emc_v3_0_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_emc_v3_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:20 on Dec 17,2024
vcom -93 -work axi_emc_v3_0_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_emc_v3_0_16/.cxl.vhdl.axi_emc_v3_0_16.axi_emc_v3_0_16.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd(2527): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
-- Compiling entity startup_wrapper
-- Compiling architecture startup_arch of startup_wrapper
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity axi_emc
-- Compiling architecture imp of axi_emc
-- Loading entity axi_emc_native_interface
-- Loading entity EMC
-- Loading entity startup_wrapper
End time: 10:42:21 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:axi_emc_v3_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.38 % complete

Compiling vhdl library 'axi_epc_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_19)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_epc_v2_0_19 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_epc_v2_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:21 on Dec 17,2024
vcom -93 -work axi_epc_v2_0_19 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_epc_v2_0_19/.cxl.vhdl.axi_epc_v2_0_19.axi_epc_v2_0_19.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Compiling entity sync_cntl
-- Compiling architecture imp of sync_cntl
-- Compiling entity ipic_if_decode
-- Compiling architecture imp of ipic_if_decode
-- Compiling entity data_steer
-- Compiling architecture imp of data_steer
-- Loading entity async_statemachine
-- Loading entity async_counters
-- Compiling entity async_cntl
-- Compiling architecture imp of async_cntl
-- Compiling entity address_gen
-- Compiling architecture imp of address_gen
-- Compiling entity access_mux
-- Compiling architecture imp of access_mux
-- Compiling entity epc_core
-- Compiling architecture imp of epc_core
-- Loading entity ipic_if_decode
-- Loading entity sync_cntl
-- Loading entity async_cntl
-- Loading entity address_gen
-- Loading entity data_steer
-- Loading entity access_mux
-- Compiling entity axi_epc
-- Compiling architecture imp of axi_epc
-- Loading entity axi_lite_ipif
-- Loading entity epc_core
End time: 10:42:22 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_epc_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.66 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lib_bmg_v1_0_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_bmg_v1_0_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:23 on Dec 17,2024
vcom -93 -work lib_bmg_v1_0_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lib_bmg_v1_0_10/.cxl.vhdl.lib_bmg_v1_0_10.lib_bmg_v1_0_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_1
End time: 10:42:23 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lib_bmg_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.94 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_ethernet_buffer_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ethernet_buffer_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:24 on Dec 17,2024
vcom -93 -work axi_ethernet_buffer_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ethernet_buffer_v2_0_18/.cxl.vhdl.axi_ethernet_buffer_v2_0_18.axi_ethernet_buffer_v2_0_18.lin64.cmf 
-- Loading package STANDARD
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__11
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__10
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64): Nonresolved signal 'initial_index' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__11
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0_rfs.vhd(64):Conditional signal assignment line__64__10
End time: 10:42:25 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernet_buffer_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 53.22 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_ethernetlite_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ethernetlite_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:26 on Dec 17,2024
vcom -93 -work axi_ethernetlite_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_ethernetlite_v3_0_14/.cxl.vhdl.axi_ethernetlite_v3_0_14.axi_ethernetlite_v3_0_14.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package mac_pkg
-- Compiling entity lfsr16
-- Compiling architecture imp of lfsr16
-- Compiling entity defer_state
-- Compiling architecture implementation of defer_state
-- Compiling entity crcnibshiftreg
-- Compiling architecture implementation of crcnibshiftreg
-- Compiling entity cntr5bit
-- Compiling architecture implementation of cntr5bit
-- Compiling entity tx_statemachine
-- Compiling architecture implementation of tx_statemachine
-- Loading entity cntr5bit
-- Compiling entity tx_intrfce
-- Compiling architecture implementation of tx_intrfce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity rx_statemachine
-- Compiling architecture imp of rx_statemachine
-- Compiling entity rx_intrfce
-- Compiling architecture implementation of rx_intrfce
-- Compiling entity ram16x4
-- Compiling architecture imp of ram16x4
-- Compiling entity msh_cnt
-- Compiling architecture imp of msh_cnt
-- Compiling entity deferral
-- Compiling architecture implementation of deferral
-- Loading entity defer_state
-- Compiling entity crcgentx
-- Compiling architecture arch1 of crcgentx
-- Loading entity crcnibshiftreg
-- Compiling entity crcgenrx
-- Compiling architecture arch1 of crcgenrx
-- Compiling entity bocntr
-- Compiling architecture implementation of bocntr
-- Loading entity lfsr16
-- Compiling entity transmit
-- Compiling architecture imp of transmit
-- Loading entity crcgentx
-- Loading entity tx_intrfce
-- Loading entity mux_onehot_f
-- Loading entity ld_arith_reg
-- Loading entity tx_statemachine
-- Loading entity deferral
-- Loading entity msh_cnt
-- Loading entity bocntr
-- Compiling entity receive
-- Compiling architecture imp of receive
-- Loading entity rx_statemachine
-- Loading entity rx_intrfce
-- Loading entity crcgenrx
-- Compiling entity MacAddrRAM
-- Compiling architecture imp of MacAddrRAM
-- Loading entity ram16x4
-- Compiling entity mdio_if
-- Compiling architecture imp of mdio_if
-- Compiling entity emac_dpram
-- Compiling architecture imp of emac_dpram
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity emac
-- Compiling architecture imp of emac
-- Loading entity receive
-- Loading entity transmit
-- Loading entity MacAddrRAM
-- Compiling entity xemac
-- Compiling architecture imp of xemac
-- Loading entity emac
-- Loading entity emac_dpram
-- Loading entity mdio_if
-- Compiling entity axi_interface
-- Compiling architecture rtl of axi_interface
-- Loading entity axi_interface
-- Compiling entity axi_ethernetlite
-- Compiling architecture imp of axi_ethernetlite
-- Loading entity xemac
End time: 10:42:27 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_ethernetlite_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.50 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_1_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_fifo_mm_s_v4_1_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_fifo_mm_s_v4_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:27 on Dec 17,2024
vcom -93 -work axi_fifo_mm_s_v4_1_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_fifo_mm_s_v4_1_13/.cxl.vhdl.axi_fifo_mm_s_v4_1_13.axi_fifo_mm_s_v4_1_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
-- Compiling entity axis_fg
-- Compiling architecture structure of axis_fg
-- Loading package lib_pkg
-- Loading package ipif_pkg
-- Compiling entity fifo
-- Compiling architecture structure of fifo
-- Loading entity axis_fg
-- Compiling entity ipic2axi_s
-- Compiling architecture beh of ipic2axi_s
-- Loading entity fifo
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_fifo_mm_s
-- Compiling architecture structure of axi_fifo_mm_s
-- Loading entity axi_lite_ipif
-- Loading entity axi_wrapper
-- Loading entity ipic2axi_s
End time: 10:42:28 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_fifo_mm_s_v4_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.78 % complete

Compiling verilog library 'axi_firewall_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_firewall_v1_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_firewall_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:29 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_firewall_v1_0_4 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi_firewall_v1_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_firewall_v1_0_4/.cxl.systemverilog.axi_firewall_v1_0_4.axi_firewall_v1_0_4.lin64.cmf 
-- Compiling module axi_firewall_v1_0_4_checks
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "axi_firewall_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package axi_firewall_v1_0_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_0_4_threadcam
-- Compiling module axi_firewall_v1_0_4_top

Top level modules:
	axi_firewall_v1_0_4_top
End time: 10:42:29 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:axi_firewall_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 54.06 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap interrupt_control_v3_1_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/interrupt_control_v3_1_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:29 on Dec 17,2024
vcom -93 -work interrupt_control_v3_1_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity interrupt_control
-- Compiling architecture implementation of interrupt_control
End time: 10:42:29 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:interrupt_control_v3_1_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.34 % complete

Compiling vhdl library 'axi_gpio_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_gpio_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_gpio_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:30 on Dec 17,2024
vcom -93 -work axi_gpio_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_gpio_v2_0_18/.cxl.vhdl.axi_gpio_v2_0_18.axi_gpio_v2_0_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity axi_gpio
-- Compiling architecture imp of axi_gpio
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity GPIO_Core
End time: 10:42:31 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_gpio_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.62 % complete

Compiling vhdl library 'axi_hwicap_v3_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_20)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_hwicap_v3_0_20 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_hwicap_v3_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:31 on Dec 17,2024
vcom -93 -work axi_hwicap_v3_0_20 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_hwicap_v3_0_20/.cxl.vhdl.axi_hwicap_v3_0_20.axi_hwicap_v3_0_20.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity icap_statemachine
-- Compiling architecture imp of icap_statemachine
-- Compiling entity icap_statemachine_shared
-- Compiling architecture imp of icap_statemachine_shared
-- Compiling entity hwicap
-- Compiling architecture imp of hwicap
-- Loading entity ipic_if
-- Loading entity icap_statemachine
-- Compiling entity hwicap_shared
-- Compiling architecture imp of hwicap_shared
-- Loading entity icap_statemachine_shared
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity hwicap
-- Compiling entity axi_hwicap
-- Compiling architecture implementation of axi_hwicap
-- Loading entity hwicap_shared
End time: 10:42:32 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_hwicap_v3_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.90 % complete

Compiling vhdl library 'axi_iic_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_0_19)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_iic_v2_0_19 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_iic_v2_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:32 on Dec 17,2024
vcom -93 -work axi_iic_v2_0_19 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_iic_v2_0_19/.cxl.vhdl.axi_iic_v2_0_19.axi_iic_v2_0_19.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture RTL of upcnt_n
-- Compiling entity shift8
-- Compiling architecture RTL of shift8
-- Compiling package iic_pkg
-- Compiling package body iic_pkg
-- Loading package iic_pkg
-- Compiling entity debounce
-- Compiling architecture RTL of debounce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package iic_pkg
-- Compiling entity reg_interface
-- Compiling architecture RTL of reg_interface
-- Loading entity upcnt_n
-- Loading entity shift8
-- Compiling entity iic_control
-- Compiling architecture RTL of iic_control
-- Loading entity debounce
-- Compiling entity filter
-- Compiling architecture RTL of filter
-- Compiling entity dynamic_master
-- Compiling architecture RTL of dynamic_master
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_ipif_ssp1
-- Compiling architecture RTL of axi_ipif_ssp1
-- Loading entity interrupt_control
-- Loading entity soft_reset
-- Compiling entity iic
-- Compiling architecture RTL of iic
-- Loading entity axi_ipif_ssp1
-- Loading entity reg_interface
-- Loading entity filter
-- Loading entity iic_control
-- Loading entity SRL_FIFO
-- Loading entity dynamic_master
-- Compiling entity axi_iic
-- Compiling architecture RTL of axi_iic
-- Loading entity iic
End time: 10:42:33 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_iic_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.18 % complete

Compiling vhdl library 'axi_intc_v4_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_10)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_intc_v4_1_10 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_intc_v4_1_10 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:34 on Dec 17,2024
vcom -93 -work axi_intc_v4_1_10 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_intc_v4_1_10/.cxl.vhdl.axi_intc_v4_1_10.axi_intc_v4_1_10.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 10:42:35 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_intc_v4_1_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.46 % complete

Compiling verilog library 'axi_interconnect_v1_7_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_interconnect_v1_7_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_interconnect_v1_7_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:35 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_interconnect_v1_7_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_interconnect_v1_7_14/.cxl.verilog.axi_interconnect_v1_7_14.axi_interconnect_v1_7_14.lin64.cmf 
-- Compiling module axi_interconnect_v1_7_14_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_14_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_14_addr_arbiter
-- Compiling module axi_interconnect_v1_7_14_addr_decoder
-- Compiling module axi_interconnect_v1_7_14_a_downsizer
-- Compiling module axi_interconnect_v1_7_14_arbiter_resp
-- Compiling module axi_interconnect_v1_7_14_a_upsizer
-- Compiling module axi_interconnect_v1_7_14_axi3_conv
-- Compiling module axi_interconnect_v1_7_14_axic_fifo
-- Compiling module axi_interconnect_v1_7_14_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_14_axic_register_slice
-- Compiling module axi_interconnect_v1_7_14_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_14_axi_crossbar
-- Compiling module axi_interconnect_v1_7_14_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_14_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_14_axi_downsizer
-- Compiling module axi_interconnect_v1_7_14_axilite_conv
-- Compiling module axi_interconnect_v1_7_14_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_14_axi_register_slice
-- Compiling module axi_interconnect_v1_7_14_axi_upsizer
-- Compiling module axi_interconnect_v1_7_14_b_downsizer
-- Compiling module axi_interconnect_v1_7_14_carry_and
-- Compiling module axi_interconnect_v1_7_14_carry_latch_and
-- Compiling module axi_interconnect_v1_7_14_carry_latch_or
-- Compiling module axi_interconnect_v1_7_14_carry_or
-- Compiling module axi_interconnect_v1_7_14_carry
-- Compiling module axi_interconnect_v1_7_14_command_fifo
-- Compiling module axi_interconnect_v1_7_14_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_14_comparator_mask
-- Compiling module axi_interconnect_v1_7_14_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_14_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_14_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_14_comparator_sel
-- Compiling module axi_interconnect_v1_7_14_comparator_static
-- Compiling module axi_interconnect_v1_7_14_comparator
-- Compiling module axi_interconnect_v1_7_14_converter_bank
-- Compiling module axi_interconnect_v1_7_14_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_14_crossbar
-- Compiling module axi_interconnect_v1_7_14_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_14_decerr_slave
-- Compiling module axi_interconnect_v1_7_14_fifo_gen
-- Compiling module axi_interconnect_v1_7_14_mux_enc
-- Compiling module axi_interconnect_v1_7_14_mux
-- Compiling module axi_interconnect_v1_7_14_ndeep_srl
-- Compiling module axi_interconnect_v1_7_14_nto1_mux
-- Compiling module axi_interconnect_v1_7_14_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_14_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_14_r_downsizer
-- Compiling module axi_interconnect_v1_7_14_register_slice_bank
-- Compiling module axi_interconnect_v1_7_14_r_upsizer
-- Compiling module axi_interconnect_v1_7_14_si_transactor
-- Compiling module axi_interconnect_v1_7_14_splitter
-- Compiling module axi_interconnect_v1_7_14_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_14_wdata_mux
-- Compiling module axi_interconnect_v1_7_14_wdata_router
-- Compiling module axi_interconnect_v1_7_14_w_downsizer
-- Compiling module axi_interconnect_v1_7_14_w_upsizer
-- Compiling module axi_interconnect_v1_7_14_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_14_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_14_axi_interconnect
-- Compiling module axi_interconnect_v1_7_14_top

Top level modules:
	axi_interconnect_v1_7_14_carry
	axi_interconnect_v1_7_14_comparator_mask_static
	axi_interconnect_v1_7_14_comparator_mask
	axi_interconnect_v1_7_14_comparator_sel_mask_static
	axi_interconnect_v1_7_14_comparator_sel_mask
	axi_interconnect_v1_7_14_top
End time: 10:42:36 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_interconnect_v1_7_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.74 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_master_burst_v2_0_7 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_master_burst_v2_0_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:36 on Dec 17,2024
vcom -93 -work axi_master_burst_v2_0_7 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 10:42:36 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_master_burst_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.02 % complete

Compiling vhdl library 'axi_msg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_msg_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_msg_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:37 on Dec 17,2024
vcom -93 -work axi_msg_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_msg_v1_0_2/.cxl.vhdl.axi_msg_v1_0_2.axi_msg_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
-- Compiling entity axi_msg_ftch_sm
-- Compiling architecture implementation of axi_msg_ftch_sm
-- Compiling entity axi_msg_channel_pntr
-- Compiling architecture implementation of axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_pntr
-- Compiling architecture implementation of axi_msg_ftch_pntr
-- Loading entity axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_ftch_mngr
-- Compiling architecture implementation of axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_sm
-- Loading entity axi_msg_ftch_pntr
-- Loading entity axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_cntrl_strm
-- Compiling architecture implementation of axi_msg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_msg_ftch_fifo
-- Compiling architecture implementation of axi_msg_ftch_fifo
-- Loading entity axi_msg_bmg_ctrl
-- Compiling entity axi_msg_ftch_queue
-- Compiling architecture implementation of axi_msg_ftch_queue
-- Loading entity axi_msg_bmg
-- Loading entity axi_msg_ftch_fifo
-- Compiling entity axi_msg_ftch_q_mngr
-- Compiling architecture implementation of axi_msg_ftch_q_mngr
-- Loading entity axi_msg_ftch_queue
-- Compiling entity axi_msg_updt_cmdsts_if
-- Compiling architecture implementation of axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_sm
-- Compiling architecture implementation of axi_msg_updt_sm
-- Compiling entity axi_msg_updt_mngr
-- Compiling architecture implementation of axi_msg_updt_mngr
-- Loading entity axi_msg_updt_sm
-- Loading entity axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_queue
-- Compiling architecture implementation of axi_msg_updt_queue
-- Compiling entity axi_msg_updt_q_mngr
-- Compiling architecture implementation of axi_msg_updt_q_mngr
-- Loading entity axi_msg_updt_queue
-- Compiling entity axi_msg_intrpt
-- Compiling architecture implementation of axi_msg_intrpt
-- Compiling entity axi_msg
-- Compiling architecture implementation of axi_msg
-- Loading entity axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_q_mngr
-- Loading entity axi_msg_updt_mngr
-- Loading entity axi_msg_updt_q_mngr
-- Loading entity axi_msg_intrpt
-- Loading entity axi_msg_datamover
End time: 10:42:38 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_msg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.30 % complete

Compiling vhdl library 'axi_mcdma_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_mcdma_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mcdma_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:38 on Dec 17,2024
vcom -93 -work axi_mcdma_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mcdma_v1_0_2/.cxl.vhdl.axi_mcdma_v1_0_2.axi_mcdma_v1_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_mcdma_rst_module
-- Compiling architecture implementation of axi_mcdma_rst_module
-- Loading entity axi_mcdma_reset
-- Compiling entity axi_mcdma_lite_if
-- Compiling architecture implementation of axi_mcdma_lite_if
-- Compiling entity axi_mcdma_register
-- Compiling architecture implementation of axi_mcdma_register
-- Compiling entity axi_mcdma_common_register
-- Compiling architecture implementation of axi_mcdma_common_register
-- Compiling entity axi_mcdma_s2mm_common_register
-- Compiling architecture implementation of axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_mm2s_common_register
-- Compiling architecture implementation of axi_mcdma_mm2s_common_register
-- Compiling entity axi_mcdma_read_mux
-- Compiling architecture implementation of axi_mcdma_read_mux
-- Compiling entity axi_mcdma_reg_module
-- Compiling architecture implementation of axi_mcdma_reg_module
-- Loading entity axi_mcdma_lite_if
-- Loading entity axi_mcdma_common_register
-- Loading entity axi_mcdma_read_mux
-- Loading entity axi_mcdma_mm2s_common_register
-- Loading entity axi_mcdma_register
-- Loading entity axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_skid_buf
-- Compiling architecture implementation of axi_mcdma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_mcdma_afifo_autord
-- Compiling architecture imp of axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_pkt_drop
-- Compiling architecture implementation of axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_s2mm_tdest
-- Compiling architecture implementation of axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_sofeof_gen
-- Compiling architecture implementation of axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_smple_sm
-- Compiling architecture implementation of axi_mcdma_smple_sm
-- Compiling entity axi_mcdma_mm2s_tdest
-- Compiling architecture implementation of axi_mcdma_mm2s_tdest
-- Loading entity sync_fifo_fg
-- Compiling entity axi_mcdma_mm2s_priority
-- Compiling architecture implementation of axi_mcdma_mm2s_priority
-- Compiling entity axi_mcdma_mm2s_wrr
-- Compiling architecture implementation of axi_mcdma_mm2s_wrr
-- Loading entity srl_fifo_f
-- Compiling entity axi_mcdma_mm2s_sg_if
-- Compiling architecture implementation of axi_mcdma_mm2s_sg_if
-- Compiling entity axi_mcdma_mm2s_sm
-- Compiling architecture implementation of axi_mcdma_mm2s_sm
-- Compiling entity axi_mcdma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_mm2s_cmdsts_if
-- Compiling entity axi_mcdma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_sts_mngr
-- Compiling entity axi_mcdma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_mcdma_mm2s_cntrl_strm
-- Loading entity axi_mcdma_skid_buf
-- Compiling entity axi_mcdma_mm2s_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_mm2s_wrr
-- Loading entity axi_mcdma_mm2s_priority
-- Loading entity axi_mcdma_mm2s_tdest
-- Loading entity axi_mcdma_mm2s_sm
-- Loading entity axi_mcdma_mm2s_sg_if
-- Loading entity axi_mcdma_mm2s_cmdsts_if
-- Loading entity axi_mcdma_mm2s_sts_mngr
-- Loading entity axi_mcdma_mm2s_cntrl_strm
-- Compiling entity axi_mcdma_stbs_set
-- Compiling architecture implementation of axi_mcdma_stbs_set
-- Compiling entity axi_mcdma_s2mm_sg_if
-- Compiling architecture implementation of axi_mcdma_s2mm_sg_if
-- Compiling entity axi_mcdma_s2mm_sm
-- Compiling architecture implementation of axi_mcdma_s2mm_sm
-- Compiling entity axi_mcdma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_s2mm_cmdsts_if
-- Compiling entity axi_mcdma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_mngr
-- Compiling entity axi_mcdma_s2mm_sts_strm
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_s2mm_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_sm
-- Loading entity axi_mcdma_s2mm_sg_if
-- Loading entity axi_mcdma_s2mm_cmdsts_if
-- Loading entity axi_mcdma_s2mm_sts_mngr
-- Loading entity axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_cmd_split
-- Compiling architecture implementation of axi_mcdma_cmd_split
-- Compiling entity axi_mcdma
-- Compiling architecture implementation of axi_mcdma
-- Loading entity axi_mcdma_rst_module
-- Loading entity axi_mcdma_reg_module
-- Loading package axi_msg_pkg
-- Loading entity axi_msg
-- Loading entity axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_stbs_set
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 10:42:40 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_mcdma_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.58 % complete

Compiling verilog library 'axis_register_slice_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_register_slice_v1_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_register_slice_v1_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:40 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_register_slice_v1_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_register_slice_v1_1_16/.cxl.verilog.axis_register_slice_v1_1_16.axis_register_slice_v1_1_16.lin64.cmf 
-- Compiling module axis_register_slice_v1_1_16_tdm_sample
-- Compiling module axis_register_slice_v1_1_16_multi_slr
-- Compiling module axis_register_slice_v1_1_16_middle_region_slr
-- Compiling module axis_register_slice_v1_1_16_source_region_slr
-- Compiling module axis_register_slice_v1_1_16_dest_region_slr
-- Compiling module axis_register_slice_v1_1_16_single_slr
-- Compiling module axis_register_slice_v1_1_16_axic_reg_srl_fifo
-- Compiling module axis_register_slice_v1_1_16_srl_rtl
-- Compiling module axis_register_slice_v1_1_16_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_16_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_16_axis_register_slice
End time: 10:42:40 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_register_slice_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.86 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_dwidth_converter_v1_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_dwidth_converter_v1_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:41 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_dwidth_converter_v1_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_dwidth_converter_v1_1_15/.cxl.verilog.axis_dwidth_converter_v1_1_15.axis_dwidth_converter_v1_1_15.lin64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_15_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_15_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_15_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_15_axis_dwidth_converter
End time: 10:42:41 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_dwidth_converter_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.14 % complete

Compiling verilog library 'axis_switch_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_switch_v1_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_switch_v1_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:41 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_switch_v1_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_switch_v1_1_16/.cxl.verilog.axis_switch_v1_1_16.axis_switch_v1_1_16.lin64.cmf 
-- Compiling module axis_switch_v1_1_16_arb_rr
-- Compiling module axis_switch_v1_1_16_arb_trr
-- Compiling module axis_switch_v1_1_16_axisc_decoder
-- Compiling module axis_switch_v1_1_16_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_16_axisc_arb_responder
-- Compiling module axis_switch_v1_1_16_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_16_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_16_axi_ctrl_read
-- Compiling module axis_switch_v1_1_16_axi_ctrl_write
-- Compiling module axis_switch_v1_1_16_axi_ctrl_top
-- Compiling module axis_switch_v1_1_16_static_router_config_dp
-- Compiling module axis_switch_v1_1_16_static_router_config
-- Compiling module axis_switch_v1_1_16_static_router
-- Compiling module axis_switch_v1_1_16_reg_bank_16x32
-- Compiling module axis_switch_v1_1_16_axis_switch

Top level modules:
	axis_switch_v1_1_16_axis_switch
End time: 10:42:42 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_switch_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.42 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_mm2s_mapper_v1_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mm2s_mapper_v1_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:42 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mm2s_mapper_v1_1_15/.cxl.verilog.axi_mm2s_mapper_v1_1_15.axi_mm2s_mapper_v1_1_15.lin64.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_15_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_15_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_15_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_15_top

Top level modules:
	axi_mm2s_mapper_v1_1_15_top
End time: 10:42:42 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mm2s_mapper_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.70 % complete

Compiling verilog library 'axi_mmu_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_mmu_v2_1_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mmu_v2_1_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:43 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_mmu_v2_1_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_mmu_v2_1_14/.cxl.verilog.axi_mmu_v2_1_14.axi_mmu_v2_1_14.lin64.cmf 
-- Compiling module axi_mmu_v2_1_14_addr_decoder
-- Compiling module axi_mmu_v2_1_14_decerr_slave
-- Compiling module axi_mmu_v2_1_14_top

Top level modules:
	axi_mmu_v2_1_14_top
End time: 10:42:43 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_mmu_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.98 % complete

Compiling vhdl library 'axi_pcie_v2_8_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_8_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_pcie_v2_8_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie_v2_8_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:43 on Dec 17,2024
vcom -93 -work axi_pcie_v2_8_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie_v2_8_8/.cxl.vhdl.axi_pcie_v2_8_8.axi_pcie_v2_8_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_enhanced_pcie
-- Compiling architecture structure of axi_enhanced_pcie
-- Compiling package axi_pcie_mm_s_pkg
-- Loading package axi_pcie_mm_s_pkg
-- Compiling entity axi_mm_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_masterbridge_rd
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(2731): Nonresolved signal 'rddatasmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3072):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3077)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(2995):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3000)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(2921):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(2926)
-- Compiling entity axi_mm_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_masterbridge_wr
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3448): Nonresolved signal 'wrdatasmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3748):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3755)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3644):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3651)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3585):Process axi_wr_master_data
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(3592)
-- Compiling entity array_arith
-- Compiling architecture rtl of array_arith
-- Compiling entity axi_s_masterbridge_rd
-- Compiling architecture behavioral of axi_s_masterbridge_rd
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4269): Nonresolved signal 'rdreqsmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6474):Process rd_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6487)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(5383):Process rd_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(5396)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4479):Process rd_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4492)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4279): Nonresolved signal 'cpltlpsmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(7219):Process cpl_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(7224)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6147):Process cpl_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6152)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(5101):Process cpl_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(5105)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4287): Nonresolved signal 'cplndtlpsmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(7113):Process cplnd_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(7117)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6047):Process cplnd_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(6051)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4974):Process cplnd_master_egress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(4978)
-- Compiling entity axi_s_masterbridge_wr
-- Compiling architecture behavioral of axi_s_masterbridge_wr
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8156): Nonresolved signal 'wrreqsmsig' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8762):Process wr_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8776)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8421):Process wr_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8435)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8184):Process wr_master_ingress
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_pcie_v2_8/hdl/axi_pcie_v2_8_rfs.vhd(8198)
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package lib_pkg
-- Compiling entity axi_mm_s_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_s_masterbridge_rd
-- Loading entity axi_s_masterbridge_rd
-- Loading entity axi_mm_masterbridge_rd
-- Compiling entity axi_mm_s_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_s_masterbridge_wr
-- Loading entity axi_s_masterbridge_wr
-- Loading entity axi_mm_masterbridge_wr
-- Compiling entity axi_mm_s_masterbridge
-- Compiling architecture behavioral of axi_mm_s_masterbridge
-- Loading entity axi_mm_s_masterbridge_wr
-- Loading entity axi_mm_s_masterbridge_rd
-- Compiling entity register_block
-- Compiling architecture structure of register_block
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity slave_read_cpl_tlp
-- Compiling architecture structure of slave_read_cpl_tlp
-- Compiling entity slave_read_req_tlp
-- Compiling architecture structure of slave_read_req_tlp
-- Compiling entity slave_write_req_tlp
-- Compiling architecture structure of slave_write_req_tlp
-- Compiling entity axi_slave_read
-- Compiling architecture structure of axi_slave_read
-- Compiling entity axi_slave_write
-- Compiling architecture structure of axi_slave_write
-- Compiling entity slave_bridge
-- Compiling architecture structure of slave_bridge
-- Loading entity axi_slave_write
-- Loading entity axi_slave_read
-- Loading entity slave_write_req_tlp
-- Loading entity slave_read_req_tlp
-- Loading entity slave_read_cpl_tlp
-- Compiling entity axi_pcie_mm_s
-- Compiling architecture structure of axi_pcie_mm_s
-- Loading entity register_block
-- Loading entity axi_mm_s_masterbridge
-- Loading entity slave_bridge
-- Compiling package axi_pcie_msi_irq_pkg
-- Compiling entity axi_pcie_msi_irq
-- Compiling architecture behavior of axi_pcie_msi_irq
-- Compiling entity axi_pcie
-- Compiling architecture structure of axi_pcie
-- Loading entity axi_pcie_mm_s
-- Loading entity axi_enhanced_pcie
End time: 10:42:44 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:vhdl:axi_pcie_v2_8_8)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 58.26 % complete

Compiling verilog library 'axi_pcie_v2_8_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_8_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_pcie_v2_8_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie_v2_8_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:45 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_pcie_v2_8_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_pcie_v2_8_8/.cxl.verilog.axi_pcie_v2_8_8.axi_pcie_v2_8_8.lin64.cmf 
-- Compiling module axi_pcie_v2_8_8_a_upsizer
-- Compiling module axi_pcie_v2_8_8_address_decoder
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_rx
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_top
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_tx
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_8_8_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_8_8_axi_lite_ipif
-- Compiling module axi_pcie_v2_8_8_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_8_8_axi_register_slice
-- Compiling module axi_pcie_v2_8_8_axi_upsizer
-- Compiling module axi_pcie_v2_8_8_axic_register_slice
-- Compiling module axi_pcie_v2_8_8_carry_and
-- Compiling module axi_pcie_v2_8_8_carry_latch_and
-- Compiling module axi_pcie_v2_8_8_carry_latch_or
-- Compiling module axi_pcie_v2_8_8_carry_or
-- Compiling module axi_pcie_v2_8_8_command_fifo
-- Compiling module axi_pcie_v2_8_8_comparator
-- Compiling module axi_pcie_v2_8_8_comparator_sel
-- Compiling module axi_pcie_v2_8_8_comparator_sel_static
-- Compiling module axi_pcie_v2_8_8_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_8_8_fifo
-- Compiling module axi_pcie_v2_8_8_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_8_8_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_8_8_pselect_f
-- Compiling module axi_pcie_v2_8_8_r_upsizer
-- Compiling module axi_pcie_v2_8_8_slave_attachment
-- Compiling module axi_pcie_v2_8_8_w_upsizer
-- Compiling module axi_pcie_v2_8_8_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_8_8_axi_upsizer
	axi_pcie_v2_8_8_enhanced_core_top_wrap
	axi_pcie_v2_8_8_fifo
	axi_pcie_v2_8_8_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_8_8_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_8_8_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_8_8_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_8_8_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 10:42:45 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_pcie_v2_8_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.54 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v1_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_protocol_checker_v1_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_checker_v1_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:46 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_16 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi_protocol_checker_v1_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_checker_v1_1_16/.cxl.systemverilog.axi_protocol_checker_v1_1_16.axi_protocol_checker_v1_1_16.lin64.cmf 
-- Compiling module axi_protocol_checker_v1_1_16_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_core
-- Compiling module axi_protocol_checker_v1_1_16_syn_fifo
-- Compiling module axi_protocol_checker_v1_1_16_reporter
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "axi_protocol_checker_v1_1_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package axi_protocol_checker_v1_1_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v1_1_16_threadcam
-- Compiling module axi_protocol_checker_v1_1_16_top

Top level modules:
	axi_protocol_checker_v1_1_16_top
End time: 10:42:46 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.82 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_protocol_checker_v2_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_checker_v2_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:46 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi_protocol_checker_v2_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_protocol_checker_v2_0_2/.cxl.systemverilog.axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2.lin64.cmf 
-- Compiling module axi_protocol_checker_v2_0_2_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_2_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_2_core
-- Compiling module axi_protocol_checker_v2_0_2_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_2_reporter
** Warning: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl/sc_util_v1_0_2_constants.vh(3): (vlog-13233) Design unit "axi_protocol_checker_v2_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_2_threadcam
-- Compiling module axi_protocol_checker_v2_0_2_top

Top level modules:
	axi_protocol_checker_v2_0_2_top
End time: 10:42:47 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:axi_protocol_checker_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.10 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_quad_spi_v3_2_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_quad_spi_v3_2_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:47 on Dec 17,2024
vcom -93 -work axi_quad_spi_v3_2_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_quad_spi_v3_2_15/.cxl.vhdl.axi_quad_spi_v3_2_15.axi_quad_spi_v3_2_15.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity xip_cross_clk_sync
-- Compiling architecture imp of xip_cross_clk_sync
-- Compiling entity reset_sync_module
-- Compiling architecture imp of reset_sync_module
-- Compiling entity qspi_status_slave_sel_reg
-- Compiling architecture imp of qspi_status_slave_sel_reg
-- Compiling entity qspi_startup_block
-- Compiling architecture imp of qspi_startup_block
-- Loading package lib_pkg
-- Compiling entity qspi_receive_transmit_reg
-- Compiling architecture imp of qspi_receive_transmit_reg
-- Compiling entity qspi_occupancy_reg
-- Compiling architecture imp of qspi_occupancy_reg
-- Compiling entity qspi_mode_control_logic
-- Compiling architecture imp of qspi_mode_control_logic
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(3914): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6899):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6945)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6634):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6680)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6392):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6436)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6152):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(6196)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5892):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5939)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5677):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(5722)
-- Compiling entity qspi_mode_0_module
-- Compiling architecture imp of qspi_mode_0_module
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8013): Nonresolved signal 'spi_cntrl_ps' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8295):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8301)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8148):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8154)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8014): Nonresolved signal 'spi_cntrl_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8310):Process SPI_STATE_MACHINE_P
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8331)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8163):Process SPI_STATE_MACHINE_P
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(8181)
-- Loading package comp_defs
-- Compiling entity qspi_look_up_logic
-- Compiling architecture imp of qspi_look_up_logic
-- Loading package vl_types
-- Loading entity dist_mem_gen_v8_0_12
-- Compiling entity qspi_fifo_ifmodule
-- Compiling architecture imp of qspi_fifo_ifmodule
-- Compiling entity qspi_cntrl_reg
-- Compiling architecture imp of qspi_cntrl_reg
-- Compiling entity qspi_address_decoder
-- Compiling architecture imp of qspi_address_decoder
-- Loading entity pselect_f
-- Compiling entity qspi_dual_quad_mode
-- Compiling architecture work of qspi_dual_quad_mode
-- Loading entity qspi_startup_block
-- Compiling entity cross_clk_sync_fifo_1
-- Compiling architecture imp of cross_clk_sync_fifo_1
-- Compiling entity cross_clk_sync_fifo_0
-- Compiling architecture imp of cross_clk_sync_fifo_0
-- Compiling entity xip_status_reg
-- Compiling architecture imp of xip_status_reg
-- Compiling entity xip_cntrl_reg
-- Compiling architecture imp of xip_cntrl_reg
-- Loading entity srl_fifo_f
-- Compiling entity qspi_core_interface
-- Compiling architecture imp of qspi_core_interface
-- Loading entity reset_sync_module
-- Loading entity qspi_receive_transmit_reg
-- Loading entity cross_clk_sync_fifo_0
-- Loading entity cross_clk_sync_fifo_1
-- Loading entity counter_f
-- Loading entity qspi_fifo_ifmodule
-- Loading entity qspi_occupancy_reg
-- Loading entity qspi_mode_0_module
-- Loading entity qspi_look_up_logic
-- Loading entity qspi_mode_control_logic
-- Loading entity qspi_cntrl_reg
-- Loading entity qspi_status_slave_sel_reg
-- Loading entity soft_reset
-- Loading entity interrupt_control
-- Compiling entity axi_qspi_xip_if
-- Compiling architecture imp of axi_qspi_xip_if
-- Loading entity qspi_address_decoder
-- Loading entity xip_cross_clk_sync
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21325): Nonresolved signal 'nm_wr_en_cntrl_ps' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26947):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26953)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26439):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26445)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25645):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25651)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25127):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25133)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24457):Process SP_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24463)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(23948):Process NM_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(23954)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21326): Nonresolved signal 'nm_wr_en_cntrl_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26966):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26988)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26458):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26480)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25664):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25686)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25146):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25168)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24476):Process SP_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24498)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(23967):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(23989)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21339): Nonresolved signal 'nm_sm_4_byte_addr_ps' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27009):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27015)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26501):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26507)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25707):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25713)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25189):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25195)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24519):Process SP_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24525)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24010):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24016)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21340): Nonresolved signal 'nm_sm_4_byte_addr_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27033):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(27053)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26525):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26545)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25731):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25751)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25213):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(25233)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24543):Process SP_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24563)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24034):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24054)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21386): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29465):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29524)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29164):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29223)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28861):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28917)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28587):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28638)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28315):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28366)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28086):Process QSPI_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28138)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21387): Nonresolved signal 'qspi_cntrl_ps' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29441):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29447)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29140):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(29146)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28837):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28843)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28563):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28569)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28291):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28297)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28061):Process PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(28067)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21394): Nonresolved signal 'wb_cntrl_ns' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26147):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26167)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24893):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24914)
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(21395): Nonresolved signal 'wb_cntrl_ps' may have multiple sources.
  Drivers:
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26131):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(26137)
    /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24877):Process WB_PS_TO_NS_PROCESS
       Driven at:
          /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd(24883)
-- Compiling entity axi_qspi_enhanced_mode
-- Compiling architecture imp of axi_qspi_enhanced_mode
-- Compiling entity axi_quad_spi_top
-- Compiling architecture imp of axi_quad_spi_top
-- Loading entity qspi_core_interface
-- Loading entity axi_qspi_enhanced_mode
-- Loading entity xip_cntrl_reg
-- Loading entity xip_status_reg
-- Loading entity axi_qspi_xip_if
-- Compiling entity axi_quad_spi
-- Compiling architecture imp of axi_quad_spi
-- Loading entity axi_quad_spi_top
-- Loading entity qspi_dual_quad_mode
End time: 10:42:48 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 11

END_COMPILATION_MESSAGES(questasim:vhdl:axi_quad_spi_v3_2_15)
==============================================================================


compile_simlib: 0 error(s), 11 warning(s), 59.38 % complete

Compiling verilog library 'axi_sideband_util_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_sideband_util_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_sideband_util_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:49 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_sideband_util_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi_sideband_util_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_sideband_util_v1_0_0/.cxl.systemverilog.axi_sideband_util_v1_0_0.axi_sideband_util_v1_0_0.lin64.cmf 
-- Compiling module axi_sideband_util_v1_0_0_top

Top level modules:
	axi_sideband_util_v1_0_0_top
End time: 10:42:49 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_sideband_util_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.66 % complete

Compiling vhdl library 'axi_tft_v2_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_20)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_tft_v2_0_20 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_tft_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:50 on Dec 17,2024
vcom -93 -work axi_tft_v2_0_20 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_tft_v2_0_20/.cxl.vhdl.axi_tft_v2_0_20.axi_tft_v2_0_20.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
-- Compiling entity axi_tft
-- Compiling architecture imp of axi_tft
End time: 10:42:50 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_tft_v2_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.94 % complete

Compiling verilog library 'axi_tft_v2_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_20)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_tft_v2_0_20 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_tft_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:50 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_tft_v2_0_20 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_tft_v2_0_20/.cxl.verilog.axi_tft_v2_0_20.axi_tft_v2_0_20.lin64.cmf 
-- Compiling module axi_tft_v2_0_20_iic_init
-- Compiling module axi_tft_v2_0_20_v_sync
-- Compiling module axi_tft_v2_0_20_tft_interface
-- Compiling module axi_tft_v2_0_20_slave_register
-- Compiling module axi_tft_v2_0_20_line_buffer
-- Compiling module axi_tft_v2_0_20_h_sync
-- Compiling module axi_tft_v2_0_20_tft_controller

Top level modules:
	axi_tft_v2_0_20_tft_controller
End time: 10:42:50 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_tft_v2_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.22 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_timebase_wdt_v3_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_timebase_wdt_v3_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:51 on Dec 17,2024
vcom -93 -work axi_timebase_wdt_v3_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_timebase_wdt_v3_0_8/.cxl.vhdl.axi_timebase_wdt_v3_0_8.axi_timebase_wdt_v3_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity axi_timebase_wdt
-- Compiling architecture imp of axi_timebase_wdt
-- Loading entity timebase_wdt_core
-- Loading entity axi_lite_ipif
-- Compiling entity axi_window_wdt
-- Compiling architecture imp of axi_window_wdt
-- Loading entity window_wdt_counter
-- Loading entity window_wdt_fail_cnt
-- Compiling entity axi_timebase_wdt_top
-- Compiling architecture top_arch of axi_timebase_wdt_top
-- Loading entity axi_timebase_wdt
-- Loading entity axi_window_wdt
End time: 10:42:52 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timebase_wdt_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.50 % complete

Compiling vhdl library 'axi_timer_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_timer_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_timer_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:52 on Dec 17,2024
vcom -93 -work axi_timer_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_timer_v2_0_18/.cxl.vhdl.axi_timer_v2_0_18.axi_timer_v2_0_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
-- Loading package TC_Types
-- Compiling entity timer_control
-- Compiling architecture imp of timer_control
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity count_module
-- Compiling architecture imp of count_module
-- Loading entity counter_f
-- Compiling entity tc_core
-- Compiling architecture imp of tc_core
-- Loading entity mux_onehot_f
-- Loading entity count_module
-- Loading entity timer_control
-- Compiling entity axi_timer
-- Compiling architecture imp of axi_timer
-- Loading entity tc_core
-- Loading entity axi_lite_ipif
End time: 10:42:53 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_timer_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.78 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v2_0_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_traffic_gen_v2_0_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v2_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:53 on Dec 17,2024
vcom -93 -work axi_traffic_gen_v2_0_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v2_0_17/.cxl.vhdl.axi_traffic_gen_v2_0_17.axi_traffic_gen_v2_0_17.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v2_0_17_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v2_0_17_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 10:42:53 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v2_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.06 % complete

Compiling verilog library 'axi_traffic_gen_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v2_0_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_traffic_gen_v2_0_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v2_0_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:54 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_traffic_gen_v2_0_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v2_0_17/.cxl.verilog.axi_traffic_gen_v2_0_17.axi_traffic_gen_v2_0_17.lin64.cmf 
-- Compiling module axi_traffic_gen_v2_0_17_asynch_rst_ff
-- Compiling module axi_traffic_gen_v2_0_17_slvram_v7
-- Compiling module axi_traffic_gen_v2_0_17_regslice
-- Compiling module axi_traffic_gen_v2_0_17_inferram
-- Compiling module axi_traffic_gen_v2_0_17_randgen
-- Compiling module axi_traffic_gen_v2_0_17_id_track
-- Compiling module axi_traffic_gen_v2_0_17_ex_fifo
-- Compiling module axi_traffic_gen_v2_0_17_cmdram
-- Compiling module axi_traffic_gen_v2_0_17_addrgen
-- Compiling module axi_traffic_gen_v2_0_17_s_w_channel
-- Compiling module axi_traffic_gen_v2_0_17_s_r_channel
-- Compiling module axi_traffic_gen_v2_0_17_sharedram_wrap
-- Compiling module axi_traffic_gen_v2_0_17_registers
-- Compiling module axi_traffic_gen_v2_0_17_paramram_wrap
-- Compiling module axi_traffic_gen_v2_0_17_paramram_64_wrap
-- Compiling module axi_traffic_gen_v2_0_17_addrram_wrap
-- Compiling module axi_traffic_gen_v2_0_17_m_w_channel
-- Compiling module axi_traffic_gen_v2_0_17_m_r_channel
-- Compiling module axi_traffic_gen_v2_0_17_cmdram_wrap
-- Compiling module axi_traffic_gen_v2_0_17_static_regblk
-- Compiling module axi_traffic_gen_v2_0_17_static_cmdgen
-- Compiling module axi_traffic_gen_v2_0_17_static_mrdwr
-- Compiling module axi_traffic_gen_v2_0_17_static_top
-- Compiling module axi_traffic_gen_v2_0_17_slave_only_top
-- Compiling module axi_traffic_gen_v2_0_17_basic_n_full_top
-- Compiling module axi_traffic_gen_v2_0_17_axis_fifo
-- Compiling module axi_traffic_gen_v2_0_17_streaming_top
-- Compiling module axi_traffic_gen_v2_0_17_systeminit_dmg
-- Compiling module axi_traffic_gen_v2_0_17_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v2_0_17_systeminit_top
-- Compiling module axi_traffic_gen_v2_0_17_top

Top level modules:
	axi_traffic_gen_v2_0_17_top
End time: 10:42:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v2_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.34 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_traffic_gen_v3_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v3_0_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:55 on Dec 17,2024
vcom -93 -work axi_traffic_gen_v3_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v3_0_2/.cxl.vhdl.axi_traffic_gen_v3_0_2.axi_traffic_gen_v3_0_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_2_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_2_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 10:42:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_traffic_gen_v3_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.62 % complete

Compiling verilog library 'axi_traffic_gen_v3_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_traffic_gen_v3_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v3_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:55 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_traffic_gen_v3_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_traffic_gen_v3_0_2/.cxl.verilog.axi_traffic_gen_v3_0_2.axi_traffic_gen_v3_0_2.lin64.cmf 
-- Compiling module axi_traffic_gen_v3_0_2_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_2_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_2_regslice
-- Compiling module axi_traffic_gen_v3_0_2_inferram
-- Compiling module axi_traffic_gen_v3_0_2_randgen
-- Compiling module axi_traffic_gen_v3_0_2_id_track
-- Compiling module axi_traffic_gen_v3_0_2_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_2_cmdram
-- Compiling module axi_traffic_gen_v3_0_2_addrgen
-- Compiling module axi_traffic_gen_v3_0_2_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_2_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_2_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_2_registers
-- Compiling module axi_traffic_gen_v3_0_2_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_2_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_2_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_2_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_2_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_2_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_2_static_regblk
-- Compiling module axi_traffic_gen_v3_0_2_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_2_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_2_static_top
-- Compiling module axi_traffic_gen_v3_0_2_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_2_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_2_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_2_streaming_top
-- Compiling module axi_traffic_gen_v3_0_2_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_2_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_2_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_2_top

Top level modules:
	axi_traffic_gen_v3_0_2_top
End time: 10:42:56 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_traffic_gen_v3_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.90 % complete

Compiling vhdl library 'axi_uart16550_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_uart16550_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_uart16550_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:56 on Dec 17,2024
vcom -93 -work axi_uart16550_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_uart16550_v2_0_18/.cxl.vhdl.axi_uart16550_v2_0_18.axi_uart16550_v2_0_18.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Compiling entity uart16550
-- Compiling architecture implementation of uart16550
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity uart16550
-- Loading entity ipic_if
-- Compiling entity xuart
-- Compiling architecture imp of xuart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_uart16550
-- Compiling architecture rtl of axi_uart16550
End time: 10:42:57 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uart16550_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.18 % complete

Compiling vhdl library 'axi_uartlite_v2_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_20)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_uartlite_v2_0_20 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_uartlite_v2_0_20 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:57 on Dec 17,2024
vcom -93 -work axi_uartlite_v2_0_20 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_uartlite_v2_0_20/.cxl.vhdl.axi_uartlite_v2_0_20.axi_uartlite_v2_0_20.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity uartlite_rx
-- Compiling architecture RTL of uartlite_rx
-- Compiling entity baudrate
-- Compiling architecture RTL of baudrate
-- Loading entity baudrate
-- Loading entity uartlite_rx
-- Loading entity uartlite_tx
-- Compiling entity uartlite_core
-- Compiling architecture RTL of uartlite_core
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity uartlite_core
-- Compiling entity axi_uartlite
-- Compiling architecture RTL of axi_uartlite
End time: 10:42:58 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_uartlite_v2_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.46 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_usb2_device_v5_0_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_usb2_device_v5_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:42:58 on Dec 17,2024
vcom -93 -work axi_usb2_device_v5_0_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_usb2_device_v5_0_17/.cxl.vhdl.axi_usb2_device_v5_0_17.axi_usb2_device_v5_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:00 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_usb2_device_v5_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.75 % complete

Compiling verilog library 'axi_usb2_device_v5_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_usb2_device_v5_0_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_usb2_device_v5_0_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:00 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_usb2_device_v5_0_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_usb2_device_v5_0_17/.cxl.verilog.axi_usb2_device_v5_0_17.axi_usb2_device_v5_0_17.lin64.cmf 

Top level modules:
End time: 10:43:01 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_usb2_device_v5_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.03 % complete

Compiling vhdl library 'axi_utils_v2_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_utils_v2_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_utils_v2_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:01 on Dec 17,2024
vcom -93 -work axi_utils_v2_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_utils_v2_0_5/.cxl.vhdl.axi_utils_v2_0_5.axi_utils_v2_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:01 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_utils_v2_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.31 % complete

Compiling vhdl library 'axi_vdma_v6_3_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_vdma_v6_3_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vdma_v6_3_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:02 on Dec 17,2024
vcom -93 -work axi_vdma_v6_3_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vdma_v6_3_4/.cxl.vhdl.axi_vdma_v6_3_4.axi_vdma_v6_3_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Compiling package axi_vdma_pkg
-- Compiling package body axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Compiling entity axi_vdma_cdc
-- Compiling architecture implementation of axi_vdma_cdc
-- Compiling entity axi_vdma_vid_cdc
-- Compiling architecture implementation of axi_vdma_vid_cdc
-- Loading entity cdc_sync
-- Compiling entity axi_vdma_sg_cdc
-- Compiling architecture implementation of axi_vdma_sg_cdc
-- Compiling entity axi_vdma_reset
-- Compiling architecture implementation of axi_vdma_reset
-- Compiling entity axi_vdma_rst_module
-- Compiling architecture implementation of axi_vdma_rst_module
-- Loading entity axi_vdma_reset
-- Compiling entity axi_vdma_lite_if
-- Compiling architecture implementation of axi_vdma_lite_if
-- Compiling entity axi_vdma_register
-- Compiling architecture implementation of axi_vdma_register
-- Compiling entity axi_vdma_regdirect
-- Compiling architecture implementation of axi_vdma_regdirect
-- Compiling entity axi_vdma_reg_mux
-- Compiling architecture implementation of axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_module
-- Compiling architecture implementation of axi_vdma_reg_module
-- Loading entity axi_vdma_register
-- Loading entity axi_vdma_regdirect
-- Loading entity axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_if
-- Compiling architecture implementation of axi_vdma_reg_if
-- Loading entity axi_vdma_lite_if
-- Compiling entity axi_vdma_intrpt
-- Compiling architecture implementation of axi_vdma_intrpt
-- Compiling entity axi_vdma_sof_gen
-- Compiling architecture implementation of axi_vdma_sof_gen
-- Compiling entity axi_vdma_skid_buf
-- Compiling architecture implementation of axi_vdma_skid_buf
-- Compiling entity axi_vdma_sfifo
-- Compiling architecture xilinx of axi_vdma_sfifo
-- Compiling entity axi_vdma_sfifo_autord
-- Compiling architecture imp of axi_vdma_sfifo_autord
-- Compiling entity axi_vdma_afifo_builtin
-- Compiling architecture xilinx of axi_vdma_afifo_builtin
-- Compiling entity axi_vdma_afifo
-- Compiling architecture xilinx of axi_vdma_afifo
-- Compiling entity axi_vdma_afifo_autord
-- Compiling architecture imp of axi_vdma_afifo_autord
-- Compiling entity axi_vdma_mm2s_linebuf
-- Compiling architecture implementation of axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_sfifo
-- Loading entity axi_vdma_afifo
-- Loading entity axi_vdma_afifo_builtin
-- Loading entity axi_vdma_skid_buf
-- Compiling entity axi_vdma_s2mm_linebuf
-- Compiling architecture implementation of axi_vdma_s2mm_linebuf
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity axi_vdma_blkmem
-- Compiling architecture implementation of axi_vdma_blkmem
-- Compiling entity axi_vdma_fsync_gen
-- Compiling architecture implementation of axi_vdma_fsync_gen
-- Compiling entity axi_vdma_vregister
-- Compiling architecture implementation of axi_vdma_vregister
-- Compiling entity axi_vdma_vregister_64
-- Compiling architecture implementation of axi_vdma_vregister_64
-- Compiling entity axi_vdma_sgregister
-- Compiling architecture implementation of axi_vdma_sgregister
-- Loading entity axi_vdma_blkmem
-- Compiling entity axi_vdma_vaddrreg_mux
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vaddrreg_mux_64
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_vidreg_module
-- Compiling architecture implementation of axi_vdma_vidreg_module
-- Loading entity axi_vdma_sgregister
-- Loading entity axi_vdma_vregister
-- Loading entity axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vidreg_module_64
-- Compiling architecture implementation of axi_vdma_vidreg_module_64
-- Loading entity axi_vdma_vregister_64
-- Loading entity axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_genlock_mux
-- Compiling architecture implementation of axi_vdma_genlock_mux
-- Compiling entity axi_vdma_greycoder
-- Compiling architecture implementation of axi_vdma_greycoder
-- Compiling entity axi_vdma_genlock_mngr
-- Compiling architecture implementation of axi_vdma_genlock_mngr
-- Loading entity axi_vdma_greycoder
-- Loading entity axi_vdma_genlock_mux
-- Compiling entity axi_vdma_sg_if
-- Compiling architecture implementation of axi_vdma_sg_if
-- Compiling entity axi_vdma_sm
-- Compiling architecture implementation of axi_vdma_sm
-- Compiling entity axi_vdma_cmdsts_if
-- Compiling architecture implementation of axi_vdma_cmdsts_if
-- Compiling entity axi_vdma_sts_mngr
-- Compiling architecture implementation of axi_vdma_sts_mngr
-- Compiling entity axi_vdma_mngr
-- Compiling architecture implementation of axi_vdma_mngr
-- Loading entity axi_vdma_sm
-- Loading entity axi_vdma_sg_if
-- Loading entity axi_vdma_cmdsts_if
-- Loading entity axi_vdma_sts_mngr
-- Loading entity axi_vdma_vidreg_module
-- Loading entity axi_vdma_genlock_mngr
-- Compiling entity axi_vdma_mngr_64
-- Compiling architecture implementation of axi_vdma_mngr_64
-- Loading entity axi_vdma_vidreg_module_64
-- Compiling entity axi_vdma_mm2s_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_mm2s_axis_dwidth_converter
-- Compiling entity axi_vdma_s2mm_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_s2mm_axis_dwidth_converter
-- Compiling entity axi_vdma
-- Compiling architecture implementation of axi_vdma
-- Loading entity axi_vdma_rst_module
-- Loading entity axi_vdma_reg_if
-- Loading entity axi_vdma_intrpt
-- Loading entity axi_sg
-- Loading entity axi_vdma_sg_cdc
-- Loading entity axi_vdma_mm2s_axis_dwidth_converter
-- Loading entity axi_vdma_reg_module
-- Loading entity axi_vdma_mngr
-- Loading entity axi_vdma_mngr_64
-- Loading entity axi_vdma_fsync_gen
-- Loading entity axi_vdma_vid_cdc
-- Loading entity axi_vdma_sof_gen
-- Loading entity axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_s2mm_axis_dwidth_converter
-- Loading entity axi_vdma_s2mm_linebuf
End time: 10:43:04 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vdma_v6_3_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.59 % complete

Compiling verilog library 'axi_vdma_v6_3_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_vdma_v6_3_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vdma_v6_3_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:04 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axi_vdma_v6_3_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vdma_v6_3_4/.cxl.verilog.axi_vdma_v6_3_4.axi_vdma_v6_3_4.lin64.cmf 
-- Compiling module axi_vdma_v6_3_4_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_4_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_4_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_4_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_4_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_4_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_4_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_4_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 10:43:04 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vdma_v6_3_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.87 % complete

Compiling vhdl library 'xbip_pipe_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_pipe_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_pipe_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:05 on Dec 17,2024
vcom -93 -work xbip_pipe_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_pipe_v3_0_5/.cxl.vhdl.xbip_pipe_v3_0_5.xbip_pipe_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:05 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_pipe_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.15 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_addsub_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_addsub_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:06 on Dec 17,2024
vcom -93 -work xbip_dsp48_addsub_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_addsub_v3_0_5/.cxl.vhdl.xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_addsub_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.43 % complete

Compiling vhdl library 'xbip_addsub_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_addsub_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_addsub_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:06 on Dec 17,2024
vcom -93 -work xbip_addsub_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_addsub_v3_0_5/.cxl.vhdl.xbip_addsub_v3_0_5.xbip_addsub_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:07 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_addsub_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.71 % complete

Compiling vhdl library 'c_reg_fd_v12_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_reg_fd_v12_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_reg_fd_v12_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:07 on Dec 17,2024
vcom -93 -work c_reg_fd_v12_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_reg_fd_v12_0_5/.cxl.vhdl.c_reg_fd_v12_0_5.c_reg_fd_v12_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:07 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_reg_fd_v12_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.99 % complete

Compiling vhdl library 'c_addsub_v12_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_addsub_v12_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_addsub_v12_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:08 on Dec 17,2024
vcom -93 -work c_addsub_v12_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_addsub_v12_0_12/.cxl.vhdl.c_addsub_v12_0_12.c_addsub_v12_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_addsub_v12_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.27 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_18)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_vfifo_ctrl_v2_0_18 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vfifo_ctrl_v2_0_18 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:09 on Dec 17,2024
vcom -93 -work axi_vfifo_ctrl_v2_0_18 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vfifo_ctrl_v2_0_18/.cxl.vhdl.axi_vfifo_ctrl_v2_0_18.axi_vfifo_ctrl_v2_0_18.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_vfifo_ctrl_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.55 % complete

Compiling verilog library 'axi_vip_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_vip_v1_1_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vip_v1_1_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:11 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work axi_vip_v1_1_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_vip_v1_1_2/.cxl.systemverilog.axi_vip_v1_1_2.axi_vip_v1_1_2.lin64.cmf 
-- Compiling module axi_vip_v1_1_2_top

Top level modules:
	axi_vip_v1_1_2_top
End time: 10:43:11 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axi_vip_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.83 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_accelerator_adapter_v2_1_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_accelerator_adapter_v2_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:11 on Dec 17,2024
vcom -93 -work axis_accelerator_adapter_v2_1_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_accelerator_adapter_v2_1_13/.cxl.vhdl.axis_accelerator_adapter_v2_1_13.axis_accelerator_adapter_v2_1_13.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture xilinx of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture xilinx of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
-- Compiling entity symmetric_dp_bank_v6
-- Compiling architecture rtl of symmetric_dp_bank_v6
-- Compiling entity dp_bank_sdp_v6
-- Compiling architecture rtl of dp_bank_sdp_v6
-- Compiling entity asymmetric_dp_bank_v6
-- Compiling architecture rtl of asymmetric_dp_bank_v6
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Compiling entity arg_mem_bank_v6
-- Compiling architecture rtl of arg_mem_bank_v6
-- Loading entity arg_mem_bank_v6
-- Compiling entity arg_mem_bank
-- Compiling architecture rtl of arg_mem_bank
-- Compiling entity srl_fifo_32_wt
-- Compiling architecture rtl of srl_fifo_32_wt
-- Loading entity arg_mem_bank
-- Compiling entity oarg_columnized_mem_bank
-- Compiling architecture rtl of oarg_columnized_mem_bank
-- Compiling entity iarg_columnized_mem_bank
-- Compiling architecture rtl of iarg_columnized_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Compiling entity xd_s2m_memory_dc
-- Compiling architecture rtl of xd_s2m_memory_dc
-- Loading entity clk_x_pntrs
-- Compiling entity xd_s2m_converter
-- Compiling architecture rtl of xd_s2m_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity srl_fifo_32_wt
-- Compiling entity xd_m2s_memory_dc
-- Compiling architecture rtl of xd_m2s_memory_dc
-- Compiling entity xd_m2s_converter
-- Compiling architecture rtl of xd_m2s_converter
-- Compiling entity s2s_async_fifo_wt
-- Compiling architecture rtl of s2s_async_fifo_wt
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8619): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8620): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8621): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8622): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8623): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8624): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8678): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8679): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8680): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8683): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8688): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8691): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8692): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8693): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8695): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8673): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8675): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8725): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8726): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8727): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8730): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8735): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8717): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8718): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8721): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8755): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8756): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8757): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8759): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8760): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8761): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8764): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8765): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8777): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8778): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8791): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8792): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8804): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8805): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8817): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8818): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8830): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(8831): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9063): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9064): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9065): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9066): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9067): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9068): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9122): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9123): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9124): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9127): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9132): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9135): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9136): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9137): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9139): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9117): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9119): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9169): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9170): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9171): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9174): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9179): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9161): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9162): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9165): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9199): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9200): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9201): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9203): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9204): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9205): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9208): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9209): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9221): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9222): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9235): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9236): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9248): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9249): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9261): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9262): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9274): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(9275): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity xd_s2m_converter
-- Loading entity xd_s2m_memory_dc
-- Compiling entity xd_s2m_adapter
-- Compiling architecture rtl of xd_s2m_adapter
-- Compiling entity xd_output_scalars_fifo
-- Compiling architecture rtl of xd_output_scalars_fifo
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11020): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11021): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11022): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11023): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11024): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11025): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11079): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11080): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11081): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11084): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11089): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11092): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11093): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11094): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11096): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11074): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11076): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11126): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11127): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11128): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11131): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11136): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11118): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11119): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11122): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11156): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11157): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11158): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11160): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11161): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11162): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11165): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11166): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11178): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11179): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11192): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11193): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11205): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11206): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11218): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11219): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11231): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(11232): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity s2s_async_fifo_wt
-- Compiling entity xd_oarg_s2s_adapter
-- Compiling architecture rtl of xd_oarg_s2s_adapter
-- Loading entity xd_m2s_converter
-- Loading entity xd_m2s_memory_dc
-- Compiling entity xd_m2s_adapter
-- Compiling architecture rtl of xd_m2s_adapter
-- Compiling entity xd_input_scalars_fifo
-- Compiling architecture rtl of xd_input_scalars_fifo
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14487): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14488): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14489): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14490): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14491): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14492): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14546): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14547): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14548): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14551): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14556): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14559): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14560): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14561): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14563): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14541): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14543): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14593): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14594): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14595): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14598): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14603): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14585): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14586): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14589): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14623): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14624): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14625): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14627): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14628): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14629): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14632): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14633): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14645): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14646): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14659): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14660): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14672): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14673): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14685): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14686): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14698): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(14699): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Compiling entity xd_iarg_s2s_adapter
-- Compiling architecture rtl of xd_iarg_s2s_adapter
-- Compiling entity sync_ap_status
-- Compiling architecture rtl of sync_ap_status
-- Compiling entity async_fifo_dist_wt
-- Compiling architecture rtl of async_fifo_dist_wt
-- Compiling entity async_fifo_dist_inst
-- Compiling architecture rtl of async_fifo_dist_inst
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16419): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16420): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16421): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16422): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16423): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16424): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16478): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16479): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16480): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16483): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16488): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16491): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16492): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16493): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16495): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16473): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16475): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16525): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16526): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16527): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16530): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16535): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16517): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16518): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16521): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16555): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16556): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16557): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16559): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16560): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16561): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16564): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16565): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16577): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16578): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16591): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16592): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16604): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16605): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16617): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16618): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16630): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/axis_accelerator_adapter_v2_1/hdl/axis_accelerator_adapter_v2_1_rfs.vhd(16631): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity async_fifo_dist_wt
-- Loading entity sync_ap_status
-- Loading entity axis_acc_adapter_cdc_sync
-- Compiling entity xd_sync_module
-- Compiling architecture rtl of xd_sync_module
-- Loading entity async_fifo_dist_inst
-- Loading entity xd_output_scalars_fifo
-- Compiling entity xd_output_scalars_module
-- Compiling architecture rtl of xd_output_scalars_module
-- Loading entity xd_m2s_adapter
-- Loading entity xd_oarg_s2s_adapter
-- Compiling entity xd_output_args_module
-- Compiling architecture rtl of xd_output_args_module
-- Loading entity xd_input_scalars_fifo
-- Compiling entity xd_input_scalars_module
-- Compiling architecture rtl of xd_input_scalars_module
-- Loading entity xd_s2m_adapter
-- Loading entity xd_iarg_s2s_adapter
-- Compiling entity xd_input_args_module
-- Compiling architecture rtl of xd_input_args_module
-- Compiling entity axi_lite_adapter
-- Compiling architecture rtl of axi_lite_adapter
-- Loading entity axi_lite_adapter
-- Loading entity xd_input_args_module
-- Loading entity xd_output_args_module
-- Loading entity xd_sync_module
-- Loading entity xd_input_scalars_module
-- Loading entity xd_output_scalars_module
-- Compiling entity axis_accelerator_adapter_core
-- Compiling architecture rtl of axis_accelerator_adapter_core
-- Loading entity axis_accelerator_adapter_core
-- Compiling entity axis_accelerator_adapter
-- Compiling architecture rtl of axis_accelerator_adapter
End time: 10:43:13 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 215

END_COMPILATION_MESSAGES(questasim:vhdl:axis_accelerator_adapter_v2_1_13)
==============================================================================


compile_simlib: 0 error(s), 215 warning(s), 66.11 % complete

Compiling verilog library 'axis_broadcaster_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_broadcaster_v1_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_broadcaster_v1_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:13 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_broadcaster_v1_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_broadcaster_v1_1_15/.cxl.verilog.axis_broadcaster_v1_1_15.axis_broadcaster_v1_1_15.lin64.cmf 
-- Compiling module axis_broadcaster_v1_1_15_core

Top level modules:
	axis_broadcaster_v1_1_15_core
End time: 10:43:13 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_broadcaster_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.39 % complete

Compiling verilog library 'axis_clock_converter_v1_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_clock_converter_v1_1_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_clock_converter_v1_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:14 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_clock_converter_v1_1_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_clock_converter_v1_1_17/.cxl.verilog.axis_clock_converter_v1_1_17.axis_clock_converter_v1_1_17.lin64.cmf 
-- Compiling module axis_clock_converter_v1_1_17_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_17_axisc_async_clock_converter
-- Compiling module axis_clock_converter_v1_1_17_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_17_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_17_axis_clock_converter
End time: 10:43:14 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_clock_converter_v1_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.67 % complete

Compiling verilog library 'axis_combiner_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_combiner_v1_1_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_combiner_v1_1_14 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:14 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_combiner_v1_1_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_combiner_v1_1_14/.cxl.verilog.axis_combiner_v1_1_14.axis_combiner_v1_1_14.lin64.cmf 
-- Compiling module axis_combiner_v1_1_14_top

Top level modules:
	axis_combiner_v1_1_14_top
End time: 10:43:15 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_combiner_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.95 % complete

Compiling verilog library 'axis_data_fifo_v1_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_data_fifo_v1_1_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_data_fifo_v1_1_17 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:15 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_data_fifo_v1_1_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_data_fifo_v1_1_17/.cxl.verilog.axis_data_fifo_v1_1_17.axis_data_fifo_v1_1_17.lin64.cmf 
-- Compiling module axis_data_fifo_v1_1_17_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_17_axis_data_fifo
End time: 10:43:15 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_data_fifo_v1_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.23 % complete

Compiling verilog library 'axis_interconnect_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_interconnect_v1_1_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_interconnect_v1_1_15 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:16 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_interconnect_v1_1_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_interconnect_v1_1_15/.cxl.verilog.axis_interconnect_v1_1_15.axis_interconnect_v1_1_15.lin64.cmf 
-- Compiling module axis_interconnect_v1_1_15_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_15_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_15_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_15_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_15_arb_rr
-- Compiling module axis_interconnect_v1_1_15_axisc_decoder
-- Compiling module axis_interconnect_v1_1_15_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_15_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_15_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_15_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_15_axis_switch
-- Compiling module axis_interconnect_v1_1_15_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_15_mux_enc
-- Compiling module axis_interconnect_v1_1_15_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_15_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_15_util_axis2vector
-- Compiling module axis_interconnect_v1_1_15_util_vector2axis
-- Compiling module axis_interconnect_v1_1_15_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_15_axis_register_slice
-- Compiling module axis_interconnect_v1_1_15_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_15_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_15_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_15_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_15_axis_interconnect
-- Compiling module axis_interconnect_v1_1_15_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_15_axis_interconnect_16x16_top
End time: 10:43:16 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_interconnect_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.51 % complete

Compiling verilog library 'axis_subset_converter_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axis_subset_converter_v1_1_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_subset_converter_v1_1_16 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:16 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work axis_subset_converter_v1_1_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axis_subset_converter_v1_1_16/.cxl.verilog.axis_subset_converter_v1_1_16.axis_subset_converter_v1_1_16.lin64.cmf 
-- Compiling module axis_subset_converter_v1_1_16_core

Top level modules:
	axis_subset_converter_v1_1_16_core
End time: 10:43:17 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:axis_subset_converter_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.79 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_acc_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_acc_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:17 on Dec 17,2024
vcom -93 -work xbip_dsp48_acc_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_acc_v3_0_5/.cxl.vhdl.xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:17 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_acc_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.07 % complete

Compiling vhdl library 'xbip_accum_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_accum_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_accum_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:18 on Dec 17,2024
vcom -93 -work xbip_accum_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_accum_v3_0_5/.cxl.vhdl.xbip_accum_v3_0_5.xbip_accum_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:18 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_accum_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.35 % complete

Compiling vhdl library 'c_accum_v12_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_accum_v12_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_accum_v12_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:19 on Dec 17,2024
vcom -93 -work c_accum_v12_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_accum_v12_0_12/.cxl.vhdl.c_accum_v12_0_12.c_accum_v12_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:19 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_accum_v12_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.63 % complete

Compiling vhdl library 'c_gate_bit_v12_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_gate_bit_v12_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_gate_bit_v12_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:19 on Dec 17,2024
vcom -93 -work c_gate_bit_v12_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_gate_bit_v12_0_5/.cxl.vhdl.c_gate_bit_v12_0_5.c_gate_bit_v12_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:20 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_gate_bit_v12_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.91 % complete

Compiling vhdl library 'c_compare_v12_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_compare_v12_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_compare_v12_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:21 on Dec 17,2024
vcom -93 -work c_compare_v12_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_compare_v12_0_5/.cxl.vhdl.c_compare_v12_0_5.c_compare_v12_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:22 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_compare_v12_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.19 % complete

Compiling vhdl library 'xbip_counter_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_counter_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_counter_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:22 on Dec 17,2024
vcom -93 -work xbip_counter_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_counter_v3_0_5/.cxl.vhdl.xbip_counter_v3_0_5.xbip_counter_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:23 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_counter_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.47 % complete

Compiling vhdl library 'c_counter_binary_v12_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_counter_binary_v12_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_counter_binary_v12_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:23 on Dec 17,2024
vcom -93 -work c_counter_binary_v12_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_counter_binary_v12_0_12/.cxl.vhdl.c_counter_binary_v12_0_12.c_counter_binary_v12_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:23 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_counter_binary_v12_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.75 % complete

Compiling vhdl library 'c_mux_bit_v12_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_mux_bit_v12_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_mux_bit_v12_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:24 on Dec 17,2024
vcom -93 -work c_mux_bit_v12_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_mux_bit_v12_0_5/.cxl.vhdl.c_mux_bit_v12_0_5.c_mux_bit_v12_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:25 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bit_v12_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.03 % complete

Compiling vhdl library 'c_mux_bus_v12_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_mux_bus_v12_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_mux_bus_v12_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:25 on Dec 17,2024
vcom -93 -work c_mux_bus_v12_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_mux_bus_v12_0_5/.cxl.vhdl.c_mux_bus_v12_0_5.c_mux_bus_v12_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:26 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_mux_bus_v12_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.31 % complete

Compiling vhdl library 'c_shift_ram_v12_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap c_shift_ram_v12_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_shift_ram_v12_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:27 on Dec 17,2024
vcom -93 -work c_shift_ram_v12_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/c_shift_ram_v12_0_12/.cxl.vhdl.c_shift_ram_v12_0_12.c_shift_ram_v12_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:27 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:c_shift_ram_v12_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.59 % complete

Compiling vhdl library 'can_v5_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_19)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap can_v5_0_19 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/can_v5_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:28 on Dec 17,2024
vcom -93 -work can_v5_0_19 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/can_v5_0_19/.cxl.vhdl.can_v5_0_19.can_v5_0_19.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:29 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:can_v5_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.87 % complete

Compiling verilog library 'canfd_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:canfd_v1_0_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap canfd_v1_0_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/canfd_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:29 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work canfd_v1_0_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/canfd_v1_0_9/.cxl.verilog.canfd_v1_0_9.canfd_v1_0_9.lin64.cmf 

Top level modules:
End time: 10:43:30 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:canfd_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.15 % complete

Compiling vhdl library 'cic_compiler_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cic_compiler_v4_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cic_compiler_v4_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:30 on Dec 17,2024
vcom -93 -work cic_compiler_v4_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cic_compiler_v4_0_13/.cxl.vhdl.cic_compiler_v4_0_13.cic_compiler_v4_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:32 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cic_compiler_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.43 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_bram18k_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_bram18k_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:32 on Dec 17,2024
vcom -93 -work xbip_bram18k_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_bram18k_v3_0_5/.cxl.vhdl.xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:33 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_bram18k_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.71 % complete

Compiling vhdl library 'mult_gen_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mult_gen_v12_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mult_gen_v12_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:33 on Dec 17,2024
vcom -93 -work mult_gen_v12_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mult_gen_v12_0_14/.cxl.vhdl.mult_gen_v12_0_14.mult_gen_v12_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:35 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mult_gen_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.99 % complete

Compiling vhdl library 'cmpy_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cmpy_v6_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmpy_v6_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:35 on Dec 17,2024
vcom -93 -work cmpy_v6_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cmpy_v6_0_15/.cxl.vhdl.cmpy_v6_0_15.cmpy_v6_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:36 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cmpy_v6_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.27 % complete

Compiling vhdl library 'convolution_v9_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap convolution_v9_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/convolution_v9_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:37 on Dec 17,2024
vcom -93 -work convolution_v9_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/convolution_v9_0_13/.cxl.vhdl.convolution_v9_0_13.convolution_v9_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:37 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:convolution_v9_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.55 % complete

Compiling vhdl library 'cordic_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cordic_v6_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cordic_v6_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:38 on Dec 17,2024
vcom -93 -work cordic_v6_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cordic_v6_0_14/.cxl.vhdl.cordic_v6_0_14.cordic_v6_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:39 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cordic_v6_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.83 % complete

Compiling vhdl library 'cpri_v8_9_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_9_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cpri_v8_9_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cpri_v8_9_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:39 on Dec 17,2024
vcom -93 -work cpri_v8_9_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cpri_v8_9_0/.cxl.vhdl.cpri_v8_9_0.cpri_v8_9_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:40 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:cpri_v8_9_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.11 % complete

Compiling verilog library 'cpri_v8_9_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_9_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap cpri_v8_9_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cpri_v8_9_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:41 on Dec 17,2024
vlog -L cpri_v8_9_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work cpri_v8_9_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/cpri_v8_9_0/.cxl.systemverilog.cpri_v8_9_0.cpri_v8_9_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/cpri_v8_9/hdl/cpri_v8_9_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:43:41 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(questasim:verilog:cpri_v8_9_0)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 73.39 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_multadd_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_multadd_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:42 on Dec 17,2024
vcom -93 -work xbip_dsp48_multadd_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_multadd_v3_0_5/.cxl.vhdl.xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:43 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multadd_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.67 % complete

Compiling vhdl library 'dds_compiler_v6_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap dds_compiler_v6_0_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dds_compiler_v6_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:43 on Dec 17,2024
vcom -93 -work dds_compiler_v6_0_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dds_compiler_v6_0_16/.cxl.vhdl.dds_compiler_v6_0_16.dds_compiler_v6_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:45 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dds_compiler_v6_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.95 % complete

Compiling vhdl library 'dft_v4_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap dft_v4_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dft_v4_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:45 on Dec 17,2024
vcom -93 -work dft_v4_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/dft_v4_0_15/.cxl.vhdl.dft_v4_0_15.dft_v4_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:47 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:dft_v4_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.23 % complete

Compiling vhdl library 'displayport_v7_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap displayport_v7_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/displayport_v7_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:47 on Dec 17,2024
vcom -93 -work displayport_v7_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/displayport_v7_0_8/.cxl.vhdl.displayport_v7_0_8.displayport_v7_0_8.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:48 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:displayport_v7_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.51 % complete

Compiling verilog library 'displayport_v7_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap displayport_v7_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/displayport_v7_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:48 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work displayport_v7_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/displayport_v7_0_8/.cxl.verilog.displayport_v7_0_8.displayport_v7_0_8.lin64.cmf 

Top level modules:
End time: 10:43:54 on Dec 17,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:displayport_v7_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.79 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_mult_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_mult_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:55 on Dec 17,2024
vcom -93 -work xbip_dsp48_mult_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_mult_v3_0_5/.cxl.vhdl.xbip_dsp48_mult_v3_0_5.xbip_dsp48_mult_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_mult_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.07 % complete

Compiling vhdl library 'floating_point_v7_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap floating_point_v7_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/floating_point_v7_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:56 on Dec 17,2024
vcom -93 -work floating_point_v7_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/floating_point_v7_0_15/.cxl.vhdl.floating_point_v7_0_15.floating_point_v7_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:43:59 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.35 % complete

Compiling vhdl library 'div_gen_v5_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap div_gen_v5_1_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/div_gen_v5_1_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:43:59 on Dec 17,2024
vcom -93 -work div_gen_v5_1_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/div_gen_v5_1_13/.cxl.vhdl.div_gen_v5_1_13.div_gen_v5_1_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:01 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:div_gen_v5_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.63 % complete

Compiling vhdl library 'fir_compiler_v5_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fir_compiler_v5_2_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fir_compiler_v5_2_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:01 on Dec 17,2024
vcom -93 -work fir_compiler_v5_2_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fir_compiler_v5_2_5/.cxl.vhdl.fir_compiler_v5_2_5.fir_compiler_v5_2_5.lin64.cmf 
-- Loading package STANDARD
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fir_compiler_v5_2/hdl/fir_compiler_v5_2_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "HIGH" is function call "LUT_clause_index".
End time: 10:44:03 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v5_2_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.91 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:duc_ddc_compiler_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap duc_ddc_compiler_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/duc_ddc_compiler_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:04 on Dec 17,2024
vcom -93 -work duc_ddc_compiler_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/duc_ddc_compiler_v3_0_14/.cxl.vhdl.duc_ddc_compiler_v3_0_14.duc_ddc_compiler_v3_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:05 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:duc_ddc_compiler_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.19 % complete

Compiling verilog library 'etrnic_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap etrnic_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/etrnic_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:06 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work etrnic_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/etrnic_v1_0_1/.cxl.verilog.etrnic_v1_0_1.etrnic_v1_0_1.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/etrnic_v1_0/hdl/etrnic_v1_0_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:44:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:etrnic_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.47 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fc32_rs_fec_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fc32_rs_fec_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:07 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work fc32_rs_fec_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fc32_rs_fec_v1_0_6/.cxl.verilog.fc32_rs_fec_v1_0_6.fc32_rs_fec_v1_0_6.lin64.cmf 

Top level modules:
End time: 10:44:08 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:fc32_rs_fec_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.75 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fec_5g_common_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fec_5g_common_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:08 on Dec 17,2024
vlog -L fec_5g_common_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work fec_5g_common_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fec_5g_common_v1_0_0/.cxl.systemverilog.fec_5g_common_v1_0_0.fec_5g_common_v1_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13233) Design unit "<protected>" already exists and will be overwritten. Design unit compiled with different set of options.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:44:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 77.03 % complete

Compiling verilog library 'fec_5g_common_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fec_5g_common_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fec_5g_common_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:09 on Dec 17,2024
vlog -L fec_5g_common_v1_1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work fec_5g_common_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fec_5g_common_v1_1_0/.cxl.systemverilog.fec_5g_common_v1_1_0.fec_5g_common_v1_1_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13233) Design unit "<protected>" already exists and will be overwritten. Design unit compiled with different set of options.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/fec_5g_common_v1_1/hdl/fec_5g_common_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:44:09 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(questasim:verilog:fec_5g_common_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 77.31 % complete

Compiling vhdl library 'fir_compiler_v7_2_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_11)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap fir_compiler_v7_2_11 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fir_compiler_v7_2_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:10 on Dec 17,2024
vcom -93 -work fir_compiler_v7_2_11 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/fir_compiler_v7_2_11/.cxl.vhdl.fir_compiler_v7_2_11.fir_compiler_v7_2_11.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:12 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:fir_compiler_v7_2_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.59 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap flexo_100g_rs_fec_v1_0_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/flexo_100g_rs_fec_v1_0_6 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:13 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/flexo_100g_rs_fec_v1_0_6/.cxl.verilog.flexo_100g_rs_fec_v1_0_6.flexo_100g_rs_fec_v1_0_6.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/flexo_100g_rs_fec_v1_0/hdl/flexo_100g_rs_fec_v1_0_vl_rfs.v(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 10:44:14 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:flexo_100g_rs_fec_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.87 % complete

Compiling vhdl library 'floating_point_v7_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap floating_point_v7_1_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/floating_point_v7_1_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:15 on Dec 17,2024
vcom -93 -work floating_point_v7_1_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/floating_point_v7_1_6/.cxl.vhdl.floating_point_v7_1_6.floating_point_v7_1_6.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:17 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:floating_point_v7_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.15 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap g709_rs_encoder_v2_2_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_rs_encoder_v2_2_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:18 on Dec 17,2024
vcom -93 -work g709_rs_encoder_v2_2_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_rs_encoder_v2_2_5/.cxl.vhdl.g709_rs_encoder_v2_2_5.g709_rs_encoder_v2_2_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:19 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_encoder_v2_2_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.43 % complete

Compiling vhdl library 'rs_toolbox_v9_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rs_toolbox_v9_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_toolbox_v9_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:20 on Dec 17,2024
vcom -93 -work rs_toolbox_v9_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_toolbox_v9_0_5/.cxl.vhdl.rs_toolbox_v9_0_5.rs_toolbox_v9_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:21 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_toolbox_v9_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.71 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap g709_rs_decoder_v2_2_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_rs_decoder_v2_2_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:21 on Dec 17,2024
vcom -93 -work g709_rs_decoder_v2_2_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_rs_decoder_v2_2_6/.cxl.vhdl.g709_rs_decoder_v2_2_6.g709_rs_decoder_v2_2_6.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:23 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_rs_decoder_v2_2_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.99 % complete

Compiling vhdl library 'g709_fec_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_3_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap g709_fec_v2_3_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_fec_v2_3_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:23 on Dec 17,2024
vcom -93 -work g709_fec_v2_3_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g709_fec_v2_3_2/.cxl.vhdl.g709_fec_v2_3_2.g709_fec_v2_3_2.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:24 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g709_fec_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.27 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap g975_efec_i4_v1_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g975_efec_i4_v1_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:25 on Dec 17,2024
vcom -93 -work g975_efec_i4_v1_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g975_efec_i4_v1_0_15/.cxl.vhdl.g975_efec_i4_v1_0_15.g975_efec_i4_v1_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:27 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i4_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.55 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_17)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap g975_efec_i7_v2_0_17 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g975_efec_i7_v2_0_17 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:27 on Dec 17,2024
vcom -93 -work g975_efec_i7_v2_0_17 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/g975_efec_i7_v2_0_17/.cxl.vhdl.g975_efec_i7_v2_0_17.g975_efec_i7_v2_0_17.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:29 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:g975_efec_i7_v2_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.83 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_200g_rs_fec_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_200g_rs_fec_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:29 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_200g_rs_fec_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_200g_rs_fec_v1_0_2/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_2.ieee802d3_200g_rs_fec_v1_0_2.lin64.cmf 

Top level modules:
End time: 10:44:31 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_200g_rs_fec_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.11 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_25g_rs_fec_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_25g_rs_fec_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:32 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_25g_rs_fec_v1_0_8/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_8.ieee802d3_25g_rs_fec_v1_0_8.lin64.cmf 

Top level modules:
End time: 10:44:32 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_25g_rs_fec_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.39 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_400g_rs_fec_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_400g_rs_fec_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:33 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_400g_rs_fec_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_400g_rs_fec_v1_0_2/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_2.ieee802d3_400g_rs_fec_v1_0_2.lin64.cmf 

Top level modules:
End time: 10:44:36 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_400g_rs_fec_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.67 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_50g_rs_fec_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_50g_rs_fec_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:36 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_50g_rs_fec_v1_0_8/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_8.ieee802d3_50g_rs_fec_v1_0_8.lin64.cmf 

Top level modules:
End time: 10:44:37 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_50g_rs_fec_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.95 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v1_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_rs_fec_v1_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_rs_fec_v1_0_12 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:38 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_rs_fec_v1_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_rs_fec_v1_0_12/.cxl.verilog.ieee802d3_rs_fec_v1_0_12.ieee802d3_rs_fec_v1_0_12.lin64.cmf 

Top level modules:
End time: 10:44:40 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.23 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ieee802d3_rs_fec_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_rs_fec_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:40 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work ieee802d3_rs_fec_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ieee802d3_rs_fec_v2_0_0/.cxl.verilog.ieee802d3_rs_fec_v2_0_0.ieee802d3_rs_fec_v2_0_0.lin64.cmf 

Top level modules:
End time: 10:44:43 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:ieee802d3_rs_fec_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.51 % complete

Compiling verilog library 'ldpc_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap ldpc_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ldpc_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:44 on Dec 17,2024
vlog -L fec_5g_common_v1_1_0 -L ldpc_v2_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work ldpc_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/ldpc_v2_0_0/.cxl.systemverilog.ldpc_v2_0_0.ldpc_v2_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:44:45 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 225

END_COMPILATION_MESSAGES(questasim:verilog:ldpc_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 225 warning(s), 81.79 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_channel_estimator_v2_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_3gpp_channel_estimator_v2_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_channel_estimator_v2_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:45 on Dec 17,2024
vcom -93 -work lte_3gpp_channel_estimator_v2_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_channel_estimator_v2_0_15/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_15.lte_3gpp_channel_estimator_v2_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:47 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_channel_estimator_v2_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.07 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_decoder_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_3gpp_mimo_decoder_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_mimo_decoder_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:48 on Dec 17,2024
vcom -93 -work lte_3gpp_mimo_decoder_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_mimo_decoder_v3_0_14/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_14.lte_3gpp_mimo_decoder_v3_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:49 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_decoder_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.35 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_encoder_v4_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_3gpp_mimo_encoder_v4_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_mimo_encoder_v4_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:49 on Dec 17,2024
vcom -93 -work lte_3gpp_mimo_encoder_v4_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_3gpp_mimo_encoder_v4_0_13/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_13.lte_3gpp_mimo_encoder_v4_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:50 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_3gpp_mimo_encoder_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.63 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tcc_encoder_3gpplte_v4_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_encoder_3gpplte_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:51 on Dec 17,2024
vcom -93 -work tcc_encoder_3gpplte_v4_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_encoder_3gpplte_v4_0_14/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_14.tcc_encoder_3gpplte_v4_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:52 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpplte_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.91 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v3_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_dl_channel_encoder_v3_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_dl_channel_encoder_v3_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:52 on Dec 17,2024
vcom -93 -work lte_dl_channel_encoder_v3_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_dl_channel_encoder_v3_0_14/.cxl.vhdl.lte_dl_channel_encoder_v3_0_14.lte_dl_channel_encoder_v3_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:53 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_dl_channel_encoder_v3_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.19 % complete

Compiling vhdl library 'xfft_v7_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_7)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xfft_v7_2_7 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v7_2_7 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:54 on Dec 17,2024
vcom -93 -work xfft_v7_2_7 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v7_2_7/.cxl.vhdl.xfft_v7_2_7.xfft_v7_2_7.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:57 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v7_2_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.47 % complete

Compiling vhdl library 'lte_fft_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_fft_v2_0_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_fft_v2_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:57 on Dec 17,2024
vcom -93 -work lte_fft_v2_0_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_fft_v2_0_16/.cxl.vhdl.lte_fft_v2_0_16.lte_fft_v2_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 10:44:58 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_fft_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.75 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_multacc_v3_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_multacc_v3_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:44:59 on Dec 17,2024
vcom -93 -work xbip_dsp48_multacc_v3_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_multacc_v3_0_5/.cxl.vhdl.xbip_dsp48_multacc_v3_0_5.xbip_dsp48_multacc_v3_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:00 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_multacc_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.03 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_pucch_receiver_v2_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_pucch_receiver_v2_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_pucch_receiver_v2_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:00 on Dec 17,2024
vcom -93 -work lte_pucch_receiver_v2_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_pucch_receiver_v2_0_14/.cxl.vhdl.lte_pucch_receiver_v2_0_14.lte_pucch_receiver_v2_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:01 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_pucch_receiver_v2_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.31 % complete

Compiling vhdl library 'xbip_multadd_v3_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_multadd_v3_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_multadd_v3_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:02 on Dec 17,2024
vcom -93 -work xbip_multadd_v3_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_multadd_v3_0_12/.cxl.vhdl.xbip_multadd_v3_0_12.xbip_multadd_v3_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:02 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_multadd_v3_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.59 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_rach_detector_v3_1_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_rach_detector_v3_1_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_rach_detector_v3_1_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:03 on Dec 17,2024
vcom -93 -work lte_rach_detector_v3_1_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_rach_detector_v3_1_2/.cxl.vhdl.lte_rach_detector_v3_1_2.lte_rach_detector_v3_1_2.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:04 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lte_rach_detector_v3_1_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.87 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lte_ul_channel_decoder_v4_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lte_ul_channel_decoder_v4_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_ul_channel_decoder_v4_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:05 on Dec 17,2024
vcom -93 -work lte_ul_channel_decoder_v4_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lte_ul_channel_decoder_v4_0_14/.cxl.vhdl.lte_ul_channel_decoder_v4_0_14.lte_ul_channel_decoder_v4_0_14.lin64.cmf 
-- Loading package STANDARD
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/lte_ul_channel_decoder_v4_0/hdl/lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
End time: 10:45:06 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 32

END_COMPILATION_MESSAGES(questasim:vhdl:lte_ul_channel_decoder_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 32 warning(s), 85.15 % complete

Compiling vhdl library 'mailbox_v2_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mailbox_v2_1_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mailbox_v2_1_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:07 on Dec 17,2024
vcom -93 -work mailbox_v2_1_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mailbox_v2_1_9/.cxl.vhdl.mailbox_v2_1_9.mailbox_v2_1_9.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Sync_BRAM
-- Compiling architecture syn of Sync_BRAM
-- Compiling entity Sync_DPRAM
-- Compiling architecture syn of Sync_DPRAM
-- Compiling entity Sync_FIFO
-- Compiling architecture VHDL_RTL of Sync_FIFO
-- Compiling entity Async_FIFO
-- Compiling architecture IMP of Async_FIFO
-- Loading entity Sync_FIFO
-- Loading entity Async_FIFO
-- Compiling entity fsl_v20
-- Compiling architecture IMP of fsl_v20
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity if_decode
-- Compiling architecture IMP of if_decode
-- Compiling entity mailbox
-- Compiling architecture IMP of mailbox
End time: 10:45:08 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mailbox_v2_1_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.43 % complete

Compiling vhdl library 'mdm_v3_2_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mdm_v3_2_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mdm_v3_2_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:08 on Dec 17,2024
vcom -93 -work mdm_v3_2_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mdm_v3_2_13/.cxl.vhdl.mdm_v3_2_13.mdm_v3_2_13.lin64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
-- Compiling architecture IMP of MB_BSCANE2
-- Compiling entity MB_BUFG
-- Compiling architecture IMP of MB_BUFG
-- Compiling entity MB_BUFGCTRL
-- Compiling architecture IMP of MB_BUFGCTRL
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_PLLE2_BASE
-- Compiling architecture IMP of MB_PLLE2_BASE
-- Compiling entity MB_FDC_1
-- Compiling architecture IMP of MB_FDC_1
-- Compiling entity MB_FDRE_1
-- Compiling architecture IMP of MB_FDRE_1
-- Compiling entity MB_SRL16E
-- Compiling architecture IMP of MB_SRL16E
-- Compiling entity MB_FDRSE
-- Compiling architecture IMP of MB_FDRSE
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_SRLC32E
-- Compiling architecture IMP of MB_SRLC32E
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 10:45:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.71 % complete

Compiling vhdl library 'iomodule_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap iomodule_v3_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/iomodule_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:10 on Dec 17,2024
vcom -93 -work iomodule_v3_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 10:45:11 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:iomodule_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.99 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lmb_bram_if_cntlr_v4_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_bram_if_cntlr_v4_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:11 on Dec 17,2024
vcom -93 -work lmb_bram_if_cntlr_v4_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 10:45:12 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.27 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap lmb_v10_v3_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_v10_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:13 on Dec 17,2024
vcom -93 -work lmb_v10_v3_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 10:45:13 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:lmb_v10_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.55 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap axi_lite_ipif_v3_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_lite_ipif_v3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:13 on Dec 17,2024
vcom -93 -work axi_lite_ipif_v3_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 10:45:13 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:axi_lite_ipif_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.83 % complete

Compiling vhdl library 'mdm_v3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap mdm_v3_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mdm_v3_2 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:14 on Dec 17,2024
vcom -93 -work mdm_v3_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 10:45:15 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:mdm_v3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.11 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap microblaze_mcs_v2_3_6 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_mcs_v2_3_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:15 on Dec 17,2024
vcom -93 -work microblaze_mcs_v2_3_6 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:16 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:microblaze_mcs_v2_3_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.39 % complete

Compiling verilog library 'polar_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap polar_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/polar_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:17 on Dec 17,2024
vlog -L fec_5g_common_v1_1_0 -L polar_v1_0_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work polar_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/polar_v1_0_0/.cxl.systemverilog.polar_v1_0_0.polar_v1_0_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13233) Design unit "<protected>" already exists and will be overwritten. Design unit compiled with different set of options.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:45:17 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 187

END_COMPILATION_MESSAGES(questasim:verilog:polar_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 187 warning(s), 87.68 % complete

Compiling vhdl library 'pr_axi_shutdown_manager_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_axi_shutdown_manager_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pr_axi_shutdown_manager_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_axi_shutdown_manager_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:18 on Dec 17,2024
vcom -93 -work pr_axi_shutdown_manager_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_axi_shutdown_manager_v1_0_0/.cxl.vhdl.pr_axi_shutdown_manager_v1_0_0.pr_axi_shutdown_manager_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:18 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_axi_shutdown_manager_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.96 % complete

Compiling vhdl library 'pr_bitstream_monitor_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_bitstream_monitor_v1_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pr_bitstream_monitor_v1_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_bitstream_monitor_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:19 on Dec 17,2024
vcom -93 -work pr_bitstream_monitor_v1_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_bitstream_monitor_v1_0_0/.cxl.vhdl.pr_bitstream_monitor_v1_0_0.pr_bitstream_monitor_v1_0_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:20 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_bitstream_monitor_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.24 % complete

Compiling vhdl library 'pr_decoupler_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap pr_decoupler_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_decoupler_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:20 on Dec 17,2024
vcom -93 -work pr_decoupler_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/pr_decoupler_v1_0_5/.cxl.vhdl.pr_decoupler_v1_0_5.pr_decoupler_v1_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:21 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:pr_decoupler_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.52 % complete

Compiling vhdl library 'prc_v1_3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:prc_v1_3_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap prc_v1_3_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/prc_v1_3_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:21 on Dec 17,2024
vcom -93 -work prc_v1_3_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/prc_v1_3_0/.cxl.vhdl.prc_v1_3_0.prc_v1_3_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:22 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:prc_v1_3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.80 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap proc_sys_reset_v5_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/proc_sys_reset_v5_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:23 on Dec 17,2024
vcom -93 -work proc_sys_reset_v5_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/proc_sys_reset_v5_0_12/.cxl.vhdl.proc_sys_reset_v5_0_12.proc_sys_reset_v5_0_12.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
-- Compiling entity sequence_psr
-- Compiling architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Compiling entity lpf
-- Compiling architecture imp of lpf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity proc_sys_reset
-- Compiling architecture imp of proc_sys_reset
-- Loading entity lpf
-- Loading entity sequence_psr
End time: 10:45:24 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:proc_sys_reset_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.08 % complete

Compiling verilog library 'processing_system7_vip_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap processing_system7_vip_v1_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/processing_system7_vip_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:24 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L processing_system7_vip_v1_0_4 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work processing_system7_vip_v1_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/processing_system7_vip_v1_0_4/.cxl.systemverilog.processing_system7_vip_v1_0_4.processing_system7_vip_v1_0_4.lin64.cmf 
-- Compiling module processing_system7_vip_v1_0_4_arb_wr
-- Compiling module processing_system7_vip_v1_0_4_arb_rd
-- Compiling module processing_system7_vip_v1_0_4_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_4_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_4_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_4_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_4_ssw_hp
-- Compiling module processing_system7_vip_v1_0_4_sparse_mem
-- Compiling module processing_system7_vip_v1_0_4_reg_map
-- Compiling module processing_system7_vip_v1_0_4_ocm_mem
-- Compiling module processing_system7_vip_v1_0_4_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_4_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_4_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_4_regc
-- Compiling module processing_system7_vip_v1_0_4_ocmc
-- Compiling module processing_system7_vip_v1_0_4_interconnect_model
-- Compiling module processing_system7_vip_v1_0_4_gen_reset
-- Compiling module processing_system7_vip_v1_0_4_gen_clock
-- Compiling module processing_system7_vip_v1_0_4_ddrc
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5144): (vlog-13233) Design unit "processing_system7_vip_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_4_axi_slave
-- Compiling module processing_system7_vip_v1_0_4_axi_master
-- Compiling module processing_system7_vip_v1_0_4_afi_slave
-- Compiling module processing_system7_vip_v1_0_4

Top level modules:
	processing_system7_vip_v1_0_4_intr_wr_mem
	processing_system7_vip_v1_0_4
End time: 10:45:25 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:processing_system7_vip_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 89.36 % complete

Compiling vhdl library 'quadsgmii_v3_4_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_4_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap quadsgmii_v3_4_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/quadsgmii_v3_4_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:25 on Dec 17,2024
vcom -93 -work quadsgmii_v3_4_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/quadsgmii_v3_4_3/.cxl.vhdl.quadsgmii_v3_4_3.quadsgmii_v3_4_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:26 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:quadsgmii_v3_4_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.64 % complete

Compiling vhdl library 'rs_decoder_v9_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rs_decoder_v9_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_decoder_v9_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:27 on Dec 17,2024
vcom -93 -work rs_decoder_v9_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_decoder_v9_0_14/.cxl.vhdl.rs_decoder_v9_0_14.rs_decoder_v9_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:28 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_decoder_v9_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.92 % complete

Compiling vhdl library 'rs_encoder_v9_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rs_encoder_v9_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_encoder_v9_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:28 on Dec 17,2024
vcom -93 -work rs_encoder_v9_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rs_encoder_v9_0_13/.cxl.vhdl.rs_encoder_v9_0_13.rs_encoder_v9_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:29 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rs_encoder_v9_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.20 % complete

Compiling vhdl library 'rxaui_v4_4_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:rxaui_v4_4_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rxaui_v4_4_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rxaui_v4_4_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:30 on Dec 17,2024
vcom -93 -work rxaui_v4_4_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rxaui_v4_4_3/.cxl.vhdl.rxaui_v4_4_3.rxaui_v4_4_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:30 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:rxaui_v4_4_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.48 % complete

Compiling verilog library 'rxaui_v4_4_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:rxaui_v4_4_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap rxaui_v4_4_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rxaui_v4_4_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:30 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work rxaui_v4_4_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/rxaui_v4_4_3/.cxl.verilog.rxaui_v4_4_3.rxaui_v4_4_3.lin64.cmf 

Top level modules:
End time: 10:45:31 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:rxaui_v4_4_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.76 % complete

Compiling verilog library 'sd_fec_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sd_fec_v1_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sd_fec_v1_1_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:31 on Dec 17,2024
vlog -L fec_5g_common_v1_1_0 -L sd_fec_v1_1_0 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work sd_fec_v1_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sd_fec_v1_1_0/.cxl.systemverilog.sd_fec_v1_1_0.sd_fec_v1_1_0.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:45:32 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 8

END_COMPILATION_MESSAGES(questasim:verilog:sd_fec_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 8 warning(s), 91.04 % complete

Compiling vhdl library 'sid_v8_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap sid_v8_0_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sid_v8_0_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:32 on Dec 17,2024
vcom -93 -work sid_v8_0_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/sid_v8_0_12/.cxl.vhdl.sid_v8_0_12.sid_v8_0_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:34 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:sid_v8_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.32 % complete

Compiling vhdl library 'spdif_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_19)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap spdif_v2_0_19 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/spdif_v2_0_19 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:34 on Dec 17,2024
vcom -93 -work spdif_v2_0_19 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/spdif_v2_0_19/.cxl.vhdl.spdif_v2_0_19.spdif_v2_0_19.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:35 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:spdif_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.60 % complete

Compiling vhdl library 'srio_gen2_v4_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap srio_gen2_v4_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/srio_gen2_v4_1_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:35 on Dec 17,2024
vcom -93 -work srio_gen2_v4_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/srio_gen2_v4_1_3/.cxl.vhdl.srio_gen2_v4_1_3.srio_gen2_v4_1_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:36 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:srio_gen2_v4_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.88 % complete

Compiling verilog library 'srio_gen2_v4_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap srio_gen2_v4_1_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/srio_gen2_v4_1_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:36 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work srio_gen2_v4_1_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/srio_gen2_v4_1_3/.cxl.verilog.srio_gen2_v4_1_3.srio_gen2_v4_1_3.lin64.cmf 

Top level modules:
End time: 10:45:37 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:srio_gen2_v4_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.16 % complete

Compiling vhdl library 'switch_core_top_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap switch_core_top_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/switch_core_top_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:37 on Dec 17,2024
vcom -93 -work switch_core_top_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/switch_core_top_v1_0_5/.cxl.vhdl.switch_core_top_v1_0_5.switch_core_top_v1_0_5.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:38 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:switch_core_top_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.44 % complete

Compiling verilog library 'switch_core_top_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap switch_core_top_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/switch_core_top_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:39 on Dec 17,2024
vlog -L switch_core_top_v1_0_5 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work switch_core_top_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/switch_core_top_v1_0_5/.cxl.systemverilog.switch_core_top_v1_0_5.switch_core_top_v1_0_5.lin64.cmf 
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13233) Design unit "<protected>" already exists and will be overwritten. Design unit compiled with different set of options.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 10:45:40 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 37

END_COMPILATION_MESSAGES(questasim:verilog:switch_core_top_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 37 warning(s), 92.72 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tcc_decoder_3gppmm_v2_0_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_decoder_3gppmm_v2_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:40 on Dec 17,2024
vcom -93 -work tcc_decoder_3gppmm_v2_0_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_decoder_3gppmm_v2_0_16/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_16.tcc_decoder_3gppmm_v2_0_16.lin64.cmf 
-- Loading package STANDARD
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/tcc_decoder_3gppmm_v2_0/hdl/tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1626) TO_INTEGER function paramater's size (64) is out of range (>32 bits). Result is truncated.
End time: 10:45:42 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 5

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_decoder_3gppmm_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 93.00 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tcc_encoder_3gpp_v5_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_encoder_3gpp_v5_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:43 on Dec 17,2024
vcom -93 -work tcc_encoder_3gpp_v5_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tcc_encoder_3gpp_v5_0_13/.cxl.vhdl.tcc_encoder_3gpp_v5_0_13.tcc_encoder_3gpp_v5_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:44 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tcc_encoder_3gpp_v5_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.28 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_1)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tmr_comparator_v1_0_1 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_comparator_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:44 on Dec 17,2024
vcom -93 -work tmr_comparator_v1_0_1 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_comparator_v1_0_1/.cxl.vhdl.tmr_comparator_v1_0_1.tmr_comparator_v1_0_1.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 10:45:45 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_comparator_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.56 % complete

Compiling vhdl library 'tmr_sem_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_4)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tmr_sem_v1_0_4 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_sem_v1_0_4 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:45 on Dec 17,2024
vcom -93 -work tmr_sem_v1_0_4 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tmr_sem_v1_0_4/.cxl.vhdl.tmr_sem_v1_0_4.tmr_sem_v1_0_4.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity tmr_sem
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling architecture imp of tmr_sem
End time: 10:45:46 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tmr_sem_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.84 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_11)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tri_mode_ethernet_mac_v9_0_11 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tri_mode_ethernet_mac_v9_0_11 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:46 on Dec 17,2024
vcom -93 -work tri_mode_ethernet_mac_v9_0_11 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tri_mode_ethernet_mac_v9_0_11/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_11.tri_mode_ethernet_mac_v9_0_11.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:47 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tri_mode_ethernet_mac_v9_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.12 % complete

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_11)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tri_mode_ethernet_mac_v9_0_11 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tri_mode_ethernet_mac_v9_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:48 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_11 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tri_mode_ethernet_mac_v9_0_11/.cxl.verilog.tri_mode_ethernet_mac_v9_0_11.tri_mode_ethernet_mac_v9_0_11.lin64.cmf 

Top level modules:
End time: 10:45:48 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tri_mode_ethernet_mac_v9_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.40 % complete

Compiling vhdl library 'tsn_temac_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tsn_temac_v1_0_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_temac_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:49 on Dec 17,2024
vcom -93 -work tsn_temac_v1_0_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_temac_v1_0_3/.cxl.vhdl.tsn_temac_v1_0_3.tsn_temac_v1_0_3.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:50 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:tsn_temac_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.68 % complete

Compiling verilog library 'tsn_temac_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_3)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap tsn_temac_v1_0_3 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_temac_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:50 on Dec 17,2024
vlog -L tsn_temac_v1_0_3 "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work tsn_temac_v1_0_3 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/tsn_temac_v1_0_3/.cxl.systemverilog.tsn_temac_v1_0_3.tsn_temac_v1_0_3.lin64.cmf 

Top level modules:
End time: 10:45:51 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:tsn_temac_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.96 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_ccm_v6_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_ccm_v6_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_ccm_v6_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:52 on Dec 17,2024
vcom -93 -work v_ccm_v6_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_ccm_v6_0_14/.cxl.vhdl.v_ccm_v6_0_14.v_ccm_v6_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:53 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_ccm_v6_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.24 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_cfa_v7_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_cfa_v7_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_cfa_v7_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:53 on Dec 17,2024
vcom -93 -work v_cfa_v7_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_cfa_v7_0_13/.cxl.vhdl.v_cfa_v7_0_13.v_cfa_v7_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:54 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_cfa_v7_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.52 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_cresample_v4_0_13)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_cresample_v4_0_13 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_cresample_v4_0_13 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:55 on Dec 17,2024
vcom -93 -work v_cresample_v4_0_13 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_cresample_v4_0_13/.cxl.vhdl.v_cresample_v4_0_13.v_cresample_v4_0_13.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:56 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_cresample_v4_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.80 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_dual_splitter_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_dual_splitter_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:56 on Dec 17,2024
vcom -93 -work v_dual_splitter_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_dual_splitter_v1_0_8/.cxl.vhdl.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fifo_generator_0
-- Compiling architecture fifo_generator_0_arch of fifo_generator_0
-- Compiling entity fifo_generator_1
-- Compiling architecture fifo_generator_1_arch of fifo_generator_1
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity video_ctrl_wrapper
-- Compiling architecture RTL of video_ctrl_wrapper
End time: 10:45:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.08 % complete

Compiling verilog library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_8)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_dual_splitter_v1_0_8 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_dual_splitter_v1_0_8 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:57 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_dual_splitter_v1_0_8 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_dual_splitter_v1_0_8/.cxl.verilog.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.lin64.cmf 
-- Compiling module v_dual_splitter_v1_0_8_core
-- Compiling module v_dual_splitter_v1_0_8

Top level modules:
	v_dual_splitter_v1_0_8
End time: 10:45:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.36 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_enhance_v8_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_enhance_v8_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_enhance_v8_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:45:58 on Dec 17,2024
vcom -93 -work v_enhance_v8_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_enhance_v8_0_14/.cxl.vhdl.v_enhance_v8_0_14.v_enhance_v8_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:45:59 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_enhance_v8_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.64 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_gamma_v7_0_14)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_gamma_v7_0_14 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_gamma_v7_0_14 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:00 on Dec 17,2024
vcom -93 -work v_gamma_v7_0_14 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_gamma_v7_0_14/.cxl.vhdl.v_gamma_v7_0_14.v_gamma_v7_0_14.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:01 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_gamma_v7_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.92 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_osd_v6_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_osd_v6_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_osd_v6_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:01 on Dec 17,2024
vcom -93 -work v_osd_v6_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:02 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_osd_v6_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.20 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_rgb2ycrcb_v7_1_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_rgb2ycrcb_v7_1_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_rgb2ycrcb_v7_1_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:03 on Dec 17,2024
vcom -93 -work v_rgb2ycrcb_v7_1_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_rgb2ycrcb_v7_1_12/.cxl.vhdl.v_rgb2ycrcb_v7_1_12.v_rgb2ycrcb_v7_1_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:04 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_rgb2ycrcb_v7_1_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.48 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_vid_sdi_tx_bridge_v2_0_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vid_sdi_tx_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:04 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 10:46:05 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.76 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:v_ycrcb2rgb_v7_1_12)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap v_ycrcb2rgb_v7_1_12 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_ycrcb2rgb_v7_1_12 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:05 on Dec 17,2024
vcom -93 -work v_ycrcb2rgb_v7_1_12 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/v_ycrcb2rgb_v7_1_12/.cxl.vhdl.v_ycrcb2rgb_v7_1_12.v_ycrcb2rgb_v7_1_12.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:06 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:v_ycrcb2rgb_v7_1_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.04 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap videoaxi4s_bridge_v1_0_5 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/videoaxi4s_bridge_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:07 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_5 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_5
-- Compiling module videoaxi4s_bridge_v1_0_5_axis
-- Compiling module videoaxi4s_bridge_v1_0_5_sub

Top level modules:
	videoaxi4s_bridge_v1_0_5
End time: 10:46:07 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:videoaxi4s_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.32 % complete

Compiling vhdl library 'viterbi_v9_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_9)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap viterbi_v9_1_9 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/viterbi_v9_1_9 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:08 on Dec 17,2024
vcom -93 -work viterbi_v9_1_9 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/viterbi_v9_1_9/.cxl.vhdl.viterbi_v9_1_9.viterbi_v9_1_9.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:viterbi_v9_1_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.60 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_macro_v3_0_16)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xbip_dsp48_macro_v3_0_16 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_macro_v3_0_16 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:09 on Dec 17,2024
vcom -93 -work xbip_dsp48_macro_v3_0_16 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xbip_dsp48_macro_v3_0_16/.cxl.vhdl.xbip_dsp48_macro_v3_0_16.xbip_dsp48_macro_v3_0_16.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xbip_dsp48_macro_v3_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.88 % complete

Compiling vhdl library 'xfft_v9_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_0_15)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xfft_v9_0_15 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v9_0_15 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:11 on Dec 17,2024
vcom -93 -work xfft_v9_0_15 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v9_0_15/.cxl.vhdl.xfft_v9_0_15.xfft_v9_0_15.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:14 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.16 % complete

Compiling vhdl library 'xfft_v9_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_0)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xfft_v9_1_0 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v9_1_0 
Modifying modelsim.ini
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:14 on Dec 17,2024
vcom -93 -work xfft_v9_1_0 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xfft_v9_1_0/.cxl.vhdl.xfft_v9_1_0.xfft_v9_1_0.lin64.cmf 
-- Loading package STANDARD
End time: 10:46:17 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:vhdl:xfft_v9_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.44 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xsdbs_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbs_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:18 on Dec 17,2024
vlog "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -work xsdbs_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.lin64.cmf 

Top level modules:
End time: 10:46:18 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(questasim:verilog:xsdbs_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.72 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_2)
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap zynq_ultra_ps_e_vip_v1_0_2 /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/zynq_ultra_ps_e_vip_v1_0_2 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:19 on Dec 17,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L zynq_ultra_ps_e_vip_v1_0_2 -L xilinx_vip "+incdir+/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/.cxl.ip/incl" -sv -work zynq_ultra_ps_e_vip_v1_0_2 -f /data_sip/sip4/workspace/hautx0/xil_questa_lib2018/zynq_ultra_ps_e_vip_v1_0_2/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_2.zynq_ultra_ps_e_vip_v1_0_2.lin64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_ddrc
** Warning: /data_nas3/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4543): (vlog-13233) Design unit "zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_axi_slave
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_axi_slave_acp
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2_axi_master
-- Compiling module zynq_ultra_ps_e_vip_v1_0_2

Top level modules:
	zynq_ultra_ps_e_vip_v1_0_2
End time: 10:46:20 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(questasim:verilog:zynq_ultra_ps_e_vip_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: questasim                                                                                          *
*  Compiled on: Tue Dec 17 10:33:53 2024                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 655        *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 46         *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_v1_0              | verilog  | audio_clock_recovery_v1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_14             | vhdl     | axi_ahblite_bridge_v3_0_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_6                  | verilog  | axi_amm_bridge_v1_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_2                   | verilog  | axi_chip2chip_v5_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_6                       | verilog  | axi_pcie3_v3_0_6                       | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_18                   | verilog  | axi_perf_mon_v5_0_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_15          | verilog  | axis_protocol_checker_v1_1_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_2           | verilog  | axis_protocol_checker_v1_2_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_0           | verilog  | axis_protocol_checker_v2_0_0           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_1                         | verilog  | clk_vip_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_2                     | verilog  | cmac_usplus_v2_4_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_2                            | verilog  | cmac_v2_3_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_2                      | vhdl     | compact_gt_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_0               | vhdl     | ethernet_1_10_25g_v2_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_0               | verilog  | ethernet_1_10_25g_v2_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | vhdl     | fifo_generator_v13_2_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | verilog  | fifo_generator_v13_2_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_3           | vhdl     | gig_ethernet_pcs_pma_v16_1_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_3           | verilog  | gig_ethernet_pcs_pma_v16_1_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_6                   | vhdl     | gmii_to_rgmii_v4_0_6                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_9             | verilog  | gtwizard_ultrascale_v1_6_9             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_3             | verilog  | gtwizard_ultrascale_v1_7_3             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_0                             | verilog  | hbm_v1_0_0                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_3_0         | verilog  | high_speed_selectio_wiz_v3_3_0         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_0                    | verilog  | i2s_receiver_v1_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_0                 | verilog  | i2s_transmitter_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_5                       | verilog  | ibert_lib_v1_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_0          | verilog  | ieee802d3_clause74_fec_v1_0_0          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_6                 | verilog  | in_system_ibert_v1_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_0                      | verilog  | interlaken_v2_4_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_2                         | verilog  | jesd204_v7_2_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v3_0_0                        | verilog  | jesd204c_v3_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_2                      | verilog  | l_ethernet_v2_3_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_14              | vhdl     | lmb_bram_if_cntlr_v4_0_14              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_6                     | vhdl     | microblaze_v10_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_18                    | vhdl     | mii_to_rmii_v2_0_18                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_1_0                       | verilog  | mipi_dphy_v4_1_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_6                | verilog  | mipi_dsi_tx_ctrl_v1_0_6                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_8                           | vhdl     | mutex_v2_1_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_7                          | vhdl     | pc_cfr_v6_0_7                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_3                          | vhdl     | pc_cfr_v6_1_3                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_10                          | vhdl     | pci32_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_10                          | verilog  | pci32_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_10                          | vhdl     | pci64_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_10                          | verilog  | pci64_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v1_0_0                            | verilog  | qdma_v1_0_0                            | 0        | 1099       *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_1                         | verilog  | rst_vip_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 10         *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_0_1                          | verilog  | sd_fec_v1_0_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_7                       | verilog  | sem_ultra_v3_1_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_11                            | verilog  | sem_v4_1_11                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_1                     | verilog  | sim_clk_gen_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_1                     | verilog  | sim_rst_gen_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_4                    | vhdl     | system_cache_v4_0_4                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_0                          | verilog  | ta_dma_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_5                | verilog  | ten_gig_eth_mac_v15_1_5                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_12            | verilog  | ten_gig_eth_pcs_pma_v6_0_12            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_2                      | vhdl     | tmr_inject_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_3                     | vhdl     | tmr_manager_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_1 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_1 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_1 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_1 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_1                       | vhdl     | uhdsdi_gt_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_1                       | verilog  | uhdsdi_gt_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_2                         | verilog  | usxgmii_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_8                   | verilog  | v_axi4s_remap_v1_0_8                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_10                          | verilog  | v_csc_v1_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_10                 | verilog  | v_deinterlacer_v5_0_10                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_2                      | verilog  | v_demosaic_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_2                     | verilog  | v_frmbuf_rd_v2_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_2                     | verilog  | v_frmbuf_wr_v2_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_2                     | verilog  | v_gamma_lut_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_10                  | verilog  | v_hcresampler_v1_0_10                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 263        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_10                      | verilog  | v_hscaler_v1_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_10                    | verilog  | v_letterbox_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v2_0_2                           | verilog  | v_mix_v2_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v3_0_0                           | verilog  | v_mix_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_10                          | verilog  | v_tpg_v7_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_0_0                  | verilog  | v_uhdsdi_audio_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_0                 | verilog  | v_uhdsdi_vidgen_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_10                  | verilog  | v_vcresampler_v1_0_10                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_8                  | verilog  | v_vid_in_axi4s_v4_0_8                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_10                      | verilog  | v_vscaler_v1_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_10                            | verilog  | vfb_v1_0_10                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | vhdl     | vid_phy_controller_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | verilog  | vid_phy_controller_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_0              | vhdl     | vid_phy_controller_v2_2_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_0              | verilog  | vid_phy_controller_v2_2_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_3                           | vhdl     | xaui_v12_3_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_9                      | vhdl     | xbip_utils_v3_0_9                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_0                            | verilog  | xdma_v4_1_0                            | 0        | 680        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_6                            | verilog  | xhmc_v1_0_6                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_4                      | verilog  | xlconstant_v1_1_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_4_0                    | verilog  | xxv_ethernet_v2_4_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_11                       | vhdl     | lib_fifo_v1_0_11                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_18                  | vhdl     | axi_datamover_v5_1_18                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_2                  | verilog  | amm_axi_bridge_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_2                  | verilog  | axi4stream_vip_v1_1_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_9                 | verilog  | v_axi4s_vid_out_v4_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_9               | verilog  | axi4svideo_bridge_v1_0_9               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_14                 | vhdl     | axi_apb_bridge_v3_0_14                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_9                          | vhdl     | axi_sg_v4_1_9                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_16                       | vhdl     | axi_cdma_v4_1_16                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_15            | verilog  | axi_clock_converter_v2_1_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_15                  | verilog  | axi_data_fifo_v2_1_15                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_16             | verilog  | axi_register_slice_v2_1_16             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_17                   | verilog  | axi_crossbar_v2_1_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_17                        | vhdl     | axi_dma_v7_1_17                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_16         | verilog  | axi_protocol_converter_v2_1_16         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_16           | verilog  | axi_dwidth_converter_v2_1_16           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_16                        | vhdl     | axi_emc_v3_0_16                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_19                        | vhdl     | axi_epc_v2_0_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_18            | vhdl     | axi_ethernet_buffer_v2_0_18            | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_14               | vhdl     | axi_ethernetlite_v3_0_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_13                  | vhdl     | axi_fifo_mm_s_v4_1_13                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_4                    | verilog  | axi_firewall_v1_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_18                       | vhdl     | axi_gpio_v2_0_18                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_20                     | vhdl     | axi_hwicap_v3_0_20                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_19                        | vhdl     | axi_iic_v2_0_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_10                       | vhdl     | axi_intc_v4_1_10                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_14               | verilog  | axi_interconnect_v1_7_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_2                         | vhdl     | axi_msg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_2                       | vhdl     | axi_mcdma_v1_0_2                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_16            | verilog  | axis_register_slice_v1_1_16            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_15          | verilog  | axis_dwidth_converter_v1_1_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_16                    | verilog  | axis_switch_v1_1_16                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_15                | verilog  | axi_mm2s_mapper_v1_1_15                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_14                        | verilog  | axi_mmu_v2_1_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_8                        | vhdl     | axi_pcie_v2_8_8                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_8                        | verilog  | axi_pcie_v2_8_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_16           | verilog  | axi_protocol_checker_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_2            | verilog  | axi_protocol_checker_v2_0_2            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_15                   | vhdl     | axi_quad_spi_v3_2_15                   | 0        | 11         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_0               | verilog  | axi_sideband_util_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | vhdl     | axi_tft_v2_0_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | verilog  | axi_tft_v2_0_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_8                | vhdl     | axi_timebase_wdt_v3_0_8                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_18                      | vhdl     | axi_timer_v2_0_18                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_17                | vhdl     | axi_traffic_gen_v2_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_17                | verilog  | axi_traffic_gen_v2_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_2                 | vhdl     | axi_traffic_gen_v3_0_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_2                 | verilog  | axi_traffic_gen_v3_0_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_18                  | vhdl     | axi_uart16550_v2_0_18                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_20                   | vhdl     | axi_uartlite_v2_0_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_17                | vhdl     | axi_usb2_device_v5_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_17                | verilog  | axi_usb2_device_v5_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_5                       | vhdl     | axi_utils_v2_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_4                        | vhdl     | axi_vdma_v6_3_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_4                        | verilog  | axi_vdma_v6_3_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_5                       | vhdl     | xbip_pipe_v3_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_5               | vhdl     | xbip_dsp48_addsub_v3_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_5                     | vhdl     | xbip_addsub_v3_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_5                       | vhdl     | c_reg_fd_v12_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_12                      | vhdl     | c_addsub_v12_0_12                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_18                 | vhdl     | axi_vfifo_ctrl_v2_0_18                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_2                         | verilog  | axi_vip_v1_1_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_13       | vhdl     | axis_accelerator_adapter_v2_1_13       | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_15               | verilog  | axis_broadcaster_v1_1_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_17           | verilog  | axis_clock_converter_v1_1_17           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_14                  | verilog  | axis_combiner_v1_1_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_17                 | verilog  | axis_data_fifo_v1_1_17                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_15              | verilog  | axis_interconnect_v1_1_15              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_16          | verilog  | axis_subset_converter_v1_1_16          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_5                  | vhdl     | xbip_dsp48_acc_v3_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_5                      | vhdl     | xbip_accum_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_12                       | vhdl     | c_accum_v12_0_12                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_5                     | vhdl     | c_gate_bit_v12_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_5                      | vhdl     | c_compare_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_5                    | vhdl     | xbip_counter_v3_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_12              | vhdl     | c_counter_binary_v12_0_12              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_5                      | vhdl     | c_mux_bit_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_5                      | vhdl     | c_mux_bus_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_12                   | vhdl     | c_shift_ram_v12_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_19                            | vhdl     | can_v5_0_19                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_9                           | verilog  | canfd_v1_0_9                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_13                   | vhdl     | cic_compiler_v4_0_13                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_5                    | vhdl     | xbip_bram18k_v3_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_14                      | vhdl     | mult_gen_v12_0_14                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_15                           | vhdl     | cmpy_v6_0_15                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_13                    | vhdl     | convolution_v9_0_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_14                         | vhdl     | cordic_v6_0_14                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_0                            | vhdl     | cpri_v8_9_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_0                            | verilog  | cpri_v8_9_0                            | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_5              | vhdl     | xbip_dsp48_multadd_v3_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_16                   | vhdl     | dds_compiler_v6_0_16                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_15                            | vhdl     | dft_v4_0_15                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_8                     | vhdl     | displayport_v7_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_8                     | verilog  | displayport_v7_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_5                 | vhdl     | xbip_dsp48_mult_v3_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_15                 | vhdl     | floating_point_v7_0_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_13                        | vhdl     | div_gen_v5_1_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_5                    | vhdl     | fir_compiler_v5_2_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_14               | vhdl     | duc_ddc_compiler_v3_0_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_0_1                          | verilog  | etrnic_v1_0_1                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_6                     | verilog  | fc32_rs_fec_v1_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_0                   | verilog  | fec_5g_common_v1_1_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_11                   | vhdl     | fir_compiler_v7_2_11                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_6               | verilog  | flexo_100g_rs_fec_v1_0_6               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_6                  | vhdl     | floating_point_v7_1_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_5                 | vhdl     | g709_rs_encoder_v2_2_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_5                      | vhdl     | rs_toolbox_v9_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_6                 | vhdl     | g709_rs_decoder_v2_2_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_2                        | vhdl     | g709_fec_v2_3_2                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_15                   | vhdl     | g975_efec_i4_v1_0_15                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_17                   | vhdl     | g975_efec_i7_v2_0_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_2           | verilog  | ieee802d3_200g_rs_fec_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_8            | verilog  | ieee802d3_25g_rs_fec_v1_0_8            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_2           | verilog  | ieee802d3_400g_rs_fec_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_8            | verilog  | ieee802d3_50g_rs_fec_v1_0_8            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_12               | verilog  | ieee802d3_rs_fec_v1_0_12               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_0                | verilog  | ieee802d3_rs_fec_v2_0_0                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_0                            | verilog  | ldpc_v2_0_0                            | 0        | 225        *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_15     | vhdl     | lte_3gpp_channel_estimator_v2_0_15     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_14          | vhdl     | lte_3gpp_mimo_decoder_v3_0_14          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_13          | vhdl     | lte_3gpp_mimo_encoder_v4_0_13          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_14            | vhdl     | tcc_encoder_3gpplte_v4_0_14            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_14         | vhdl     | lte_dl_channel_encoder_v3_0_14         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_7                            | vhdl     | xfft_v7_2_7                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_16                        | vhdl     | lte_fft_v2_0_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_5              | vhdl     | xbip_dsp48_multacc_v3_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_14             | vhdl     | lte_pucch_receiver_v2_0_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_12                   | vhdl     | xbip_multadd_v3_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_2               | vhdl     | lte_rach_detector_v3_1_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_14         | vhdl     | lte_ul_channel_decoder_v4_0_14         | 0        | 32         *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_9                         | vhdl     | mailbox_v2_1_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_13                            | vhdl     | mdm_v3_2_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_0                           | verilog  | polar_v1_0_0                           | 0        | 187        *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_axi_shutdown_manager_v1_0_0         | vhdl     | pr_axi_shutdown_manager_v1_0_0         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_bitstream_monitor_v1_0_0            | vhdl     | pr_bitstream_monitor_v1_0_0            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_5                    | vhdl     | pr_decoupler_v1_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_3_0                             | vhdl     | prc_v1_3_0                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_4          | verilog  | processing_system7_vip_v1_0_4          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_3                       | vhdl     | quadsgmii_v3_4_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_14                     | vhdl     | rs_decoder_v9_0_14                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_13                     | vhdl     | rs_encoder_v9_0_13                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_3                           | vhdl     | rxaui_v4_4_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_3                           | verilog  | rxaui_v4_4_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_0                          | verilog  | sd_fec_v1_1_0                          | 0        | 8          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_12                            | vhdl     | sid_v8_0_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_19                          | vhdl     | spdif_v2_0_19                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_3                       | vhdl     | srio_gen2_v4_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_3                       | verilog  | srio_gen2_v4_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | vhdl     | switch_core_top_v1_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | verilog  | switch_core_top_v1_0_5                 | 0        | 37         *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_16             | vhdl     | tcc_decoder_3gppmm_v2_0_16             | 0        | 5          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_13               | vhdl     | tcc_encoder_3gpp_v5_0_13               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_4                         | vhdl     | tmr_sem_v1_0_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_11          | vhdl     | tri_mode_ethernet_mac_v9_0_11          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_11          | verilog  | tri_mode_ethernet_mac_v9_0_11          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | vhdl     | tsn_temac_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | verilog  | tsn_temac_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_9                         | vhdl     | viterbi_v9_1_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_16               | vhdl     | xbip_dsp48_macro_v3_0_16               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_15                           | vhdl     | xfft_v9_0_15                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_0                            | vhdl     | xfft_v9_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_2             | verilog  | zynq_ultra_ps_e_vip_v1_0_2             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

