{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 22:22:47 2016 " "Info: Processing started: Thu Mar 31 22:22:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WashingMachine -c WashingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WashingMachine -c WashingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register COUNTER:inst2\|COUNTER\[3\] COUNTER:inst2\|COUNTER\[2\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"COUNTER:inst2\|COUNTER\[3\]\" and destination register \"COUNTER:inst2\|COUNTER\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.551 ns + Longest register register " "Info: + Longest register to register delay is 1.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER:inst2\|COUNTER\[3\] 1 REG LCFF_X23_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2\|COUNTER\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.346 ns) 0.607 ns COUNTER:inst2\|Equal0~0 2 COMB LCCOMB_X23_Y1_N12 6 " "Info: 2: + IC(0.261 ns) + CELL(0.346 ns) = 0.607 ns; Loc. = LCCOMB_X23_Y1_N12; Fanout = 6; COMB Node = 'COUNTER:inst2\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { COUNTER:inst2|COUNTER[3] COUNTER:inst2|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.346 ns) 1.396 ns COUNTER:inst2\|COUNTER\[2\]~1 3 COMB LCCOMB_X23_Y1_N20 1 " "Info: 3: + IC(0.443 ns) + CELL(0.346 ns) = 1.396 ns; Loc. = LCCOMB_X23_Y1_N20; Fanout = 1; COMB Node = 'COUNTER:inst2\|COUNTER\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { COUNTER:inst2|Equal0~0 COUNTER:inst2|COUNTER[2]~1 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.551 ns COUNTER:inst2\|COUNTER\[2\] 4 REG LCFF_X23_Y1_N21 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.551 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'COUNTER:inst2\|COUNTER\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { COUNTER:inst2|COUNTER[2]~1 COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.847 ns ( 54.61 % ) " "Info: Total cell delay = 0.847 ns ( 54.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.704 ns ( 45.39 % ) " "Info: Total interconnect delay = 0.704 ns ( 45.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { COUNTER:inst2|COUNTER[3] COUNTER:inst2|Equal0~0 COUNTER:inst2|COUNTER[2]~1 COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.551 ns" { COUNTER:inst2|COUNTER[3] {} COUNTER:inst2|Equal0~0 {} COUNTER:inst2|COUNTER[2]~1 {} COUNTER:inst2|COUNTER[2] {} } { 0.000ns 0.261ns 0.443ns 0.000ns } { 0.000ns 0.346ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.492 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns COUNTER:inst2\|COUNTER\[2\] 3 REG LCFF_X23_Y1_N21 4 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 4; REG Node = 'COUNTER:inst2\|COUNTER\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns COUNTER:inst2\|COUNTER\[3\] 3 REG LCFF_X23_Y1_N1 3 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2\|COUNTER\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { COUNTER:inst2|COUNTER[3] COUNTER:inst2|Equal0~0 COUNTER:inst2|COUNTER[2]~1 COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.551 ns" { COUNTER:inst2|COUNTER[3] {} COUNTER:inst2|Equal0~0 {} COUNTER:inst2|COUNTER[2]~1 {} COUNTER:inst2|COUNTER[2] {} } { 0.000ns 0.261ns 0.443ns 0.000ns } { 0.000ns 0.346ns 0.346ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER:inst2|COUNTER[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { COUNTER:inst2|COUNTER[2] {} } {  } {  } "" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "COUNTER:inst2\|COUNTER\[3\] FULL CLK 5.006 ns register " "Info: tsu for register \"COUNTER:inst2\|COUNTER\[3\]\" (data pin = \"FULL\", clock pin = \"CLK\") is 5.006 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.408 ns + Longest pin register " "Info: + Longest pin to register delay is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns FULL 1 PIN PIN_B15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'FULL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 232 -8 160 248 "FULL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.244 ns) + CELL(0.346 ns) 6.437 ns WashingMachine:inst\|Selector5~0 2 COMB LCCOMB_X23_Y1_N2 4 " "Info: 2: + IC(5.244 ns) + CELL(0.346 ns) = 6.437 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 4; COMB Node = 'WashingMachine:inst\|Selector5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { FULL WashingMachine:inst|Selector5~0 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.746 ns) 7.408 ns COUNTER:inst2\|COUNTER\[3\] 3 REG LCFF_X23_Y1_N1 3 " "Info: 3: + IC(0.225 ns) + CELL(0.746 ns) = 7.408 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2\|COUNTER\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { WashingMachine:inst|Selector5~0 COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 26.17 % ) " "Info: Total cell delay = 1.939 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.469 ns ( 73.83 % ) " "Info: Total interconnect delay = 5.469 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { FULL WashingMachine:inst|Selector5~0 COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { FULL {} FULL~combout {} WashingMachine:inst|Selector5~0 {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 5.244ns 0.225ns } { 0.000ns 0.847ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns COUNTER:inst2\|COUNTER\[3\] 3 REG LCFF_X23_Y1_N1 3 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'COUNTER:inst2\|COUNTER\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { FULL WashingMachine:inst|Selector5~0 COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { FULL {} FULL~combout {} WashingMachine:inst|Selector5~0 {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 5.244ns 0.225ns } { 0.000ns 0.847ns 0.346ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl COUNTER:inst2|COUNTER[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER:inst2|COUNTER[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA\[3\] WashingMachine:inst\|y.S1 8.304 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA\[3\]\" through register \"WashingMachine:inst\|y.S1\" is 8.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.492 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns WashingMachine:inst\|y.S1 3 REG LCFF_X23_Y1_N19 6 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.718 ns + Longest register pin " "Info: + Longest register to pin delay is 5.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WashingMachine:inst\|y.S1 1 REG LCFF_X23_Y1_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WashingMachine:inst|y.S1 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.225 ns) 0.460 ns WashingMachine:inst\|N7~0 2 COMB LCCOMB_X23_Y1_N16 8 " "Info: 2: + IC(0.235 ns) + CELL(0.225 ns) = 0.460 ns; Loc. = LCCOMB_X23_Y1_N16; Fanout = 8; COMB Node = 'WashingMachine:inst\|N7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { WashingMachine:inst|y.S1 WashingMachine:inst|N7~0 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.296 ns) + CELL(1.962 ns) 5.718 ns DATA\[3\] 3 PIN PIN_D14 0 " "Info: 3: + IC(3.296 ns) + CELL(1.962 ns) = 5.718 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.258 ns" { WashingMachine:inst|N7~0 DATA[3] } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 400 640 816 416 "DATA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 38.25 % ) " "Info: Total cell delay = 2.187 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 61.75 % ) " "Info: Total interconnect delay = 3.531 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.718 ns" { WashingMachine:inst|y.S1 WashingMachine:inst|N7~0 DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.718 ns" { WashingMachine:inst|y.S1 {} WashingMachine:inst|N7~0 {} DATA[3] {} } { 0.000ns 0.235ns 3.296ns } { 0.000ns 0.225ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.718 ns" { WashingMachine:inst|y.S1 WashingMachine:inst|N7~0 DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.718 ns" { WashingMachine:inst|y.S1 {} WashingMachine:inst|N7~0 {} DATA[3] {} } { 0.000ns 0.235ns 3.296ns } { 0.000ns 0.225ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "FULL DATA\[3\] 11.705 ns Longest " "Info: Longest tpd from source pin \"FULL\" to destination pin \"DATA\[3\]\" is 11.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns FULL 1 PIN PIN_B15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'FULL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 232 -8 160 248 "FULL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.254 ns) + CELL(0.346 ns) 6.447 ns WashingMachine:inst\|N7~0 2 COMB LCCOMB_X23_Y1_N16 8 " "Info: 2: + IC(5.254 ns) + CELL(0.346 ns) = 6.447 ns; Loc. = LCCOMB_X23_Y1_N16; Fanout = 8; COMB Node = 'WashingMachine:inst\|N7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { FULL WashingMachine:inst|N7~0 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.296 ns) + CELL(1.962 ns) 11.705 ns DATA\[3\] 3 PIN PIN_D14 0 " "Info: 3: + IC(3.296 ns) + CELL(1.962 ns) = 11.705 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.258 ns" { WashingMachine:inst|N7~0 DATA[3] } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 400 640 816 416 "DATA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 26.95 % ) " "Info: Total cell delay = 3.155 ns ( 26.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.550 ns ( 73.05 % ) " "Info: Total interconnect delay = 8.550 ns ( 73.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.705 ns" { FULL WashingMachine:inst|N7~0 DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.705 ns" { FULL {} FULL~combout {} WashingMachine:inst|N7~0 {} DATA[3] {} } { 0.000ns 0.000ns 5.254ns 3.296ns } { 0.000ns 0.847ns 0.346ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WashingMachine:inst\|y.S1 START CLK -3.533 ns register " "Info: th for register \"WashingMachine:inst\|y.S1\" (data pin = \"START\", clock pin = \"CLK\") is -3.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 184 -8 160 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns WashingMachine:inst\|y.S1 3 REG LCFF_X23_Y1_N19 6 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns START 1 PIN PIN_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 2; PIN Node = 'START'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "WashingMachineSchematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachineSchematic.bdf" { { 216 -8 160 232 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.109 ns) + CELL(0.053 ns) 6.019 ns WashingMachine:inst\|Selector1~0 2 COMB LCCOMB_X23_Y1_N18 1 " "Info: 2: + IC(5.109 ns) + CELL(0.053 ns) = 6.019 ns; Loc. = LCCOMB_X23_Y1_N18; Fanout = 1; COMB Node = 'WashingMachine:inst\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { START WashingMachine:inst|Selector1~0 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.174 ns WashingMachine:inst\|y.S1 3 REG LCFF_X23_Y1_N19 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.174 ns; Loc. = LCFF_X23_Y1_N19; Fanout = 6; REG Node = 'WashingMachine:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { WashingMachine:inst|Selector1~0 WashingMachine:inst|y.S1 } "NODE_NAME" } } { "WashingMachine.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/WashingMachine/WashingMachine.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 17.25 % ) " "Info: Total cell delay = 1.065 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.109 ns ( 82.75 % ) " "Info: Total interconnect delay = 5.109 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { START WashingMachine:inst|Selector1~0 WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { START {} START~combout {} WashingMachine:inst|Selector1~0 {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 5.109ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { START WashingMachine:inst|Selector1~0 WashingMachine:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { START {} START~combout {} WashingMachine:inst|Selector1~0 {} WashingMachine:inst|y.S1 {} } { 0.000ns 0.000ns 5.109ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 22:22:48 2016 " "Info: Processing ended: Thu Mar 31 22:22:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
