
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1123.047 ; gain = 191.867 ; free physical = 1746 ; free virtual = 12997
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.516 ; gain = 232.336 ; free physical = 1658 ; free virtual = 12902
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1163.516 ; gain = 232.336 ; free physical = 1642 ; free virtual = 12886
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1428.215 ; gain = 0.000 ; free physical = 1029 ; free virtual = 12273
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1428.215 ; gain = 497.035 ; free physical = 942 ; free virtual = 12188
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1428.215 ; gain = 497.035 ; free physical = 942 ; free virtual = 12188
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1428.215 ; gain = 497.035 ; free physical = 941 ; free virtual = 12187
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1428.215 ; gain = 497.035 ; free physical = 933 ; free virtual = 12180
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1436.223 ; gain = 505.043 ; free physical = 911 ; free virtual = 12164
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 1628.223 ; gain = 697.043 ; free physical = 1605 ; free virtual = 12865
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 1648.230 ; gain = 717.051 ; free physical = 1582 ; free virtual = 12842
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2045 ; free virtual = 13287
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |   352|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1656.238 ; gain = 725.059 ; free physical = 2001 ; free virtual = 13243
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 1667.238 ; gain = 629.773 ; free physical = 1727 ; free virtual = 12969
