-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Sat Jun 25 18:51:09 2022
-- Host        : optiplex running 64-bit Ubuntu 22.04 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ riscv_SD_0_sim_netlist.vhdl
-- Design      : riscv_SD_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo is
  port (
    bus_wait_reg : out STD_LOGIC;
    \out_pos_reg[3]_0\ : out STD_LOGIC;
    \out_pos_reg[5]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cyc_reg : out STD_LOGIC;
    m_axi_cyc_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cyc_reg_1 : out STD_LOGIC;
    m_axi_cyc_reg_2 : out STD_LOGIC;
    m_axi_cyc_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    bus_wait_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_tx_fifo_o_reg : out STD_LOGIC;
    m_axi_cyc_reg_4 : out STD_LOGIC;
    m_axi_cyc_reg_5 : out STD_LOGIC;
    data_int_status_reg0 : out STD_LOGIC;
    \bus_adr_o_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    rx_burst_len2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_wlast_reg : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_cyc : in STD_LOGIC;
    rx_fifo_we : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    rst1 : in STD_LOGIC;
    m_axi_write_reg : in STD_LOGIC;
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_reg : in STD_LOGIC;
    bus_adr_o0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_awlen[6]_i_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bus_wait_reg_1 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_tx_fifo : in STD_LOGIC;
    start_rx_fifo : in STD_LOGIC;
    \int_status_o_reg[1]\ : in STD_LOGIC;
    \int_status_o_reg[1]_0\ : in STD_LOGIC;
    bus_wait_reg_2 : in STD_LOGIC;
    m_bus_ack_i047_out : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_2\ : in STD_LOGIC;
    data_int_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wlast_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wlast_reg_1 : in STD_LOGIC;
    clock : in STD_LOGIC;
    dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo is
  signal bus_adr_o1 : STD_LOGIC;
  signal \^bus_adr_o_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bus_wait : STD_LOGIC;
  signal \^bus_wait_reg\ : STD_LOGIC;
  signal \data_len_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_n_2\ : STD_LOGIC;
  signal \data_len_carry__0_n_3\ : STD_LOGIC;
  signal data_len_carry_i_1_n_0 : STD_LOGIC;
  signal data_len_carry_i_2_n_0 : STD_LOGIC;
  signal data_len_carry_i_3_n_0 : STD_LOGIC;
  signal \data_len_carry_i_4__0_n_0\ : STD_LOGIC;
  signal data_len_carry_n_0 : STD_LOGIC;
  signal data_len_carry_n_1 : STD_LOGIC;
  signal data_len_carry_n_2 : STD_LOGIC;
  signal data_len_carry_n_3 : STD_LOGIC;
  signal dout0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dout1 : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_10_n_0\ : STD_LOGIC;
  signal \dout[7]_i_11_n_0\ : STD_LOGIC;
  signal \dout[7]_i_12_n_0\ : STD_LOGIC;
  signal \dout[7]_i_13_n_0\ : STD_LOGIC;
  signal \dout[7]_i_14_n_0\ : STD_LOGIC;
  signal \dout[7]_i_15_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_i_7_n_0\ : STD_LOGIC;
  signal \dout[7]_i_8_n_0\ : STD_LOGIC;
  signal \dout[7]_i_9_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal inp_nxt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal inp_pos0 : STD_LOGIC;
  signal \inp_pos[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \inp_pos[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \inp_pos[6]_i_3_n_0\ : STD_LOGIC;
  signal inp_pos_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \m_axi_awaddr[31]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_18_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_19_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_20_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_21_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_22_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_23_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_24_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_16_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_17_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_17_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_17_n_3\ : STD_LOGIC;
  signal m_axi_wlast8_out : STD_LOGIC;
  signal m_axi_wlast_i_3_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_7_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_8_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_9_n_0 : STD_LOGIC;
  signal m_axi_wvalid_i_2_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_5__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal \mem_reg_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal out_nxt : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal out_pos0 : STD_LOGIC;
  signal \out_pos[6]_i_3__0_n_0\ : STD_LOGIC;
  signal out_pos_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out_pos_reg[3]_0\ : STD_LOGIC;
  signal \^out_pos_reg[5]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_data_len_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_len_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_awlen_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axi_awlen_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_adr_o[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bus_adr_o[11]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bus_adr_o[12]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bus_adr_o[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bus_adr_o[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bus_adr_o[15]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bus_adr_o[16]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bus_adr_o[17]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bus_adr_o[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bus_adr_o[19]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bus_adr_o[20]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_adr_o[21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_adr_o[22]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_adr_o[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_adr_o[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bus_adr_o[25]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \bus_adr_o[26]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bus_adr_o[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bus_adr_o[28]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_adr_o[29]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \bus_adr_o[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bus_adr_o[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_adr_o[31]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_adr_o[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bus_adr_o[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_adr_o[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_adr_o[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bus_adr_o[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bus_adr_o[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bus_adr_o[9]_i_1\ : label is "soft_lutpair220";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of data_len_carry : label is 35;
  attribute ADDER_THRESHOLD of \data_len_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \dout[31]_i_2__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dout[7]_i_11\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout[7]_i_12\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout[7]_i_14\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout[7]_i_15\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout[7]_i_7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \inp_pos[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \inp_pos[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \inp_pos[3]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \inp_pos[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \inp_pos[6]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \inp_pos[6]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_2 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axi_araddr[31]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axi_awlen[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axi_awlen[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axi_awlen[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_i_2\ : label is "soft_lutpair201";
  attribute ADDER_THRESHOLD of \m_axi_awlen_reg[6]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \m_axi_awlen_reg[6]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \m_axi_awlen_reg[6]_i_17\ : label is 35;
  attribute SOFT_HLUTNM of \m_axi_wcnt[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of m_axi_write_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of m_axi_wvalid_i_2 : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "rx_fifo/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "rx_fifo/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "rx_fifo/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "rx_fifo/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "rx_fifo/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "rx_fifo/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "rx_fifo/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "rx_fifo/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "rx_fifo/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "rx_fifo/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "rx_fifo/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "rx_fifo/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "rx_fifo/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "rx_fifo/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "rx_fifo/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "rx_fifo/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "rx_fifo/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "rx_fifo/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "rx_fifo/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "rx_fifo/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "rx_fifo/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "rx_fifo/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM of \out_pos[6]_i_2__0\ : label is "soft_lutpair197";
begin
  \bus_adr_o_reg[8]\(6 downto 0) <= \^bus_adr_o_reg[8]\(6 downto 0);
  bus_wait_reg <= \^bus_wait_reg\;
  \out_pos_reg[3]_0\ <= \^out_pos_reg[3]_0\;
  \out_pos_reg[5]_0\ <= \^out_pos_reg[5]_0\;
\bus_adr_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(7),
      I1 => bus_adr_o1,
      I2 => Q(8),
      O => D(8)
    );
\bus_adr_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(8),
      I1 => bus_adr_o1,
      I2 => Q(9),
      O => D(9)
    );
\bus_adr_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(9),
      I1 => bus_adr_o1,
      I2 => Q(10),
      O => D(10)
    );
\bus_adr_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(10),
      I1 => bus_adr_o1,
      I2 => Q(11),
      O => D(11)
    );
\bus_adr_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(11),
      I1 => bus_adr_o1,
      I2 => Q(12),
      O => D(12)
    );
\bus_adr_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(12),
      I1 => bus_adr_o1,
      I2 => Q(13),
      O => D(13)
    );
\bus_adr_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(13),
      I1 => bus_adr_o1,
      I2 => Q(14),
      O => D(14)
    );
\bus_adr_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(14),
      I1 => bus_adr_o1,
      I2 => Q(15),
      O => D(15)
    );
\bus_adr_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(15),
      I1 => bus_adr_o1,
      I2 => Q(16),
      O => D(16)
    );
\bus_adr_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(16),
      I1 => bus_adr_o1,
      I2 => Q(17),
      O => D(17)
    );
\bus_adr_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(17),
      I1 => bus_adr_o1,
      I2 => Q(18),
      O => D(18)
    );
\bus_adr_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(18),
      I1 => bus_adr_o1,
      I2 => Q(19),
      O => D(19)
    );
\bus_adr_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(19),
      I1 => bus_adr_o1,
      I2 => Q(20),
      O => D(20)
    );
\bus_adr_o[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(20),
      I1 => bus_adr_o1,
      I2 => Q(21),
      O => D(21)
    );
\bus_adr_o[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(21),
      I1 => bus_adr_o1,
      I2 => Q(22),
      O => D(22)
    );
\bus_adr_o[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(22),
      I1 => bus_adr_o1,
      I2 => Q(23),
      O => D(23)
    );
\bus_adr_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(23),
      I1 => bus_adr_o1,
      I2 => Q(24),
      O => D(24)
    );
\bus_adr_o[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(24),
      I1 => bus_adr_o1,
      I2 => Q(25),
      O => D(25)
    );
\bus_adr_o[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(25),
      I1 => bus_adr_o1,
      I2 => Q(26),
      O => D(26)
    );
\bus_adr_o[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(26),
      I1 => bus_adr_o1,
      I2 => Q(27),
      O => D(27)
    );
\bus_adr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => Q(0),
      I1 => bus_adr_o1,
      I2 => \m_axi_awlen[6]_i_5\(0),
      O => D(0)
    );
\bus_adr_o[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(27),
      I1 => bus_adr_o1,
      I2 => Q(28),
      O => D(28)
    );
\bus_adr_o[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => bus_adr_o1,
      I1 => bus_wait_reg_1,
      I2 => start_tx_fifo,
      I3 => start_rx_fifo,
      I4 => \^out_pos_reg[3]_0\,
      O => bus_wait_reg_0(0)
    );
\bus_adr_o[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(28),
      I1 => bus_adr_o1,
      I2 => Q(29),
      O => D(29)
    );
\bus_adr_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(0),
      I1 => bus_adr_o1,
      I2 => Q(1),
      O => D(1)
    );
\bus_adr_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(1),
      I1 => bus_adr_o1,
      I2 => Q(2),
      O => D(2)
    );
\bus_adr_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(2),
      I1 => bus_adr_o1,
      I2 => Q(3),
      O => D(3)
    );
\bus_adr_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(3),
      I1 => bus_adr_o1,
      I2 => Q(4),
      O => D(4)
    );
\bus_adr_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(4),
      I1 => bus_adr_o1,
      I2 => Q(5),
      O => D(5)
    );
\bus_adr_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(5),
      I1 => bus_adr_o1,
      I2 => Q(6),
      O => D(6)
    );
\bus_adr_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_adr_o0(6),
      I1 => bus_adr_o1,
      I2 => Q(7),
      O => D(7)
    );
bus_wait_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DFFFFFF1D00"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => m_axi_write_reg,
      I2 => bus_wait_reg_2,
      I3 => bus_adr_o1,
      I4 => bus_wait,
      I5 => bus_wait_reg_1,
      O => m_axi_rlast_0
    );
bus_wait_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007F7F7F7"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => m_axi_rvalid,
      I2 => m_axi_write_reg,
      I3 => m_axi_wready,
      I4 => m_axi_wvalid_reg,
      I5 => \^bus_wait_reg\,
      O => bus_wait
    );
data_len_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_len_carry_n_0,
      CO(2) => data_len_carry_n_1,
      CO(1) => data_len_carry_n_2,
      CO(0) => data_len_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => inp_pos_reg(3 downto 0),
      O(3 downto 0) => rx_fifo_data_len(3 downto 0),
      S(3) => data_len_carry_i_1_n_0,
      S(2) => data_len_carry_i_2_n_0,
      S(1) => data_len_carry_i_3_n_0,
      S(0) => \data_len_carry_i_4__0_n_0\
    );
\data_len_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => data_len_carry_n_0,
      CO(3 downto 2) => \NLW_data_len_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_len_carry__0_n_2\,
      CO(0) => \data_len_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => inp_pos_reg(5 downto 4),
      O(3) => \NLW_data_len_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => rx_fifo_data_len(6 downto 4),
      S(3) => '0',
      S(2) => \data_len_carry__0_i_1_n_0\,
      S(1) => \data_len_carry__0_i_2_n_0\,
      S(0) => \data_len_carry__0_i_3_n_0\
    );
\data_len_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => inp_pos_reg(6),
      O => \data_len_carry__0_i_1_n_0\
    );
\data_len_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => inp_pos_reg(5),
      O => \data_len_carry__0_i_2_n_0\
    );
\data_len_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => inp_pos_reg(4),
      O => \data_len_carry__0_i_3_n_0\
    );
data_len_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => inp_pos_reg(3),
      O => data_len_carry_i_1_n_0
    );
data_len_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => inp_pos_reg(2),
      O => data_len_carry_i_2_n_0
    );
data_len_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(1),
      I1 => inp_pos_reg(1),
      O => data_len_carry_i_3_n_0
    );
\data_len_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inp_pos_reg(0),
      I1 => out_pos_reg(0),
      O => \data_len_carry_i_4__0_n_0\
    );
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(0),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(0),
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_0_2_n_0,
      I4 => mem_reg_0_63_0_2_n_0,
      O => dout0(0)
    );
\dout[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(10),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(10),
      O => \dout[10]_i_1_n_0\
    );
\dout[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_9_11_n_1,
      I4 => mem_reg_0_63_9_11_n_1,
      O => dout0(10)
    );
\dout[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(11),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(11),
      O => \dout[11]_i_1_n_0\
    );
\dout[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_9_11_n_2,
      I4 => mem_reg_0_63_9_11_n_2,
      O => dout0(11)
    );
\dout[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(12),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(12),
      O => \dout[12]_i_1_n_0\
    );
\dout[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_12_14_n_0,
      I4 => mem_reg_0_63_12_14_n_0,
      O => dout0(12)
    );
\dout[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(13),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(13),
      O => \dout[13]_i_1_n_0\
    );
\dout[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_12_14_n_1,
      I4 => mem_reg_0_63_12_14_n_1,
      O => dout0(13)
    );
\dout[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(14),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(14),
      O => \dout[14]_i_1_n_0\
    );
\dout[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_12_14_n_2,
      I4 => mem_reg_0_63_12_14_n_2,
      O => dout0(14)
    );
\dout[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(15),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(15),
      O => \dout[15]_i_1_n_0\
    );
\dout[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_15_17_n_0,
      I4 => mem_reg_0_63_15_17_n_0,
      O => dout0(15)
    );
\dout[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(16),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(16),
      O => \dout[16]_i_1_n_0\
    );
\dout[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_15_17_n_1,
      I4 => mem_reg_0_63_15_17_n_1,
      O => dout0(16)
    );
\dout[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(17),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(17),
      O => \dout[17]_i_1_n_0\
    );
\dout[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_15_17_n_2,
      I4 => mem_reg_0_63_15_17_n_2,
      O => dout0(17)
    );
\dout[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(18),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(18),
      O => \dout[18]_i_1_n_0\
    );
\dout[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_18_20_n_0,
      I4 => mem_reg_0_63_18_20_n_0,
      O => dout0(18)
    );
\dout[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(19),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(19),
      O => \dout[19]_i_1_n_0\
    );
\dout[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_18_20_n_1,
      I4 => mem_reg_0_63_18_20_n_1,
      O => dout0(19)
    );
\dout[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(1),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(1),
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_0_2_n_1,
      I4 => mem_reg_0_63_0_2_n_1,
      O => dout0(1)
    );
\dout[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(20),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(20),
      O => \dout[20]_i_1_n_0\
    );
\dout[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_18_20_n_2,
      I4 => mem_reg_0_63_18_20_n_2,
      O => dout0(20)
    );
\dout[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(21),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(21),
      O => \dout[21]_i_1_n_0\
    );
\dout[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_21_23_n_0,
      I4 => mem_reg_0_63_21_23_n_0,
      O => dout0(21)
    );
\dout[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(22),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(22),
      O => \dout[22]_i_1_n_0\
    );
\dout[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_21_23_n_1,
      I4 => mem_reg_0_63_21_23_n_1,
      O => dout0(22)
    );
\dout[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(23),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(23),
      O => \dout[23]_i_1_n_0\
    );
\dout[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_21_23_n_2,
      I4 => mem_reg_0_63_21_23_n_2,
      O => dout0(23)
    );
\dout[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(24),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(24),
      O => \dout[24]_i_1_n_0\
    );
\dout[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_24_26_n_0,
      I4 => mem_reg_0_63_24_26_n_0,
      O => dout0(24)
    );
\dout[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(25),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(25),
      O => \dout[25]_i_1_n_0\
    );
\dout[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_24_26_n_1,
      I4 => mem_reg_0_63_24_26_n_1,
      O => dout0(25)
    );
\dout[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(26),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(26),
      O => \dout[26]_i_1_n_0\
    );
\dout[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_24_26_n_2,
      I4 => mem_reg_0_63_24_26_n_2,
      O => dout0(26)
    );
\dout[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(27),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(27),
      O => \dout[27]_i_1_n_0\
    );
\dout[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_27_29_n_0,
      I4 => mem_reg_0_63_27_29_n_0,
      O => dout0(27)
    );
\dout[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(28),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(28),
      O => \dout[28]_i_1_n_0\
    );
\dout[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_27_29_n_1,
      I4 => mem_reg_0_63_27_29_n_1,
      O => dout0(28)
    );
\dout[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(29),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(29),
      O => \dout[29]_i_1_n_0\
    );
\dout[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_27_29_n_2,
      I4 => mem_reg_0_63_27_29_n_2,
      O => dout0(29)
    );
\dout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(2),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(2),
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_0_2_n_2,
      I4 => mem_reg_0_63_0_2_n_2,
      O => dout0(2)
    );
\dout[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(30),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(30),
      O => \dout[30]_i_1_n_0\
    );
\dout[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_30_31_n_0,
      I4 => mem_reg_0_63_30_31_n_0,
      O => dout0(30)
    );
\dout[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(31),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(31),
      O => \dout[31]_i_1_n_0\
    );
\dout[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_30_31_n_1,
      I4 => mem_reg_0_63_30_31_n_1,
      O => dout0(31)
    );
\dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(3),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(3),
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_3_5_n_0,
      I4 => mem_reg_0_63_3_5_n_0,
      O => dout0(3)
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(4),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(4),
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_3_5_n_1,
      I4 => mem_reg_0_63_3_5_n_1,
      O => dout0(4)
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(5),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(5),
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_3_5_n_2,
      I4 => mem_reg_0_63_3_5_n_2,
      O => dout0(5)
    );
\dout[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(6),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(6),
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_6_8_n_0,
      I4 => mem_reg_0_63_6_8_n_0,
      O => dout0(6)
    );
\dout[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => out_pos_reg(3),
      I2 => out_pos_reg(2),
      I3 => out_pos_reg(0),
      I4 => out_pos_reg(1),
      I5 => out_pos_reg(5),
      O => \dout[7]_i_10_n_0\
    );
\dout[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99BD"
    )
        port map (
      I0 => out_pos_reg(0),
      I1 => inp_pos_reg(0),
      I2 => inp_pos_reg(1),
      I3 => out_pos_reg(1),
      O => \dout[7]_i_11_n_0\
    );
\dout[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => inp_pos_reg(2),
      I1 => inp_pos_reg(1),
      I2 => inp_pos_reg(0),
      O => \dout[7]_i_12_n_0\
    );
\dout[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFF6FF6FF6"
    )
        port map (
      I0 => mem_reg_0_63_0_2_i_4_n_0,
      I1 => inp_pos_reg(3),
      I2 => out_pos_reg(4),
      I3 => inp_pos_reg(4),
      I4 => \dout[7]_i_15_n_0\,
      I5 => \m_axi_awaddr[31]_i_6_n_0\,
      O => \dout[7]_i_13_n_0\
    );
\dout[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inp_pos_reg(2),
      I1 => out_pos_reg(2),
      O => \dout[7]_i_14_n_0\
    );
\dout[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => out_pos_reg(2),
      I2 => out_pos_reg(0),
      I3 => out_pos_reg(1),
      O => \dout[7]_i_15_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000FF0000"
    )
        port map (
      I0 => \^out_pos_reg[5]_0\,
      I1 => rx_fifo_we,
      I2 => clock_posedge,
      I3 => rst1,
      I4 => bus_adr_o1,
      I5 => \^out_pos_reg[3]_0\,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(7),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(7),
      O => \dout[7]_i_2_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002010000010002"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => \dout[7]_i_7_n_0\,
      I2 => \dout[7]_i_8_n_0\,
      I3 => \m_axi_awaddr[31]_i_5_n_0\,
      I4 => \inp_pos[6]_i_3_n_0\,
      I5 => inp_pos_reg(5),
      O => \^out_pos_reg[5]_0\
    );
\dout[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8080808"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => m_axi_rvalid,
      I2 => m_axi_write_reg,
      I3 => m_axi_wready,
      I4 => m_axi_wvalid_reg,
      I5 => \^bus_wait_reg\,
      O => bus_adr_o1
    );
\dout[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000000"
    )
        port map (
      I0 => \dout[7]_i_9_n_0\,
      I1 => \m_axi_awaddr[31]_i_5_n_0\,
      I2 => \dout[7]_i_10_n_0\,
      I3 => clock_posedge,
      I4 => rx_fifo_we,
      I5 => \^out_pos_reg[5]_0\,
      O => dout1
    );
\dout[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_6_8_n_1,
      I4 => mem_reg_0_63_6_8_n_1,
      O => dout0(7)
    );
\dout[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F66F9666"
    )
        port map (
      I0 => inp_pos_reg(2),
      I1 => out_pos_reg(2),
      I2 => inp_pos_reg(0),
      I3 => inp_pos_reg(1),
      I4 => out_pos_reg(1),
      O => \dout[7]_i_7_n_0\
    );
\dout[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEBFEFFFEFFBFEB"
    )
        port map (
      I0 => \dout[7]_i_11_n_0\,
      I1 => out_pos_reg(3),
      I2 => \dout[7]_i_12_n_0\,
      I3 => inp_pos_reg(3),
      I4 => out_pos_reg(4),
      I5 => inp_pos_reg(4),
      O => \dout[7]_i_8_n_0\
    );
\dout[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFEEFFFFFBF"
    )
        port map (
      I0 => \dout[7]_i_13_n_0\,
      I1 => inp_pos_reg(1),
      I2 => out_pos_reg(0),
      I3 => out_pos_reg(1),
      I4 => \dout[7]_i_14_n_0\,
      I5 => inp_pos_reg(0),
      O => \dout[7]_i_9_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(8),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(8),
      O => \dout[8]_i_1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_6_8_n_2,
      I4 => mem_reg_0_63_6_8_n_2,
      O => dout0(8)
    );
\dout[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => dout1,
      I1 => dout0(9),
      I2 => bus_adr_o1,
      I3 => \^out_pos_reg[3]_0\,
      I4 => dat_i(9),
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF956A00"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      I3 => mem_reg_64_127_9_11_n_0,
      I4 => mem_reg_0_63_9_11_n_0,
      O => dout0(9)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[0]_i_1_n_0\,
      Q => m_axi_wdata(24),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[10]_i_1_n_0\,
      Q => m_axi_wdata(18),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[11]_i_1_n_0\,
      Q => m_axi_wdata(19),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[12]_i_1_n_0\,
      Q => m_axi_wdata(20),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[13]_i_1_n_0\,
      Q => m_axi_wdata(21),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[14]_i_1_n_0\,
      Q => m_axi_wdata(22),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[15]_i_1_n_0\,
      Q => m_axi_wdata(23),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[16]_i_1_n_0\,
      Q => m_axi_wdata(8),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[17]_i_1_n_0\,
      Q => m_axi_wdata(9),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[18]_i_1_n_0\,
      Q => m_axi_wdata(10),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[19]_i_1_n_0\,
      Q => m_axi_wdata(11),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[1]_i_1_n_0\,
      Q => m_axi_wdata(25),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[20]_i_1_n_0\,
      Q => m_axi_wdata(12),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[21]_i_1_n_0\,
      Q => m_axi_wdata(13),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[22]_i_1_n_0\,
      Q => m_axi_wdata(14),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[23]_i_1_n_0\,
      Q => m_axi_wdata(15),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[24]_i_1_n_0\,
      Q => m_axi_wdata(0),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[25]_i_1_n_0\,
      Q => m_axi_wdata(1),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[26]_i_1_n_0\,
      Q => m_axi_wdata(2),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[27]_i_1_n_0\,
      Q => m_axi_wdata(3),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[28]_i_1_n_0\,
      Q => m_axi_wdata(4),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[29]_i_1_n_0\,
      Q => m_axi_wdata(5),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[2]_i_1_n_0\,
      Q => m_axi_wdata(26),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[30]_i_1_n_0\,
      Q => m_axi_wdata(6),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[31]_i_1_n_0\,
      Q => m_axi_wdata(7),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[3]_i_1_n_0\,
      Q => m_axi_wdata(27),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[4]_i_1_n_0\,
      Q => m_axi_wdata(28),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[5]_i_1_n_0\,
      Q => m_axi_wdata(29),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[6]_i_1_n_0\,
      Q => m_axi_wdata(30),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[7]_i_2_n_0\,
      Q => m_axi_wdata(31),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[8]_i_1_n_0\,
      Q => m_axi_wdata(16),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[7]_i_1__0_n_0\,
      D => \dout[9]_i_1_n_0\,
      Q => m_axi_wdata(17),
      R => '0'
    );
\inp_pos[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inp_pos_reg(0),
      O => inp_nxt(0)
    );
\inp_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inp_pos_reg(0),
      I1 => inp_pos_reg(1),
      O => inp_nxt(1)
    );
\inp_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => inp_pos_reg(2),
      I1 => inp_pos_reg(1),
      I2 => inp_pos_reg(0),
      O => inp_nxt(2)
    );
\inp_pos[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => inp_pos_reg(3),
      I1 => inp_pos_reg(0),
      I2 => inp_pos_reg(1),
      I3 => inp_pos_reg(2),
      O => \inp_pos[3]_i_1__0_n_0\
    );
\inp_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => inp_pos_reg(4),
      I1 => inp_pos_reg(2),
      I2 => inp_pos_reg(1),
      I3 => inp_pos_reg(0),
      I4 => inp_pos_reg(3),
      O => inp_nxt(4)
    );
\inp_pos[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => inp_pos_reg(5),
      I1 => inp_pos_reg(3),
      I2 => inp_pos_reg(0),
      I3 => inp_pos_reg(1),
      I4 => inp_pos_reg(2),
      I5 => inp_pos_reg(4),
      O => \inp_pos[5]_i_1__0_n_0\
    );
\inp_pos[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^out_pos_reg[5]_0\,
      I1 => rx_fifo_we,
      I2 => clock_posedge,
      O => inp_pos0
    );
\inp_pos[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => inp_pos_reg(6),
      I1 => \inp_pos[6]_i_3_n_0\,
      I2 => inp_pos_reg(5),
      O => inp_nxt(6)
    );
\inp_pos[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => inp_pos_reg(4),
      I1 => inp_pos_reg(2),
      I2 => inp_pos_reg(1),
      I3 => inp_pos_reg(0),
      I4 => inp_pos_reg(3),
      O => \inp_pos[6]_i_3_n_0\
    );
\inp_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => inp_nxt(0),
      Q => inp_pos_reg(0),
      R => rst1
    );
\inp_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => inp_nxt(1),
      Q => inp_pos_reg(1),
      R => rst1
    );
\inp_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => inp_nxt(2),
      Q => inp_pos_reg(2),
      R => rst1
    );
\inp_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[3]_i_1__0_n_0\,
      Q => inp_pos_reg(3),
      R => rst1
    );
\inp_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => inp_nxt(4),
      Q => inp_pos_reg(4),
      R => rst1
    );
\inp_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[5]_i_1__0_n_0\,
      Q => inp_pos_reg(5),
      R => rst1
    );
\inp_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => inp_nxt(6),
      Q => inp_pos_reg(6),
      R => rst1
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^out_pos_reg[3]_0\,
      I1 => data_int_status(0),
      I2 => m_axi_cyc,
      I3 => \^bus_wait_reg\,
      O => data_int_status_reg0
    );
\m_axi_araddr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => rst1,
      I3 => \^out_pos_reg[3]_0\,
      O => E(0)
    );
m_axi_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033001000FF0010"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => \^out_pos_reg[3]_0\,
      I3 => rst1,
      I4 => m_axi_arvalid,
      I5 => m_axi_arready,
      O => m_axi_cyc_reg_0
    );
\m_axi_awaddr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => \^out_pos_reg[3]_0\,
      I3 => rst1,
      O => m_axi_cyc_reg_3(0)
    );
\m_axi_awaddr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022203330222"
    )
        port map (
      I0 => \^out_pos_reg[3]_0\,
      I1 => bus_wait_reg_1,
      I2 => O(0),
      I3 => start_tx_fifo,
      I4 => start_rx_fifo,
      I5 => rx_fifo_data_len(6),
      O => \^bus_wait_reg\
    );
\m_axi_awaddr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => \m_axi_awaddr[31]_i_4_n_0\,
      I1 => \m_axi_awaddr[31]_i_5_n_0\,
      I2 => out_pos_reg(3),
      I3 => inp_pos_reg(3),
      I4 => \m_axi_awaddr[31]_i_6_n_0\,
      I5 => \m_axi_awaddr[31]_i_7_n_0\,
      O => \^out_pos_reg[3]_0\
    );
\m_axi_awaddr[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => inp_pos_reg(2),
      I2 => inp_pos_reg(1),
      I3 => out_pos_reg(1),
      I4 => out_pos_reg(0),
      I5 => inp_pos_reg(0),
      O => \m_axi_awaddr[31]_i_4_n_0\
    );
\m_axi_awaddr[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inp_pos_reg(6),
      I1 => out_pos_reg(6),
      O => \m_axi_awaddr[31]_i_5_n_0\
    );
\m_axi_awaddr[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inp_pos_reg(5),
      I1 => out_pos_reg(5),
      O => \m_axi_awaddr[31]_i_6_n_0\
    );
\m_axi_awaddr[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inp_pos_reg(4),
      I1 => out_pos_reg(4),
      O => \m_axi_awaddr[31]_i_7_n_0\
    );
\m_axi_awlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => rx_fifo_data_len(0),
      I1 => CO(0),
      I2 => \m_axi_awlen[6]_i_5\(0),
      O => \^bus_adr_o_reg[8]\(0)
    );
\m_axi_awlen[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(1),
      I1 => CO(0),
      I2 => rx_fifo_data_len(0),
      I3 => rx_fifo_data_len(1),
      O => \^bus_adr_o_reg[8]\(1)
    );
\m_axi_awlen[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(2),
      I1 => rx_fifo_data_len(0),
      I2 => rx_fifo_data_len(1),
      I3 => CO(0),
      I4 => rx_fifo_data_len(2),
      O => \^bus_adr_o_reg[8]\(2)
    );
\m_axi_awlen[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(3),
      I1 => rx_fifo_data_len(1),
      I2 => rx_fifo_data_len(0),
      I3 => rx_fifo_data_len(2),
      I4 => CO(0),
      I5 => rx_fifo_data_len(3),
      O => \^bus_adr_o_reg[8]\(3)
    );
\m_axi_awlen[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(4),
      I1 => rx_fifo_data_len(2),
      I2 => \m_axi_awlen[4]_i_2_n_0\,
      I3 => rx_fifo_data_len(3),
      I4 => CO(0),
      I5 => rx_fifo_data_len(4),
      O => \^bus_adr_o_reg[8]\(4)
    );
\m_axi_awlen[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_fifo_data_len(0),
      I1 => rx_fifo_data_len(1),
      O => \m_axi_awlen[4]_i_2_n_0\
    );
\m_axi_awlen[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C535"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(5),
      I1 => \m_axi_awlen[6]_i_2_n_0\,
      I2 => CO(0),
      I3 => rx_fifo_data_len(5),
      O => \^bus_adr_o_reg[8]\(5)
    );
\m_axi_awlen[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(6),
      I1 => \m_axi_awlen[6]_i_2_n_0\,
      I2 => rx_fifo_data_len(5),
      I3 => CO(0),
      I4 => rx_fifo_data_len(6),
      O => \^bus_adr_o_reg[8]\(6)
    );
\m_axi_awlen[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(6),
      I1 => rx_fifo_data_len(6),
      O => \m_axi_awlen[6]_i_18_n_0\
    );
\m_axi_awlen[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(5),
      I1 => rx_fifo_data_len(5),
      O => \m_axi_awlen[6]_i_19_n_0\
    );
\m_axi_awlen[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_fifo_data_len(3),
      I1 => rx_fifo_data_len(1),
      I2 => rx_fifo_data_len(0),
      I3 => rx_fifo_data_len(2),
      I4 => rx_fifo_data_len(4),
      O => \m_axi_awlen[6]_i_2_n_0\
    );
\m_axi_awlen[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(4),
      I1 => rx_fifo_data_len(4),
      O => \m_axi_awlen[6]_i_20_n_0\
    );
\m_axi_awlen[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(3),
      I1 => rx_fifo_data_len(3),
      O => \m_axi_awlen[6]_i_21_n_0\
    );
\m_axi_awlen[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(2),
      I1 => rx_fifo_data_len(2),
      O => \m_axi_awlen[6]_i_22_n_0\
    );
\m_axi_awlen[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(1),
      I1 => rx_fifo_data_len(1),
      O => \m_axi_awlen[6]_i_23_n_0\
    );
\m_axi_awlen[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_awlen[6]_i_5\(0),
      I1 => rx_fifo_data_len(0),
      O => \m_axi_awlen[6]_i_24_n_0\
    );
\m_axi_awlen_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg[6]_i_16_n_0\,
      CO(3 downto 1) => \NLW_m_axi_awlen_reg[6]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_axi_awlen_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_m_axi_awlen_reg[6]_i_15_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rx_burst_len2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \m_axi_awlen[6]_i_5\(9 downto 8)
    );
\m_axi_awlen_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg[6]_i_17_n_0\,
      CO(3) => \m_axi_awlen_reg[6]_i_16_n_0\,
      CO(2) => \m_axi_awlen_reg[6]_i_16_n_1\,
      CO(1) => \m_axi_awlen_reg[6]_i_16_n_2\,
      CO(0) => \m_axi_awlen_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \m_axi_awlen[6]_i_5\(6 downto 4),
      O(3 downto 0) => rx_burst_len2(7 downto 4),
      S(3) => \m_axi_awlen[6]_i_5\(7),
      S(2) => \m_axi_awlen[6]_i_18_n_0\,
      S(1) => \m_axi_awlen[6]_i_19_n_0\,
      S(0) => \m_axi_awlen[6]_i_20_n_0\
    );
\m_axi_awlen_reg[6]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_awlen_reg[6]_i_17_n_0\,
      CO(2) => \m_axi_awlen_reg[6]_i_17_n_1\,
      CO(1) => \m_axi_awlen_reg[6]_i_17_n_2\,
      CO(0) => \m_axi_awlen_reg[6]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_axi_awlen[6]_i_5\(3 downto 0),
      O(3 downto 0) => rx_burst_len2(3 downto 0),
      S(3) => \m_axi_awlen[6]_i_21_n_0\,
      S(2) => \m_axi_awlen[6]_i_22_n_0\,
      S(1) => \m_axi_awlen[6]_i_23_n_0\,
      S(0) => \m_axi_awlen[6]_i_24_n_0\
    );
m_axi_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033000100FF0001"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => \^out_pos_reg[3]_0\,
      I3 => rst1,
      I4 => m_axi_awvalid,
      I5 => m_axi_awready,
      O => m_axi_cyc_reg_2
    );
m_axi_cyc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111D1D1D"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => m_axi_bvalid,
      I3 => m_axi_rvalid,
      I4 => m_axi_rlast,
      O => m_axi_cyc_reg_1
    );
\m_axi_wcnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => rst1,
      O => SR(0)
    );
m_axi_wlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFAABA0000"
    )
        port map (
      I0 => m_axi_wlast_reg_1,
      I1 => \^bus_adr_o_reg[8]\(6),
      I2 => m_axi_wlast_i_3_n_0,
      I3 => \^bus_adr_o_reg[8]\(5),
      I4 => m_axi_wlast8_out,
      I5 => bus_wait_reg_2,
      O => m_axi_wlast_reg
    );
m_axi_wlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^bus_adr_o_reg[8]\(3),
      I1 => m_axi_wlast_i_7_n_0,
      I2 => \^bus_adr_o_reg[8]\(2),
      I3 => m_axi_wlast_i_8_n_0,
      I4 => m_axi_wlast_i_9_n_0,
      I5 => m_axi_wlast_reg_0,
      O => m_axi_wlast_i_3_n_0
    );
m_axi_wlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000400040F"
    )
        port map (
      I0 => bus_wait_reg_2,
      I1 => m_bus_ack_i047_out,
      I2 => rst1,
      I3 => m_axi_cyc,
      I4 => \^bus_wait_reg\,
      I5 => \^out_pos_reg[3]_0\,
      O => m_axi_wlast8_out
    );
m_axi_wlast_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500444405000000"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => \m_axi_awlen[6]_i_5\(0),
      I2 => rx_fifo_data_len(1),
      I3 => rx_fifo_data_len(0),
      I4 => CO(0),
      I5 => \m_axi_awlen[6]_i_5\(1),
      O => m_axi_wlast_i_7_n_0
    );
m_axi_wlast_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => rx_fifo_data_len(4),
      I1 => CO(0),
      I2 => rx_fifo_data_len(3),
      I3 => rx_fifo_data_len(1),
      I4 => rx_fifo_data_len(0),
      I5 => rx_fifo_data_len(2),
      O => m_axi_wlast_i_8_n_0
    );
m_axi_wlast_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rx_fifo_data_len(4),
      I1 => CO(0),
      I2 => rx_fifo_data_len(3),
      I3 => rx_fifo_data_len(1),
      I4 => rx_fifo_data_len(0),
      I5 => rx_fifo_data_len(2),
      O => m_axi_wlast_i_9_n_0
    );
m_axi_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0001"
    )
        port map (
      I0 => \^bus_wait_reg\,
      I1 => m_axi_cyc,
      I2 => \^out_pos_reg[3]_0\,
      I3 => rst1,
      I4 => m_axi_write_reg,
      O => m_axi_cyc_reg
    );
m_axi_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333333322222222"
    )
        port map (
      I0 => m_axi_wvalid_i_2_n_0,
      I1 => rst1,
      I2 => m_axi_cyc,
      I3 => bus_wait_reg_2,
      I4 => m_axi_wready,
      I5 => m_axi_wvalid_reg,
      O => m_axi_cyc_reg_4
    );
m_axi_wvalid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => \^bus_wait_reg\,
      I2 => \^out_pos_reg[3]_0\,
      O => m_axi_wvalid_i_2_n_0
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(0),
      DIB => dat_i(1),
      DIC => dat_i(2),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
\mem_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^out_pos_reg[5]_0\,
      I1 => rx_fifo_we,
      I2 => clock_posedge,
      I3 => rst1,
      I4 => inp_pos_reg(6),
      O => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => out_pos_reg(4),
      I2 => out_pos_reg(3),
      I3 => out_pos_reg(2),
      I4 => out_pos_reg(0),
      I5 => out_pos_reg(1),
      O => out_nxt(5)
    );
mem_reg_0_63_0_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => out_pos_reg(1),
      I2 => out_pos_reg(0),
      I3 => out_pos_reg(2),
      I4 => out_pos_reg(3),
      O => out_nxt(4)
    );
mem_reg_0_63_0_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => out_pos_reg(2),
      I2 => out_pos_reg(0),
      I3 => out_pos_reg(1),
      O => mem_reg_0_63_0_2_i_4_n_0
    );
\mem_reg_0_63_0_2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => out_pos_reg(1),
      I2 => out_pos_reg(0),
      O => \mem_reg_0_63_0_2_i_5__0_n_0\
    );
\mem_reg_0_63_0_2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_pos_reg(0),
      I1 => out_pos_reg(1),
      O => out_nxt(1)
    );
mem_reg_0_63_0_2_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pos_reg(0),
      O => p_0_in(0)
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(12),
      DIB => dat_i(13),
      DIC => dat_i(14),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(15),
      DIB => dat_i(16),
      DIC => dat_i(17),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(18),
      DIB => dat_i(19),
      DIC => dat_i(20),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(21),
      DIB => dat_i(22),
      DIC => dat_i(23),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(24),
      DIB => dat_i(25),
      DIC => dat_i(26),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(27),
      DIB => dat_i(28),
      DIC => dat_i(29),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(30),
      DIB => dat_i(31),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(3),
      DIB => dat_i(4),
      DIC => dat_i(5),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(6),
      DIB => dat_i(7),
      DIC => dat_i(8),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(9),
      DIB => dat_i(10),
      DIC => dat_i(11),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_0_63_0_2_i_1__0_n_0\
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(0),
      DIB => dat_i(1),
      DIC => dat_i(2),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
\mem_reg_64_127_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^out_pos_reg[5]_0\,
      I1 => rx_fifo_we,
      I2 => clock_posedge,
      I3 => rst1,
      I4 => inp_pos_reg(6),
      O => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(12),
      DIB => dat_i(13),
      DIC => dat_i(14),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(15),
      DIB => dat_i(16),
      DIC => dat_i(17),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(18),
      DIB => dat_i(19),
      DIC => dat_i(20),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(21),
      DIB => dat_i(22),
      DIC => dat_i(23),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(24),
      DIB => dat_i(25),
      DIC => dat_i(26),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(27),
      DIB => dat_i(28),
      DIC => dat_i(29),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(30),
      DIB => dat_i(31),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(3),
      DIB => dat_i(4),
      DIC => dat_i(5),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(6),
      DIB => dat_i(7),
      DIC => dat_i(8),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => out_nxt(5 downto 4),
      ADDRA(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRA(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRA(1) => out_nxt(1),
      ADDRA(0) => p_0_in(0),
      ADDRB(5 downto 4) => out_nxt(5 downto 4),
      ADDRB(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRB(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRB(1) => out_nxt(1),
      ADDRB(0) => p_0_in(0),
      ADDRC(5 downto 4) => out_nxt(5 downto 4),
      ADDRC(3) => mem_reg_0_63_0_2_i_4_n_0,
      ADDRC(2) => \mem_reg_0_63_0_2_i_5__0_n_0\,
      ADDRC(1) => out_nxt(1),
      ADDRC(0) => p_0_in(0),
      ADDRD(5 downto 0) => inp_pos_reg(5 downto 0),
      DIA => dat_i(9),
      DIB => dat_i(10),
      DIC => dat_i(11),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => \mem_reg_64_127_0_2_i_1__0_n_0\
    );
\out_pos[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bus_adr_o1,
      I1 => \^out_pos_reg[3]_0\,
      O => out_pos0
    );
\out_pos[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_3__0_n_0\,
      O => out_nxt(6)
    );
\out_pos[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => out_pos_reg(1),
      I1 => out_pos_reg(0),
      I2 => out_pos_reg(2),
      I3 => out_pos_reg(3),
      I4 => out_pos_reg(4),
      O => \out_pos[6]_i_3__0_n_0\
    );
\out_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => p_0_in(0),
      Q => out_pos_reg(0),
      R => rst1
    );
\out_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => out_nxt(1),
      Q => out_pos_reg(1),
      R => rst1
    );
\out_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \mem_reg_0_63_0_2_i_5__0_n_0\,
      Q => out_pos_reg(2),
      R => rst1
    );
\out_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => mem_reg_0_63_0_2_i_4_n_0,
      Q => out_pos_reg(3),
      R => rst1
    );
\out_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => out_nxt(4),
      Q => out_pos_reg(4),
      R => rst1
    );
\out_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => out_nxt(5),
      Q => out_pos_reg(5),
      R => rst1
    );
\out_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => out_nxt(6),
      Q => out_pos_reg(6),
      R => rst1
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00800000"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata_reg[0]_0\,
      I2 => \^bus_wait_reg\,
      I3 => m_axi_cyc,
      I4 => \s_axi_rdata_reg[0]_1\,
      I5 => \s_axi_rdata_reg[0]_2\,
      O => m_axi_cyc_reg_5
    );
\state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^out_pos_reg[5]_0\,
      I1 => start_tx_fifo,
      I2 => \int_status_o_reg[1]\,
      I3 => \int_status_o_reg[1]_0\,
      O => start_tx_fifo_o_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_0 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pos_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \inp_pos_reg[0]_0\ : out STD_LOGIC;
    \data_index_reg[2]\ : out STD_LOGIC;
    \dout_reg[23]_0\ : out STD_LOGIC;
    \dout_reg[20]_0\ : out STD_LOGIC;
    \dout_reg[30]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[4]_0\ : out STD_LOGIC;
    bus_4bit_reg_reg : out STD_LOGIC;
    \dout_reg[25]_0\ : out STD_LOGIC;
    \dout_reg[9]_0\ : out STD_LOGIC;
    \dout_reg[26]_0\ : out STD_LOGIC;
    \dout_reg[10]_0\ : out STD_LOGIC;
    \dout_reg[20]_1\ : out STD_LOGIC;
    \bus_adr_o_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_burst_len2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rst1 : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    rx_fifo_empty : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    tx_fifo_re : in STD_LOGIC;
    \last_din_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bus_4bit_reg : in STD_LOGIC;
    \last_din_reg[3]_0\ : in STD_LOGIC;
    \last_din[0]_i_3\ : in STD_LOGIC;
    \last_din[0]_i_3_0\ : in STD_LOGIC;
    \last_din[0]_i_2\ : in STD_LOGIC;
    \last_din[0]_i_2_0\ : in STD_LOGIC;
    \dout[31]_i_5_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \dout[31]_i_5_1\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_cyc : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clock : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inp_pos_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_0 : entity is "axi_sd_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_0 is
  signal \data_len_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \data_len_carry__0_n_2\ : STD_LOGIC;
  signal \data_len_carry__0_n_3\ : STD_LOGIC;
  signal \data_len_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \data_len_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \data_len_carry_i_3__0_n_0\ : STD_LOGIC;
  signal data_len_carry_i_4_n_0 : STD_LOGIC;
  signal data_len_carry_n_0 : STD_LOGIC;
  signal data_len_carry_n_1 : STD_LOGIC;
  signal data_len_carry_n_2 : STD_LOGIC;
  signal data_len_carry_n_3 : STD_LOGIC;
  signal data_out_tx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dout1 : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_11_n_0\ : STD_LOGIC;
  signal \dout[31]_i_12_n_0\ : STD_LOGIC;
  signal \dout[31]_i_13_n_0\ : STD_LOGIC;
  signal \dout[31]_i_14_n_0\ : STD_LOGIC;
  signal \dout[31]_i_15_n_0\ : STD_LOGIC;
  signal \dout[31]_i_16_n_0\ : STD_LOGIC;
  signal \dout[31]_i_17_n_0\ : STD_LOGIC;
  signal \dout[31]_i_18_n_0\ : STD_LOGIC;
  signal \dout[31]_i_19_n_0\ : STD_LOGIC;
  signal \dout[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[31]_i_2_n_0\ : STD_LOGIC;
  signal \dout[31]_i_4_n_0\ : STD_LOGIC;
  signal \dout[31]_i_6_n_0\ : STD_LOGIC;
  signal \dout[31]_i_7_n_0\ : STD_LOGIC;
  signal \dout[31]_i_8_n_0\ : STD_LOGIC;
  signal \dout[31]_i_9_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^dout_reg[23]_0\ : STD_LOGIC;
  signal \^dout_reg[30]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \free_len_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \free_len_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \free_len_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \free_len_carry__0_n_2\ : STD_LOGIC;
  signal \free_len_carry__0_n_3\ : STD_LOGIC;
  signal free_len_carry_i_1_n_0 : STD_LOGIC;
  signal free_len_carry_i_2_n_0 : STD_LOGIC;
  signal free_len_carry_i_3_n_0 : STD_LOGIC;
  signal free_len_carry_i_4_n_0 : STD_LOGIC;
  signal free_len_carry_n_0 : STD_LOGIC;
  signal free_len_carry_n_1 : STD_LOGIC;
  signal free_len_carry_n_2 : STD_LOGIC;
  signal free_len_carry_n_3 : STD_LOGIC;
  signal inp_pos0 : STD_LOGIC;
  signal \inp_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \inp_pos[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \inp_pos[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \inp_pos[3]_i_1_n_0\ : STD_LOGIC;
  signal \inp_pos[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \inp_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \inp_pos[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \inp_pos[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \^inp_pos_reg[0]_0\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[0]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[1]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[2]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[3]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[4]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[5]\ : STD_LOGIC;
  signal \inp_pos_reg_n_0_[6]\ : STD_LOGIC;
  signal \last_din[0]_i_10_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_11_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_14_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_15_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_16_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_17_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_18_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_19_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_9_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_18_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_19_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_20_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_21_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_22_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_23_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_24_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_16_n_1\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_17_n_1\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_17_n_2\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_17_n_3\ : STD_LOGIC;
  signal m_bus_ack_i : STD_LOGIC;
  signal mem_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_4__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_i_6_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_2_i_7__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_0 : STD_LOGIC;
  signal mem_reg_0_63_30_31_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal mem_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_0 : STD_LOGIC;
  signal mem_reg_64_127_30_31_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal out_pos0 : STD_LOGIC;
  signal \out_pos[6]_i_3_n_0\ : STD_LOGIC;
  signal \out_pos[6]_i_4_n_0\ : STD_LOGIC;
  signal out_pos_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out_pos_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_fifo_free_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_data_len_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_len_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_len_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_free_len_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_free_len_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_arlen_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axi_arlen_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of data_len_carry : label is 35;
  attribute ADDER_THRESHOLD of \data_len_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout[31]_i_11\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dout[31]_i_14\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dout[31]_i_15\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dout[31]_i_16\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout[31]_i_19\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dout[31]_i_9\ : label is "soft_lutpair225";
  attribute ADDER_THRESHOLD of free_len_carry : label is 35;
  attribute ADDER_THRESHOLD of \free_len_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \inp_pos[1]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \inp_pos[2]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \inp_pos[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \inp_pos[4]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \inp_pos[6]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \inp_pos[6]_i_3__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axi_arlen[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axi_arlen[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_axi_arlen[4]_i_2\ : label is "soft_lutpair226";
  attribute ADDER_THRESHOLD of \m_axi_arlen_reg[6]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \m_axi_arlen_reg[6]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \m_axi_arlen_reg[6]_i_17\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_63_0_2 : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_63_0_2 : label is "tx_fifo/mem_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_12_14 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_12_14 : label is "tx_fifo/mem_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_15_17 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_15_17 : label is "tx_fifo/mem_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_18_20 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_18_20 : label is "tx_fifo/mem_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_21_23 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_21_23 : label is "tx_fifo/mem_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_24_26 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_24_26 : label is "tx_fifo/mem_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_27_29 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_27_29 : label is "tx_fifo/mem_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_30_31 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_30_31 : label is "tx_fifo/mem_reg_0_63_30_31";
  attribute RTL_RAM_TYPE of mem_reg_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_30_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_30_31 : label is 63;
  attribute ram_offset of mem_reg_0_63_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_3_5 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_3_5 : label is "tx_fifo/mem_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_6_8 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_6_8 : label is "tx_fifo/mem_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_63_9_11 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_0_63_9_11 : label is "tx_fifo/mem_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_0_2 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_0_2 : label is "tx_fifo/mem_reg_64_127_0_2";
  attribute RTL_RAM_TYPE of mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_12_14 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_12_14 : label is "tx_fifo/mem_reg_64_127_12_14";
  attribute RTL_RAM_TYPE of mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_15_17 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_15_17 : label is "tx_fifo/mem_reg_64_127_15_17";
  attribute RTL_RAM_TYPE of mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_18_20 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_18_20 : label is "tx_fifo/mem_reg_64_127_18_20";
  attribute RTL_RAM_TYPE of mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_21_23 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_21_23 : label is "tx_fifo/mem_reg_64_127_21_23";
  attribute RTL_RAM_TYPE of mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_24_26 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_24_26 : label is "tx_fifo/mem_reg_64_127_24_26";
  attribute RTL_RAM_TYPE of mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_27_29 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_27_29 : label is "tx_fifo/mem_reg_64_127_27_29";
  attribute RTL_RAM_TYPE of mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of mem_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_30_31 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_30_31 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_30_31 : label is "tx_fifo/mem_reg_64_127_30_31";
  attribute RTL_RAM_TYPE of mem_reg_64_127_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_30_31 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_30_31 : label is 127;
  attribute ram_offset of mem_reg_64_127_30_31 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_30_31 : label is 30;
  attribute ram_slice_end of mem_reg_64_127_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_3_5 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_3_5 : label is "tx_fifo/mem_reg_64_127_3_5";
  attribute RTL_RAM_TYPE of mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_6_8 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_6_8 : label is "tx_fifo/mem_reg_64_127_6_8";
  attribute RTL_RAM_TYPE of mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_64_127_9_11 : label is 4096;
  attribute RTL_RAM_NAME of mem_reg_64_127_9_11 : label is "tx_fifo/mem_reg_64_127_9_11";
  attribute RTL_RAM_TYPE of mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of mem_reg_64_127_9_11 : label is 11;
begin
  \dout_reg[23]_0\ <= \^dout_reg[23]_0\;
  \dout_reg[30]_0\(7 downto 0) <= \^dout_reg[30]_0\(7 downto 0);
  \inp_pos_reg[0]_0\ <= \^inp_pos_reg[0]_0\;
  \out_pos_reg[5]_0\(0) <= \^out_pos_reg[5]_0\(0);
data_len_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data_len_carry_n_0,
      CO(2) => data_len_carry_n_1,
      CO(1) => data_len_carry_n_2,
      CO(0) => data_len_carry_n_3,
      CYINIT => '1',
      DI(3) => \inp_pos_reg_n_0_[3]\,
      DI(2) => \inp_pos_reg_n_0_[2]\,
      DI(1) => \inp_pos_reg_n_0_[1]\,
      DI(0) => \inp_pos_reg_n_0_[0]\,
      O(3 downto 0) => NLW_data_len_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \data_len_carry_i_1__0_n_0\,
      S(2) => \data_len_carry_i_2__0_n_0\,
      S(1) => \data_len_carry_i_3__0_n_0\,
      S(0) => data_len_carry_i_4_n_0
    );
\data_len_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => data_len_carry_n_0,
      CO(3 downto 2) => \NLW_data_len_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_len_carry__0_n_2\,
      CO(0) => \data_len_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \inp_pos_reg_n_0_[5]\,
      DI(0) => \inp_pos_reg_n_0_[4]\,
      O(3) => \NLW_data_len_carry__0_O_UNCONNECTED\(3),
      O(2) => O(0),
      O(1 downto 0) => \NLW_data_len_carry__0_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => \data_len_carry__0_i_1__0_n_0\,
      S(1) => \data_len_carry__0_i_2__0_n_0\,
      S(0) => \data_len_carry__0_i_3__0_n_0\
    );
\data_len_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[6]\,
      I1 => out_pos_reg(6),
      O => \data_len_carry__0_i_1__0_n_0\
    );
\data_len_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => \inp_pos_reg_n_0_[5]\,
      O => \data_len_carry__0_i_2__0_n_0\
    );
\data_len_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[4]\,
      I1 => out_pos_reg(4),
      O => \data_len_carry__0_i_3__0_n_0\
    );
\data_len_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => \inp_pos_reg_n_0_[3]\,
      O => \data_len_carry_i_1__0_n_0\
    );
\data_len_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => \inp_pos_reg_n_0_[2]\,
      O => \data_len_carry_i_2__0_n_0\
    );
\data_len_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pos_reg(1),
      I1 => \inp_pos_reg_n_0_[1]\,
      O => \data_len_carry_i_3__0_n_0\
    );
data_len_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[0]\,
      I1 => out_pos_reg(0),
      O => data_len_carry_i_4_n_0
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_0_2_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_0_2_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(24),
      O => \dout[0]_i_1__0_n_0\
    );
\dout[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_9_11_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_9_11_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(18),
      O => \dout[10]_i_1__0_n_0\
    );
\dout[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_9_11_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_9_11_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(19),
      O => \dout[11]_i_1__0_n_0\
    );
\dout[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_12_14_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_12_14_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(20),
      O => \dout[12]_i_1__0_n_0\
    );
\dout[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_12_14_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_12_14_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(21),
      O => \dout[13]_i_1__0_n_0\
    );
\dout[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_12_14_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_12_14_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(22),
      O => \dout[14]_i_1__0_n_0\
    );
\dout[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_15_17_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_15_17_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(23),
      O => \dout[15]_i_1__0_n_0\
    );
\dout[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_15_17_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_15_17_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(8),
      O => \dout[16]_i_1__0_n_0\
    );
\dout[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_15_17_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_15_17_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(9),
      O => \dout[17]_i_1__0_n_0\
    );
\dout[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_18_20_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_18_20_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(10),
      O => \dout[18]_i_1__0_n_0\
    );
\dout[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_18_20_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_18_20_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(11),
      O => \dout[19]_i_1__0_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_0_2_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_0_2_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(25),
      O => \dout[1]_i_1__0_n_0\
    );
\dout[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_18_20_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_18_20_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(12),
      O => \dout[20]_i_1__0_n_0\
    );
\dout[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_21_23_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_21_23_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(13),
      O => \dout[21]_i_1__0_n_0\
    );
\dout[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_21_23_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_21_23_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(14),
      O => \dout[22]_i_1__0_n_0\
    );
\dout[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_21_23_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_21_23_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(15),
      O => \dout[23]_i_1__0_n_0\
    );
\dout[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_24_26_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_24_26_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(0),
      O => \dout[24]_i_1__0_n_0\
    );
\dout[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_24_26_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_24_26_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(1),
      O => \dout[25]_i_1__0_n_0\
    );
\dout[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_24_26_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_24_26_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(2),
      O => \dout[26]_i_1__0_n_0\
    );
\dout[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_27_29_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_27_29_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(3),
      O => \dout[27]_i_1__0_n_0\
    );
\dout[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_27_29_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_27_29_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(4),
      O => \dout[28]_i_1__0_n_0\
    );
\dout[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_27_29_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_27_29_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(5),
      O => \dout[29]_i_1__0_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_0_2_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_0_2_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(26),
      O => \dout[2]_i_1__0_n_0\
    );
\dout[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_30_31_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_30_31_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(6),
      O => \dout[30]_i_1__0_n_0\
    );
\dout[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \dout[31]_i_5_0\,
      I1 => m_axi_wready,
      I2 => \dout[31]_i_5_1\,
      I3 => m_axi_rvalid,
      I4 => m_axi_cyc,
      O => m_bus_ack_i
    );
\dout[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[0]\,
      I1 => \inp_pos_reg_n_0_[1]\,
      O => \dout[31]_i_11_n_0\
    );
\dout[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFBEEF"
    )
        port map (
      I0 => \dout[31]_i_15_n_0\,
      I1 => \inp_pos_reg_n_0_[4]\,
      I2 => out_pos_reg(4),
      I3 => \dout[31]_i_16_n_0\,
      I4 => \dout[31]_i_17_n_0\,
      I5 => \dout[31]_i_9_n_0\,
      O => \dout[31]_i_12_n_0\
    );
\dout[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009000009"
    )
        port map (
      I0 => \out_pos[6]_i_3_n_0\,
      I1 => \inp_pos_reg_n_0_[6]\,
      I2 => \dout[31]_i_18_n_0\,
      I3 => \mem_reg_0_63_0_2_i_4__0_n_0\,
      I4 => \inp_pos_reg_n_0_[3]\,
      I5 => \dout[31]_i_19_n_0\,
      O => \dout[31]_i_13_n_0\
    );
\dout[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[1]\,
      I1 => \inp_pos_reg_n_0_[0]\,
      I2 => out_pos_reg(2),
      I3 => \inp_pos_reg_n_0_[2]\,
      O => \dout[31]_i_14_n_0\
    );
\dout[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[5]\,
      I1 => \inp_pos[6]_i_3__0_n_0\,
      I2 => out_pos_reg(6),
      I3 => \inp_pos_reg_n_0_[6]\,
      O => \dout[31]_i_15_n_0\
    );
\dout[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[2]\,
      I1 => \inp_pos_reg_n_0_[0]\,
      I2 => \inp_pos_reg_n_0_[1]\,
      I3 => \inp_pos_reg_n_0_[3]\,
      O => \dout[31]_i_16_n_0\
    );
\dout[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFBF7FDFEFBF7FD"
    )
        port map (
      I0 => out_pos_reg(0),
      I1 => out_pos_reg(1),
      I2 => \dout[31]_i_8_n_0\,
      I3 => \inp_pos_reg_n_0_[1]\,
      I4 => \inp_pos_reg_n_0_[0]\,
      I5 => \inp_pos_reg_n_0_[2]\,
      O => \dout[31]_i_17_n_0\
    );
\dout[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB7DEFFFEFFFFB7D"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[0]\,
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => out_pos_reg(1),
      I3 => out_pos_reg(0),
      I4 => out_pos_reg(2),
      I5 => \inp_pos_reg_n_0_[2]\,
      O => \dout[31]_i_18_n_0\
    );
\dout[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FFFF96"
    )
        port map (
      I0 => \out_pos[6]_i_4_n_0\,
      I1 => \inp_pos_reg_n_0_[5]\,
      I2 => out_pos_reg(5),
      I3 => \mem_reg_0_63_0_2_i_3__0_n_0\,
      I4 => \inp_pos_reg_n_0_[4]\,
      O => \dout[31]_i_19_n_0\
    );
\dout[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200022222000"
    )
        port map (
      I0 => start_tx_fifo,
      I1 => rst1,
      I2 => clock_posedge,
      I3 => tx_fifo_re,
      I4 => \^inp_pos_reg[0]_0\,
      I5 => \dout[31]_i_4_n_0\,
      O => \dout[31]_i_1__0_n_0\
    );
\dout[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_30_31_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_30_31_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(7),
      O => \dout[31]_i_2_n_0\
    );
\dout[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000002"
    )
        port map (
      I0 => \dout[31]_i_6_n_0\,
      I1 => \dout[31]_i_7_n_0\,
      I2 => \dout[31]_i_8_n_0\,
      I3 => \inp_pos_reg_n_0_[0]\,
      I4 => out_pos_reg(0),
      I5 => \dout[31]_i_9_n_0\,
      O => \^inp_pos_reg[0]_0\
    );
\dout[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFFFFFDF"
    )
        port map (
      I0 => m_bus_ack_i,
      I1 => \dout_reg[31]_0\,
      I2 => rx_fifo_empty,
      I3 => \dout[31]_i_11_n_0\,
      I4 => \dout[31]_i_7_n_0\,
      I5 => \dout[31]_i_12_n_0\,
      O => \dout[31]_i_4_n_0\
    );
\dout[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A0000000000"
    )
        port map (
      I0 => \dout[31]_i_13_n_0\,
      I1 => \dout[31]_i_12_n_0\,
      I2 => \dout[31]_i_14_n_0\,
      I3 => rx_fifo_empty,
      I4 => \dout_reg[31]_0\,
      I5 => m_bus_ack_i,
      O => dout1
    );
\dout[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => \inp_pos_reg_n_0_[4]\,
      I2 => \inp_pos_reg_n_0_[6]\,
      I3 => out_pos_reg(6),
      I4 => \inp_pos_reg_n_0_[1]\,
      I5 => out_pos_reg(1),
      O => \dout[31]_i_6_n_0\
    );
\dout[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[2]\,
      I1 => out_pos_reg(2),
      O => \dout[31]_i_7_n_0\
    );
\dout[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[3]\,
      I1 => out_pos_reg(3),
      O => \dout[31]_i_8_n_0\
    );
\dout[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[5]\,
      I1 => out_pos_reg(5),
      O => \dout[31]_i_9_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_3_5_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_3_5_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(27),
      O => \dout[3]_i_1__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_3_5_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_3_5_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(28),
      O => \dout[4]_i_1__0_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_3_5_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_3_5_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(29),
      O => \dout[5]_i_1__0_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_6_8_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_6_8_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(30),
      O => \dout[6]_i_1__0_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_6_8_n_1,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_6_8_n_1,
      I4 => out_pos0,
      I5 => m_axi_rdata(31),
      O => \dout[7]_i_1_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_6_8_n_2,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_6_8_n_2,
      I4 => out_pos0,
      I5 => m_axi_rdata(16),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => dout1,
      I1 => mem_reg_64_127_9_11_n_0,
      I2 => \out_pos[6]_i_3_n_0\,
      I3 => mem_reg_0_63_9_11_n_0,
      I4 => out_pos0,
      I5 => m_axi_rdata(17),
      O => \dout[9]_i_1__0_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[0]_i_1__0_n_0\,
      Q => data_out_tx_fifo(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[10]_i_1__0_n_0\,
      Q => data_out_tx_fifo(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[11]_i_1__0_n_0\,
      Q => data_out_tx_fifo(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[12]_i_1__0_n_0\,
      Q => data_out_tx_fifo(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[13]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(2),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[14]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(3),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[15]_i_1__0_n_0\,
      Q => data_out_tx_fifo(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[16]_i_1__0_n_0\,
      Q => data_out_tx_fifo(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[17]_i_1__0_n_0\,
      Q => data_out_tx_fifo(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[18]_i_1__0_n_0\,
      Q => data_out_tx_fifo(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[19]_i_1__0_n_0\,
      Q => data_out_tx_fifo(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[1]_i_1__0_n_0\,
      Q => data_out_tx_fifo(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[20]_i_1__0_n_0\,
      Q => data_out_tx_fifo(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[21]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(4),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[22]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(5),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[23]_i_1__0_n_0\,
      Q => data_out_tx_fifo(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[24]_i_1__0_n_0\,
      Q => data_out_tx_fifo(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[25]_i_1__0_n_0\,
      Q => data_out_tx_fifo(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[26]_i_1__0_n_0\,
      Q => data_out_tx_fifo(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[27]_i_1__0_n_0\,
      Q => data_out_tx_fifo(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[28]_i_1__0_n_0\,
      Q => data_out_tx_fifo(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[29]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(6),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[2]_i_1__0_n_0\,
      Q => data_out_tx_fifo(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[30]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(7),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[31]_i_2_n_0\,
      Q => data_out_tx_fifo(31),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[3]_i_1__0_n_0\,
      Q => data_out_tx_fifo(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[4]_i_1__0_n_0\,
      Q => data_out_tx_fifo(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[5]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(0),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[6]_i_1__0_n_0\,
      Q => \^dout_reg[30]_0\(1),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[7]_i_1_n_0\,
      Q => data_out_tx_fifo(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[8]_i_1__0_n_0\,
      Q => data_out_tx_fifo(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dout[31]_i_1__0_n_0\,
      D => \dout[9]_i_1__0_n_0\,
      Q => data_out_tx_fifo(9),
      R => '0'
    );
free_len_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => free_len_carry_n_0,
      CO(2) => free_len_carry_n_1,
      CO(1) => free_len_carry_n_2,
      CO(0) => free_len_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => out_pos_reg(3 downto 0),
      O(3 downto 0) => tx_fifo_free_len(3 downto 0),
      S(3) => free_len_carry_i_1_n_0,
      S(2) => free_len_carry_i_2_n_0,
      S(1) => free_len_carry_i_3_n_0,
      S(0) => free_len_carry_i_4_n_0
    );
\free_len_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => free_len_carry_n_0,
      CO(3 downto 2) => \NLW_free_len_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \free_len_carry__0_n_2\,
      CO(0) => \free_len_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => out_pos_reg(5 downto 4),
      O(3) => \NLW_free_len_carry__0_O_UNCONNECTED\(3),
      O(2) => \^out_pos_reg[5]_0\(0),
      O(1 downto 0) => tx_fifo_free_len(5 downto 4),
      S(3) => '0',
      S(2) => \free_len_carry__0_i_1_n_0\,
      S(1) => \free_len_carry__0_i_2_n_0\,
      S(0) => \free_len_carry__0_i_3_n_0\
    );
\free_len_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[6]\,
      I1 => out_pos_reg(6),
      I2 => \inp_pos[6]_i_3__0_n_0\,
      I3 => \inp_pos_reg_n_0_[5]\,
      O => \free_len_carry__0_i_1_n_0\
    );
\free_len_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => \inp_pos[6]_i_3__0_n_0\,
      I2 => \inp_pos_reg_n_0_[5]\,
      O => \free_len_carry__0_i_2_n_0\
    );
\free_len_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => \inp_pos_reg_n_0_[2]\,
      I2 => \inp_pos_reg_n_0_[0]\,
      I3 => \inp_pos_reg_n_0_[1]\,
      I4 => \inp_pos_reg_n_0_[3]\,
      I5 => \inp_pos_reg_n_0_[4]\,
      O => \free_len_carry__0_i_3_n_0\
    );
free_len_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => \inp_pos_reg_n_0_[0]\,
      I3 => \inp_pos_reg_n_0_[2]\,
      I4 => \inp_pos_reg_n_0_[3]\,
      O => free_len_carry_i_1_n_0
    );
free_len_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => \inp_pos_reg_n_0_[0]\,
      I2 => \inp_pos_reg_n_0_[1]\,
      I3 => \inp_pos_reg_n_0_[2]\,
      O => free_len_carry_i_2_n_0
    );
free_len_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => out_pos_reg(1),
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => \inp_pos_reg_n_0_[0]\,
      O => free_len_carry_i_3_n_0
    );
free_len_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_pos_reg(0),
      I1 => \inp_pos_reg_n_0_[0]\,
      O => free_len_carry_i_4_n_0
    );
\inp_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[0]\,
      O => \inp_pos[0]_i_1_n_0\
    );
\inp_pos[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[1]\,
      I1 => \inp_pos_reg_n_0_[0]\,
      O => \inp_pos[1]_i_1__0_n_0\
    );
\inp_pos[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[0]\,
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => \inp_pos_reg_n_0_[2]\,
      O => \inp_pos[2]_i_1__0_n_0\
    );
\inp_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[1]\,
      I1 => \inp_pos_reg_n_0_[0]\,
      I2 => \inp_pos_reg_n_0_[2]\,
      I3 => \inp_pos_reg_n_0_[3]\,
      O => \inp_pos[3]_i_1_n_0\
    );
\inp_pos[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[2]\,
      I1 => \inp_pos_reg_n_0_[0]\,
      I2 => \inp_pos_reg_n_0_[1]\,
      I3 => \inp_pos_reg_n_0_[3]\,
      I4 => \inp_pos_reg_n_0_[4]\,
      O => \inp_pos[4]_i_1__0_n_0\
    );
\inp_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[3]\,
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => \inp_pos_reg_n_0_[0]\,
      I3 => \inp_pos_reg_n_0_[2]\,
      I4 => \inp_pos_reg_n_0_[4]\,
      I5 => \inp_pos_reg_n_0_[5]\,
      O => \inp_pos[5]_i_1_n_0\
    );
\inp_pos[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout[31]_i_4_n_0\,
      O => inp_pos0
    );
\inp_pos[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[6]\,
      I1 => \inp_pos_reg_n_0_[5]\,
      I2 => \inp_pos[6]_i_3__0_n_0\,
      O => \inp_pos[6]_i_2__0_n_0\
    );
\inp_pos[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \inp_pos_reg_n_0_[3]\,
      I1 => \inp_pos_reg_n_0_[1]\,
      I2 => \inp_pos_reg_n_0_[0]\,
      I3 => \inp_pos_reg_n_0_[2]\,
      I4 => \inp_pos_reg_n_0_[4]\,
      O => \inp_pos[6]_i_3__0_n_0\
    );
\inp_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[0]_i_1_n_0\,
      Q => \inp_pos_reg_n_0_[0]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[1]_i_1__0_n_0\,
      Q => \inp_pos_reg_n_0_[1]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[2]_i_1__0_n_0\,
      Q => \inp_pos_reg_n_0_[2]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[3]_i_1_n_0\,
      Q => \inp_pos_reg_n_0_[3]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[4]_i_1__0_n_0\,
      Q => \inp_pos_reg_n_0_[4]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[5]_i_1_n_0\,
      Q => \inp_pos_reg_n_0_[5]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\inp_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => inp_pos0,
      D => \inp_pos[6]_i_2__0_n_0\,
      Q => \inp_pos_reg_n_0_[6]\,
      R => \inp_pos_reg[0]_1\(0)
    );
\last_din[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(20),
      I1 => \^dout_reg[30]_0\(5),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(19),
      I5 => \^dout_reg[30]_0\(4),
      O => \last_din[0]_i_10_n_0\
    );
\last_din[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(28),
      I1 => \^dout_reg[30]_0\(7),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(27),
      I5 => \^dout_reg[30]_0\(6),
      O => \last_din[0]_i_11_n_0\
    );
\last_din[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(16),
      I1 => data_out_tx_fifo(18),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(15),
      I5 => data_out_tx_fifo(17),
      O => \last_din[0]_i_14_n_0\
    );
\last_din[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(24),
      I1 => data_out_tx_fifo(26),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(23),
      I5 => data_out_tx_fifo(25),
      O => \last_din[0]_i_15_n_0\
    );
\last_din[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(4),
      I1 => \^dout_reg[30]_0\(1),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(3),
      I5 => \^dout_reg[30]_0\(0),
      O => \last_din[0]_i_16_n_0\
    );
\last_din[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(12),
      I1 => \^dout_reg[30]_0\(3),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(11),
      I5 => \^dout_reg[30]_0\(2),
      O => \last_din[0]_i_17_n_0\
    );
\last_din[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(0),
      I1 => data_out_tx_fifo(2),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(31),
      I5 => data_out_tx_fifo(1),
      O => \last_din[0]_i_18_n_0\
    );
\last_din[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFC0A0CFA0C0"
    )
        port map (
      I0 => data_out_tx_fifo(8),
      I1 => data_out_tx_fifo(10),
      I2 => \last_din_reg[3]\(0),
      I3 => \last_din_reg[3]\(1),
      I4 => data_out_tx_fifo(7),
      I5 => data_out_tx_fifo(9),
      O => \last_din[0]_i_19_n_0\
    );
\last_din[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \last_din[0]_i_8_n_0\,
      I1 => \last_din[0]_i_9_n_0\,
      I2 => bus_4bit_reg,
      I3 => \last_din_reg[3]\(2),
      O => bus_4bit_reg_reg
    );
\last_din[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_tx_fifo(20),
      I1 => data_out_tx_fifo(4),
      I2 => \last_din[0]_i_2\,
      I3 => \last_din[0]_i_2_0\,
      I4 => data_out_tx_fifo(28),
      I5 => data_out_tx_fifo(12),
      O => \dout_reg[20]_1\
    );
\last_din[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \last_din[0]_i_10_n_0\,
      I1 => \last_din[0]_i_11_n_0\,
      I2 => \last_din[0]_i_3\,
      I3 => \last_din[0]_i_3_0\,
      I4 => \last_din[0]_i_14_n_0\,
      I5 => \last_din[0]_i_15_n_0\,
      O => \dout_reg[20]_0\
    );
\last_din[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \last_din[0]_i_16_n_0\,
      I1 => \last_din[0]_i_17_n_0\,
      I2 => \last_din[0]_i_3\,
      I3 => \last_din[0]_i_3_0\,
      I4 => \last_din[0]_i_18_n_0\,
      I5 => \last_din[0]_i_19_n_0\,
      O => \dout_reg[4]_0\
    );
\last_din[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(8),
      I1 => data_out_tx_fifo(0),
      I2 => data_out_tx_fifo(12),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => data_out_tx_fifo(4),
      O => \last_din[0]_i_8_n_0\
    );
\last_din[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(24),
      I1 => data_out_tx_fifo(16),
      I2 => data_out_tx_fifo(28),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => data_out_tx_fifo(20),
      O => \last_din[0]_i_9_n_0\
    );
\last_din[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(25),
      I1 => data_out_tx_fifo(17),
      I2 => \^dout_reg[30]_0\(6),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => \^dout_reg[30]_0\(4),
      O => \dout_reg[25]_0\
    );
\last_din[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(9),
      I1 => data_out_tx_fifo(1),
      I2 => \^dout_reg[30]_0\(2),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => \^dout_reg[30]_0\(0),
      O => \dout_reg[9]_0\
    );
\last_din[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(26),
      I1 => data_out_tx_fifo(18),
      I2 => \^dout_reg[30]_0\(7),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => \^dout_reg[30]_0\(5),
      O => \dout_reg[26]_0\
    );
\last_din[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(10),
      I1 => data_out_tx_fifo(2),
      I2 => \^dout_reg[30]_0\(3),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => \^dout_reg[30]_0\(1),
      O => \dout_reg[10]_0\
    );
\last_din[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFB8B8FFFF"
    )
        port map (
      I0 => \last_din[3]_i_6_n_0\,
      I1 => \last_din_reg[3]\(2),
      I2 => \last_din[3]_i_7_n_0\,
      I3 => \^dout_reg[23]_0\,
      I4 => bus_4bit_reg,
      I5 => \last_din_reg[3]_0\,
      O => \data_index_reg[2]\
    );
\last_din[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(11),
      I1 => data_out_tx_fifo(3),
      I2 => data_out_tx_fifo(15),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => data_out_tx_fifo(7),
      O => \last_din[3]_i_6_n_0\
    );
\last_din[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => data_out_tx_fifo(27),
      I1 => data_out_tx_fifo(19),
      I2 => data_out_tx_fifo(31),
      I3 => \last_din_reg[3]\(1),
      I4 => \last_din_reg[3]\(0),
      I5 => data_out_tx_fifo(23),
      O => \last_din[3]_i_7_n_0\
    );
\last_din[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_tx_fifo(23),
      I1 => data_out_tx_fifo(7),
      I2 => \last_din[0]_i_2\,
      I3 => \last_din[0]_i_2_0\,
      I4 => data_out_tx_fifo(31),
      I5 => data_out_tx_fifo(15),
      O => \^dout_reg[23]_0\
    );
\m_axi_arlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tx_fifo_free_len(0),
      I1 => CO(0),
      I2 => Q(0),
      O => \bus_adr_o_reg[8]\(0)
    );
\m_axi_arlen[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => tx_fifo_free_len(0),
      I3 => tx_fifo_free_len(1),
      O => \bus_adr_o_reg[8]\(1)
    );
\m_axi_arlen[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => Q(2),
      I1 => tx_fifo_free_len(0),
      I2 => tx_fifo_free_len(1),
      I3 => CO(0),
      I4 => tx_fifo_free_len(2),
      O => \bus_adr_o_reg[8]\(2)
    );
\m_axi_arlen[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => Q(3),
      I1 => tx_fifo_free_len(1),
      I2 => tx_fifo_free_len(0),
      I3 => tx_fifo_free_len(2),
      I4 => CO(0),
      I5 => tx_fifo_free_len(3),
      O => \bus_adr_o_reg[8]\(3)
    );
\m_axi_arlen[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => Q(4),
      I1 => tx_fifo_free_len(2),
      I2 => \m_axi_arlen[4]_i_2_n_0\,
      I3 => tx_fifo_free_len(3),
      I4 => CO(0),
      I5 => tx_fifo_free_len(4),
      O => \bus_adr_o_reg[8]\(4)
    );
\m_axi_arlen[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_fifo_free_len(0),
      I1 => tx_fifo_free_len(1),
      O => \m_axi_arlen[4]_i_2_n_0\
    );
\m_axi_arlen[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C535"
    )
        port map (
      I0 => Q(5),
      I1 => \m_axi_arlen[6]_i_2_n_0\,
      I2 => CO(0),
      I3 => tx_fifo_free_len(5),
      O => \bus_adr_o_reg[8]\(5)
    );
\m_axi_arlen[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => Q(6),
      I1 => \m_axi_arlen[6]_i_2_n_0\,
      I2 => tx_fifo_free_len(5),
      I3 => CO(0),
      I4 => \^out_pos_reg[5]_0\(0),
      O => \bus_adr_o_reg[8]\(6)
    );
\m_axi_arlen[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^out_pos_reg[5]_0\(0),
      O => \m_axi_arlen[6]_i_18_n_0\
    );
\m_axi_arlen[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => tx_fifo_free_len(5),
      O => \m_axi_arlen[6]_i_19_n_0\
    );
\m_axi_arlen[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tx_fifo_free_len(3),
      I1 => tx_fifo_free_len(1),
      I2 => tx_fifo_free_len(0),
      I3 => tx_fifo_free_len(2),
      I4 => tx_fifo_free_len(4),
      O => \m_axi_arlen[6]_i_2_n_0\
    );
\m_axi_arlen[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => tx_fifo_free_len(4),
      O => \m_axi_arlen[6]_i_20_n_0\
    );
\m_axi_arlen[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => tx_fifo_free_len(3),
      O => \m_axi_arlen[6]_i_21_n_0\
    );
\m_axi_arlen[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => tx_fifo_free_len(2),
      O => \m_axi_arlen[6]_i_22_n_0\
    );
\m_axi_arlen[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => tx_fifo_free_len(1),
      O => \m_axi_arlen[6]_i_23_n_0\
    );
\m_axi_arlen[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => tx_fifo_free_len(0),
      O => \m_axi_arlen[6]_i_24_n_0\
    );
\m_axi_arlen_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_arlen_reg[6]_i_16_n_0\,
      CO(3 downto 1) => \NLW_m_axi_arlen_reg[6]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_axi_arlen_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_m_axi_arlen_reg[6]_i_15_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tx_burst_len2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => Q(9 downto 8)
    );
\m_axi_arlen_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_arlen_reg[6]_i_17_n_0\,
      CO(3) => \m_axi_arlen_reg[6]_i_16_n_0\,
      CO(2) => \m_axi_arlen_reg[6]_i_16_n_1\,
      CO(1) => \m_axi_arlen_reg[6]_i_16_n_2\,
      CO(0) => \m_axi_arlen_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => tx_burst_len2(7 downto 4),
      S(3) => Q(7),
      S(2) => \m_axi_arlen[6]_i_18_n_0\,
      S(1) => \m_axi_arlen[6]_i_19_n_0\,
      S(0) => \m_axi_arlen[6]_i_20_n_0\
    );
\m_axi_arlen_reg[6]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_arlen_reg[6]_i_17_n_0\,
      CO(2) => \m_axi_arlen_reg[6]_i_17_n_1\,
      CO(1) => \m_axi_arlen_reg[6]_i_17_n_2\,
      CO(0) => \m_axi_arlen_reg[6]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => tx_burst_len2(3 downto 0),
      S(3) => \m_axi_arlen[6]_i_21_n_0\,
      S(2) => \m_axi_arlen[6]_i_22_n_0\,
      S(1) => \m_axi_arlen[6]_i_23_n_0\,
      S(0) => \m_axi_arlen[6]_i_24_n_0\
    );
mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(24),
      DIB => m_axi_rdata(25),
      DIC => m_axi_rdata(26),
      DID => '0',
      DOA => mem_reg_0_63_0_2_n_0,
      DOB => mem_reg_0_63_0_2_n_1,
      DOC => mem_reg_0_63_0_2_n_2,
      DOD => NLW_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rst1,
      I1 => start_tx_fifo,
      I2 => \dout[31]_i_4_n_0\,
      I3 => \inp_pos_reg_n_0_[6]\,
      O => mem_reg_0_63_0_2_i_1_n_0
    );
\mem_reg_0_63_0_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => out_pos_reg(5),
      I1 => out_pos_reg(4),
      I2 => out_pos_reg(3),
      I3 => out_pos_reg(0),
      I4 => out_pos_reg(1),
      I5 => out_pos_reg(2),
      O => \mem_reg_0_63_0_2_i_2__0_n_0\
    );
\mem_reg_0_63_0_2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => out_pos_reg(4),
      I1 => out_pos_reg(2),
      I2 => out_pos_reg(1),
      I3 => out_pos_reg(0),
      I4 => out_pos_reg(3),
      O => \mem_reg_0_63_0_2_i_3__0_n_0\
    );
\mem_reg_0_63_0_2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_pos_reg(3),
      I1 => out_pos_reg(0),
      I2 => out_pos_reg(1),
      I3 => out_pos_reg(2),
      O => \mem_reg_0_63_0_2_i_4__0_n_0\
    );
mem_reg_0_63_0_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => out_pos_reg(1),
      I2 => out_pos_reg(0),
      O => mem_reg_0_63_0_2_i_5_n_0
    );
mem_reg_0_63_0_2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_pos_reg(0),
      I1 => out_pos_reg(1),
      O => mem_reg_0_63_0_2_i_6_n_0
    );
\mem_reg_0_63_0_2_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pos_reg(0),
      O => \mem_reg_0_63_0_2_i_7__0_n_0\
    );
mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(20),
      DIB => m_axi_rdata(21),
      DIC => m_axi_rdata(22),
      DID => '0',
      DOA => mem_reg_0_63_12_14_n_0,
      DOB => mem_reg_0_63_12_14_n_1,
      DOC => mem_reg_0_63_12_14_n_2,
      DOD => NLW_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(23),
      DIB => m_axi_rdata(8),
      DIC => m_axi_rdata(9),
      DID => '0',
      DOA => mem_reg_0_63_15_17_n_0,
      DOB => mem_reg_0_63_15_17_n_1,
      DOC => mem_reg_0_63_15_17_n_2,
      DOD => NLW_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(10),
      DIB => m_axi_rdata(11),
      DIC => m_axi_rdata(12),
      DID => '0',
      DOA => mem_reg_0_63_18_20_n_0,
      DOB => mem_reg_0_63_18_20_n_1,
      DOC => mem_reg_0_63_18_20_n_2,
      DOD => NLW_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(13),
      DIB => m_axi_rdata(14),
      DIC => m_axi_rdata(15),
      DID => '0',
      DOA => mem_reg_0_63_21_23_n_0,
      DOB => mem_reg_0_63_21_23_n_1,
      DOC => mem_reg_0_63_21_23_n_2,
      DOD => NLW_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(0),
      DIB => m_axi_rdata(1),
      DIC => m_axi_rdata(2),
      DID => '0',
      DOA => mem_reg_0_63_24_26_n_0,
      DOB => mem_reg_0_63_24_26_n_1,
      DOC => mem_reg_0_63_24_26_n_2,
      DOD => NLW_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(3),
      DIB => m_axi_rdata(4),
      DIC => m_axi_rdata(5),
      DID => '0',
      DOA => mem_reg_0_63_27_29_n_0,
      DOB => mem_reg_0_63_27_29_n_1,
      DOC => mem_reg_0_63_27_29_n_2,
      DOD => NLW_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(6),
      DIB => m_axi_rdata(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_0_63_30_31_n_0,
      DOB => mem_reg_0_63_30_31_n_1,
      DOC => NLW_mem_reg_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(27),
      DIB => m_axi_rdata(28),
      DIC => m_axi_rdata(29),
      DID => '0',
      DOA => mem_reg_0_63_3_5_n_0,
      DOB => mem_reg_0_63_3_5_n_1,
      DOC => mem_reg_0_63_3_5_n_2,
      DOD => NLW_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(30),
      DIB => m_axi_rdata(31),
      DIC => m_axi_rdata(16),
      DID => '0',
      DOA => mem_reg_0_63_6_8_n_0,
      DOB => mem_reg_0_63_6_8_n_1,
      DOC => mem_reg_0_63_6_8_n_2,
      DOD => NLW_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(17),
      DIB => m_axi_rdata(18),
      DIC => m_axi_rdata(19),
      DID => '0',
      DOA => mem_reg_0_63_9_11_n_0,
      DOB => mem_reg_0_63_9_11_n_1,
      DOC => mem_reg_0_63_9_11_n_2,
      DOD => NLW_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_0_63_0_2_i_1_n_0
    );
mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(24),
      DIB => m_axi_rdata(25),
      DIC => m_axi_rdata(26),
      DID => '0',
      DOA => mem_reg_64_127_0_2_n_0,
      DOB => mem_reg_64_127_0_2_n_1,
      DOC => mem_reg_64_127_0_2_n_2,
      DOD => NLW_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rst1,
      I1 => start_tx_fifo,
      I2 => \dout[31]_i_4_n_0\,
      I3 => \inp_pos_reg_n_0_[6]\,
      O => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(20),
      DIB => m_axi_rdata(21),
      DIC => m_axi_rdata(22),
      DID => '0',
      DOA => mem_reg_64_127_12_14_n_0,
      DOB => mem_reg_64_127_12_14_n_1,
      DOC => mem_reg_64_127_12_14_n_2,
      DOD => NLW_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(23),
      DIB => m_axi_rdata(8),
      DIC => m_axi_rdata(9),
      DID => '0',
      DOA => mem_reg_64_127_15_17_n_0,
      DOB => mem_reg_64_127_15_17_n_1,
      DOC => mem_reg_64_127_15_17_n_2,
      DOD => NLW_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(10),
      DIB => m_axi_rdata(11),
      DIC => m_axi_rdata(12),
      DID => '0',
      DOA => mem_reg_64_127_18_20_n_0,
      DOB => mem_reg_64_127_18_20_n_1,
      DOC => mem_reg_64_127_18_20_n_2,
      DOD => NLW_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(13),
      DIB => m_axi_rdata(14),
      DIC => m_axi_rdata(15),
      DID => '0',
      DOA => mem_reg_64_127_21_23_n_0,
      DOB => mem_reg_64_127_21_23_n_1,
      DOC => mem_reg_64_127_21_23_n_2,
      DOD => NLW_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(0),
      DIB => m_axi_rdata(1),
      DIC => m_axi_rdata(2),
      DID => '0',
      DOA => mem_reg_64_127_24_26_n_0,
      DOB => mem_reg_64_127_24_26_n_1,
      DOC => mem_reg_64_127_24_26_n_2,
      DOD => NLW_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(3),
      DIB => m_axi_rdata(4),
      DIC => m_axi_rdata(5),
      DID => '0',
      DOA => mem_reg_64_127_27_29_n_0,
      DOB => mem_reg_64_127_27_29_n_1,
      DOC => mem_reg_64_127_27_29_n_2,
      DOD => NLW_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(6),
      DIB => m_axi_rdata(7),
      DIC => '0',
      DID => '0',
      DOA => mem_reg_64_127_30_31_n_0,
      DOB => mem_reg_64_127_30_31_n_1,
      DOC => NLW_mem_reg_64_127_30_31_DOC_UNCONNECTED,
      DOD => NLW_mem_reg_64_127_30_31_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(27),
      DIB => m_axi_rdata(28),
      DIC => m_axi_rdata(29),
      DID => '0',
      DOA => mem_reg_64_127_3_5_n_0,
      DOB => mem_reg_64_127_3_5_n_1,
      DOC => mem_reg_64_127_3_5_n_2,
      DOD => NLW_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(30),
      DIB => m_axi_rdata(31),
      DIC => m_axi_rdata(16),
      DID => '0',
      DOA => mem_reg_64_127_6_8_n_0,
      DOB => mem_reg_64_127_6_8_n_1,
      DOC => mem_reg_64_127_6_8_n_2,
      DOD => NLW_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRA(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRA(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRA(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRA(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRA(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRB(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRB(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRB(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRB(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRB(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRB(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRC(5) => \mem_reg_0_63_0_2_i_2__0_n_0\,
      ADDRC(4) => \mem_reg_0_63_0_2_i_3__0_n_0\,
      ADDRC(3) => \mem_reg_0_63_0_2_i_4__0_n_0\,
      ADDRC(2) => mem_reg_0_63_0_2_i_5_n_0,
      ADDRC(1) => mem_reg_0_63_0_2_i_6_n_0,
      ADDRC(0) => \mem_reg_0_63_0_2_i_7__0_n_0\,
      ADDRD(5) => \inp_pos_reg_n_0_[5]\,
      ADDRD(4) => \inp_pos_reg_n_0_[4]\,
      ADDRD(3) => \inp_pos_reg_n_0_[3]\,
      ADDRD(2) => \inp_pos_reg_n_0_[2]\,
      ADDRD(1) => \inp_pos_reg_n_0_[1]\,
      ADDRD(0) => \inp_pos_reg_n_0_[0]\,
      DIA => m_axi_rdata(17),
      DIB => m_axi_rdata(18),
      DIC => m_axi_rdata(19),
      DID => '0',
      DOA => mem_reg_64_127_9_11_n_0,
      DOB => mem_reg_64_127_9_11_n_1,
      DOC => mem_reg_64_127_9_11_n_2,
      DOD => NLW_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => mem_reg_64_127_0_2_i_1_n_0
    );
\out_pos[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^inp_pos_reg[0]_0\,
      I1 => clock_posedge,
      I2 => tx_fifo_re,
      O => out_pos0
    );
\out_pos[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_pos_reg(6),
      I1 => out_pos_reg(5),
      I2 => \out_pos[6]_i_4_n_0\,
      O => \out_pos[6]_i_3_n_0\
    );
\out_pos[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => out_pos_reg(2),
      I1 => out_pos_reg(1),
      I2 => out_pos_reg(0),
      I3 => out_pos_reg(3),
      I4 => out_pos_reg(4),
      O => \out_pos[6]_i_4_n_0\
    );
\out_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \mem_reg_0_63_0_2_i_7__0_n_0\,
      Q => out_pos_reg(0),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => mem_reg_0_63_0_2_i_6_n_0,
      Q => out_pos_reg(1),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => mem_reg_0_63_0_2_i_5_n_0,
      Q => out_pos_reg(2),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \mem_reg_0_63_0_2_i_4__0_n_0\,
      Q => out_pos_reg(3),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \mem_reg_0_63_0_2_i_3__0_n_0\,
      Q => out_pos_reg(4),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \mem_reg_0_63_0_2_i_2__0_n_0\,
      Q => out_pos_reg(5),
      R => \inp_pos_reg[0]_1\(0)
    );
\out_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => out_pos0,
      D => \out_pos[6]_i_3_n_0\,
      Q => out_pos_reg(6),
      R => \inp_pos_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_master is
  port (
    rst1 : out STD_LOGIC;
    cmd_setting : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_start_tx : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_status_reg_reg[0]_0\ : out STD_LOGIC;
    sd_insert_ie_reg : out STD_LOGIC;
    \read_addr_reg[3]\ : out STD_LOGIC;
    rst0 : out STD_LOGIC;
    \cmd_o_reg[38]_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    watchdog_enable_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \int_status_reg_reg[0]_1\ : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    cmd_finish : in STD_LOGIC;
    \int_status_reg_reg[2]_0\ : in STD_LOGIC;
    \state[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_3\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    sd_insert_int : in STD_LOGIC;
    sd_remove_ie : in STD_LOGIC;
    interrupt_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_reg[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_reg[1]\ : in STD_LOGIC;
    data_int_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \s_axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \s_axi_rdata_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_rst : in STD_LOGIC;
    \s_axi_rdata_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg[12]\ : in STD_LOGIC;
    \s_axi_rdata_reg[16]\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[12]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[26]\ : in STD_LOGIC;
    \cmd_o_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_rdata_reg[10]_2\ : in STD_LOGIC;
    \s_axi_rdata[4]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[28]\ : in STD_LOGIC;
    \s_axi_rdata[0]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata[1]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]_0\ : in STD_LOGIC;
    index_ok_o : in STD_LOGIC;
    crc_ok_o : in STD_LOGIC;
    \int_status_reg_reg[1]_0\ : in STD_LOGIC;
    \int_status_reg_reg[1]_1\ : in STD_LOGIC;
    \response_0_o_reg[31]_0\ : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_master is
  signal cmd_int_status_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^cmd_setting\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cmd_start_tx\ : STD_LOGIC;
  signal expect_response_i_1_n_0 : STD_LOGIC;
  signal go_idle : STD_LOGIC;
  signal go_idle_o_i_1_n_0 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \int_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_7_n_0 : STD_LOGIC;
  signal \response_0_o[31]_i_1_n_0\ : STD_LOGIC;
  signal response_0_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_1_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_2_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_3_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \^rst1\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal start_xfr_o_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal watchdog : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \watchdog[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[24]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[24]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[9]_i_1__0_n_0\ : STD_LOGIC;
  signal watchdog_alarm0 : STD_LOGIC;
  signal watchdog_alarm_i_10_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_11_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_12_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_13_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_14_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_16_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_17_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_18_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_19_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_1_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_20_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_21_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_22_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_23_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_24_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_25_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_26_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_27_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_28_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_29_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_30_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_31_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_4_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_5_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_7_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_8_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_9_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_15_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_15_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_15_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_15_n_3 : STD_LOGIC;
  signal watchdog_alarm_reg_i_3_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_3_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_3_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_3_n_3 : STD_LOGIC;
  signal watchdog_alarm_reg_i_6_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_6_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_6_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_6_n_3 : STD_LOGIC;
  signal watchdog_alarm_reg_n_0 : STD_LOGIC;
  signal watchdog_enable : STD_LOGIC;
  signal watchdog_enable_i_1_n_0 : STD_LOGIC;
  signal watchdog_enable_i_2_n_0 : STD_LOGIC;
  signal watchdog_enable_i_3_n_0 : STD_LOGIC;
  signal watchdog_enable_i_4_n_0 : STD_LOGIC;
  signal watchdog_enable_i_5_n_0 : STD_LOGIC;
  signal watchdog_enable_i_6_n_0 : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[0]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[10]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[11]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[12]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[13]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[14]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[15]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[16]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[17]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[18]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[19]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[1]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[20]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[21]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[22]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[23]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[24]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[3]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[4]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[5]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[6]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[7]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[8]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_watchdog_alarm_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_watchdog_alarm_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_watchdog_alarm_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_watchdog_alarm_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_watchdog_alarm_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_reg[24]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_status_reg[1]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_status_reg[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_status_reg[4]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_4 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_6 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute SOFT_HLUTNM of \watchdog[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \watchdog[23]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \watchdog[24]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1__0\ : label is "soft_lutpair106";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_15 : label is 11;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_6 : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \watchdog_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[8]_i_2\ : label is 35;
begin
  cmd_setting(1 downto 0) <= \^cmd_setting\(1 downto 0);
  cmd_start_tx <= \^cmd_start_tx\;
  rst1 <= \^rst1\;
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \int_status_reg_reg_n_0_[0]\,
      O => \state_reg[2]_0\(0)
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \int_status_reg_reg_n_0_[0]\,
      I1 => \int_status_reg_reg_n_0_[1]\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      O => \int_status_reg_reg[0]_0\
    );
bus_wait_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(0),
      I1 => ctrl_rst,
      O => \^rst1\
    );
\cmd_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(0),
      Q => \cmd_o_reg[38]_0\(0),
      R => \^rst1\
    );
\cmd_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(10),
      Q => \cmd_o_reg[38]_0\(10),
      R => \^rst1\
    );
\cmd_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(11),
      Q => \cmd_o_reg[38]_0\(11),
      R => \^rst1\
    );
\cmd_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(12),
      Q => \cmd_o_reg[38]_0\(12),
      R => \^rst1\
    );
\cmd_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(13),
      Q => \cmd_o_reg[38]_0\(13),
      R => \^rst1\
    );
\cmd_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(14),
      Q => \cmd_o_reg[38]_0\(14),
      R => \^rst1\
    );
\cmd_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(15),
      Q => \cmd_o_reg[38]_0\(15),
      R => \^rst1\
    );
\cmd_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(16),
      Q => \cmd_o_reg[38]_0\(16),
      R => \^rst1\
    );
\cmd_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(17),
      Q => \cmd_o_reg[38]_0\(17),
      R => \^rst1\
    );
\cmd_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(18),
      Q => \cmd_o_reg[38]_0\(18),
      R => \^rst1\
    );
\cmd_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(19),
      Q => \cmd_o_reg[38]_0\(19),
      R => \^rst1\
    );
\cmd_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(1),
      Q => \cmd_o_reg[38]_0\(1),
      R => \^rst1\
    );
\cmd_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(20),
      Q => \cmd_o_reg[38]_0\(20),
      R => \^rst1\
    );
\cmd_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(21),
      Q => \cmd_o_reg[38]_0\(21),
      R => \^rst1\
    );
\cmd_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(22),
      Q => \cmd_o_reg[38]_0\(22),
      R => \^rst1\
    );
\cmd_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(23),
      Q => \cmd_o_reg[38]_0\(23),
      R => \^rst1\
    );
\cmd_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(24),
      Q => \cmd_o_reg[38]_0\(24),
      R => \^rst1\
    );
\cmd_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(25),
      Q => \cmd_o_reg[38]_0\(25),
      R => \^rst1\
    );
\cmd_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(26),
      Q => \cmd_o_reg[38]_0\(26),
      R => \^rst1\
    );
\cmd_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(27),
      Q => \cmd_o_reg[38]_0\(27),
      R => \^rst1\
    );
\cmd_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(28),
      Q => \cmd_o_reg[38]_0\(28),
      R => \^rst1\
    );
\cmd_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(29),
      Q => \cmd_o_reg[38]_0\(29),
      R => \^rst1\
    );
\cmd_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(2),
      Q => \cmd_o_reg[38]_0\(2),
      R => \^rst1\
    );
\cmd_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(30),
      Q => \cmd_o_reg[38]_0\(30),
      R => \^rst1\
    );
\cmd_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(31),
      Q => \cmd_o_reg[38]_0\(31),
      R => \^rst1\
    );
\cmd_o_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(8),
      Q => \cmd_o_reg[38]_0\(32),
      R => \^rst1\
    );
\cmd_o_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(9),
      Q => \cmd_o_reg[38]_0\(33),
      R => \^rst1\
    );
\cmd_o_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(10),
      Q => \cmd_o_reg[38]_0\(34),
      R => \^rst1\
    );
\cmd_o_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(11),
      Q => \cmd_o_reg[38]_0\(35),
      R => \^rst1\
    );
\cmd_o_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(12),
      Q => \cmd_o_reg[38]_0\(36),
      R => \^rst1\
    );
\cmd_o_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(13),
      Q => \cmd_o_reg[38]_0\(37),
      R => \^rst1\
    );
\cmd_o_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => '1',
      Q => \cmd_o_reg[38]_0\(38),
      R => \^rst1\
    );
\cmd_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(3),
      Q => \cmd_o_reg[38]_0\(3),
      R => \^rst1\
    );
\cmd_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(4),
      Q => \cmd_o_reg[38]_0\(4),
      R => \^rst1\
    );
\cmd_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(5),
      Q => \cmd_o_reg[38]_0\(5),
      R => \^rst1\
    );
\cmd_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(6),
      Q => \cmd_o_reg[38]_0\(6),
      R => \^rst1\
    );
\cmd_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(7),
      Q => \cmd_o_reg[38]_0\(7),
      R => \^rst1\
    );
\cmd_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(8),
      Q => \cmd_o_reg[38]_0\(8),
      R => \^rst1\
    );
\cmd_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_o_reg[31]_0\(9),
      Q => \cmd_o_reg[38]_0\(9),
      R => \^rst1\
    );
expect_response_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => expect_response_i_1_n_0
    );
expect_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => expect_response_i_1_n_0,
      Q => \^cmd_setting\(0),
      R => \^rst1\
    );
go_idle_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FF00080000"
    )
        port map (
      I0 => watchdog_alarm_reg_n_0,
      I1 => clock_posedge,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => go_idle,
      O => go_idle_o_i_1_n_0
    );
go_idle_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => go_idle_o_i_1_n_0,
      Q => go_idle,
      R => \^rst1\
    );
\int_status_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => \int_status_reg_reg[2]_0\,
      I3 => watchdog_enable_i_1_n_0,
      I4 => \int_status_reg_reg_n_0_[0]\,
      O => \int_status_reg[0]_i_1_n_0\
    );
\int_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[1]_i_2_n_0\,
      I2 => \int_status_reg_reg[1]_0\,
      I3 => \int_status_reg[1]_i_4_n_0\,
      I4 => \int_status_reg_reg[1]_1\,
      I5 => \int_status_reg_reg_n_0_[1]\,
      O => \int_status_reg[1]_i_1_n_0\
    );
\int_status_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => \int_status_reg_reg[2]_0\,
      I1 => watchdog_alarm_reg_n_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => clock_posedge,
      O => \int_status_reg[1]_i_2_n_0\
    );
\int_status_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => cmd_finish,
      O => \int_status_reg[1]_i_4_n_0\
    );
\int_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAA808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg_reg[2]_0\,
      I2 => watchdog_enable_i_1_n_0,
      I3 => watchdog_alarm_reg_n_0,
      I4 => \int_status_reg[2]_i_2_n_0\,
      I5 => \int_status_reg_reg_n_0_[2]\,
      O => \int_status_reg[2]_i_1_n_0\
    );
\int_status_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => clock_posedge,
      O => \int_status_reg[2]_i_2_n_0\
    );
\int_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => Q(3),
      I3 => crc_ok_o,
      I4 => \int_status_reg[4]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[3]\,
      O => \int_status_reg[3]_i_1_n_0\
    );
\int_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \int_status_reg_reg[0]_1\,
      I1 => clock_posedge,
      I2 => \^rst1\,
      O => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => Q(4),
      I3 => index_ok_o,
      I4 => \int_status_reg[4]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[4]\,
      O => \int_status_reg[4]_i_2_n_0\
    );
\int_status_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => cmd_finish,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => clock_posedge,
      I5 => watchdog_alarm_reg_n_0,
      O => \int_status_reg[4]_i_3_n_0\
    );
\int_status_reg[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \int_status_reg_reg[2]_0\,
      O => \int_status_reg[4]_i_4_n_0\
    );
\int_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[0]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[0]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[1]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[1]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[2]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[2]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[3]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[3]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[4]_i_2_n_0\,
      Q => \int_status_reg_reg_n_0_[4]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB8B8B8"
    )
        port map (
      I0 => interrupt,
      I1 => sd_insert_int,
      I2 => sd_remove_ie,
      I3 => interrupt_0(4),
      I4 => cmd_int_status_reg(4),
      I5 => interrupt_INST_0_i_5_n_0,
      O => sd_insert_ie_reg
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \int_status_reg_reg_n_0_[4]\,
      O => cmd_int_status_reg(4)
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
        port map (
      I0 => \int_status_reg_reg_n_0_[2]\,
      I1 => interrupt_INST_0_i_6_n_0,
      I2 => interrupt_0(2),
      I3 => \int_status_reg_reg_n_0_[3]\,
      I4 => interrupt_0(3),
      I5 => interrupt_INST_0_i_7_n_0,
      O => interrupt_INST_0_i_5_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => interrupt_INST_0_i_6_n_0
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => interrupt_0(1),
      I1 => \int_status_reg_reg_n_0_[1]\,
      I2 => interrupt_0(0),
      I3 => interrupt_INST_0_i_6_n_0,
      I4 => \int_status_reg_reg_n_0_[0]\,
      O => interrupt_INST_0_i_7_n_0
    );
long_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(1),
      Q => \^cmd_setting\(1),
      R => \^rst1\
    );
\response_0_o[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => watchdog_alarm_reg_n_0,
      I1 => \int_status_reg[2]_i_2_n_0\,
      I2 => cmd_finish,
      I3 => \^cmd_setting\(0),
      O => \response_0_o[31]_i_1_n_0\
    );
\response_0_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(88),
      Q => response_0_reg(0),
      R => \^rst1\
    );
\response_0_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(98),
      Q => response_0_reg(10),
      R => \^rst1\
    );
\response_0_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(99),
      Q => response_0_reg(11),
      R => \^rst1\
    );
\response_0_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(100),
      Q => response_0_reg(12),
      R => \^rst1\
    );
\response_0_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(101),
      Q => response_0_reg(13),
      R => \^rst1\
    );
\response_0_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(102),
      Q => response_0_reg(14),
      R => \^rst1\
    );
\response_0_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(103),
      Q => response_0_reg(15),
      R => \^rst1\
    );
\response_0_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(104),
      Q => response_0_reg(16),
      R => \^rst1\
    );
\response_0_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(105),
      Q => response_0_reg(17),
      R => \^rst1\
    );
\response_0_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(106),
      Q => response_0_reg(18),
      R => \^rst1\
    );
\response_0_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(107),
      Q => response_0_reg(19),
      R => \^rst1\
    );
\response_0_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(89),
      Q => response_0_reg(1),
      R => \^rst1\
    );
\response_0_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(108),
      Q => response_0_reg(20),
      R => \^rst1\
    );
\response_0_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(109),
      Q => response_0_reg(21),
      R => \^rst1\
    );
\response_0_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(110),
      Q => response_0_reg(22),
      R => \^rst1\
    );
\response_0_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(111),
      Q => response_0_reg(23),
      R => \^rst1\
    );
\response_0_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(112),
      Q => response_0_reg(24),
      R => \^rst1\
    );
\response_0_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(113),
      Q => response_0_reg(25),
      R => \^rst1\
    );
\response_0_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(114),
      Q => response_0_reg(26),
      R => \^rst1\
    );
\response_0_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(115),
      Q => response_0_reg(27),
      R => \^rst1\
    );
\response_0_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(116),
      Q => response_0_reg(28),
      R => \^rst1\
    );
\response_0_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(117),
      Q => response_0_reg(29),
      R => \^rst1\
    );
\response_0_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(90),
      Q => response_0_reg(2),
      R => \^rst1\
    );
\response_0_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(118),
      Q => response_0_reg(30),
      R => \^rst1\
    );
\response_0_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(119),
      Q => response_0_reg(31),
      R => \^rst1\
    );
\response_0_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(91),
      Q => response_0_reg(3),
      R => \^rst1\
    );
\response_0_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(92),
      Q => response_0_reg(4),
      R => \^rst1\
    );
\response_0_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(93),
      Q => response_0_reg(5),
      R => \^rst1\
    );
\response_0_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(94),
      Q => response_0_reg(6),
      R => \^rst1\
    );
\response_0_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(95),
      Q => response_0_reg(7),
      R => \^rst1\
    );
\response_0_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(96),
      Q => response_0_reg(8),
      R => \^rst1\
    );
\response_0_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(97),
      Q => response_0_reg(9),
      R => \^rst1\
    );
\response_1_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(56),
      Q => response_1_reg(0),
      R => \^rst1\
    );
\response_1_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(66),
      Q => response_1_reg(10),
      R => \^rst1\
    );
\response_1_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(67),
      Q => response_1_reg(11),
      R => \^rst1\
    );
\response_1_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(68),
      Q => response_1_reg(12),
      R => \^rst1\
    );
\response_1_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(69),
      Q => response_1_reg(13),
      R => \^rst1\
    );
\response_1_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(70),
      Q => response_1_reg(14),
      R => \^rst1\
    );
\response_1_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(71),
      Q => response_1_reg(15),
      R => \^rst1\
    );
\response_1_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(72),
      Q => response_1_reg(16),
      R => \^rst1\
    );
\response_1_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(73),
      Q => response_1_reg(17),
      R => \^rst1\
    );
\response_1_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(74),
      Q => response_1_reg(18),
      R => \^rst1\
    );
\response_1_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(75),
      Q => response_1_reg(19),
      R => \^rst1\
    );
\response_1_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(57),
      Q => response_1_reg(1),
      R => \^rst1\
    );
\response_1_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(76),
      Q => response_1_reg(20),
      R => \^rst1\
    );
\response_1_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(77),
      Q => response_1_reg(21),
      R => \^rst1\
    );
\response_1_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(78),
      Q => response_1_reg(22),
      R => \^rst1\
    );
\response_1_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(79),
      Q => response_1_reg(23),
      R => \^rst1\
    );
\response_1_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(80),
      Q => response_1_reg(24),
      R => \^rst1\
    );
\response_1_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(81),
      Q => response_1_reg(25),
      R => \^rst1\
    );
\response_1_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(82),
      Q => response_1_reg(26),
      R => \^rst1\
    );
\response_1_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(83),
      Q => response_1_reg(27),
      R => \^rst1\
    );
\response_1_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(84),
      Q => response_1_reg(28),
      R => \^rst1\
    );
\response_1_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(85),
      Q => response_1_reg(29),
      R => \^rst1\
    );
\response_1_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(58),
      Q => response_1_reg(2),
      R => \^rst1\
    );
\response_1_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(86),
      Q => response_1_reg(30),
      R => \^rst1\
    );
\response_1_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(87),
      Q => response_1_reg(31),
      R => \^rst1\
    );
\response_1_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(59),
      Q => response_1_reg(3),
      R => \^rst1\
    );
\response_1_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(60),
      Q => response_1_reg(4),
      R => \^rst1\
    );
\response_1_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(61),
      Q => response_1_reg(5),
      R => \^rst1\
    );
\response_1_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(62),
      Q => response_1_reg(6),
      R => \^rst1\
    );
\response_1_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(63),
      Q => response_1_reg(7),
      R => \^rst1\
    );
\response_1_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(64),
      Q => response_1_reg(8),
      R => \^rst1\
    );
\response_1_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(65),
      Q => response_1_reg(9),
      R => \^rst1\
    );
\response_2_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(24),
      Q => response_2_reg(0),
      R => \^rst1\
    );
\response_2_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(34),
      Q => response_2_reg(10),
      R => \^rst1\
    );
\response_2_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(35),
      Q => response_2_reg(11),
      R => \^rst1\
    );
\response_2_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(36),
      Q => response_2_reg(12),
      R => \^rst1\
    );
\response_2_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(37),
      Q => response_2_reg(13),
      R => \^rst1\
    );
\response_2_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(38),
      Q => response_2_reg(14),
      R => \^rst1\
    );
\response_2_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(39),
      Q => response_2_reg(15),
      R => \^rst1\
    );
\response_2_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(40),
      Q => response_2_reg(16),
      R => \^rst1\
    );
\response_2_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(41),
      Q => response_2_reg(17),
      R => \^rst1\
    );
\response_2_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(42),
      Q => response_2_reg(18),
      R => \^rst1\
    );
\response_2_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(43),
      Q => response_2_reg(19),
      R => \^rst1\
    );
\response_2_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(25),
      Q => response_2_reg(1),
      R => \^rst1\
    );
\response_2_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(44),
      Q => response_2_reg(20),
      R => \^rst1\
    );
\response_2_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(45),
      Q => response_2_reg(21),
      R => \^rst1\
    );
\response_2_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(46),
      Q => response_2_reg(22),
      R => \^rst1\
    );
\response_2_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(47),
      Q => response_2_reg(23),
      R => \^rst1\
    );
\response_2_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(48),
      Q => response_2_reg(24),
      R => \^rst1\
    );
\response_2_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(49),
      Q => response_2_reg(25),
      R => \^rst1\
    );
\response_2_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(50),
      Q => response_2_reg(26),
      R => \^rst1\
    );
\response_2_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(51),
      Q => response_2_reg(27),
      R => \^rst1\
    );
\response_2_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(52),
      Q => response_2_reg(28),
      R => \^rst1\
    );
\response_2_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(53),
      Q => response_2_reg(29),
      R => \^rst1\
    );
\response_2_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(26),
      Q => response_2_reg(2),
      R => \^rst1\
    );
\response_2_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(54),
      Q => response_2_reg(30),
      R => \^rst1\
    );
\response_2_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(55),
      Q => response_2_reg(31),
      R => \^rst1\
    );
\response_2_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(27),
      Q => response_2_reg(3),
      R => \^rst1\
    );
\response_2_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(28),
      Q => response_2_reg(4),
      R => \^rst1\
    );
\response_2_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(29),
      Q => response_2_reg(5),
      R => \^rst1\
    );
\response_2_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(30),
      Q => response_2_reg(6),
      R => \^rst1\
    );
\response_2_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(31),
      Q => response_2_reg(7),
      R => \^rst1\
    );
\response_2_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(32),
      Q => response_2_reg(8),
      R => \^rst1\
    );
\response_2_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(33),
      Q => response_2_reg(9),
      R => \^rst1\
    );
\response_3_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(2),
      Q => response_3_reg(10),
      R => \^rst1\
    );
\response_3_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(3),
      Q => response_3_reg(11),
      R => \^rst1\
    );
\response_3_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(4),
      Q => response_3_reg(12),
      R => \^rst1\
    );
\response_3_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(5),
      Q => response_3_reg(13),
      R => \^rst1\
    );
\response_3_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(6),
      Q => response_3_reg(14),
      R => \^rst1\
    );
\response_3_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(7),
      Q => response_3_reg(15),
      R => \^rst1\
    );
\response_3_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(8),
      Q => response_3_reg(16),
      R => \^rst1\
    );
\response_3_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(9),
      Q => response_3_reg(17),
      R => \^rst1\
    );
\response_3_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(10),
      Q => response_3_reg(18),
      R => \^rst1\
    );
\response_3_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(11),
      Q => response_3_reg(19),
      R => \^rst1\
    );
\response_3_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(12),
      Q => response_3_reg(20),
      R => \^rst1\
    );
\response_3_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(13),
      Q => response_3_reg(21),
      R => \^rst1\
    );
\response_3_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(14),
      Q => response_3_reg(22),
      R => \^rst1\
    );
\response_3_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(15),
      Q => response_3_reg(23),
      R => \^rst1\
    );
\response_3_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(16),
      Q => response_3_reg(24),
      R => \^rst1\
    );
\response_3_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(17),
      Q => response_3_reg(25),
      R => \^rst1\
    );
\response_3_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(18),
      Q => response_3_reg(26),
      R => \^rst1\
    );
\response_3_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(19),
      Q => response_3_reg(27),
      R => \^rst1\
    );
\response_3_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(20),
      Q => response_3_reg(28),
      R => \^rst1\
    );
\response_3_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(21),
      Q => response_3_reg(29),
      R => \^rst1\
    );
\response_3_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(22),
      Q => response_3_reg(30),
      R => \^rst1\
    );
\response_3_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(23),
      Q => response_3_reg(31),
      R => \^rst1\
    );
\response_3_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(0),
      Q => response_3_reg(8),
      R => \^rst1\
    );
\response_3_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0_o[31]_i_1_n_0\,
      D => \response_0_o_reg[31]_0\(1),
      Q => response_3_reg(9),
      R => \^rst1\
    );
\s_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata_reg[0]_0\,
      I2 => \s_axi_rdata[0]_i_3_n_0\,
      I3 => \s_axi_rdata_reg[0]_1\,
      I4 => \s_axi_rdata_reg[0]_2\,
      I5 => \s_axi_rdata_reg[0]_3\,
      O => D(0)
    );
\s_axi_rdata[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4055"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(3),
      I1 => \int_status_reg_reg_n_0_[0]\,
      I2 => interrupt_INST_0_i_6_n_0,
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => interrupt_0(0),
      O => \read_addr_reg[3]\
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_7_n_0\,
      I1 => \s_axi_rdata[0]_i_8_n_0\,
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata_reg[4]\(5),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => response_2_reg(0),
      I1 => \s_axi_rdata_reg[27]\(0),
      I2 => \s_axi_rdata[0]_i_3_0\,
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(0),
      I1 => response_1_reg(0),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(0),
      I5 => response_0_reg(0),
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata[10]_i_2_n_0\,
      I3 => \s_axi_rdata[10]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[10]\,
      I5 => \s_axi_rdata_reg[10]_0\,
      O => D(10)
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_2\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(10),
      I4 => \s_axi_rdata_reg[27]\(10),
      I5 => response_2_reg(10),
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AA80AA82008000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[4]\(5),
      I4 => watchdog_enable_reg_0(10),
      I5 => \s_axi_rdata[10]_i_5_n_0\,
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(10),
      I1 => response_1_reg(10),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(10),
      I5 => response_0_reg(10),
      O => \s_axi_rdata[10]_i_5_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata[11]_i_2_n_0\,
      I3 => \s_axi_rdata[11]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[11]\,
      I5 => \s_axi_rdata_reg[10]_0\,
      O => D(11)
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_2\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(11),
      I4 => \s_axi_rdata_reg[27]\(11),
      I5 => response_2_reg(11),
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82AA80AA82008000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[4]\(5),
      I4 => watchdog_enable_reg_0(11),
      I5 => \s_axi_rdata[11]_i_7_n_0\,
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(11),
      I1 => response_1_reg(11),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(11),
      I5 => response_0_reg(11),
      O => \s_axi_rdata[11]_i_7_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[12]_i_2_n_0\,
      I2 => \s_axi_rdata_reg[15]\(0),
      I3 => \s_axi_rdata_reg[12]\,
      I4 => \s_axi_rdata_reg[31]\(3),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(12)
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata_reg[12]_0\,
      I2 => watchdog_enable_reg_0(12),
      I3 => \s_axi_rdata[12]_i_3_n_0\,
      I4 => \s_axi_rdata[12]_i_4_n_0\,
      I5 => \s_axi_rdata_reg[12]_1\,
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[28]\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(12),
      I4 => \s_axi_rdata_reg[27]\(12),
      I5 => response_2_reg(12),
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(12),
      I1 => response_1_reg(12),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(12),
      I5 => response_0_reg(12),
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[13]_i_2_n_0\,
      I2 => \s_axi_rdata_reg[15]\(1),
      I3 => \s_axi_rdata_reg[12]\,
      I4 => \s_axi_rdata_reg[31]\(4),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(13)
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata_reg[12]_0\,
      I2 => watchdog_enable_reg_0(13),
      I3 => \s_axi_rdata[13]_i_3_n_0\,
      I4 => \s_axi_rdata[13]_i_4_n_0\,
      I5 => \s_axi_rdata_reg[12]_1\,
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[28]\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(13),
      I4 => \s_axi_rdata_reg[27]\(13),
      I5 => response_2_reg(13),
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(13),
      I1 => response_1_reg(13),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(13),
      I5 => response_0_reg(13),
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[14]_i_2_n_0\,
      I2 => \s_axi_rdata_reg[15]\(2),
      I3 => \s_axi_rdata_reg[12]\,
      I4 => \s_axi_rdata_reg[31]\(5),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(14)
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata_reg[12]_0\,
      I2 => watchdog_enable_reg_0(14),
      I3 => \s_axi_rdata[14]_i_3_n_0\,
      I4 => \s_axi_rdata[14]_i_4_n_0\,
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[28]\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(14),
      I4 => \s_axi_rdata_reg[27]\(14),
      I5 => response_2_reg(14),
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(14),
      I4 => response_0_reg(14),
      I5 => \cmd_o_reg[31]_0\(14),
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[15]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[15]\(3),
      I3 => \s_axi_rdata_reg[12]\,
      I4 => \s_axi_rdata_reg[31]\(6),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(15)
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata_reg[12]_0\,
      I2 => watchdog_enable_reg_0(15),
      I3 => \s_axi_rdata[15]_i_6_n_0\,
      I4 => \s_axi_rdata[15]_i_7_n_0\,
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[28]\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(15),
      I4 => \s_axi_rdata_reg[27]\(15),
      I5 => response_2_reg(15),
      O => \s_axi_rdata[15]_i_6_n_0\
    );
\s_axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(15),
      I4 => response_0_reg(15),
      I5 => \cmd_o_reg[31]_0\(15),
      O => \s_axi_rdata[15]_i_7_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(7),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(16)
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_3_n_0\,
      I1 => \s_axi_rdata[16]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(16),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(16),
      I1 => response_0_reg(16),
      I2 => response_1_reg(16),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(16),
      I1 => \s_axi_rdata_reg[27]\(16),
      I2 => response_3_reg(16),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(8),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(17)
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_3_n_0\,
      I1 => \s_axi_rdata[17]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(17),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(17),
      I1 => response_0_reg(17),
      I2 => response_1_reg(17),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(17),
      I1 => \s_axi_rdata_reg[27]\(17),
      I2 => response_3_reg(17),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(9),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(18)
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_3_n_0\,
      I1 => \s_axi_rdata[18]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(18),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(18),
      I1 => response_0_reg(18),
      I2 => response_1_reg(18),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(18),
      I1 => \s_axi_rdata_reg[27]\(18),
      I2 => response_3_reg(18),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(10),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(19)
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_3_n_0\,
      I1 => \s_axi_rdata[19]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(19),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(19),
      I1 => response_0_reg(19),
      I2 => response_1_reg(19),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(19),
      I1 => \s_axi_rdata_reg[27]\(19),
      I2 => response_3_reg(19),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0200"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata_reg[4]\(6),
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata[1]_i_2_n_0\,
      I4 => \s_axi_rdata_reg[1]_0\,
      O => D(1)
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \s_axi_rdata_reg[1]\,
      I1 => \s_axi_rdata[1]_i_5_n_0\,
      I2 => \s_axi_rdata_reg[4]\(5),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata[1]_i_6_n_0\,
      I5 => \s_axi_rdata[1]_i_7_n_0\,
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFC0AFC0AF"
    )
        port map (
      I0 => interrupt_0(1),
      I1 => data_int_status(0),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \int_status_reg_reg_n_0_[1]\,
      I5 => interrupt_INST_0_i_6_n_0,
      O => \s_axi_rdata[1]_i_5_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(1),
      I1 => response_1_reg(1),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(1),
      I5 => response_0_reg(1),
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => response_2_reg(1),
      I1 => \s_axi_rdata_reg[27]\(1),
      I2 => \s_axi_rdata[1]_i_2_0\,
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(11),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(20)
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_3_n_0\,
      I1 => \s_axi_rdata[20]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(20),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(20),
      I1 => response_0_reg(20),
      I2 => response_1_reg(20),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(20),
      I1 => \s_axi_rdata_reg[27]\(20),
      I2 => response_3_reg(20),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(12),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(21)
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_3_n_0\,
      I1 => \s_axi_rdata[21]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(21),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(21),
      I1 => response_0_reg(21),
      I2 => response_1_reg(21),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(21),
      I1 => \s_axi_rdata_reg[27]\(21),
      I2 => response_3_reg(21),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[21]_i_4_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(13),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(22)
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_3_n_0\,
      I1 => \s_axi_rdata[22]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(22),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(22),
      I1 => response_0_reg(22),
      I2 => response_1_reg(22),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(22),
      I1 => \s_axi_rdata_reg[27]\(22),
      I2 => response_3_reg(22),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(14),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(23)
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_3_n_0\,
      I1 => \s_axi_rdata[23]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(23),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(23),
      I1 => response_0_reg(23),
      I2 => response_1_reg(23),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[23]_i_3_n_0\
    );
\s_axi_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(23),
      I1 => \s_axi_rdata_reg[27]\(23),
      I2 => response_3_reg(23),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[23]_i_4_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(15),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(24)
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_3_n_0\,
      I1 => \s_axi_rdata[24]_i_4_n_0\,
      I2 => watchdog_enable_reg_0(24),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \cmd_o_reg[31]_0\(24),
      I1 => response_0_reg(24),
      I2 => response_1_reg(24),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[24]_i_3_n_0\
    );
\s_axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(24),
      I1 => \s_axi_rdata_reg[27]\(24),
      I2 => response_3_reg(24),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[24]_i_4_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata[25]_i_2_n_0\,
      I3 => \s_axi_rdata[25]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[31]\(16),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(25)
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_2\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(25),
      I4 => \s_axi_rdata_reg[27]\(25),
      I5 => response_2_reg(25),
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[26]\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(25),
      I4 => response_0_reg(25),
      I5 => \cmd_o_reg[31]_0\(25),
      O => \s_axi_rdata[25]_i_3_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata[26]_i_2_n_0\,
      I3 => \s_axi_rdata[26]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[31]\(17),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(26)
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_2\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(26),
      I4 => \s_axi_rdata_reg[27]\(26),
      I5 => response_2_reg(26),
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[26]\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(26),
      I4 => response_0_reg(26),
      I5 => \cmd_o_reg[31]_0\(26),
      O => \s_axi_rdata[26]_i_3_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011101110"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata[27]_i_2_n_0\,
      I3 => \s_axi_rdata[27]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[31]\(18),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(27)
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_2\,
      I1 => \s_axi_rdata_reg[4]\(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => response_3_reg(27),
      I4 => \s_axi_rdata_reg[27]\(27),
      I5 => response_2_reg(27),
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[26]\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(27),
      I4 => response_0_reg(27),
      I5 => \cmd_o_reg[31]_0\(27),
      O => \s_axi_rdata[27]_i_3_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(19),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(28)
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAAAAAEEAA"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_3_n_0\,
      I1 => response_2_reg(28),
      I2 => response_3_reg(28),
      I3 => \s_axi_rdata_reg[28]\,
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(28),
      I4 => response_0_reg(28),
      I5 => \cmd_o_reg[31]_0\(28),
      O => \s_axi_rdata[28]_i_3_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(20),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(29)
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAAAAAEEAA"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_3_n_0\,
      I1 => response_2_reg(29),
      I2 => response_3_reg(29),
      I3 => \s_axi_rdata_reg[28]\,
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(29),
      I4 => response_0_reg(29),
      I5 => \cmd_o_reg[31]_0\(29),
      O => \s_axi_rdata[29]_i_3_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[2]_i_2_n_0\,
      I2 => \s_axi_rdata_reg[2]\,
      I3 => \s_axi_rdata_reg[2]_0\,
      I4 => \s_axi_rdata_reg[31]\(0),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(2)
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata[2]_i_4_n_0\,
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata_reg[2]_2\,
      I4 => \s_axi_rdata[2]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[4]\(5),
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320200003202"
    )
        port map (
      I0 => response_2_reg(2),
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[27]\(2),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata[2]_i_7_n_0\,
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(2),
      I1 => response_1_reg(2),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(2),
      I5 => response_0_reg(2),
      O => \s_axi_rdata[2]_i_6_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => interrupt_0(2),
      I1 => \int_status_reg_reg_n_0_[2]\,
      I2 => interrupt_INST_0_i_6_n_0,
      I3 => data_int_status(1),
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(21),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(30)
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAAAAAEEAA"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_3_n_0\,
      I1 => response_2_reg(30),
      I2 => response_3_reg(30),
      I3 => \s_axi_rdata_reg[28]\,
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(30),
      I4 => response_0_reg(30),
      I5 => \cmd_o_reg[31]_0\(30),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[16]\,
      I2 => \s_axi_rdata_reg[31]\(22),
      I3 => \s_axi_rdata_reg[2]_1\,
      I4 => \s_axi_rdata_reg[4]\(1),
      I5 => \s_axi_rdata_reg[4]\(7),
      O => D(31)
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAAAAAEEAA"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => response_2_reg(31),
      I2 => response_3_reg(31),
      I3 => \s_axi_rdata_reg[28]\,
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata_reg[12]_1\,
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => response_1_reg(31),
      I4 => response_0_reg(31),
      I5 => \cmd_o_reg[31]_0\(31),
      O => \s_axi_rdata[31]_i_9_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[3]_i_2_n_0\,
      I2 => \s_axi_rdata_reg[3]\,
      I3 => \s_axi_rdata_reg[2]_0\,
      I4 => \s_axi_rdata_reg[31]\(1),
      I5 => \s_axi_rdata_reg[2]_1\,
      O => D(3)
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]_0\,
      I1 => \s_axi_rdata[3]_i_5_n_0\,
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata_reg[3]_0\,
      I4 => \s_axi_rdata[3]_i_7_n_0\,
      I5 => \s_axi_rdata_reg[4]\(5),
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320200003202"
    )
        port map (
      I0 => response_2_reg(3),
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[27]\(3),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata[3]_i_8_n_0\,
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(3),
      I1 => response_1_reg(3),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(3),
      I5 => response_0_reg(3),
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => interrupt_0(3),
      I1 => \int_status_reg_reg_n_0_[3]\,
      I2 => interrupt_INST_0_i_6_n_0,
      I3 => data_int_status(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[3]_i_8_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101010"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]\(1),
      I1 => \s_axi_rdata_reg[4]\(7),
      I2 => \s_axi_rdata_reg[4]_0\,
      I3 => \s_axi_rdata_reg[31]\(2),
      I4 => \s_axi_rdata_reg[2]_1\,
      I5 => \s_axi_rdata[4]_i_3_n_0\,
      O => D(4)
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_4_n_0\,
      I1 => \s_axi_rdata[4]_i_5_n_0\,
      I2 => \s_axi_rdata_reg[4]\(6),
      I3 => \s_axi_rdata_reg[4]\(0),
      I4 => \s_axi_rdata_reg[4]\(4),
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320200003202"
    )
        port map (
      I0 => response_2_reg(4),
      I1 => \s_axi_rdata_reg[4]\(2),
      I2 => \s_axi_rdata_reg[4]\(3),
      I3 => \s_axi_rdata_reg[27]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata[4]_i_6_n_0\,
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCAAAA000CAAAA"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_7_n_0\,
      I1 => watchdog_enable_reg_0(4),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata[4]_i_3_0\(0),
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => interrupt_0(4),
      I1 => \int_status_reg_reg_n_0_[4]\,
      I2 => interrupt_INST_0_i_6_n_0,
      I3 => data_int_status(3),
      I4 => \s_axi_rdata_reg[4]\(3),
      I5 => \s_axi_rdata_reg[4]\(2),
      O => \s_axi_rdata[4]_i_6_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(4),
      I1 => response_1_reg(4),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(4),
      I5 => response_0_reg(4),
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[5]\,
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata_reg[4]\(6),
      I4 => \s_axi_rdata_reg[4]\(4),
      I5 => \s_axi_rdata_reg[0]\,
      O => D(5)
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABAA"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_4_n_0\,
      I1 => \s_axi_rdata_reg[4]\(5),
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata[5]_i_5_n_0\,
      I4 => \s_axi_rdata_reg[5]_0\,
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => \s_axi_rdata_reg[27]\(5),
      I1 => response_2_reg(5),
      I2 => \s_axi_rdata_reg[4]\(5),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(2),
      I5 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(5),
      I1 => response_1_reg(5),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(5),
      I5 => response_0_reg(5),
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[6]\,
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata_reg[4]\(6),
      I4 => \s_axi_rdata_reg[4]\(4),
      I5 => \s_axi_rdata_reg[0]\,
      O => D(6)
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABAA"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_4_n_0\,
      I1 => \s_axi_rdata_reg[4]\(5),
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata[6]_i_5_n_0\,
      I4 => \s_axi_rdata_reg[6]_0\,
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => \s_axi_rdata_reg[27]\(6),
      I1 => response_2_reg(6),
      I2 => \s_axi_rdata_reg[4]\(5),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(2),
      I5 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(6),
      I1 => response_1_reg(6),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(6),
      I5 => response_0_reg(6),
      O => \s_axi_rdata[6]_i_5_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[7]\,
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata_reg[4]\(6),
      I4 => \s_axi_rdata_reg[4]\(4),
      I5 => \s_axi_rdata_reg[0]\,
      O => D(7)
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABAA"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_4_n_0\,
      I1 => \s_axi_rdata_reg[4]\(5),
      I2 => \s_axi_rdata_reg[4]\(4),
      I3 => \s_axi_rdata[7]_i_5_n_0\,
      I4 => \s_axi_rdata_reg[7]_0\,
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000C00"
    )
        port map (
      I0 => \s_axi_rdata_reg[27]\(7),
      I1 => response_2_reg(7),
      I2 => \s_axi_rdata_reg[4]\(5),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(2),
      I5 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(7),
      I1 => response_1_reg(7),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(7),
      I5 => response_0_reg(7),
      O => \s_axi_rdata[7]_i_5_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[8]\,
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata_reg[4]\(6),
      I4 => \s_axi_rdata_reg[4]\(4),
      I5 => \s_axi_rdata_reg[0]\,
      O => D(8)
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_4_n_0\,
      I1 => \s_axi_rdata[8]_i_5_n_0\,
      I2 => watchdog_enable_reg_0(8),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(8),
      I1 => response_1_reg(8),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(8),
      I5 => response_0_reg(8),
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(8),
      I1 => \s_axi_rdata_reg[27]\(8),
      I2 => response_3_reg(8),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[8]_i_5_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[9]\,
      I2 => \s_axi_rdata_reg[4]\(0),
      I3 => \s_axi_rdata_reg[4]\(6),
      I4 => \s_axi_rdata_reg[4]\(4),
      I5 => \s_axi_rdata_reg[0]\,
      O => D(9)
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CCAA0000CCAA"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_4_n_0\,
      I1 => \s_axi_rdata[9]_i_5_n_0\,
      I2 => watchdog_enable_reg_0(9),
      I3 => \s_axi_rdata_reg[4]\(4),
      I4 => \s_axi_rdata_reg[4]\(5),
      I5 => \s_axi_rdata_reg[8]_0\,
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => Q(9),
      I1 => response_1_reg(9),
      I2 => \s_axi_rdata_reg[4]\(2),
      I3 => \s_axi_rdata_reg[4]\(3),
      I4 => \cmd_o_reg[31]_0\(9),
      I5 => response_0_reg(9),
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => response_2_reg(9),
      I1 => \s_axi_rdata_reg[27]\(9),
      I2 => response_3_reg(9),
      I3 => \s_axi_rdata_reg[4]\(2),
      I4 => \s_axi_rdata_reg[4]\(3),
      O => \s_axi_rdata[9]_i_5_n_0\
    );
start_xfr_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FF00080000"
    )
        port map (
      I0 => \int_status_reg_reg[2]_0\,
      I1 => clock_posedge,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \^cmd_start_tx\,
      O => start_xfr_o_i_1_n_0
    );
start_xfr_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_xfr_o_i_1_n_0,
      Q => \^cmd_start_tx\,
      R => \^rst1\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFEF00"
    )
        port map (
      I0 => \state__0\(2),
      I1 => watchdog_alarm_reg_n_0,
      I2 => Q(2),
      I3 => \state[2]_i_2_n_0\,
      I4 => \state__0\(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state[2]_i_2_n_0\,
      I2 => \state__0\(1),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \state__0\(1),
      I1 => Q(2),
      I2 => watchdog_alarm_reg_n_0,
      I3 => \state[2]_i_2_n_0\,
      I4 => \state__0\(2),
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \int_status_reg[2]_i_2_n_0\,
      I2 => watchdog_alarm_reg_n_0,
      I3 => watchdog_enable_i_1_n_0,
      I4 => \int_status_reg_reg[2]_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0000000000"
    )
        port map (
      I0 => \state[2]_i_2_0\(0),
      I1 => cmd_finish,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => clock_posedge,
      O => \state[2]_i_3_n_0\
    );
\state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst1\,
      I1 => go_idle,
      O => rst0
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state__0\(0),
      S => \^rst1\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => \^rst1\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \state__0\(2),
      R => \^rst1\
    );
\watchdog[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \watchdog_reg_n_0_[0]\,
      O => watchdog(0)
    );
\watchdog[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(10),
      O => \watchdog[10]_i_1__0_n_0\
    );
\watchdog[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(11),
      O => \watchdog[11]_i_1__0_n_0\
    );
\watchdog[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(12),
      O => \watchdog[12]_i_1__0_n_0\
    );
\watchdog[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(13),
      O => \watchdog[13]_i_1__0_n_0\
    );
\watchdog[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(14),
      O => \watchdog[14]_i_1__0_n_0\
    );
\watchdog[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(15),
      O => \watchdog[15]_i_1__0_n_0\
    );
\watchdog[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(16),
      O => \watchdog[16]_i_1__0_n_0\
    );
\watchdog[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(17),
      O => \watchdog[17]_i_1__0_n_0\
    );
\watchdog[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(18),
      O => \watchdog[18]_i_1__0_n_0\
    );
\watchdog[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(19),
      O => \watchdog[19]_i_1__0_n_0\
    );
\watchdog[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(1),
      O => \watchdog[1]_i_1__0_n_0\
    );
\watchdog[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(20),
      O => \watchdog[20]_i_1__0_n_0\
    );
\watchdog[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(21),
      O => \watchdog[21]_i_1__0_n_0\
    );
\watchdog[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(22),
      O => \watchdog[22]_i_1__0_n_0\
    );
\watchdog[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(23),
      O => \watchdog[23]_i_1__0_n_0\
    );
\watchdog[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000F00000"
    )
        port map (
      I0 => watchdog_enable,
      I1 => watchdog_alarm_reg_n_0,
      I2 => clock_posedge,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \watchdog[24]_i_1_n_0\
    );
\watchdog[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(24),
      O => \watchdog[24]_i_2_n_0\
    );
\watchdog[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(2),
      O => \watchdog[2]_i_1__0_n_0\
    );
\watchdog[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(3),
      O => \watchdog[3]_i_1__0_n_0\
    );
\watchdog[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(4),
      O => \watchdog[4]_i_1__0_n_0\
    );
\watchdog[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(5),
      O => \watchdog[5]_i_1__0_n_0\
    );
\watchdog[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(6),
      O => \watchdog[6]_i_1__0_n_0\
    );
\watchdog[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(7),
      O => \watchdog[7]_i_1__0_n_0\
    );
\watchdog[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(8),
      O => \watchdog[8]_i_1__0_n_0\
    );
\watchdog[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(9),
      O => \watchdog[9]_i_1__0_n_0\
    );
watchdog_alarm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000F8F0F0F0"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[2]_i_2_n_0\,
      I2 => watchdog_alarm_reg_n_0,
      I3 => watchdog_enable,
      I4 => watchdog_alarm0,
      I5 => watchdog_enable_i_1_n_0,
      O => watchdog_alarm_i_1_n_0
    );
watchdog_alarm_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[17]\,
      I1 => watchdog_enable_reg_0(17),
      I2 => \watchdog_reg_n_0_[16]\,
      I3 => watchdog_enable_reg_0(16),
      O => watchdog_alarm_i_10_n_0
    );
watchdog_alarm_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(23),
      I1 => \watchdog_reg_n_0_[23]\,
      I2 => watchdog_enable_reg_0(22),
      I3 => \watchdog_reg_n_0_[22]\,
      O => watchdog_alarm_i_11_n_0
    );
watchdog_alarm_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(21),
      I1 => \watchdog_reg_n_0_[21]\,
      I2 => watchdog_enable_reg_0(20),
      I3 => \watchdog_reg_n_0_[20]\,
      O => watchdog_alarm_i_12_n_0
    );
watchdog_alarm_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(19),
      I1 => \watchdog_reg_n_0_[19]\,
      I2 => watchdog_enable_reg_0(18),
      I3 => \watchdog_reg_n_0_[18]\,
      O => watchdog_alarm_i_13_n_0
    );
watchdog_alarm_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(17),
      I1 => \watchdog_reg_n_0_[17]\,
      I2 => watchdog_enable_reg_0(16),
      I3 => \watchdog_reg_n_0_[16]\,
      O => watchdog_alarm_i_14_n_0
    );
watchdog_alarm_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[15]\,
      I1 => watchdog_enable_reg_0(15),
      I2 => \watchdog_reg_n_0_[14]\,
      I3 => watchdog_enable_reg_0(14),
      O => watchdog_alarm_i_16_n_0
    );
watchdog_alarm_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[13]\,
      I1 => watchdog_enable_reg_0(13),
      I2 => \watchdog_reg_n_0_[12]\,
      I3 => watchdog_enable_reg_0(12),
      O => watchdog_alarm_i_17_n_0
    );
watchdog_alarm_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[11]\,
      I1 => watchdog_enable_reg_0(11),
      I2 => \watchdog_reg_n_0_[10]\,
      I3 => watchdog_enable_reg_0(10),
      O => watchdog_alarm_i_18_n_0
    );
watchdog_alarm_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[9]\,
      I1 => watchdog_enable_reg_0(9),
      I2 => \watchdog_reg_n_0_[8]\,
      I3 => watchdog_enable_reg_0(8),
      O => watchdog_alarm_i_19_n_0
    );
watchdog_alarm_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(15),
      I1 => \watchdog_reg_n_0_[15]\,
      I2 => watchdog_enable_reg_0(14),
      I3 => \watchdog_reg_n_0_[14]\,
      O => watchdog_alarm_i_20_n_0
    );
watchdog_alarm_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(13),
      I1 => \watchdog_reg_n_0_[13]\,
      I2 => watchdog_enable_reg_0(12),
      I3 => \watchdog_reg_n_0_[12]\,
      O => watchdog_alarm_i_21_n_0
    );
watchdog_alarm_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(11),
      I1 => \watchdog_reg_n_0_[11]\,
      I2 => watchdog_enable_reg_0(10),
      I3 => \watchdog_reg_n_0_[10]\,
      O => watchdog_alarm_i_22_n_0
    );
watchdog_alarm_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(9),
      I1 => \watchdog_reg_n_0_[9]\,
      I2 => watchdog_enable_reg_0(8),
      I3 => \watchdog_reg_n_0_[8]\,
      O => watchdog_alarm_i_23_n_0
    );
watchdog_alarm_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[7]\,
      I1 => watchdog_enable_reg_0(7),
      I2 => \watchdog_reg_n_0_[6]\,
      I3 => watchdog_enable_reg_0(6),
      O => watchdog_alarm_i_24_n_0
    );
watchdog_alarm_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[5]\,
      I1 => watchdog_enable_reg_0(5),
      I2 => \watchdog_reg_n_0_[4]\,
      I3 => watchdog_enable_reg_0(4),
      O => watchdog_alarm_i_25_n_0
    );
watchdog_alarm_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[3]\,
      I1 => watchdog_enable_reg_0(3),
      I2 => \watchdog_reg_n_0_[2]\,
      I3 => watchdog_enable_reg_0(2),
      O => watchdog_alarm_i_26_n_0
    );
watchdog_alarm_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[1]\,
      I1 => watchdog_enable_reg_0(1),
      I2 => \watchdog_reg_n_0_[0]\,
      I3 => watchdog_enable_reg_0(0),
      O => watchdog_alarm_i_27_n_0
    );
watchdog_alarm_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(7),
      I1 => \watchdog_reg_n_0_[7]\,
      I2 => watchdog_enable_reg_0(6),
      I3 => \watchdog_reg_n_0_[6]\,
      O => watchdog_alarm_i_28_n_0
    );
watchdog_alarm_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(5),
      I1 => \watchdog_reg_n_0_[5]\,
      I2 => watchdog_enable_reg_0(4),
      I3 => \watchdog_reg_n_0_[4]\,
      O => watchdog_alarm_i_29_n_0
    );
watchdog_alarm_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(3),
      I1 => \watchdog_reg_n_0_[3]\,
      I2 => watchdog_enable_reg_0(2),
      I3 => \watchdog_reg_n_0_[2]\,
      O => watchdog_alarm_i_30_n_0
    );
watchdog_alarm_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(1),
      I1 => \watchdog_reg_n_0_[1]\,
      I2 => watchdog_enable_reg_0(0),
      I3 => \watchdog_reg_n_0_[0]\,
      O => watchdog_alarm_i_31_n_0
    );
watchdog_alarm_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[24]\,
      I1 => watchdog_enable_reg_0(24),
      O => watchdog_alarm_i_4_n_0
    );
watchdog_alarm_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => watchdog_enable_reg_0(24),
      I1 => \watchdog_reg_n_0_[24]\,
      O => watchdog_alarm_i_5_n_0
    );
watchdog_alarm_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[23]\,
      I1 => watchdog_enable_reg_0(23),
      I2 => \watchdog_reg_n_0_[22]\,
      I3 => watchdog_enable_reg_0(22),
      O => watchdog_alarm_i_7_n_0
    );
watchdog_alarm_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[21]\,
      I1 => watchdog_enable_reg_0(21),
      I2 => \watchdog_reg_n_0_[20]\,
      I3 => watchdog_enable_reg_0(20),
      O => watchdog_alarm_i_8_n_0
    );
watchdog_alarm_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[19]\,
      I1 => watchdog_enable_reg_0(19),
      I2 => \watchdog_reg_n_0_[18]\,
      I3 => watchdog_enable_reg_0(18),
      O => watchdog_alarm_i_9_n_0
    );
watchdog_alarm_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => watchdog_alarm_i_1_n_0,
      Q => watchdog_alarm_reg_n_0,
      R => \^rst1\
    );
watchdog_alarm_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => watchdog_alarm_reg_i_15_n_0,
      CO(2) => watchdog_alarm_reg_i_15_n_1,
      CO(1) => watchdog_alarm_reg_i_15_n_2,
      CO(0) => watchdog_alarm_reg_i_15_n_3,
      CYINIT => '1',
      DI(3) => watchdog_alarm_i_24_n_0,
      DI(2) => watchdog_alarm_i_25_n_0,
      DI(1) => watchdog_alarm_i_26_n_0,
      DI(0) => watchdog_alarm_i_27_n_0,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => watchdog_alarm_i_28_n_0,
      S(2) => watchdog_alarm_i_29_n_0,
      S(1) => watchdog_alarm_i_30_n_0,
      S(0) => watchdog_alarm_i_31_n_0
    );
watchdog_alarm_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_3_n_0,
      CO(3 downto 1) => NLW_watchdog_alarm_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => watchdog_alarm0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => watchdog_alarm_i_4_n_0,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => watchdog_alarm_i_5_n_0
    );
watchdog_alarm_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_6_n_0,
      CO(3) => watchdog_alarm_reg_i_3_n_0,
      CO(2) => watchdog_alarm_reg_i_3_n_1,
      CO(1) => watchdog_alarm_reg_i_3_n_2,
      CO(0) => watchdog_alarm_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => watchdog_alarm_i_7_n_0,
      DI(2) => watchdog_alarm_i_8_n_0,
      DI(1) => watchdog_alarm_i_9_n_0,
      DI(0) => watchdog_alarm_i_10_n_0,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => watchdog_alarm_i_11_n_0,
      S(2) => watchdog_alarm_i_12_n_0,
      S(1) => watchdog_alarm_i_13_n_0,
      S(0) => watchdog_alarm_i_14_n_0
    );
watchdog_alarm_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_15_n_0,
      CO(3) => watchdog_alarm_reg_i_6_n_0,
      CO(2) => watchdog_alarm_reg_i_6_n_1,
      CO(1) => watchdog_alarm_reg_i_6_n_2,
      CO(0) => watchdog_alarm_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => watchdog_alarm_i_16_n_0,
      DI(2) => watchdog_alarm_i_17_n_0,
      DI(1) => watchdog_alarm_i_18_n_0,
      DI(0) => watchdog_alarm_i_19_n_0,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => watchdog_alarm_i_20_n_0,
      S(2) => watchdog_alarm_i_21_n_0,
      S(1) => watchdog_alarm_i_22_n_0,
      S(0) => watchdog_alarm_i_23_n_0
    );
watchdog_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => clock_posedge,
      O => watchdog_enable_i_1_n_0
    );
watchdog_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_i_3_n_0,
      I1 => watchdog_enable_i_4_n_0,
      I2 => watchdog_enable_reg_0(0),
      I3 => watchdog_enable_i_5_n_0,
      I4 => watchdog_enable_i_6_n_0,
      O => watchdog_enable_i_2_n_0
    );
watchdog_enable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(5),
      I1 => watchdog_enable_reg_0(6),
      I2 => watchdog_enable_reg_0(3),
      I3 => watchdog_enable_reg_0(4),
      I4 => watchdog_enable_reg_0(2),
      I5 => watchdog_enable_reg_0(1),
      O => watchdog_enable_i_3_n_0
    );
watchdog_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(23),
      I1 => watchdog_enable_reg_0(24),
      I2 => watchdog_enable_reg_0(21),
      I3 => watchdog_enable_reg_0(22),
      I4 => watchdog_enable_reg_0(20),
      I5 => watchdog_enable_reg_0(19),
      O => watchdog_enable_i_4_n_0
    );
watchdog_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(17),
      I1 => watchdog_enable_reg_0(18),
      I2 => watchdog_enable_reg_0(15),
      I3 => watchdog_enable_reg_0(16),
      I4 => watchdog_enable_reg_0(14),
      I5 => watchdog_enable_reg_0(13),
      O => watchdog_enable_i_5_n_0
    );
watchdog_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(11),
      I1 => watchdog_enable_reg_0(12),
      I2 => watchdog_enable_reg_0(9),
      I3 => watchdog_enable_reg_0(10),
      I4 => watchdog_enable_reg_0(8),
      I5 => watchdog_enable_reg_0(7),
      O => watchdog_enable_i_6_n_0
    );
watchdog_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => watchdog_enable_i_2_n_0,
      Q => watchdog_enable,
      R => \^rst1\
    );
\watchdog_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(0),
      Q => \watchdog_reg_n_0_[0]\,
      R => \^rst1\
    );
\watchdog_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[10]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[10]\,
      R => \^rst1\
    );
\watchdog_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[11]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[11]\,
      R => \^rst1\
    );
\watchdog_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[12]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[12]\,
      R => \^rst1\
    );
\watchdog_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2_n_0\,
      CO(3) => \watchdog_reg[12]_i_2_n_0\,
      CO(2) => \watchdog_reg[12]_i_2_n_1\,
      CO(1) => \watchdog_reg[12]_i_2_n_2\,
      CO(0) => \watchdog_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(12 downto 9),
      S(3) => \watchdog_reg_n_0_[12]\,
      S(2) => \watchdog_reg_n_0_[11]\,
      S(1) => \watchdog_reg_n_0_[10]\,
      S(0) => \watchdog_reg_n_0_[9]\
    );
\watchdog_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[13]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[13]\,
      R => \^rst1\
    );
\watchdog_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[14]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[14]\,
      R => \^rst1\
    );
\watchdog_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[15]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[15]\,
      R => \^rst1\
    );
\watchdog_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[16]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[16]\,
      R => \^rst1\
    );
\watchdog_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2_n_0\,
      CO(3) => \watchdog_reg[16]_i_2_n_0\,
      CO(2) => \watchdog_reg[16]_i_2_n_1\,
      CO(1) => \watchdog_reg[16]_i_2_n_2\,
      CO(0) => \watchdog_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(16 downto 13),
      S(3) => \watchdog_reg_n_0_[16]\,
      S(2) => \watchdog_reg_n_0_[15]\,
      S(1) => \watchdog_reg_n_0_[14]\,
      S(0) => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[17]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[17]\,
      R => \^rst1\
    );
\watchdog_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[18]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[18]\,
      R => \^rst1\
    );
\watchdog_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[19]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[19]\,
      R => \^rst1\
    );
\watchdog_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[1]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[1]\,
      R => \^rst1\
    );
\watchdog_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[20]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[20]\,
      R => \^rst1\
    );
\watchdog_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2_n_0\,
      CO(3) => \watchdog_reg[20]_i_2_n_0\,
      CO(2) => \watchdog_reg[20]_i_2_n_1\,
      CO(1) => \watchdog_reg[20]_i_2_n_2\,
      CO(0) => \watchdog_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(20 downto 17),
      S(3) => \watchdog_reg_n_0_[20]\,
      S(2) => \watchdog_reg_n_0_[19]\,
      S(1) => \watchdog_reg_n_0_[18]\,
      S(0) => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[21]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[21]\,
      R => \^rst1\
    );
\watchdog_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[22]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[22]\,
      R => \^rst1\
    );
\watchdog_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[23]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[23]\,
      R => \^rst1\
    );
\watchdog_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[24]_i_2_n_0\,
      Q => \watchdog_reg_n_0_[24]\,
      R => \^rst1\
    );
\watchdog_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2_n_0\,
      CO(3) => \NLW_watchdog_reg[24]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \watchdog_reg[24]_i_3_n_1\,
      CO(1) => \watchdog_reg[24]_i_3_n_2\,
      CO(0) => \watchdog_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(24 downto 21),
      S(3) => \watchdog_reg_n_0_[24]\,
      S(2) => \watchdog_reg_n_0_[23]\,
      S(1) => \watchdog_reg_n_0_[22]\,
      S(0) => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[2]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[2]\,
      R => \^rst1\
    );
\watchdog_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[3]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[3]\,
      R => \^rst1\
    );
\watchdog_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[4]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[4]\,
      R => \^rst1\
    );
\watchdog_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2_n_0\,
      CO(2) => \watchdog_reg[4]_i_2_n_1\,
      CO(1) => \watchdog_reg[4]_i_2_n_2\,
      CO(0) => \watchdog_reg[4]_i_2_n_3\,
      CYINIT => \watchdog_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(4 downto 1),
      S(3) => \watchdog_reg_n_0_[4]\,
      S(2) => \watchdog_reg_n_0_[3]\,
      S(1) => \watchdog_reg_n_0_[2]\,
      S(0) => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[5]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[5]\,
      R => \^rst1\
    );
\watchdog_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[6]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[6]\,
      R => \^rst1\
    );
\watchdog_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[7]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[7]\,
      R => \^rst1\
    );
\watchdog_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[8]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[8]\,
      R => \^rst1\
    );
\watchdog_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2_n_0\,
      CO(3) => \watchdog_reg[8]_i_2_n_0\,
      CO(2) => \watchdog_reg[8]_i_2_n_1\,
      CO(1) => \watchdog_reg[8]_i_2_n_2\,
      CO(0) => \watchdog_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(8 downto 5),
      S(3) => \watchdog_reg_n_0_[8]\,
      S(2) => \watchdog_reg_n_0_[7]\,
      S(1) => \watchdog_reg_n_0_[6]\,
      S(0) => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => \watchdog[9]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[9]\,
      R => \^rst1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16 is
  port (
    crc_ok0 : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_1\ : in STD_LOGIC;
    \DAT_dat_o[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DAT_dat_o_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_4\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_5\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16 is
  signal DAT_dat_o0 : STD_LOGIC;
  signal \DAT_dat_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \crc_out[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \CRC[12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \CRC[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \crc_ok_i_9__0\ : label is "soft_lutpair132";
begin
\CRC[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_out[0]_0\(15),
      I1 => Q(0),
      O => p_3_in
    );
\CRC[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]_0\(15),
      I2 => \crc_out[0]_0\(11),
      O => p_14_out(12)
    );
\CRC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]_0\(15),
      I2 => \crc_out[0]_0\(4),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[0]_0\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(9),
      Q => \crc_out[0]_0\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(10),
      Q => \crc_out[0]_0\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[0]_0\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(12),
      Q => \crc_out[0]_0\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(13),
      Q => \crc_out[0]_0\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(14),
      Q => \crc_out[0]_0\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(0),
      Q => \crc_out[0]_0\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(1),
      Q => \crc_out[0]_0\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(2),
      Q => \crc_out[0]_0\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(3),
      Q => \crc_out[0]_0\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[0]_0\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(5),
      Q => \crc_out[0]_0\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(6),
      Q => \crc_out[0]_0\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(7),
      Q => \crc_out[0]_0\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(8),
      Q => \crc_out[0]_0\(9),
      R => SR(0)
    );
\DAT_dat_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFE0EEE0E0"
    )
        port map (
      I0 => \DAT_dat_o[0]_i_2_n_0\,
      I1 => \DAT_dat_o_reg[0]_2\(0),
      I2 => \DAT_dat_o_reg[0]_3\,
      I3 => \DAT_dat_o_reg[0]_4\,
      I4 => \DAT_dat_o_reg[0]_5\,
      I5 => \DAT_dat_o_reg[0]_6\(0),
      O => \state_reg[0]\
    );
\DAT_dat_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80800000000"
    )
        port map (
      I0 => DAT_dat_o0,
      I1 => CO(0),
      I2 => \DAT_dat_o_reg[0]\(0),
      I3 => Q(0),
      I4 => \DAT_dat_o_reg[0]_0\(0),
      I5 => \DAT_dat_o_reg[0]_1\,
      O => \DAT_dat_o[0]_i_2_n_0\
    );
\DAT_dat_o[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DAT_dat_o[0]_i_6_n_0\,
      I1 => \DAT_dat_o[0]_i_7_n_0\,
      I2 => \DAT_dat_o[0]_i_2_0\(2),
      I3 => \DAT_dat_o[0]_i_2_0\(3),
      I4 => \DAT_dat_o[0]_i_8_n_0\,
      I5 => \DAT_dat_o[0]_i_9_n_0\,
      O => DAT_dat_o0
    );
\DAT_dat_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[0]_0\(5),
      I1 => \crc_out[0]_0\(7),
      I2 => \crc_out[0]_0\(4),
      I3 => \DAT_dat_o[0]_i_2_0\(0),
      I4 => \DAT_dat_o[0]_i_2_0\(1),
      I5 => \crc_out[0]_0\(6),
      O => \DAT_dat_o[0]_i_6_n_0\
    );
\DAT_dat_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[0]_0\(13),
      I1 => \crc_out[0]_0\(15),
      I2 => \crc_out[0]_0\(12),
      I3 => \DAT_dat_o[0]_i_2_0\(0),
      I4 => \DAT_dat_o[0]_i_2_0\(1),
      I5 => \crc_out[0]_0\(14),
      O => \DAT_dat_o[0]_i_7_n_0\
    );
\DAT_dat_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[0]_0\(1),
      I1 => \crc_out[0]_0\(3),
      I2 => \crc_out[0]_0\(0),
      I3 => \DAT_dat_o[0]_i_2_0\(0),
      I4 => \DAT_dat_o[0]_i_2_0\(1),
      I5 => \crc_out[0]_0\(2),
      O => \DAT_dat_o[0]_i_8_n_0\
    );
\DAT_dat_o[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[0]_0\(9),
      I1 => \crc_out[0]_0\(11),
      I2 => \crc_out[0]_0\(8),
      I3 => \DAT_dat_o[0]_i_2_0\(0),
      I4 => \DAT_dat_o[0]_i_2_0\(1),
      I5 => \crc_out[0]_0\(10),
      O => \DAT_dat_o[0]_i_9_n_0\
    );
\crc_ok_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => DAT_dat_o0,
      O => crc_ok0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_1 is
  port (
    crc_ok_reg : out STD_LOGIC;
    \DAT_dat_o_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_ok_reg_0 : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC;
    crc_ok0 : in STD_LOGIC;
    crc_ok_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DAT_dat_o02_in : in STD_LOGIC;
    \DAT_dat_o_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_3\ : in STD_LOGIC;
    crc_ok_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crc_ok_reg_3 : in STD_LOGIC;
    crc_ok_reg_4 : in STD_LOGIC;
    crc_ok_reg_5 : in STD_LOGIC;
    crc_ok_reg_6 : in STD_LOGIC;
    crc_ok_reg_7 : in STD_LOGIC;
    \DAT_dat_o_reg[1]_4\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_5\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_6\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_7\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_1 : entity is "sd_crc_16";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_1 is
  signal DAT_dat_o00_in : STD_LOGIC;
  signal \DAT_dat_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \crc_ok_i_5__0_n_0\ : STD_LOGIC;
  signal crc_ok_i_7_n_0 : STD_LOGIC;
  signal \crc_out[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \CRC[12]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of crc_ok_i_7 : label is "soft_lutpair133";
begin
\CRC[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_out[1]_1\(15),
      I1 => Q(0),
      O => p_3_in
    );
\CRC[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]_1\(15),
      I2 => \crc_out[1]_1\(11),
      O => p_14_out(12)
    );
\CRC[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]_1\(15),
      I2 => \crc_out[1]_1\(4),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[1]_1\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(9),
      Q => \crc_out[1]_1\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(10),
      Q => \crc_out[1]_1\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[1]_1\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(12),
      Q => \crc_out[1]_1\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(13),
      Q => \crc_out[1]_1\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(14),
      Q => \crc_out[1]_1\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(0),
      Q => \crc_out[1]_1\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(1),
      Q => \crc_out[1]_1\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(2),
      Q => \crc_out[1]_1\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(3),
      Q => \crc_out[1]_1\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[1]_1\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(5),
      Q => \crc_out[1]_1\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(6),
      Q => \crc_out[1]_1\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(7),
      Q => \crc_out[1]_1\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(8),
      Q => \crc_out[1]_1\(9),
      R => SR(0)
    );
\DAT_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFE0EEE0E0"
    )
        port map (
      I0 => \DAT_dat_o[1]_i_2_n_0\,
      I1 => \DAT_dat_o_reg[1]_4\,
      I2 => \DAT_dat_o_reg[1]_5\,
      I3 => \DAT_dat_o_reg[1]_6\,
      I4 => \DAT_dat_o_reg[1]_7\,
      I5 => \DAT_dat_o_reg[1]_8\(0),
      O => \DAT_dat_o_reg[1]\
    );
\DAT_dat_o[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB0BF808"
    )
        port map (
      I0 => DAT_dat_o00_in,
      I1 => \DAT_dat_o_reg[1]_0\(0),
      I2 => \DAT_dat_o_reg[1]_1\(0),
      I3 => Q(0),
      I4 => \DAT_dat_o_reg[1]_2\(0),
      I5 => \DAT_dat_o_reg[1]_3\,
      O => \DAT_dat_o[1]_i_2_n_0\
    );
\DAT_dat_o[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DAT_dat_o[1]_i_4_n_0\,
      I1 => \DAT_dat_o[1]_i_5_n_0\,
      I2 => crc_ok_i_7_0(2),
      I3 => crc_ok_i_7_0(3),
      I4 => \DAT_dat_o[1]_i_6_n_0\,
      I5 => \DAT_dat_o[1]_i_7_n_0\,
      O => DAT_dat_o00_in
    );
\DAT_dat_o[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[1]_1\(5),
      I1 => \crc_out[1]_1\(7),
      I2 => \crc_out[1]_1\(4),
      I3 => crc_ok_i_7_0(0),
      I4 => crc_ok_i_7_0(1),
      I5 => \crc_out[1]_1\(6),
      O => \DAT_dat_o[1]_i_4_n_0\
    );
\DAT_dat_o[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[1]_1\(13),
      I1 => \crc_out[1]_1\(15),
      I2 => \crc_out[1]_1\(12),
      I3 => crc_ok_i_7_0(0),
      I4 => crc_ok_i_7_0(1),
      I5 => \crc_out[1]_1\(14),
      O => \DAT_dat_o[1]_i_5_n_0\
    );
\DAT_dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[1]_1\(1),
      I1 => \crc_out[1]_1\(3),
      I2 => \crc_out[1]_1\(0),
      I3 => crc_ok_i_7_0(0),
      I4 => crc_ok_i_7_0(1),
      I5 => \crc_out[1]_1\(2),
      O => \DAT_dat_o[1]_i_6_n_0\
    );
\DAT_dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[1]_1\(9),
      I1 => \crc_out[1]_1\(11),
      I2 => \crc_out[1]_1\(8),
      I3 => crc_ok_i_7_0(0),
      I4 => crc_ok_i_7_0(1),
      I5 => \crc_out[1]_1\(10),
      O => \DAT_dat_o[1]_i_7_n_0\
    );
\crc_ok_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFF88888000"
    )
        port map (
      I0 => crc_ok_reg_3,
      I1 => crc_ok_reg_4,
      I2 => crc_ok_reg_5,
      I3 => \crc_ok_i_5__0_n_0\,
      I4 => crc_ok_reg_6,
      I5 => crc_ok_reg_7,
      O => crc_ok_reg
    );
\crc_ok_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => crc_ok_i_7_n_0,
      I1 => crc_ok_reg_0,
      I2 => crc_ok_reg_1,
      I3 => crc_ok0,
      I4 => crc_ok_reg_2,
      I5 => CO(0),
      O => \crc_ok_i_5__0_n_0\
    );
crc_ok_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => DAT_dat_o00_in,
      I1 => Q(0),
      I2 => DAT_dat_o02_in,
      I3 => Q(1),
      O => crc_ok_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_2 is
  port (
    DAT_dat_o02_in : out STD_LOGIC;
    \DAT_dat_o_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[2]_3\ : in STD_LOGIC;
    crc_ok_i_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DAT_dat_o_reg[2]_4\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_5\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_6\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_7\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_2 : entity is "sd_crc_16";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_2 is
  signal \^dat_dat_o02_in\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \crc_out[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__1\ : label is "soft_lutpair135";
begin
  DAT_dat_o02_in <= \^dat_dat_o02_in\;
\CRC[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_out[2]_2\(15),
      I1 => Q(0),
      O => p_3_in
    );
\CRC[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[2]_2\(15),
      I2 => \crc_out[2]_2\(11),
      O => p_14_out(12)
    );
\CRC[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[2]_2\(15),
      I2 => \crc_out[2]_2\(4),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[2]_2\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(9),
      Q => \crc_out[2]_2\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(10),
      Q => \crc_out[2]_2\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[2]_2\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(12),
      Q => \crc_out[2]_2\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(13),
      Q => \crc_out[2]_2\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(14),
      Q => \crc_out[2]_2\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(0),
      Q => \crc_out[2]_2\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(1),
      Q => \crc_out[2]_2\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(2),
      Q => \crc_out[2]_2\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(3),
      Q => \crc_out[2]_2\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[2]_2\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(5),
      Q => \crc_out[2]_2\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(6),
      Q => \crc_out[2]_2\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(7),
      Q => \crc_out[2]_2\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(8),
      Q => \crc_out[2]_2\(9),
      R => SR(0)
    );
\DAT_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFE0EEE0E0"
    )
        port map (
      I0 => \DAT_dat_o[2]_i_2_n_0\,
      I1 => \DAT_dat_o_reg[2]_4\,
      I2 => \DAT_dat_o_reg[2]_5\,
      I3 => \DAT_dat_o_reg[2]_6\,
      I4 => \DAT_dat_o_reg[2]_7\,
      I5 => \DAT_dat_o_reg[2]_8\(0),
      O => \DAT_dat_o_reg[2]\
    );
\DAT_dat_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB0BF808"
    )
        port map (
      I0 => \^dat_dat_o02_in\,
      I1 => \DAT_dat_o_reg[2]_0\(0),
      I2 => \DAT_dat_o_reg[2]_1\(0),
      I3 => Q(0),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \DAT_dat_o_reg[2]_3\,
      O => \DAT_dat_o[2]_i_2_n_0\
    );
\DAT_dat_o[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DAT_dat_o[2]_i_4_n_0\,
      I1 => \DAT_dat_o[2]_i_5_n_0\,
      I2 => crc_ok_i_7(2),
      I3 => crc_ok_i_7(3),
      I4 => \DAT_dat_o[2]_i_6_n_0\,
      I5 => \DAT_dat_o[2]_i_7_n_0\,
      O => \^dat_dat_o02_in\
    );
\DAT_dat_o[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[2]_2\(5),
      I1 => \crc_out[2]_2\(7),
      I2 => \crc_out[2]_2\(4),
      I3 => crc_ok_i_7(0),
      I4 => crc_ok_i_7(1),
      I5 => \crc_out[2]_2\(6),
      O => \DAT_dat_o[2]_i_4_n_0\
    );
\DAT_dat_o[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[2]_2\(13),
      I1 => \crc_out[2]_2\(15),
      I2 => \crc_out[2]_2\(12),
      I3 => crc_ok_i_7(0),
      I4 => crc_ok_i_7(1),
      I5 => \crc_out[2]_2\(14),
      O => \DAT_dat_o[2]_i_5_n_0\
    );
\DAT_dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[2]_2\(1),
      I1 => \crc_out[2]_2\(3),
      I2 => \crc_out[2]_2\(0),
      I3 => crc_ok_i_7(0),
      I4 => crc_ok_i_7(1),
      I5 => \crc_out[2]_2\(2),
      O => \DAT_dat_o[2]_i_6_n_0\
    );
\DAT_dat_o[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[2]_2\(9),
      I1 => \crc_out[2]_2\(11),
      I2 => \crc_out[2]_2\(8),
      I3 => crc_ok_i_7(0),
      I4 => crc_ok_i_7(1),
      I5 => \crc_out[2]_2\(10),
      O => \DAT_dat_o[2]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_3 is
  port (
    \last_din_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_3\ : in STD_LOGIC;
    \DAT_dat_o[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CRC_reg[15]_0\ : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \DAT_dat_o_reg[3]_4\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_5\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_6\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_7\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_3 : entity is "sd_crc_16";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_3 is
  signal DAT_dat_o05_in : STD_LOGIC;
  signal \DAT_dat_o[3]_i_11_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_12_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_13_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \crc_out[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \CRC[12]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \crc_ok_i_8__0\ : label is "soft_lutpair137";
begin
  E(0) <= \^e\(0);
\CRC[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_out[3]_3\(15),
      I1 => Q(0),
      O => p_3_in
    );
\CRC[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]_3\(15),
      I2 => \crc_out[3]_3\(11),
      O => p_14_out(12)
    );
\CRC[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CRC_reg[15]_0\,
      I1 => clock_posedge,
      O => \^e\(0)
    );
\CRC[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]_3\(15),
      I2 => \crc_out[3]_3\(4),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_3_in,
      Q => \crc_out[3]_3\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(9),
      Q => \crc_out[3]_3\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(10),
      Q => \crc_out[3]_3\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_14_out(12),
      Q => \crc_out[3]_3\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(12),
      Q => \crc_out[3]_3\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(13),
      Q => \crc_out[3]_3\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(14),
      Q => \crc_out[3]_3\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(0),
      Q => \crc_out[3]_3\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(1),
      Q => \crc_out[3]_3\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(2),
      Q => \crc_out[3]_3\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(3),
      Q => \crc_out[3]_3\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_14_out(5),
      Q => \crc_out[3]_3\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(5),
      Q => \crc_out[3]_3\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(6),
      Q => \crc_out[3]_3\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(7),
      Q => \crc_out[3]_3\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(8),
      Q => \crc_out[3]_3\(9),
      R => SR(0)
    );
\DAT_dat_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFE0EEE0E0"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_2_n_0\,
      I1 => \DAT_dat_o_reg[3]_4\,
      I2 => \DAT_dat_o_reg[3]_5\,
      I3 => \DAT_dat_o_reg[3]_6\,
      I4 => \DAT_dat_o_reg[3]_7\,
      I5 => \DAT_dat_o_reg[3]_8\(0),
      O => \DAT_dat_o_reg[3]\
    );
\DAT_dat_o[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[3]_3\(5),
      I1 => \crc_out[3]_3\(7),
      I2 => \crc_out[3]_3\(4),
      I3 => \DAT_dat_o[3]_i_2_0\(0),
      I4 => \DAT_dat_o[3]_i_2_0\(1),
      I5 => \crc_out[3]_3\(6),
      O => \DAT_dat_o[3]_i_11_n_0\
    );
\DAT_dat_o[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[3]_3\(13),
      I1 => \crc_out[3]_3\(15),
      I2 => \crc_out[3]_3\(12),
      I3 => \DAT_dat_o[3]_i_2_0\(0),
      I4 => \DAT_dat_o[3]_i_2_0\(1),
      I5 => \crc_out[3]_3\(14),
      O => \DAT_dat_o[3]_i_12_n_0\
    );
\DAT_dat_o[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[3]_3\(1),
      I1 => \crc_out[3]_3\(3),
      I2 => \crc_out[3]_3\(0),
      I3 => \DAT_dat_o[3]_i_2_0\(0),
      I4 => \DAT_dat_o[3]_i_2_0\(1),
      I5 => \crc_out[3]_3\(2),
      O => \DAT_dat_o[3]_i_13_n_0\
    );
\DAT_dat_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \crc_out[3]_3\(9),
      I1 => \crc_out[3]_3\(11),
      I2 => \crc_out[3]_3\(8),
      I3 => \DAT_dat_o[3]_i_2_0\(0),
      I4 => \DAT_dat_o[3]_i_2_0\(1),
      I5 => \crc_out[3]_3\(10),
      O => \DAT_dat_o[3]_i_14_n_0\
    );
\DAT_dat_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB0BF808"
    )
        port map (
      I0 => DAT_dat_o05_in,
      I1 => \DAT_dat_o_reg[3]_0\(0),
      I2 => \DAT_dat_o_reg[3]_1\(0),
      I3 => Q(0),
      I4 => \DAT_dat_o_reg[3]_2\(0),
      I5 => \DAT_dat_o_reg[3]_3\,
      O => \DAT_dat_o[3]_i_2_n_0\
    );
\DAT_dat_o[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DAT_dat_o[3]_i_11_n_0\,
      I1 => \DAT_dat_o[3]_i_12_n_0\,
      I2 => \DAT_dat_o[3]_i_2_0\(2),
      I3 => \DAT_dat_o[3]_i_2_0\(3),
      I4 => \DAT_dat_o[3]_i_13_n_0\,
      I5 => \DAT_dat_o[3]_i_14_n_0\,
      O => DAT_dat_o05_in
    );
\crc_ok_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => DAT_dat_o05_in,
      O => \last_din_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_7 is
  port (
    crc_ok_reg : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CRC_reg[0]_0\ : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \CRC_reg[3]_0\ : in STD_LOGIC;
    \crc_in__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    crc_ok_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_1 : in STD_LOGIC;
    crc_ok_reg_2 : in STD_LOGIC;
    crc_ok_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_4 : in STD_LOGIC;
    cmd_out_o_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_out_o_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_out_o_reg_1 : in STD_LOGIC;
    cmd_out_o0_out : in STD_LOGIC;
    sd_cmd_o : in STD_LOGIC;
    clock : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_7 is
  signal ENABLE0 : STD_LOGIC;
  signal cmd_out_o_i_2_n_0 : STD_LOGIC;
  signal cmd_out_o_i_6_n_0 : STD_LOGIC;
  signal cmd_out_o_i_7_n_0 : STD_LOGIC;
  signal crc_ok_i_2_n_0 : STD_LOGIC;
  signal crc_ok_i_4_n_0 : STD_LOGIC;
  signal crc_ok_i_5_n_0 : STD_LOGIC;
  signal crc_val : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \CRC[3]_i_1\ : label is "soft_lutpair0";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_val(6),
      I1 => \CRC_reg[3]_0\,
      O => p_5_out(0)
    );
\CRC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CRC_reg[3]_0\,
      I1 => crc_val(6),
      I2 => crc_val(2),
      O => p_5_out(3)
    );
\CRC[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CRC_reg[0]_0\,
      I1 => clock_posedge,
      O => ENABLE0
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => p_5_out(0),
      Q => crc_val(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(0),
      Q => crc_val(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(1),
      Q => crc_val(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => p_5_out(3),
      Q => crc_val(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(3),
      Q => crc_val(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(4),
      Q => crc_val(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(5),
      Q => crc_val(6)
    );
cmd_out_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => cmd_out_o_reg(0),
      I1 => cmd_out_o_i_2_n_0,
      I2 => cmd_out_o_reg_0(0),
      I3 => cmd_out_o_reg_1,
      I4 => cmd_out_o0_out,
      I5 => sd_cmd_o,
      O => \state_reg[0]\
    );
cmd_out_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DDDD555"
    )
        port map (
      I0 => CO(0),
      I1 => cmd_out_o_i_6_n_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => cmd_out_o_i_7_n_0,
      O => cmd_out_o_i_2_n_0
    );
cmd_out_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => crc_val(1),
      I1 => crc_val(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => crc_val(0),
      I5 => crc_val(2),
      O => cmd_out_o_i_6_n_0
    );
cmd_out_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00000000F0CCAA"
    )
        port map (
      I0 => crc_val(6),
      I1 => crc_val(5),
      I2 => crc_val(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => cmd_out_o_i_7_n_0
    );
crc_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => crc_ok_i_2_n_0,
      I1 => crc_ok_reg_0(0),
      I2 => crc_ok_reg_1,
      I3 => crc_ok_reg_2,
      I4 => crc_ok_reg_3(0),
      I5 => crc_ok_reg_4,
      O => crc_ok_reg
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => crc_ok_i_4_n_0,
      I1 => crc_val(5),
      I2 => \crc_in__0\(5),
      I3 => \crc_in__0\(6),
      I4 => crc_val(6),
      I5 => crc_ok_i_5_n_0,
      O => crc_ok_i_2_n_0
    );
crc_ok_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_in__0\(3),
      I1 => crc_val(3),
      I2 => \crc_in__0\(4),
      I3 => crc_val(4),
      O => crc_ok_i_4_n_0
    );
crc_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crc_val(1),
      I1 => \crc_in__0\(1),
      I2 => crc_val(0),
      I3 => \crc_in__0\(0),
      I4 => crc_val(2),
      I5 => \crc_in__0\(2),
      O => crc_ok_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_master is
  port (
    data_int_status : out STD_LOGIC_VECTOR ( 4 downto 0 );
    start_tx_fifo : out STD_LOGIC;
    watchdog_alarm_reg_0 : out STD_LOGIC;
    d_write : out STD_LOGIC;
    d_read : out STD_LOGIC;
    start_rx_fifo : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock_posedge_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    \int_status_o_reg[0]_0\ : out STD_LOGIC;
    clock : in STD_LOGIC;
    \int_status_o_reg[1]_0\ : in STD_LOGIC;
    rst1 : in STD_LOGIC;
    tx_fifo_empty : in STD_LOGIC;
    rx_fifo_full : in STD_LOGIC;
    data_crc_ok : in STD_LOGIC;
    data_busy : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock_posedge : in STD_LOGIC;
    data_start_tx : in STD_LOGIC;
    data_start_rx : in STD_LOGIC;
    \int_status_o_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    interrupt_0 : in STD_LOGIC;
    interrupt_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_int_status_reg0 : in STD_LOGIC;
    rx_fifo_empty : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_master is
  signal \^d_read\ : STD_LOGIC;
  signal d_read_o0_out : STD_LOGIC;
  signal d_read_o_i_1_n_0 : STD_LOGIC;
  signal \^d_write\ : STD_LOGIC;
  signal d_write_o1_out : STD_LOGIC;
  signal d_write_o_i_1_n_0 : STD_LOGIC;
  signal \^data_int_status\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in7 : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal \int_status_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_o[4]_i_2_n_0\ : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^start_rx_fifo\ : STD_LOGIC;
  signal start_rx_fifo_o_i_1_n_0 : STD_LOGIC;
  signal \^start_tx_fifo\ : STD_LOGIC;
  signal start_tx_fifo_o_i_1_n_0 : STD_LOGIC;
  signal \state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal watchdog : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal \watchdog[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[27]_i_1_n_0\ : STD_LOGIC;
  signal watchdog_alarm0 : STD_LOGIC;
  signal watchdog_alarm2_out : STD_LOGIC;
  signal \watchdog_alarm_i_10__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_11__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_12__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_13__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_14__0_n_0\ : STD_LOGIC;
  signal watchdog_alarm_i_15_n_0 : STD_LOGIC;
  signal \watchdog_alarm_i_16__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_17__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_19__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_20__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_21__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_22__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_23__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_24__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_25__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_26__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_27__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_28__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_29__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_30__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_31__0_n_0\ : STD_LOGIC;
  signal watchdog_alarm_i_32_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_33_n_0 : STD_LOGIC;
  signal watchdog_alarm_i_34_n_0 : STD_LOGIC;
  signal \watchdog_alarm_i_5__0_n_0\ : STD_LOGIC;
  signal watchdog_alarm_i_6_n_0 : STD_LOGIC;
  signal \watchdog_alarm_i_7__0_n_0\ : STD_LOGIC;
  signal \watchdog_alarm_i_8__0_n_0\ : STD_LOGIC;
  signal \^watchdog_alarm_reg_0\ : STD_LOGIC;
  signal watchdog_alarm_reg_i_18_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_18_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_18_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_18_n_3 : STD_LOGIC;
  signal \watchdog_alarm_reg_i_2__0_n_3\ : STD_LOGIC;
  signal watchdog_alarm_reg_i_4_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_4_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_4_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_4_n_3 : STD_LOGIC;
  signal watchdog_alarm_reg_i_9_n_0 : STD_LOGIC;
  signal watchdog_alarm_reg_i_9_n_1 : STD_LOGIC;
  signal watchdog_alarm_reg_i_9_n_2 : STD_LOGIC;
  signal watchdog_alarm_reg_i_9_n_3 : STD_LOGIC;
  signal watchdog_enable7_out : STD_LOGIC;
  signal \watchdog_enable_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_3__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_4__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_5__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_6__0_n_0\ : STD_LOGIC;
  signal watchdog_enable_reg_n_0 : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \watchdog_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[0]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[10]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[11]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[12]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[13]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[14]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[15]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[16]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[17]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[18]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[19]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[1]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[20]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[21]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[22]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[23]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[24]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[25]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[26]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[27]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[3]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[4]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[5]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[6]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[7]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[8]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_watchdog_alarm_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_alarm_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_watchdog_alarm_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_watchdog_alarm_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_watchdog_alarm_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_reg[27]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_watchdog_reg[27]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d_read_o_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \out_pos[6]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[2]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[3]_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \state[3]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[3]_i_5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[3]_i_8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \state[6]_i_1__0\ : label is "soft_lutpair115";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute SOFT_HLUTNM of \watchdog[0]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \watchdog[23]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \watchdog[24]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \watchdog[25]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \watchdog[26]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \watchdog[27]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \watchdog[27]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \watchdog[27]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1\ : label is "soft_lutpair126";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_18 : label is 11;
  attribute COMPARATOR_THRESHOLD of \watchdog_alarm_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_4 : label is 11;
  attribute COMPARATOR_THRESHOLD of watchdog_alarm_reg_i_9 : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \watchdog_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[27]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[8]_i_2__0\ : label is 35;
begin
  d_read <= \^d_read\;
  d_write <= \^d_write\;
  data_int_status(4 downto 0) <= \^data_int_status\(4 downto 0);
  start_rx_fifo <= \^start_rx_fifo\;
  start_tx_fifo <= \^start_tx_fifo\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  watchdog_alarm_reg_0 <= \^watchdog_alarm_reg_0\;
d_read_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state_reg[0]_1\,
      I2 => \state_reg_n_0_[2]\,
      I3 => d_read_o0_out,
      I4 => \^d_read\,
      O => d_read_o_i_1_n_0
    );
d_read_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020208"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state__0\(0),
      I4 => \state__0\(3),
      O => d_read_o0_out
    );
d_read_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => d_read_o_i_1_n_0,
      Q => \^d_read\,
      R => rst1
    );
d_write_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state_reg[0]_1\,
      I2 => O(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => d_write_o1_out,
      I5 => \^d_write\,
      O => d_write_o_i_1_n_0
    );
d_write_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C08C0"
    )
        port map (
      I0 => O(0),
      I1 => clock_posedge,
      I2 => \state__0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state__0\(3),
      I5 => \state_reg_n_0_[2]\,
      O => d_write_o1_out
    );
d_write_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => d_write_o_i_1_n_0,
      Q => \^d_write\,
      R => rst1
    );
\int_status_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^watchdog_alarm_reg_0\,
      I2 => data_crc_ok,
      I3 => data_busy,
      I4 => \^data_int_status\(0),
      O => \int_status_o[0]_i_1_n_0\
    );
\int_status_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^watchdog_alarm_reg_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \^data_int_status\(2),
      O => \int_status_o[2]_i_1_n_0\
    );
\int_status_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^watchdog_alarm_reg_0\,
      I2 => data_crc_ok,
      I3 => data_busy,
      I4 => \^data_int_status\(3),
      O => \int_status_o[3]_i_1_n_0\
    );
\int_status_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \int_status_o_reg[0]_1\,
      I1 => clock_posedge,
      I2 => rst1,
      O => \int_status_o[4]_i_1_n_0\
    );
\int_status_o[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => tx_fifo_empty,
      I1 => \^start_tx_fifo\,
      I2 => rx_fifo_full,
      I3 => \^state_reg[0]_0\,
      I4 => \^data_int_status\(4),
      O => \int_status_o[4]_i_2_n_0\
    );
\int_status_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_o[0]_i_1_n_0\,
      Q => \^data_int_status\(0),
      R => \int_status_o[4]_i_1_n_0\
    );
\int_status_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_o_reg[1]_0\,
      Q => \^data_int_status\(1),
      R => \int_status_o[4]_i_1_n_0\
    );
\int_status_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_o[2]_i_1_n_0\,
      Q => \^data_int_status\(2),
      R => \int_status_o[4]_i_1_n_0\
    );
\int_status_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_o[3]_i_1_n_0\,
      Q => \^data_int_status\(3),
      R => \int_status_o[4]_i_1_n_0\
    );
\int_status_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_o[4]_i_2_n_0\,
      Q => \^data_int_status\(4),
      R => \int_status_o[4]_i_1_n_0\
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_0,
      I1 => interrupt_1(1),
      I2 => \^data_int_status\(1),
      I3 => interrupt_1(0),
      I4 => data_int_status_reg0,
      I5 => interrupt_INST_0_i_3_n_0,
      O => interrupt
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^data_int_status\(2),
      I1 => interrupt_1(2),
      I2 => \^data_int_status\(3),
      I3 => interrupt_1(3),
      I4 => interrupt_1(4),
      I5 => \^data_int_status\(4),
      O => interrupt_INST_0_i_3_n_0
    );
\out_pos[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst1,
      I1 => \^start_tx_fifo\,
      O => SR(0)
    );
\s_axi_rdata[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_int_status\(0),
      I1 => rx_fifo_empty,
      O => \int_status_o_reg[0]_0\
    );
start_rx_fifo_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDF00000008"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state__0\(0),
      I4 => \state__0\(3),
      I5 => \^start_rx_fifo\,
      O => start_rx_fifo_o_i_1_n_0
    );
start_rx_fifo_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_rx_fifo_o_i_1_n_0,
      Q => \^start_rx_fifo\,
      R => rst1
    );
start_tx_fifo_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDF700000020"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state__0\(0),
      I4 => \state__0\(3),
      I5 => \^start_tx_fifo\,
      O => start_tx_fifo_o_i_1_n_0
    );
start_tx_fifo_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_tx_fifo_o_i_1_n_0,
      Q => \^start_tx_fifo\,
      R => rst1
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \state__0\(3),
      I1 => data_start_tx,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data_start_tx,
      I1 => \state__0\(3),
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECCFCCCEECCFCCC"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state[3]_i_4_n_0\,
      I2 => \state__0\(3),
      I3 => \state[3]_i_5_n_0\,
      I4 => data_busy,
      I5 => \state_reg[0]_1\,
      O => \state[3]_i_1__0_n_0\
    );
\state[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      O => p_0_in(3)
    );
\state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => O(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => data_start_tx,
      I2 => data_start_rx,
      I3 => clock_posedge,
      I4 => \state[3]_i_8_n_0\,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state[3]_i_8_n_0\,
      I1 => clock_posedge,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state__0\(3),
      O => \state[3]_i_8_n_0\
    );
\state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => clock_posedge,
      I1 => \^d_write\,
      I2 => \^d_read\,
      I3 => rst1,
      O => clock_posedge_reg(0)
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[3]_i_1__0_n_0\,
      D => \state__0\(3),
      Q => \state__0\(0),
      S => rst1
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \state_reg_n_0_[1]\,
      R => rst1
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \state_reg_n_0_[2]\,
      R => rst1
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \state__0\(3),
      R => rst1
    );
\watchdog[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \watchdog_reg_n_0_[0]\,
      O => \watchdog[0]_i_1__0_n_0\
    );
\watchdog[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(10),
      O => watchdog(10)
    );
\watchdog[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(11),
      O => watchdog(11)
    );
\watchdog[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(12),
      O => watchdog(12)
    );
\watchdog[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(13),
      O => watchdog(13)
    );
\watchdog[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(14),
      O => watchdog(14)
    );
\watchdog[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(15),
      O => watchdog(15)
    );
\watchdog[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(16),
      O => watchdog(16)
    );
\watchdog[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(17),
      O => watchdog(17)
    );
\watchdog[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(18),
      O => watchdog(18)
    );
\watchdog[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(19),
      O => watchdog(19)
    );
\watchdog[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(1),
      O => watchdog(1)
    );
\watchdog[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(20),
      O => watchdog(20)
    );
\watchdog[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(21),
      O => watchdog(21)
    );
\watchdog[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(22),
      O => watchdog(22)
    );
\watchdog[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(23),
      O => watchdog(23)
    );
\watchdog[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(24),
      O => watchdog(24)
    );
\watchdog[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(25),
      O => watchdog(25)
    );
\watchdog[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(26),
      O => watchdog(26)
    );
\watchdog[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^watchdog_alarm_reg_0\,
      I2 => watchdog_enable_reg_n_0,
      I3 => data_busy,
      I4 => watchdog_enable7_out,
      O => \watchdog[27]_i_1_n_0\
    );
\watchdog[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(27),
      O => watchdog(27)
    );
\watchdog[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(3),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => clock_posedge,
      O => \^state_reg[0]_0\
    );
\watchdog[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => clock_posedge,
      O => watchdog_enable7_out
    );
\watchdog[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(2),
      O => watchdog(2)
    );
\watchdog[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(3),
      O => watchdog(3)
    );
\watchdog[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(4),
      O => watchdog(4)
    );
\watchdog[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(5),
      O => watchdog(5)
    );
\watchdog[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(6),
      O => watchdog(6)
    );
\watchdog[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(7),
      O => watchdog(7)
    );
\watchdog[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(8),
      O => watchdog(8)
    );
\watchdog[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(9),
      O => watchdog(9)
    );
\watchdog_alarm_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \watchdog_reg_n_0_[22]\,
      I3 => Q(22),
      O => \watchdog_alarm_i_10__0_n_0\
    );
\watchdog_alarm_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \watchdog_reg_n_0_[20]\,
      I3 => Q(20),
      O => \watchdog_alarm_i_11__0_n_0\
    );
\watchdog_alarm_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \watchdog_reg_n_0_[18]\,
      I3 => Q(18),
      O => \watchdog_alarm_i_12__0_n_0\
    );
\watchdog_alarm_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \watchdog_reg_n_0_[16]\,
      I3 => Q(16),
      O => \watchdog_alarm_i_13__0_n_0\
    );
\watchdog_alarm_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(23),
      I1 => \watchdog_reg_n_0_[23]\,
      I2 => Q(22),
      I3 => \watchdog_reg_n_0_[22]\,
      O => \watchdog_alarm_i_14__0_n_0\
    );
watchdog_alarm_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(21),
      I1 => \watchdog_reg_n_0_[21]\,
      I2 => Q(20),
      I3 => \watchdog_reg_n_0_[20]\,
      O => watchdog_alarm_i_15_n_0
    );
\watchdog_alarm_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(19),
      I1 => \watchdog_reg_n_0_[19]\,
      I2 => Q(18),
      I3 => \watchdog_reg_n_0_[18]\,
      O => \watchdog_alarm_i_16__0_n_0\
    );
\watchdog_alarm_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(17),
      I1 => \watchdog_reg_n_0_[17]\,
      I2 => Q(16),
      I3 => \watchdog_reg_n_0_[16]\,
      O => \watchdog_alarm_i_17__0_n_0\
    );
\watchdog_alarm_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \watchdog_reg_n_0_[14]\,
      I3 => Q(14),
      O => \watchdog_alarm_i_19__0_n_0\
    );
\watchdog_alarm_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \state__0\(3),
      I1 => watchdog_alarm0,
      I2 => watchdog_alarm2_out,
      I3 => \^watchdog_alarm_reg_0\,
      O => \watchdog_alarm_i_1__0_n_0\
    );
\watchdog_alarm_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \watchdog_reg_n_0_[12]\,
      I3 => Q(12),
      O => \watchdog_alarm_i_20__0_n_0\
    );
\watchdog_alarm_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \watchdog_reg_n_0_[10]\,
      I3 => Q(10),
      O => \watchdog_alarm_i_21__0_n_0\
    );
\watchdog_alarm_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \watchdog_reg_n_0_[8]\,
      I3 => Q(8),
      O => \watchdog_alarm_i_22__0_n_0\
    );
\watchdog_alarm_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => \watchdog_reg_n_0_[15]\,
      I2 => Q(14),
      I3 => \watchdog_reg_n_0_[14]\,
      O => \watchdog_alarm_i_23__0_n_0\
    );
\watchdog_alarm_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => \watchdog_reg_n_0_[13]\,
      I2 => Q(12),
      I3 => \watchdog_reg_n_0_[12]\,
      O => \watchdog_alarm_i_24__0_n_0\
    );
\watchdog_alarm_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => \watchdog_reg_n_0_[11]\,
      I2 => Q(10),
      I3 => \watchdog_reg_n_0_[10]\,
      O => \watchdog_alarm_i_25__0_n_0\
    );
\watchdog_alarm_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => \watchdog_reg_n_0_[9]\,
      I2 => Q(8),
      I3 => \watchdog_reg_n_0_[8]\,
      O => \watchdog_alarm_i_26__0_n_0\
    );
\watchdog_alarm_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \watchdog_reg_n_0_[6]\,
      I3 => Q(6),
      O => \watchdog_alarm_i_27__0_n_0\
    );
\watchdog_alarm_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \watchdog_reg_n_0_[4]\,
      I3 => Q(4),
      O => \watchdog_alarm_i_28__0_n_0\
    );
\watchdog_alarm_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \watchdog_reg_n_0_[2]\,
      I3 => Q(2),
      O => \watchdog_alarm_i_29__0_n_0\
    );
watchdog_alarm_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^watchdog_alarm_reg_0\,
      I2 => watchdog_alarm0,
      I3 => data_busy,
      I4 => watchdog_enable_reg_n_0,
      I5 => watchdog_enable7_out,
      O => watchdog_alarm2_out
    );
\watchdog_alarm_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \watchdog_reg_n_0_[0]\,
      I3 => Q(0),
      O => \watchdog_alarm_i_30__0_n_0\
    );
\watchdog_alarm_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \watchdog_reg_n_0_[7]\,
      I2 => Q(6),
      I3 => \watchdog_reg_n_0_[6]\,
      O => \watchdog_alarm_i_31__0_n_0\
    );
watchdog_alarm_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \watchdog_reg_n_0_[5]\,
      I2 => Q(4),
      I3 => \watchdog_reg_n_0_[4]\,
      O => watchdog_alarm_i_32_n_0
    );
watchdog_alarm_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \watchdog_reg_n_0_[3]\,
      I2 => Q(2),
      I3 => \watchdog_reg_n_0_[2]\,
      O => watchdog_alarm_i_33_n_0
    );
watchdog_alarm_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \watchdog_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \watchdog_reg_n_0_[0]\,
      O => watchdog_alarm_i_34_n_0
    );
\watchdog_alarm_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \watchdog_reg_n_0_[26]\,
      I3 => Q(26),
      O => \watchdog_alarm_i_5__0_n_0\
    );
watchdog_alarm_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \watchdog_reg_n_0_[24]\,
      I3 => Q(24),
      O => watchdog_alarm_i_6_n_0
    );
\watchdog_alarm_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(27),
      I1 => \watchdog_reg_n_0_[27]\,
      I2 => Q(26),
      I3 => \watchdog_reg_n_0_[26]\,
      O => \watchdog_alarm_i_7__0_n_0\
    );
\watchdog_alarm_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(25),
      I1 => \watchdog_reg_n_0_[25]\,
      I2 => Q(24),
      I3 => \watchdog_reg_n_0_[24]\,
      O => \watchdog_alarm_i_8__0_n_0\
    );
watchdog_alarm_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \watchdog_alarm_i_1__0_n_0\,
      Q => \^watchdog_alarm_reg_0\,
      R => rst1
    );
watchdog_alarm_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => watchdog_alarm_reg_i_18_n_0,
      CO(2) => watchdog_alarm_reg_i_18_n_1,
      CO(1) => watchdog_alarm_reg_i_18_n_2,
      CO(0) => watchdog_alarm_reg_i_18_n_3,
      CYINIT => '1',
      DI(3) => \watchdog_alarm_i_27__0_n_0\,
      DI(2) => \watchdog_alarm_i_28__0_n_0\,
      DI(1) => \watchdog_alarm_i_29__0_n_0\,
      DI(0) => \watchdog_alarm_i_30__0_n_0\,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => \watchdog_alarm_i_31__0_n_0\,
      S(2) => watchdog_alarm_i_32_n_0,
      S(1) => watchdog_alarm_i_33_n_0,
      S(0) => watchdog_alarm_i_34_n_0
    );
\watchdog_alarm_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_4_n_0,
      CO(3 downto 2) => \NLW_watchdog_alarm_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => watchdog_alarm0,
      CO(0) => \watchdog_alarm_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \watchdog_alarm_i_5__0_n_0\,
      DI(0) => watchdog_alarm_i_6_n_0,
      O(3 downto 0) => \NLW_watchdog_alarm_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \watchdog_alarm_i_7__0_n_0\,
      S(0) => \watchdog_alarm_i_8__0_n_0\
    );
watchdog_alarm_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_9_n_0,
      CO(3) => watchdog_alarm_reg_i_4_n_0,
      CO(2) => watchdog_alarm_reg_i_4_n_1,
      CO(1) => watchdog_alarm_reg_i_4_n_2,
      CO(0) => watchdog_alarm_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => \watchdog_alarm_i_10__0_n_0\,
      DI(2) => \watchdog_alarm_i_11__0_n_0\,
      DI(1) => \watchdog_alarm_i_12__0_n_0\,
      DI(0) => \watchdog_alarm_i_13__0_n_0\,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => \watchdog_alarm_i_14__0_n_0\,
      S(2) => watchdog_alarm_i_15_n_0,
      S(1) => \watchdog_alarm_i_16__0_n_0\,
      S(0) => \watchdog_alarm_i_17__0_n_0\
    );
watchdog_alarm_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => watchdog_alarm_reg_i_18_n_0,
      CO(3) => watchdog_alarm_reg_i_9_n_0,
      CO(2) => watchdog_alarm_reg_i_9_n_1,
      CO(1) => watchdog_alarm_reg_i_9_n_2,
      CO(0) => watchdog_alarm_reg_i_9_n_3,
      CYINIT => '0',
      DI(3) => \watchdog_alarm_i_19__0_n_0\,
      DI(2) => \watchdog_alarm_i_20__0_n_0\,
      DI(1) => \watchdog_alarm_i_21__0_n_0\,
      DI(0) => \watchdog_alarm_i_22__0_n_0\,
      O(3 downto 0) => NLW_watchdog_alarm_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => \watchdog_alarm_i_23__0_n_0\,
      S(2) => \watchdog_alarm_i_24__0_n_0\,
      S(1) => \watchdog_alarm_i_25__0_n_0\,
      S(0) => \watchdog_alarm_i_26__0_n_0\
    );
\watchdog_enable_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \watchdog_enable_i_2__0_n_0\,
      I1 => \watchdog_enable_i_3__0_n_0\,
      I2 => \watchdog_enable_i_4__0_n_0\,
      I3 => watchdog_enable7_out,
      I4 => watchdog_enable_reg_n_0,
      O => \watchdog_enable_i_1__0_n_0\
    );
\watchdog_enable_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(11),
      I5 => Q(10),
      O => \watchdog_enable_i_2__0_n_0\
    );
\watchdog_enable_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(4),
      O => \watchdog_enable_i_3__0_n_0\
    );
\watchdog_enable_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \watchdog_enable_i_5__0_n_0\,
      I5 => \watchdog_enable_i_6__0_n_0\,
      O => \watchdog_enable_i_4__0_n_0\
    );
\watchdog_enable_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(22),
      O => \watchdog_enable_i_5__0_n_0\
    );
\watchdog_enable_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(17),
      I5 => Q(16),
      O => \watchdog_enable_i_6__0_n_0\
    );
watchdog_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \watchdog_enable_i_1__0_n_0\,
      Q => watchdog_enable_reg_n_0,
      R => rst1
    );
\watchdog_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[0]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[0]\,
      R => rst1
    );
\watchdog_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(10),
      Q => \watchdog_reg_n_0_[10]\,
      R => rst1
    );
\watchdog_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(11),
      Q => \watchdog_reg_n_0_[11]\,
      R => rst1
    );
\watchdog_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(12),
      Q => \watchdog_reg_n_0_[12]\,
      R => rst1
    );
\watchdog_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[12]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[12]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[12]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(12 downto 9),
      S(3) => \watchdog_reg_n_0_[12]\,
      S(2) => \watchdog_reg_n_0_[11]\,
      S(1) => \watchdog_reg_n_0_[10]\,
      S(0) => \watchdog_reg_n_0_[9]\
    );
\watchdog_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(13),
      Q => \watchdog_reg_n_0_[13]\,
      R => rst1
    );
\watchdog_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(14),
      Q => \watchdog_reg_n_0_[14]\,
      R => rst1
    );
\watchdog_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(15),
      Q => \watchdog_reg_n_0_[15]\,
      R => rst1
    );
\watchdog_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(16),
      Q => \watchdog_reg_n_0_[16]\,
      R => rst1
    );
\watchdog_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[16]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[16]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[16]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(16 downto 13),
      S(3) => \watchdog_reg_n_0_[16]\,
      S(2) => \watchdog_reg_n_0_[15]\,
      S(1) => \watchdog_reg_n_0_[14]\,
      S(0) => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(17),
      Q => \watchdog_reg_n_0_[17]\,
      R => rst1
    );
\watchdog_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(18),
      Q => \watchdog_reg_n_0_[18]\,
      R => rst1
    );
\watchdog_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(19),
      Q => \watchdog_reg_n_0_[19]\,
      R => rst1
    );
\watchdog_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(1),
      Q => \watchdog_reg_n_0_[1]\,
      R => rst1
    );
\watchdog_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(20),
      Q => \watchdog_reg_n_0_[20]\,
      R => rst1
    );
\watchdog_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[20]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[20]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[20]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(20 downto 17),
      S(3) => \watchdog_reg_n_0_[20]\,
      S(2) => \watchdog_reg_n_0_[19]\,
      S(1) => \watchdog_reg_n_0_[18]\,
      S(0) => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(21),
      Q => \watchdog_reg_n_0_[21]\,
      R => rst1
    );
\watchdog_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(22),
      Q => \watchdog_reg_n_0_[22]\,
      R => rst1
    );
\watchdog_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(23),
      Q => \watchdog_reg_n_0_[23]\,
      R => rst1
    );
\watchdog_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(24),
      Q => \watchdog_reg_n_0_[24]\,
      R => rst1
    );
\watchdog_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[24]_i_2_n_0\,
      CO(2) => \watchdog_reg[24]_i_2_n_1\,
      CO(1) => \watchdog_reg[24]_i_2_n_2\,
      CO(0) => \watchdog_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(24 downto 21),
      S(3) => \watchdog_reg_n_0_[24]\,
      S(2) => \watchdog_reg_n_0_[23]\,
      S(1) => \watchdog_reg_n_0_[22]\,
      S(0) => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(25),
      Q => \watchdog_reg_n_0_[25]\,
      R => rst1
    );
\watchdog_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(26),
      Q => \watchdog_reg_n_0_[26]\,
      R => rst1
    );
\watchdog_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(27),
      Q => \watchdog_reg_n_0_[27]\,
      R => rst1
    );
\watchdog_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[24]_i_2_n_0\,
      CO(3 downto 2) => \NLW_watchdog_reg[27]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \watchdog_reg[27]_i_5_n_2\,
      CO(0) => \watchdog_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_watchdog_reg[27]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => in7(27 downto 25),
      S(3) => '0',
      S(2) => \watchdog_reg_n_0_[27]\,
      S(1) => \watchdog_reg_n_0_[26]\,
      S(0) => \watchdog_reg_n_0_[25]\
    );
\watchdog_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(2),
      Q => \watchdog_reg_n_0_[2]\,
      R => rst1
    );
\watchdog_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(3),
      Q => \watchdog_reg_n_0_[3]\,
      R => rst1
    );
\watchdog_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(4),
      Q => \watchdog_reg_n_0_[4]\,
      R => rst1
    );
\watchdog_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[4]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[4]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[4]_i_2__0_n_3\,
      CYINIT => \watchdog_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(4 downto 1),
      S(3) => \watchdog_reg_n_0_[4]\,
      S(2) => \watchdog_reg_n_0_[3]\,
      S(1) => \watchdog_reg_n_0_[2]\,
      S(0) => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(5),
      Q => \watchdog_reg_n_0_[5]\,
      R => rst1
    );
\watchdog_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(6),
      Q => \watchdog_reg_n_0_[6]\,
      R => rst1
    );
\watchdog_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(7),
      Q => \watchdog_reg_n_0_[7]\,
      R => rst1
    );
\watchdog_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(8),
      Q => \watchdog_reg_n_0_[8]\,
      R => rst1
    );
\watchdog_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[8]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[8]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[8]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(8 downto 5),
      S(3) => \watchdog_reg_n_0_[8]\,
      S(2) => \watchdog_reg_n_0_[7]\,
      S(1) => \watchdog_reg_n_0_[6]\,
      S(0) => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => watchdog(9),
      Q => \watchdog_reg_n_0_[9]\,
      R => rst1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_xfer_trig is
  port (
    data_start_tx : out STD_LOGIC;
    data_start_rx : out STD_LOGIC;
    rst1 : in STD_LOGIC;
    clock : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_xfer_trig;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_xfer_trig is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \^data_start_rx\ : STD_LOGIC;
  signal \^data_start_tx\ : STD_LOGIC;
  signal r_w_reg_i_1_n_0 : STD_LOGIC;
  signal r_w_reg_reg_n_0 : STD_LOGIC;
  signal start_rx_o_i_1_n_0 : STD_LOGIC;
  signal start_tx_o_i_1_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair196";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "WAIT_FOR_CMD_INT:01,IDLE:00,TRIGGER_XFER:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "WAIT_FOR_CMD_INT:01,IDLE:00,TRIGGER_XFER:10";
begin
  data_start_rx <= \^data_start_rx\;
  data_start_tx <= \^data_start_tx\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4500"
    )
        port map (
      I0 => \state__0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \FSM_sequential_state[1]_i_3_n_0\,
      I4 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAA0C0000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_2\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \state__0\(0),
      I4 => \FSM_sequential_state[1]_i_3_n_0\,
      I5 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222A8880000A888"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(1),
      I2 => \FSM_sequential_state[1]_i_4_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \state__0\(0),
      R => rst1
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => rst1
    );
r_w_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00000200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => clock_posedge,
      I4 => \state__0\(0),
      I5 => r_w_reg_reg_n_0,
      O => r_w_reg_i_1_n_0
    );
r_w_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => r_w_reg_i_1_n_0,
      Q => r_w_reg_reg_n_0,
      R => rst1
    );
start_rx_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FF2000"
    )
        port map (
      I0 => r_w_reg_reg_n_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => clock_posedge,
      I4 => \^data_start_rx\,
      O => start_rx_o_i_1_n_0
    );
start_rx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_rx_o_i_1_n_0,
      Q => \^data_start_rx\,
      R => rst1
    );
start_tx_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FF1000"
    )
        port map (
      I0 => r_w_reg_reg_n_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => clock_posedge,
      I4 => \^data_start_tx\,
      O => start_tx_o_i_1_n_0
    );
start_tx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_tx_o_i_1_n_0,
      Q => \^data_start_tx\,
      R => rst1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_filler is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_empty : out STD_LOGIC;
    rx_fifo_full : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cyc_reg : out STD_LOGIC;
    m_axi_cyc_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cyc_reg_1 : out STD_LOGIC;
    m_axi_cyc_reg_2 : out STD_LOGIC;
    m_axi_cyc_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_fifo_empty : out STD_LOGIC;
    \bus_adr_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    start_tx_fifo_o_reg : out STD_LOGIC;
    \data_index_reg[2]\ : out STD_LOGIC;
    \dout_reg[23]\ : out STD_LOGIC;
    \dout_reg[20]\ : out STD_LOGIC;
    \dout_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[4]\ : out STD_LOGIC;
    bus_4bit_reg_reg : out STD_LOGIC;
    \dout_reg[25]\ : out STD_LOGIC;
    \dout_reg[9]\ : out STD_LOGIC;
    \dout_reg[26]\ : out STD_LOGIC;
    \dout_reg[10]\ : out STD_LOGIC;
    \dout_reg[20]_0\ : out STD_LOGIC;
    m_axi_cyc_reg_4 : out STD_LOGIC;
    m_axi_cyc_reg_5 : out STD_LOGIC;
    data_int_status_reg0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \bus_adr_o_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wlast_reg : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_cyc : in STD_LOGIC;
    rst1 : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    rx_fifo_we : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    m_axi_write_reg : in STD_LOGIC;
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    tx_fifo_re : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    start_rx_fifo : in STD_LOGIC;
    \int_status_o_reg[1]\ : in STD_LOGIC;
    \last_din_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bus_4bit_reg : in STD_LOGIC;
    \last_din_reg[3]_0\ : in STD_LOGIC;
    \last_din[0]_i_3\ : in STD_LOGIC;
    \last_din[0]_i_3_0\ : in STD_LOGIC;
    \last_din[0]_i_2\ : in STD_LOGIC;
    \last_din[0]_i_2_0\ : in STD_LOGIC;
    bus_wait_reg_0 : in STD_LOGIC;
    m_bus_ack_i047_out : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_2\ : in STD_LOGIC;
    data_int_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wlast_reg_0 : in STD_LOGIC;
    clock : in STD_LOGIC;
    dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inp_pos_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_filler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_filler is
  signal bus_adr_o0 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \bus_adr_o_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \bus_adr_o_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \bus_adr_o_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \bus_adr_o_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \bus_adr_o_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \bus_adr_o_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \^bus_adr_o_reg[31]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_adr_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \bus_adr_o_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \bus_adr_o_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \bus_adr_o_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal bus_wait_reg_n_0 : STD_LOGIC;
  signal \m_axi_arlen[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_14_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_14_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal m_axi_wlast_i_10_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rx_burst_len2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rx_fifo_empty\ : STD_LOGIC;
  signal rx_fifo_n_0 : STD_LOGIC;
  signal rx_fifo_n_40 : STD_LOGIC;
  signal rx_fifo_n_63 : STD_LOGIC;
  signal tx_burst_len2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^tx_fifo_empty\ : STD_LOGIC;
  signal tx_fifo_free_len : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_bus_adr_o_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bus_adr_o_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axi_arlen_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axi_arlen_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axi_arlen_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axi_awlen_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_axi_awlen_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axi_awlen_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[26]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \bus_adr_o_reg[6]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \m_axi_arlen_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \m_axi_arlen_reg[6]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \m_axi_awlen_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \m_axi_awlen_reg[6]_i_4\ : label is 11;
begin
  \bus_adr_o_reg[31]_0\(29 downto 0) <= \^bus_adr_o_reg[31]_0\(29 downto 0);
  rx_fifo_empty <= \^rx_fifo_empty\;
  tx_fifo_empty <= \^tx_fifo_empty\;
\bus_adr_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(8),
      Q => \^bus_adr_o_reg[31]_0\(8),
      R => rst1
    );
\bus_adr_o_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[6]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[10]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[10]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[10]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(8 downto 5),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(8 downto 5)
    );
\bus_adr_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(9),
      Q => \^bus_adr_o_reg[31]_0\(9),
      R => rst1
    );
\bus_adr_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(10),
      Q => \^bus_adr_o_reg[31]_0\(10),
      R => rst1
    );
\bus_adr_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(11),
      Q => \^bus_adr_o_reg[31]_0\(11),
      R => rst1
    );
\bus_adr_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(12),
      Q => \^bus_adr_o_reg[31]_0\(12),
      R => rst1
    );
\bus_adr_o_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[10]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[14]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[14]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[14]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(12 downto 9),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(12 downto 9)
    );
\bus_adr_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(13),
      Q => \^bus_adr_o_reg[31]_0\(13),
      R => rst1
    );
\bus_adr_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(14),
      Q => \^bus_adr_o_reg[31]_0\(14),
      R => rst1
    );
\bus_adr_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(15),
      Q => \^bus_adr_o_reg[31]_0\(15),
      R => rst1
    );
\bus_adr_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(16),
      Q => \^bus_adr_o_reg[31]_0\(16),
      R => rst1
    );
\bus_adr_o_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[14]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[18]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[18]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[18]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(16 downto 13),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(16 downto 13)
    );
\bus_adr_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(17),
      Q => \^bus_adr_o_reg[31]_0\(17),
      R => rst1
    );
\bus_adr_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(18),
      Q => \^bus_adr_o_reg[31]_0\(18),
      R => rst1
    );
\bus_adr_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(19),
      Q => \^bus_adr_o_reg[31]_0\(19),
      R => rst1
    );
\bus_adr_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(20),
      Q => \^bus_adr_o_reg[31]_0\(20),
      R => rst1
    );
\bus_adr_o_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[18]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[22]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[22]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[22]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(20 downto 17),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(20 downto 17)
    );
\bus_adr_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(21),
      Q => \^bus_adr_o_reg[31]_0\(21),
      R => rst1
    );
\bus_adr_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(22),
      Q => \^bus_adr_o_reg[31]_0\(22),
      R => rst1
    );
\bus_adr_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(23),
      Q => \^bus_adr_o_reg[31]_0\(23),
      R => rst1
    );
\bus_adr_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(24),
      Q => \^bus_adr_o_reg[31]_0\(24),
      R => rst1
    );
\bus_adr_o_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[22]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[26]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[26]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[26]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(24 downto 21),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(24 downto 21)
    );
\bus_adr_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(25),
      Q => \^bus_adr_o_reg[31]_0\(25),
      R => rst1
    );
\bus_adr_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(26),
      Q => \^bus_adr_o_reg[31]_0\(26),
      R => rst1
    );
\bus_adr_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(27),
      Q => \^bus_adr_o_reg[31]_0\(27),
      R => rst1
    );
\bus_adr_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(0),
      Q => \^bus_adr_o_reg[31]_0\(0),
      R => rst1
    );
\bus_adr_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(28),
      Q => \^bus_adr_o_reg[31]_0\(28),
      R => rst1
    );
\bus_adr_o_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[26]_i_2_n_0\,
      CO(3) => \bus_adr_o_reg[30]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[30]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[30]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(28 downto 25),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(28 downto 25)
    );
\bus_adr_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(29),
      Q => \^bus_adr_o_reg[31]_0\(29),
      R => rst1
    );
\bus_adr_o_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_adr_o_reg[30]_i_2_n_0\,
      CO(3 downto 0) => \NLW_bus_adr_o_reg[31]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bus_adr_o_reg[31]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => bus_adr_o0(29),
      S(3 downto 1) => B"000",
      S(0) => \^bus_adr_o_reg[31]_0\(29)
    );
\bus_adr_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(1),
      Q => \^bus_adr_o_reg[31]_0\(1),
      R => rst1
    );
\bus_adr_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(2),
      Q => \^bus_adr_o_reg[31]_0\(2),
      R => rst1
    );
\bus_adr_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(3),
      Q => \^bus_adr_o_reg[31]_0\(3),
      R => rst1
    );
\bus_adr_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(4),
      Q => \^bus_adr_o_reg[31]_0\(4),
      R => rst1
    );
\bus_adr_o_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_adr_o_reg[6]_i_2_n_0\,
      CO(2) => \bus_adr_o_reg[6]_i_2_n_1\,
      CO(1) => \bus_adr_o_reg[6]_i_2_n_2\,
      CO(0) => \bus_adr_o_reg[6]_i_2_n_3\,
      CYINIT => \^bus_adr_o_reg[31]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bus_adr_o0(4 downto 1),
      S(3 downto 0) => \^bus_adr_o_reg[31]_0\(4 downto 1)
    );
\bus_adr_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(5),
      Q => \^bus_adr_o_reg[31]_0\(5),
      R => rst1
    );
\bus_adr_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(6),
      Q => \^bus_adr_o_reg[31]_0\(6),
      R => rst1
    );
\bus_adr_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rx_fifo_n_40,
      D => p_1_in(7),
      Q => \^bus_adr_o_reg[31]_0\(7),
      R => rst1
    );
bus_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => rx_fifo_n_63,
      Q => bus_wait_reg_n_0,
      R => rst1
    );
\m_axi_arlen[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(0),
      I1 => \^bus_adr_o_reg[31]_0\(0),
      I2 => \^bus_adr_o_reg[31]_0\(1),
      I3 => tx_burst_len2(1),
      O => \m_axi_arlen[6]_i_10_n_0\
    );
\m_axi_arlen[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(7),
      I1 => tx_burst_len2(7),
      I2 => tx_burst_len2(6),
      I3 => \^bus_adr_o_reg[31]_0\(6),
      O => \m_axi_arlen[6]_i_11_n_0\
    );
\m_axi_arlen[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(5),
      I1 => tx_burst_len2(5),
      I2 => tx_burst_len2(4),
      I3 => \^bus_adr_o_reg[31]_0\(4),
      O => \m_axi_arlen[6]_i_12_n_0\
    );
\m_axi_arlen[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(3),
      I1 => tx_burst_len2(3),
      I2 => tx_burst_len2(2),
      I3 => \^bus_adr_o_reg[31]_0\(2),
      O => \m_axi_arlen[6]_i_13_n_0\
    );
\m_axi_arlen[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(1),
      I1 => tx_burst_len2(1),
      I2 => tx_burst_len2(0),
      I3 => \^bus_adr_o_reg[31]_0\(0),
      O => \m_axi_arlen[6]_i_14_n_0\
    );
\m_axi_arlen[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(8),
      I1 => \^bus_adr_o_reg[31]_0\(8),
      I2 => \^bus_adr_o_reg[31]_0\(9),
      I3 => tx_burst_len2(9),
      O => \m_axi_arlen[6]_i_5_n_0\
    );
\m_axi_arlen[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(9),
      I1 => tx_burst_len2(9),
      I2 => tx_burst_len2(8),
      I3 => \^bus_adr_o_reg[31]_0\(8),
      O => \m_axi_arlen[6]_i_6_n_0\
    );
\m_axi_arlen[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(6),
      I1 => \^bus_adr_o_reg[31]_0\(6),
      I2 => \^bus_adr_o_reg[31]_0\(7),
      I3 => tx_burst_len2(7),
      O => \m_axi_arlen[6]_i_7_n_0\
    );
\m_axi_arlen[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(4),
      I1 => \^bus_adr_o_reg[31]_0\(4),
      I2 => \^bus_adr_o_reg[31]_0\(5),
      I3 => tx_burst_len2(5),
      O => \m_axi_arlen[6]_i_8_n_0\
    );
\m_axi_arlen[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(2),
      I1 => \^bus_adr_o_reg[31]_0\(2),
      I2 => \^bus_adr_o_reg[31]_0\(3),
      I3 => tx_burst_len2(3),
      O => \m_axi_arlen[6]_i_9_n_0\
    );
\m_axi_arlen_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_arlen_reg[6]_i_4_n_0\,
      CO(3 downto 1) => \NLW_m_axi_arlen_reg[6]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_axi_arlen_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_axi_arlen[6]_i_5_n_0\,
      O(3 downto 0) => \NLW_m_axi_arlen_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \m_axi_arlen[6]_i_6_n_0\
    );
\m_axi_arlen_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_arlen_reg[6]_i_4_n_0\,
      CO(2) => \m_axi_arlen_reg[6]_i_4_n_1\,
      CO(1) => \m_axi_arlen_reg[6]_i_4_n_2\,
      CO(0) => \m_axi_arlen_reg[6]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \m_axi_arlen[6]_i_7_n_0\,
      DI(2) => \m_axi_arlen[6]_i_8_n_0\,
      DI(1) => \m_axi_arlen[6]_i_9_n_0\,
      DI(0) => \m_axi_arlen[6]_i_10_n_0\,
      O(3 downto 0) => \NLW_m_axi_arlen_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axi_arlen[6]_i_11_n_0\,
      S(2) => \m_axi_arlen[6]_i_12_n_0\,
      S(1) => \m_axi_arlen[6]_i_13_n_0\,
      S(0) => \m_axi_arlen[6]_i_14_n_0\
    );
\m_axi_awlen[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(0),
      I1 => \^bus_adr_o_reg[31]_0\(0),
      I2 => \^bus_adr_o_reg[31]_0\(1),
      I3 => rx_burst_len2(1),
      O => \m_axi_awlen[6]_i_10_n_0\
    );
\m_axi_awlen[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(7),
      I1 => rx_burst_len2(7),
      I2 => \^bus_adr_o_reg[31]_0\(6),
      I3 => rx_burst_len2(6),
      O => \m_axi_awlen[6]_i_11_n_0\
    );
\m_axi_awlen[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(5),
      I1 => rx_burst_len2(5),
      I2 => \^bus_adr_o_reg[31]_0\(4),
      I3 => rx_burst_len2(4),
      O => \m_axi_awlen[6]_i_12_n_0\
    );
\m_axi_awlen[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(3),
      I1 => rx_burst_len2(3),
      I2 => \^bus_adr_o_reg[31]_0\(2),
      I3 => rx_burst_len2(2),
      O => \m_axi_awlen[6]_i_13_n_0\
    );
\m_axi_awlen[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(1),
      I1 => rx_burst_len2(1),
      I2 => \^bus_adr_o_reg[31]_0\(0),
      I3 => rx_burst_len2(0),
      O => \m_axi_awlen[6]_i_14_n_0\
    );
\m_axi_awlen[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(8),
      I1 => \^bus_adr_o_reg[31]_0\(8),
      I2 => \^bus_adr_o_reg[31]_0\(9),
      I3 => rx_burst_len2(9),
      O => \m_axi_awlen[6]_i_5_n_0\
    );
\m_axi_awlen[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^bus_adr_o_reg[31]_0\(9),
      I1 => rx_burst_len2(9),
      I2 => \^bus_adr_o_reg[31]_0\(8),
      I3 => rx_burst_len2(8),
      O => \m_axi_awlen[6]_i_6_n_0\
    );
\m_axi_awlen[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(6),
      I1 => \^bus_adr_o_reg[31]_0\(6),
      I2 => \^bus_adr_o_reg[31]_0\(7),
      I3 => rx_burst_len2(7),
      O => \m_axi_awlen[6]_i_7_n_0\
    );
\m_axi_awlen[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(4),
      I1 => \^bus_adr_o_reg[31]_0\(4),
      I2 => \^bus_adr_o_reg[31]_0\(5),
      I3 => rx_burst_len2(5),
      O => \m_axi_awlen[6]_i_8_n_0\
    );
\m_axi_awlen[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(2),
      I1 => \^bus_adr_o_reg[31]_0\(2),
      I2 => \^bus_adr_o_reg[31]_0\(3),
      I3 => rx_burst_len2(3),
      O => \m_axi_awlen[6]_i_9_n_0\
    );
\m_axi_awlen_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg[6]_i_4_n_0\,
      CO(3 downto 1) => \NLW_m_axi_awlen_reg[6]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_axi_awlen_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_axi_awlen[6]_i_5_n_0\,
      O(3 downto 0) => \NLW_m_axi_awlen_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \m_axi_awlen[6]_i_6_n_0\
    );
\m_axi_awlen_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_awlen_reg[6]_i_4_n_0\,
      CO(2) => \m_axi_awlen_reg[6]_i_4_n_1\,
      CO(1) => \m_axi_awlen_reg[6]_i_4_n_2\,
      CO(0) => \m_axi_awlen_reg[6]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \m_axi_awlen[6]_i_7_n_0\,
      DI(2) => \m_axi_awlen[6]_i_8_n_0\,
      DI(1) => \m_axi_awlen[6]_i_9_n_0\,
      DI(0) => \m_axi_awlen[6]_i_10_n_0\,
      O(3 downto 0) => \NLW_m_axi_awlen_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \m_axi_awlen[6]_i_11_n_0\,
      S(2) => \m_axi_awlen[6]_i_12_n_0\,
      S(1) => \m_axi_awlen[6]_i_13_n_0\,
      S(0) => \m_axi_awlen[6]_i_14_n_0\
    );
m_axi_wlast_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_axi_awlen_reg[6]_i_3_n_3\,
      I1 => \^bus_adr_o_reg[31]_0\(4),
      O => m_axi_wlast_i_10_n_0
    );
rx_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo
     port map (
      CO(0) => \m_axi_awlen_reg[6]_i_3_n_3\,
      D(29 downto 0) => p_1_in(29 downto 0),
      E(0) => E(0),
      O(0) => tx_fifo_free_len(6),
      Q(29 downto 0) => Q(29 downto 0),
      SR(0) => SR(0),
      bus_adr_o0(28 downto 0) => bus_adr_o0(29 downto 1),
      \bus_adr_o_reg[8]\(6 downto 0) => D(6 downto 0),
      bus_wait_reg => rx_fifo_n_0,
      bus_wait_reg_0(0) => rx_fifo_n_40,
      bus_wait_reg_1 => bus_wait_reg_n_0,
      bus_wait_reg_2 => bus_wait_reg_0,
      clock => clock,
      clock_posedge => clock_posedge,
      dat_i(31 downto 0) => dat_i(31 downto 0),
      data_int_status(0) => data_int_status(0),
      data_int_status_reg0 => data_int_status_reg0,
      \int_status_o_reg[1]\ => \^tx_fifo_empty\,
      \int_status_o_reg[1]_0\ => \int_status_o_reg[1]\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \m_axi_awlen[6]_i_5\(9 downto 0) => \^bus_adr_o_reg[31]_0\(9 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_cyc => m_axi_cyc,
      m_axi_cyc_reg => m_axi_cyc_reg,
      m_axi_cyc_reg_0 => m_axi_cyc_reg_0,
      m_axi_cyc_reg_1 => m_axi_cyc_reg_1,
      m_axi_cyc_reg_2 => m_axi_cyc_reg_2,
      m_axi_cyc_reg_3(0) => m_axi_cyc_reg_3(0),
      m_axi_cyc_reg_4 => m_axi_cyc_reg_4,
      m_axi_cyc_reg_5 => m_axi_cyc_reg_5,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => rx_fifo_n_63,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast_reg => m_axi_wlast_reg,
      m_axi_wlast_reg_0 => m_axi_wlast_i_10_n_0,
      m_axi_wlast_reg_1 => m_axi_wlast_reg_0,
      m_axi_wready => m_axi_wready,
      m_axi_write_reg => m_axi_write_reg,
      m_axi_wvalid_reg => m_axi_wvalid_reg,
      m_bus_ack_i047_out => m_bus_ack_i047_out,
      \out_pos_reg[3]_0\ => \^rx_fifo_empty\,
      \out_pos_reg[5]_0\ => rx_fifo_full,
      rst1 => rst1,
      rx_burst_len2(9 downto 0) => rx_burst_len2(9 downto 0),
      rx_fifo_we => rx_fifo_we,
      \s_axi_rdata_reg[0]\ => \s_axi_rdata_reg[0]\,
      \s_axi_rdata_reg[0]_0\ => \s_axi_rdata_reg[0]_0\,
      \s_axi_rdata_reg[0]_1\ => \s_axi_rdata_reg[0]_1\,
      \s_axi_rdata_reg[0]_2\ => \s_axi_rdata_reg[0]_2\,
      start_rx_fifo => start_rx_fifo,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_o_reg => start_tx_fifo_o_reg
    );
tx_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_0
     port map (
      CO(0) => \m_axi_arlen_reg[6]_i_3_n_3\,
      O(0) => O(0),
      Q(9 downto 0) => \^bus_adr_o_reg[31]_0\(9 downto 0),
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => bus_4bit_reg_reg,
      \bus_adr_o_reg[8]\(6 downto 0) => \bus_adr_o_reg[8]_0\(6 downto 0),
      clock => clock,
      clock_posedge => clock_posedge,
      \data_index_reg[2]\ => \data_index_reg[2]\,
      \dout[31]_i_5_0\ => m_axi_wvalid_reg,
      \dout[31]_i_5_1\ => m_axi_write_reg,
      \dout_reg[10]_0\ => \dout_reg[10]\,
      \dout_reg[20]_0\ => \dout_reg[20]\,
      \dout_reg[20]_1\ => \dout_reg[20]_0\,
      \dout_reg[23]_0\ => \dout_reg[23]\,
      \dout_reg[25]_0\ => \dout_reg[25]\,
      \dout_reg[26]_0\ => \dout_reg[26]\,
      \dout_reg[30]_0\(7 downto 0) => \dout_reg[30]\(7 downto 0),
      \dout_reg[31]_0\ => rx_fifo_n_0,
      \dout_reg[4]_0\ => \dout_reg[4]\,
      \dout_reg[9]_0\ => \dout_reg[9]\,
      \inp_pos_reg[0]_0\ => \^tx_fifo_empty\,
      \inp_pos_reg[0]_1\(0) => \inp_pos_reg[0]\(0),
      \last_din[0]_i_2\ => \last_din[0]_i_2\,
      \last_din[0]_i_2_0\ => \last_din[0]_i_2_0\,
      \last_din[0]_i_3\ => \last_din[0]_i_3\,
      \last_din[0]_i_3_0\ => \last_din[0]_i_3_0\,
      \last_din_reg[3]\(2 downto 0) => \last_din_reg[3]\(2 downto 0),
      \last_din_reg[3]_0\ => \last_din_reg[3]_0\,
      m_axi_cyc => m_axi_cyc,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      \out_pos_reg[5]_0\(0) => tx_fifo_free_len(6),
      rst1 => rst1,
      rx_fifo_empty => \^rx_fifo_empty\,
      start_tx_fifo => start_tx_fifo,
      tx_burst_len2(9 downto 0) => tx_burst_len2(9 downto 0),
      tx_fifo_re => tx_fifo_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_serial_host is
  port (
    \command_reg_reg[4]\ : out STD_LOGIC;
    index_ok_o : out STD_LOGIC;
    \command_reg_reg[3]\ : out STD_LOGIC;
    crc_ok_o : out STD_LOGIC;
    \response_o_reg[119]_0\ : out STD_LOGIC_VECTOR ( 119 downto 0 );
    cmd_finish : out STD_LOGIC;
    sd_cmd_o : out STD_LOGIC;
    sd_cmd_oe : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst0 : in STD_LOGIC;
    clock : in STD_LOGIC;
    cmd_setting : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_buff_reg[38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    clock_posedge : in STD_LOGIC;
    cmd_start_tx : in STD_LOGIC;
    clock_data_in : in STD_LOGIC;
    sd_cmd_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_serial_host;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_serial_host is
  signal CRC_7_n_0 : STD_LOGIC;
  signal CRC_7_n_1 : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cmd_finish\ : STD_LOGIC;
  signal cmd_oe_o1_out : STD_LOGIC;
  signal cmd_oe_o_inv_i_10_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_11_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_12_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_13_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_14_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_15_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_16_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_17_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_19_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_1_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_20_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_21_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_22_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_23_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_24_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_26_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_27_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_28_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_29_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_30_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_31_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_32_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_33_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_34_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_35_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_36_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_3_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_4_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_6_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_7_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_8_n_0 : STD_LOGIC;
  signal cmd_oe_o_inv_i_9_n_0 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_18_n_0 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_18_n_1 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_18_n_2 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_18_n_3 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_25_n_0 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_25_n_1 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_25_n_2 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_25_n_3 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_2_n_0 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_2_n_1 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_2_n_2 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_2_n_3 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_5_n_0 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_5_n_1 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_5_n_2 : STD_LOGIC;
  signal cmd_oe_o_reg_inv_i_5_n_3 : STD_LOGIC;
  signal cmd_out_o0_out : STD_LOGIC;
  signal cmd_out_o_i_10_n_0 : STD_LOGIC;
  signal cmd_out_o_i_11_n_0 : STD_LOGIC;
  signal cmd_out_o_i_12_n_0 : STD_LOGIC;
  signal cmd_out_o_i_13_n_0 : STD_LOGIC;
  signal cmd_out_o_i_14_n_0 : STD_LOGIC;
  signal cmd_out_o_i_15_n_0 : STD_LOGIC;
  signal cmd_out_o_i_17_n_0 : STD_LOGIC;
  signal cmd_out_o_i_18_n_0 : STD_LOGIC;
  signal cmd_out_o_i_19_n_0 : STD_LOGIC;
  signal cmd_out_o_i_20_n_0 : STD_LOGIC;
  signal cmd_out_o_i_21_n_0 : STD_LOGIC;
  signal cmd_out_o_i_22_n_0 : STD_LOGIC;
  signal cmd_out_o_i_23_n_0 : STD_LOGIC;
  signal cmd_out_o_i_24_n_0 : STD_LOGIC;
  signal cmd_out_o_i_25_n_0 : STD_LOGIC;
  signal cmd_out_o_i_26_n_0 : STD_LOGIC;
  signal cmd_out_o_i_27_n_0 : STD_LOGIC;
  signal cmd_out_o_i_28_n_0 : STD_LOGIC;
  signal cmd_out_o_i_29_n_0 : STD_LOGIC;
  signal cmd_out_o_i_30_n_0 : STD_LOGIC;
  signal cmd_out_o_i_32_n_0 : STD_LOGIC;
  signal cmd_out_o_i_33_n_0 : STD_LOGIC;
  signal cmd_out_o_i_34_n_0 : STD_LOGIC;
  signal cmd_out_o_i_35_n_0 : STD_LOGIC;
  signal cmd_out_o_i_36_n_0 : STD_LOGIC;
  signal cmd_out_o_i_37_n_0 : STD_LOGIC;
  signal cmd_out_o_i_38_n_0 : STD_LOGIC;
  signal cmd_out_o_i_39_n_0 : STD_LOGIC;
  signal cmd_out_o_i_40_n_0 : STD_LOGIC;
  signal cmd_out_o_i_41_n_0 : STD_LOGIC;
  signal cmd_out_o_i_4_n_0 : STD_LOGIC;
  signal cmd_out_o_i_9_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_31_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_31_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_31_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_31_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_3_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_3_n_3 : STD_LOGIC;
  signal cmd_out_o_reg_i_8_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_8_n_1 : STD_LOGIC;
  signal cmd_out_o_reg_i_8_n_2 : STD_LOGIC;
  signal cmd_out_o_reg_i_8_n_3 : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal crc_bit : STD_LOGIC;
  signal crc_bit_i_10_n_0 : STD_LOGIC;
  signal crc_bit_i_11_n_0 : STD_LOGIC;
  signal crc_bit_i_12_n_0 : STD_LOGIC;
  signal crc_bit_i_13_n_0 : STD_LOGIC;
  signal crc_bit_i_15_n_0 : STD_LOGIC;
  signal crc_bit_i_16_n_0 : STD_LOGIC;
  signal crc_bit_i_17_n_0 : STD_LOGIC;
  signal crc_bit_i_18_n_0 : STD_LOGIC;
  signal crc_bit_i_19_n_0 : STD_LOGIC;
  signal crc_bit_i_1_n_0 : STD_LOGIC;
  signal crc_bit_i_20_n_0 : STD_LOGIC;
  signal crc_bit_i_21_n_0 : STD_LOGIC;
  signal crc_bit_i_22_n_0 : STD_LOGIC;
  signal crc_bit_i_23_n_0 : STD_LOGIC;
  signal crc_bit_i_24_n_0 : STD_LOGIC;
  signal crc_bit_i_25_n_0 : STD_LOGIC;
  signal crc_bit_i_26_n_0 : STD_LOGIC;
  signal crc_bit_i_27_n_0 : STD_LOGIC;
  signal crc_bit_i_28_n_0 : STD_LOGIC;
  signal crc_bit_i_29_n_0 : STD_LOGIC;
  signal crc_bit_i_31_n_0 : STD_LOGIC;
  signal crc_bit_i_32_n_0 : STD_LOGIC;
  signal crc_bit_i_33_n_0 : STD_LOGIC;
  signal crc_bit_i_34_n_0 : STD_LOGIC;
  signal crc_bit_i_36_n_0 : STD_LOGIC;
  signal crc_bit_i_37_n_0 : STD_LOGIC;
  signal crc_bit_i_38_n_0 : STD_LOGIC;
  signal crc_bit_i_39_n_0 : STD_LOGIC;
  signal crc_bit_i_3_n_0 : STD_LOGIC;
  signal crc_bit_i_40_n_0 : STD_LOGIC;
  signal crc_bit_i_41_n_0 : STD_LOGIC;
  signal crc_bit_i_42_n_0 : STD_LOGIC;
  signal crc_bit_i_43_n_0 : STD_LOGIC;
  signal crc_bit_i_44_n_0 : STD_LOGIC;
  signal crc_bit_i_45_n_0 : STD_LOGIC;
  signal crc_bit_i_46_n_0 : STD_LOGIC;
  signal crc_bit_i_4_n_0 : STD_LOGIC;
  signal crc_bit_i_5_n_0 : STD_LOGIC;
  signal crc_bit_i_6_n_0 : STD_LOGIC;
  signal crc_bit_i_8_n_0 : STD_LOGIC;
  signal crc_bit_i_9_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_3 : STD_LOGIC;
  signal crc_bit_reg_n_0 : STD_LOGIC;
  signal crc_enable : STD_LOGIC;
  signal crc_enable1 : STD_LOGIC;
  signal crc_enable13_in : STD_LOGIC;
  signal crc_enable15_in : STD_LOGIC;
  signal crc_enable_i_10_n_0 : STD_LOGIC;
  signal crc_enable_i_11_n_0 : STD_LOGIC;
  signal crc_enable_i_12_n_0 : STD_LOGIC;
  signal crc_enable_i_13_n_0 : STD_LOGIC;
  signal crc_enable_i_14_n_0 : STD_LOGIC;
  signal crc_enable_i_16_n_0 : STD_LOGIC;
  signal crc_enable_i_17_n_0 : STD_LOGIC;
  signal crc_enable_i_18_n_0 : STD_LOGIC;
  signal crc_enable_i_19_n_0 : STD_LOGIC;
  signal crc_enable_i_1_n_0 : STD_LOGIC;
  signal crc_enable_i_20_n_0 : STD_LOGIC;
  signal crc_enable_i_21_n_0 : STD_LOGIC;
  signal crc_enable_i_22_n_0 : STD_LOGIC;
  signal crc_enable_i_23_n_0 : STD_LOGIC;
  signal crc_enable_i_25_n_0 : STD_LOGIC;
  signal crc_enable_i_26_n_0 : STD_LOGIC;
  signal crc_enable_i_27_n_0 : STD_LOGIC;
  signal crc_enable_i_28_n_0 : STD_LOGIC;
  signal crc_enable_i_29_n_0 : STD_LOGIC;
  signal crc_enable_i_30_n_0 : STD_LOGIC;
  signal crc_enable_i_31_n_0 : STD_LOGIC;
  signal crc_enable_i_32_n_0 : STD_LOGIC;
  signal crc_enable_i_33_n_0 : STD_LOGIC;
  signal crc_enable_i_34_n_0 : STD_LOGIC;
  signal crc_enable_i_35_n_0 : STD_LOGIC;
  signal crc_enable_i_36_n_0 : STD_LOGIC;
  signal crc_enable_i_37_n_0 : STD_LOGIC;
  signal crc_enable_i_38_n_0 : STD_LOGIC;
  signal crc_enable_i_39_n_0 : STD_LOGIC;
  signal crc_enable_i_3_n_0 : STD_LOGIC;
  signal crc_enable_i_4_n_0 : STD_LOGIC;
  signal crc_enable_i_5_n_0 : STD_LOGIC;
  signal crc_enable_i_7_n_0 : STD_LOGIC;
  signal crc_enable_i_9_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_15_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_15_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_15_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_15_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_24_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_24_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_24_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_24_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_8_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_8_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_8_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_8_n_3 : STD_LOGIC;
  signal crc_enable_reg_n_0 : STD_LOGIC;
  signal crc_in1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crc_in2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_5_n_0\ : STD_LOGIC;
  signal \crc_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal crc_ok_i_10_n_0 : STD_LOGIC;
  signal crc_ok_i_11_n_0 : STD_LOGIC;
  signal crc_ok_i_13_n_0 : STD_LOGIC;
  signal crc_ok_i_14_n_0 : STD_LOGIC;
  signal crc_ok_i_15_n_0 : STD_LOGIC;
  signal crc_ok_i_16_n_0 : STD_LOGIC;
  signal crc_ok_i_18_n_0 : STD_LOGIC;
  signal crc_ok_i_19_n_0 : STD_LOGIC;
  signal crc_ok_i_20_n_0 : STD_LOGIC;
  signal crc_ok_i_21_n_0 : STD_LOGIC;
  signal crc_ok_i_23_n_0 : STD_LOGIC;
  signal crc_ok_i_24_n_0 : STD_LOGIC;
  signal crc_ok_i_25_n_0 : STD_LOGIC;
  signal crc_ok_i_26_n_0 : STD_LOGIC;
  signal crc_ok_i_29_n_0 : STD_LOGIC;
  signal crc_ok_i_30_n_0 : STD_LOGIC;
  signal crc_ok_i_31_n_0 : STD_LOGIC;
  signal crc_ok_i_32_n_0 : STD_LOGIC;
  signal crc_ok_i_33_n_0 : STD_LOGIC;
  signal crc_ok_i_34_n_0 : STD_LOGIC;
  signal crc_ok_i_35_n_0 : STD_LOGIC;
  signal crc_ok_i_36_n_0 : STD_LOGIC;
  signal crc_ok_i_37_n_0 : STD_LOGIC;
  signal crc_ok_i_40_n_0 : STD_LOGIC;
  signal crc_ok_i_41_n_0 : STD_LOGIC;
  signal crc_ok_i_42_n_0 : STD_LOGIC;
  signal crc_ok_i_43_n_0 : STD_LOGIC;
  signal crc_ok_i_44_n_0 : STD_LOGIC;
  signal crc_ok_i_45_n_0 : STD_LOGIC;
  signal crc_ok_i_46_n_0 : STD_LOGIC;
  signal crc_ok_i_47_n_0 : STD_LOGIC;
  signal crc_ok_i_50_n_0 : STD_LOGIC;
  signal crc_ok_i_51_n_0 : STD_LOGIC;
  signal crc_ok_i_52_n_0 : STD_LOGIC;
  signal crc_ok_i_53_n_0 : STD_LOGIC;
  signal crc_ok_i_54_n_0 : STD_LOGIC;
  signal crc_ok_i_55_n_0 : STD_LOGIC;
  signal crc_ok_i_56_n_0 : STD_LOGIC;
  signal crc_ok_i_57_n_0 : STD_LOGIC;
  signal crc_ok_i_58_n_0 : STD_LOGIC;
  signal crc_ok_i_59_n_0 : STD_LOGIC;
  signal crc_ok_i_60_n_0 : STD_LOGIC;
  signal crc_ok_i_61_n_0 : STD_LOGIC;
  signal crc_ok_i_62_n_0 : STD_LOGIC;
  signal crc_ok_i_63_n_0 : STD_LOGIC;
  signal crc_ok_i_64_n_0 : STD_LOGIC;
  signal crc_ok_i_65_n_0 : STD_LOGIC;
  signal crc_ok_i_8_n_0 : STD_LOGIC;
  signal crc_ok_i_9_n_0 : STD_LOGIC;
  signal \^crc_ok_o\ : STD_LOGIC;
  signal crc_ok_o_i_1_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_17_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_17_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_17_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_17_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_22_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_22_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_22_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_22_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_27_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_27_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_27_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_27_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_28_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_38_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_38_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_38_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_38_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_39_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_39_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_39_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_39_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_3_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_3_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_3_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_3_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_48_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_48_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_48_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_48_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_49_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_49_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_49_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_49_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_6_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_6_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_6_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_6_n_3 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_1 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_2 : STD_LOGIC;
  signal crc_ok_reg_i_7_n_3 : STD_LOGIC;
  signal crc_ok_reg_n_0 : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal crc_rst_i_2_n_0 : STD_LOGIC;
  signal crc_rst_i_3_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal finish_o_i_1_n_0 : STD_LOGIC;
  signal finish_o_i_2_n_0 : STD_LOGIC;
  signal in24 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in7 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^index_ok_o\ : STD_LOGIC;
  signal index_ok_o_i_1_n_0 : STD_LOGIC;
  signal index_ok_o_i_2_n_0 : STD_LOGIC;
  signal index_ok_o_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 127 to 127 );
  signal \resp_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[100]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[101]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[102]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[103]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[104]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[105]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[106]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[107]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[108]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[109]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_6_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_7_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_8_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_9_n_0\ : STD_LOGIC;
  signal \resp_buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[32]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[33]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[34]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[35]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[36]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[37]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[38]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[39]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[40]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[41]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[42]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[43]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[44]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[45]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[46]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[48]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[49]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[50]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[51]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[52]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[53]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[54]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[55]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[56]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[57]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[58]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[59]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[60]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[61]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[62]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[64]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[65]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[66]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[67]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[68]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[69]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[70]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[71]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[72]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[73]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[74]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[75]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[76]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[77]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[78]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[80]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[81]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[82]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[83]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[84]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[85]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[86]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[87]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[88]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[89]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[90]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[91]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[92]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[93]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[94]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[96]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[97]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[98]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[99]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[100]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[101]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[102]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[103]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[104]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[105]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[106]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[107]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[108]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[109]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[110]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[111]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[112]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[113]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[114]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[115]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[116]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[117]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[118]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[119]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[32]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[33]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[34]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[35]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[36]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[37]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[39]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[40]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[41]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[42]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[43]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[44]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[45]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[46]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[47]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[48]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[49]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[50]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[51]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[52]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[53]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[54]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[55]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[56]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[57]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[58]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[59]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[60]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[61]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[62]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[63]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[64]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[65]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[66]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[67]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[68]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[69]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[70]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[71]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[72]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[73]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[74]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[75]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[76]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[77]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[78]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[79]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[80]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[81]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[82]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[83]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[84]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[85]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[86]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[87]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[88]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[89]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[90]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[91]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[92]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[93]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[94]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[95]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[96]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[97]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[98]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[99]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal resp_idx : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \resp_idx[6]_i_10_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_11_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_13_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_14_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_15_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_17_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_18_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_19_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_20_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_22_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_23_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_24_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_25_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_27_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_28_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_29_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_30_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_32_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_33_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_34_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_35_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_36_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_37_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_38_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_39_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_40_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_41_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_42_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_43_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_44_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_45_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_46_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_47_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_48_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_5_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_8_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_9_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[6]\ : STD_LOGIC;
  signal \resp_len[5]_i_1_n_0\ : STD_LOGIC;
  signal \resp_len[5]_i_2_n_0\ : STD_LOGIC;
  signal \resp_len[5]_i_3_n_0\ : STD_LOGIC;
  signal \resp_len[5]_i_4_n_0\ : STD_LOGIC;
  signal \resp_len__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \response_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[100]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[101]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[102]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[103]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[104]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[105]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[106]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[107]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[108]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[109]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[110]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[111]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[112]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[113]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[114]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[115]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[116]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[117]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[118]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[119]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[119]_i_2_n_0\ : STD_LOGIC;
  signal \response_o[119]_i_3_n_0\ : STD_LOGIC;
  signal \response_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[16]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[18]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[19]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[20]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[21]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[22]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[23]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[24]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[25]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[26]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[27]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[28]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[29]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[30]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[31]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[32]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[33]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[34]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[35]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[36]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[37]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[38]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[39]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[40]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[41]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[42]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[43]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[44]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[45]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[46]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[47]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[48]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[49]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[50]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[51]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[52]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[53]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[54]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[55]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[56]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[57]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[58]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[59]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[60]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[61]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[62]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[63]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[64]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[65]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[66]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[67]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[68]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[69]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[70]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[71]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[72]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[73]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[74]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[75]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[76]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[77]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[78]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[79]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[80]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[81]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[82]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[83]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[84]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[85]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[86]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[87]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[88]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[89]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[90]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[91]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[92]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[93]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[94]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[95]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[96]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[97]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[98]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[99]_i_1_n_0\ : STD_LOGIC;
  signal \response_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \^sd_cmd_o\ : STD_LOGIC;
  signal state2 : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[6]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_100_n_0\ : STD_LOGIC;
  signal \state[7]_i_101_n_0\ : STD_LOGIC;
  signal \state[7]_i_102_n_0\ : STD_LOGIC;
  signal \state[7]_i_103_n_0\ : STD_LOGIC;
  signal \state[7]_i_104_n_0\ : STD_LOGIC;
  signal \state[7]_i_105_n_0\ : STD_LOGIC;
  signal \state[7]_i_106_n_0\ : STD_LOGIC;
  signal \state[7]_i_107_n_0\ : STD_LOGIC;
  signal \state[7]_i_108_n_0\ : STD_LOGIC;
  signal \state[7]_i_109_n_0\ : STD_LOGIC;
  signal \state[7]_i_10_n_0\ : STD_LOGIC;
  signal \state[7]_i_110_n_0\ : STD_LOGIC;
  signal \state[7]_i_111_n_0\ : STD_LOGIC;
  signal \state[7]_i_112_n_0\ : STD_LOGIC;
  signal \state[7]_i_113_n_0\ : STD_LOGIC;
  signal \state[7]_i_114_n_0\ : STD_LOGIC;
  signal \state[7]_i_115_n_0\ : STD_LOGIC;
  signal \state[7]_i_116_n_0\ : STD_LOGIC;
  signal \state[7]_i_117_n_0\ : STD_LOGIC;
  signal \state[7]_i_118_n_0\ : STD_LOGIC;
  signal \state[7]_i_119_n_0\ : STD_LOGIC;
  signal \state[7]_i_120_n_0\ : STD_LOGIC;
  signal \state[7]_i_12_n_0\ : STD_LOGIC;
  signal \state[7]_i_13_n_0\ : STD_LOGIC;
  signal \state[7]_i_14_n_0\ : STD_LOGIC;
  signal \state[7]_i_15_n_0\ : STD_LOGIC;
  signal \state[7]_i_16_n_0\ : STD_LOGIC;
  signal \state[7]_i_17_n_0\ : STD_LOGIC;
  signal \state[7]_i_18_n_0\ : STD_LOGIC;
  signal \state[7]_i_19_n_0\ : STD_LOGIC;
  signal \state[7]_i_21_n_0\ : STD_LOGIC;
  signal \state[7]_i_22_n_0\ : STD_LOGIC;
  signal \state[7]_i_24_n_0\ : STD_LOGIC;
  signal \state[7]_i_25_n_0\ : STD_LOGIC;
  signal \state[7]_i_26_n_0\ : STD_LOGIC;
  signal \state[7]_i_27_n_0\ : STD_LOGIC;
  signal \state[7]_i_28_n_0\ : STD_LOGIC;
  signal \state[7]_i_29_n_0\ : STD_LOGIC;
  signal \state[7]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_30_n_0\ : STD_LOGIC;
  signal \state[7]_i_31_n_0\ : STD_LOGIC;
  signal \state[7]_i_33_n_0\ : STD_LOGIC;
  signal \state[7]_i_34_n_0\ : STD_LOGIC;
  signal \state[7]_i_35_n_0\ : STD_LOGIC;
  signal \state[7]_i_36_n_0\ : STD_LOGIC;
  signal \state[7]_i_37_n_0\ : STD_LOGIC;
  signal \state[7]_i_38_n_0\ : STD_LOGIC;
  signal \state[7]_i_39_n_0\ : STD_LOGIC;
  signal \state[7]_i_40_n_0\ : STD_LOGIC;
  signal \state[7]_i_42_n_0\ : STD_LOGIC;
  signal \state[7]_i_43_n_0\ : STD_LOGIC;
  signal \state[7]_i_44_n_0\ : STD_LOGIC;
  signal \state[7]_i_45_n_0\ : STD_LOGIC;
  signal \state[7]_i_46_n_0\ : STD_LOGIC;
  signal \state[7]_i_47_n_0\ : STD_LOGIC;
  signal \state[7]_i_48_n_0\ : STD_LOGIC;
  signal \state[7]_i_49_n_0\ : STD_LOGIC;
  signal \state[7]_i_4_n_0\ : STD_LOGIC;
  signal \state[7]_i_50_n_0\ : STD_LOGIC;
  signal \state[7]_i_51_n_0\ : STD_LOGIC;
  signal \state[7]_i_52_n_0\ : STD_LOGIC;
  signal \state[7]_i_53_n_0\ : STD_LOGIC;
  signal \state[7]_i_55_n_0\ : STD_LOGIC;
  signal \state[7]_i_56_n_0\ : STD_LOGIC;
  signal \state[7]_i_57_n_0\ : STD_LOGIC;
  signal \state[7]_i_58_n_0\ : STD_LOGIC;
  signal \state[7]_i_59_n_0\ : STD_LOGIC;
  signal \state[7]_i_5_n_0\ : STD_LOGIC;
  signal \state[7]_i_60_n_0\ : STD_LOGIC;
  signal \state[7]_i_61_n_0\ : STD_LOGIC;
  signal \state[7]_i_62_n_0\ : STD_LOGIC;
  signal \state[7]_i_64_n_0\ : STD_LOGIC;
  signal \state[7]_i_65_n_0\ : STD_LOGIC;
  signal \state[7]_i_66_n_0\ : STD_LOGIC;
  signal \state[7]_i_67_n_0\ : STD_LOGIC;
  signal \state[7]_i_68_n_0\ : STD_LOGIC;
  signal \state[7]_i_69_n_0\ : STD_LOGIC;
  signal \state[7]_i_70_n_0\ : STD_LOGIC;
  signal \state[7]_i_71_n_0\ : STD_LOGIC;
  signal \state[7]_i_73_n_0\ : STD_LOGIC;
  signal \state[7]_i_74_n_0\ : STD_LOGIC;
  signal \state[7]_i_75_n_0\ : STD_LOGIC;
  signal \state[7]_i_76_n_0\ : STD_LOGIC;
  signal \state[7]_i_77_n_0\ : STD_LOGIC;
  signal \state[7]_i_78_n_0\ : STD_LOGIC;
  signal \state[7]_i_79_n_0\ : STD_LOGIC;
  signal \state[7]_i_7_n_0\ : STD_LOGIC;
  signal \state[7]_i_80_n_0\ : STD_LOGIC;
  signal \state[7]_i_82_n_0\ : STD_LOGIC;
  signal \state[7]_i_83_n_0\ : STD_LOGIC;
  signal \state[7]_i_84_n_0\ : STD_LOGIC;
  signal \state[7]_i_85_n_0\ : STD_LOGIC;
  signal \state[7]_i_86_n_0\ : STD_LOGIC;
  signal \state[7]_i_87_n_0\ : STD_LOGIC;
  signal \state[7]_i_88_n_0\ : STD_LOGIC;
  signal \state[7]_i_89_n_0\ : STD_LOGIC;
  signal \state[7]_i_8_n_0\ : STD_LOGIC;
  signal \state[7]_i_90_n_0\ : STD_LOGIC;
  signal \state[7]_i_91_n_0\ : STD_LOGIC;
  signal \state[7]_i_92_n_0\ : STD_LOGIC;
  signal \state[7]_i_93_n_0\ : STD_LOGIC;
  signal \state[7]_i_94_n_0\ : STD_LOGIC;
  signal \state[7]_i_95_n_0\ : STD_LOGIC;
  signal \state[7]_i_96_n_0\ : STD_LOGIC;
  signal \state[7]_i_98_n_0\ : STD_LOGIC;
  signal \state[7]_i_99_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal with_response_reg_n_0 : STD_LOGIC;
  signal NLW_cmd_oe_o_reg_inv_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_o_reg_inv_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_o_reg_inv_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_o_reg_inv_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cmd_out_o_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_out_o_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_bit_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_enable_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_ok_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_resp_idx_reg[6]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute inverted : string;
  attribute inverted of cmd_oe_o_reg_inv : label is "yes";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmd_oe_o_reg_inv_i_18 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_o_reg_inv_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_o_reg_inv_i_25 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_o_reg_inv_i_5 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cmd_out_o_i_15 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of cmd_out_o_i_22 : label is "soft_lutpair10";
  attribute COMPARATOR_THRESHOLD of cmd_out_o_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_out_o_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_out_o_reg_i_31 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_out_o_reg_i_8 : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counter[31]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \counter[31]_i_6\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of crc_bit_i_10 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of crc_bit_i_22 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of crc_bit_i_23 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of crc_bit_i_3 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of crc_bit_i_4 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of crc_bit_i_8 : label is "soft_lutpair19";
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_30 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_35 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_7 : label is 11;
  attribute SOFT_HLUTNM of crc_enable_i_3 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of crc_enable_i_7 : label is "soft_lutpair6";
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_15 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_24 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_8 : label is 11;
  attribute SOFT_HLUTNM of \crc_in[5]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \crc_in[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \crc_in[6]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of crc_ok_o_i_1 : label is "soft_lutpair27";
  attribute COMPARATOR_THRESHOLD of crc_ok_reg_i_12 : label is 11;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_17 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_ok_reg_i_22 : label is 11;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_27 : label is 35;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_28 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_ok_reg_i_3 : label is 11;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_38 : label is 35;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_39 : label is 35;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_48 : label is 35;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_49 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_ok_reg_i_6 : label is 11;
  attribute ADDER_THRESHOLD of crc_ok_reg_i_7 : label is 35;
  attribute SOFT_HLUTNM of crc_rst_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of finish_o_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \resp_buff[115]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \resp_buff[119]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_8\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \resp_buff[47]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \resp_buff[63]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \resp_buff[79]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \resp_idx[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \resp_idx[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \resp_idx[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \resp_idx[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \resp_idx[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \resp_idx[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \resp_idx[6]_i_2\ : label is "soft_lutpair28";
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \resp_len[5]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \resp_len[5]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \resp_len[5]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \response_o[100]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \response_o[101]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \response_o[102]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \response_o[103]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \response_o[104]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \response_o[105]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \response_o[106]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \response_o[107]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \response_o[108]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \response_o[109]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \response_o[10]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \response_o[110]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \response_o[111]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \response_o[112]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \response_o[113]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \response_o[114]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \response_o[115]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \response_o[116]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \response_o[117]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \response_o[118]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \response_o[119]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \response_o[119]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \response_o[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response_o[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response_o[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response_o[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response_o[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response_o[16]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response_o[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response_o[18]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response_o[19]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response_o[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response_o[20]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response_o[21]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response_o[22]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response_o[23]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response_o[24]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response_o[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response_o[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response_o[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response_o[28]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response_o[29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response_o[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response_o[30]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response_o[31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response_o[32]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response_o[33]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response_o[34]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response_o[35]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response_o[36]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response_o[37]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response_o[38]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response_o[39]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response_o[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \response_o[40]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response_o[41]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response_o[42]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response_o[43]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \response_o[44]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \response_o[45]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \response_o[46]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \response_o[47]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \response_o[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \response_o[49]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \response_o[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \response_o[50]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \response_o[51]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \response_o[52]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \response_o[53]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \response_o[54]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \response_o[55]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \response_o[56]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \response_o[57]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \response_o[58]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \response_o[59]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \response_o[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response_o[60]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \response_o[61]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \response_o[62]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \response_o[63]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \response_o[64]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \response_o[65]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \response_o[66]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \response_o[67]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \response_o[68]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \response_o[69]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \response_o[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response_o[70]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \response_o[71]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \response_o[72]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \response_o[73]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \response_o[74]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \response_o[75]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \response_o[76]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \response_o[77]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \response_o[78]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \response_o[79]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \response_o[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response_o[80]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \response_o[81]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \response_o[82]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \response_o[83]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response_o[84]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response_o[85]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \response_o[86]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \response_o[87]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \response_o[88]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \response_o[89]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \response_o[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response_o[90]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \response_o[91]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \response_o[92]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \response_o[93]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \response_o[94]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \response_o[95]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \response_o[96]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \response_o[97]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \response_o[98]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \response_o[99]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \response_o[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state[5]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state[6]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[7]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state[7]_i_50\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[7]_i_51\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[7]_i_52\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[7]_i_53\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state[7]_i_8\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_54\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_63\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_72\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_81\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_97\ : label is 11;
begin
  cmd_finish <= \^cmd_finish\;
  crc_ok_o <= \^crc_ok_o\;
  index_ok_o <= \^index_ok_o\;
  sd_cmd_o <= \^sd_cmd_o\;
CRC_7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_7
     port map (
      AR(0) => crc_rst_reg_n_0,
      CO(0) => cmd_oe_o_reg_inv_i_2_n_0,
      \CRC_reg[0]_0\ => crc_enable_reg_n_0,
      \CRC_reg[3]_0\ => crc_bit_reg_n_0,
      Q(2) => \counter_reg_n_0_[2]\,
      Q(1) => \counter_reg_n_0_[1]\,
      Q(0) => \counter_reg_n_0_[0]\,
      clock => clock,
      clock_posedge => clock_posedge,
      cmd_out_o0_out => cmd_out_o0_out,
      cmd_out_o_reg(0) => \state__0\(0),
      cmd_out_o_reg_0(0) => crc_enable13_in,
      cmd_out_o_reg_1 => cmd_out_o_i_4_n_0,
      \crc_in__0\(6 downto 0) => \crc_in__0\(6 downto 0),
      crc_ok_reg => CRC_7_n_0,
      crc_ok_reg_0(0) => crc_enable15_in,
      crc_ok_reg_1 => \resp_buff[125]_i_2_n_0\,
      crc_ok_reg_2 => \resp_len[5]_i_4_n_0\,
      crc_ok_reg_3(0) => crc_ok_reg_i_3_n_0,
      crc_ok_reg_4 => crc_ok_reg_n_0,
      sd_cmd_o => \^sd_cmd_o\,
      \state_reg[0]\ => CRC_7_n_1
    );
\cmd_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(0),
      Q => \cmd_buff_reg_n_0_[0]\,
      R => rst0
    );
\cmd_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(10),
      Q => \cmd_buff_reg_n_0_[10]\,
      R => rst0
    );
\cmd_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(11),
      Q => \cmd_buff_reg_n_0_[11]\,
      R => rst0
    );
\cmd_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(12),
      Q => \cmd_buff_reg_n_0_[12]\,
      R => rst0
    );
\cmd_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(13),
      Q => \cmd_buff_reg_n_0_[13]\,
      R => rst0
    );
\cmd_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(14),
      Q => \cmd_buff_reg_n_0_[14]\,
      R => rst0
    );
\cmd_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(15),
      Q => \cmd_buff_reg_n_0_[15]\,
      R => rst0
    );
\cmd_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(16),
      Q => \cmd_buff_reg_n_0_[16]\,
      R => rst0
    );
\cmd_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(17),
      Q => \cmd_buff_reg_n_0_[17]\,
      R => rst0
    );
\cmd_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(18),
      Q => \cmd_buff_reg_n_0_[18]\,
      R => rst0
    );
\cmd_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(19),
      Q => \cmd_buff_reg_n_0_[19]\,
      R => rst0
    );
\cmd_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(1),
      Q => \cmd_buff_reg_n_0_[1]\,
      R => rst0
    );
\cmd_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(20),
      Q => \cmd_buff_reg_n_0_[20]\,
      R => rst0
    );
\cmd_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(21),
      Q => \cmd_buff_reg_n_0_[21]\,
      R => rst0
    );
\cmd_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(22),
      Q => \cmd_buff_reg_n_0_[22]\,
      R => rst0
    );
\cmd_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(23),
      Q => \cmd_buff_reg_n_0_[23]\,
      R => rst0
    );
\cmd_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(24),
      Q => \cmd_buff_reg_n_0_[24]\,
      R => rst0
    );
\cmd_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(25),
      Q => \cmd_buff_reg_n_0_[25]\,
      R => rst0
    );
\cmd_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(26),
      Q => \cmd_buff_reg_n_0_[26]\,
      R => rst0
    );
\cmd_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(27),
      Q => \cmd_buff_reg_n_0_[27]\,
      R => rst0
    );
\cmd_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(28),
      Q => \cmd_buff_reg_n_0_[28]\,
      R => rst0
    );
\cmd_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(29),
      Q => \cmd_buff_reg_n_0_[29]\,
      R => rst0
    );
\cmd_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(2),
      Q => \cmd_buff_reg_n_0_[2]\,
      R => rst0
    );
\cmd_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(30),
      Q => \cmd_buff_reg_n_0_[30]\,
      R => rst0
    );
\cmd_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(31),
      Q => \cmd_buff_reg_n_0_[31]\,
      R => rst0
    );
\cmd_buff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(32),
      Q => p_1_in(0),
      R => rst0
    );
\cmd_buff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(33),
      Q => p_1_in(1),
      R => rst0
    );
\cmd_buff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(34),
      Q => p_1_in(2),
      R => rst0
    );
\cmd_buff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(35),
      Q => p_1_in(3),
      R => rst0
    );
\cmd_buff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(36),
      Q => p_1_in(4),
      R => rst0
    );
\cmd_buff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(37),
      Q => p_1_in(5),
      R => rst0
    );
\cmd_buff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(38),
      Q => \cmd_buff_reg_n_0_[38]\,
      R => rst0
    );
\cmd_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(3),
      Q => \cmd_buff_reg_n_0_[3]\,
      R => rst0
    );
\cmd_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(4),
      Q => \cmd_buff_reg_n_0_[4]\,
      R => rst0
    );
\cmd_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(5),
      Q => \cmd_buff_reg_n_0_[5]\,
      R => rst0
    );
\cmd_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(6),
      Q => \cmd_buff_reg_n_0_[6]\,
      R => rst0
    );
\cmd_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(7),
      Q => \cmd_buff_reg_n_0_[7]\,
      R => rst0
    );
\cmd_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(8),
      Q => \cmd_buff_reg_n_0_[8]\,
      R => rst0
    );
\cmd_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(9),
      Q => \cmd_buff_reg_n_0_[9]\,
      R => rst0
    );
cmd_dat_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => clock_data_in,
      D => sd_cmd_i,
      Q => p_2_in(127),
      R => '0'
    );
cmd_oe_o_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001011FFFF"
    )
        port map (
      I0 => crc_enable13_in,
      I1 => cmd_oe_o_reg_inv_i_2_n_0,
      I2 => cmd_oe_o_inv_i_3_n_0,
      I3 => cmd_oe_o_inv_i_4_n_0,
      I4 => \state__0\(3),
      I5 => \state__0\(0),
      O => cmd_oe_o_inv_i_1_n_0
    );
cmd_oe_o_inv_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => cmd_oe_o_inv_i_10_n_0
    );
cmd_oe_o_inv_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => cmd_oe_o_inv_i_11_n_0
    );
cmd_oe_o_inv_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => cmd_oe_o_inv_i_12_n_0
    );
cmd_oe_o_inv_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cmd_oe_o_inv_i_23_n_0,
      I1 => \counter_reg_n_0_[24]\,
      I2 => \counter_reg_n_0_[25]\,
      I3 => \counter_reg_n_0_[30]\,
      I4 => \counter_reg_n_0_[31]\,
      I5 => cmd_oe_o_inv_i_24_n_0,
      O => cmd_oe_o_inv_i_13_n_0
    );
cmd_oe_o_inv_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => cmd_oe_o_inv_i_14_n_0
    );
cmd_oe_o_inv_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => cmd_oe_o_inv_i_15_n_0
    );
cmd_oe_o_inv_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => cmd_oe_o_inv_i_16_n_0
    );
cmd_oe_o_inv_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[9]\,
      I4 => \counter_reg_n_0_[5]\,
      I5 => \counter_reg_n_0_[4]\,
      O => cmd_oe_o_inv_i_17_n_0
    );
cmd_oe_o_inv_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_oe_o_inv_i_19_n_0
    );
cmd_oe_o_inv_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_oe_o_inv_i_20_n_0
    );
cmd_oe_o_inv_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_oe_o_inv_i_21_n_0
    );
cmd_oe_o_inv_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_oe_o_inv_i_22_n_0
    );
cmd_oe_o_inv_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => cmd_oe_o_inv_i_23_n_0
    );
cmd_oe_o_inv_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => cmd_oe_o_inv_i_24_n_0
    );
cmd_oe_o_inv_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_oe_o_inv_i_26_n_0
    );
cmd_oe_o_inv_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_oe_o_inv_i_27_n_0
    );
cmd_oe_o_inv_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_oe_o_inv_i_28_n_0
    );
cmd_oe_o_inv_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_oe_o_inv_i_29_n_0
    );
cmd_oe_o_inv_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cmd_oe_o_inv_i_10_n_0,
      I1 => cmd_oe_o_inv_i_11_n_0,
      I2 => \counter_reg_n_0_[17]\,
      I3 => \counter_reg_n_0_[16]\,
      I4 => cmd_oe_o_inv_i_12_n_0,
      I5 => cmd_oe_o_inv_i_13_n_0,
      O => cmd_oe_o_inv_i_3_n_0
    );
cmd_oe_o_inv_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_oe_o_inv_i_30_n_0
    );
cmd_oe_o_inv_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_oe_o_inv_i_31_n_0
    );
cmd_oe_o_inv_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => cmd_oe_o_inv_i_32_n_0
    );
cmd_oe_o_inv_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_oe_o_inv_i_33_n_0
    );
cmd_oe_o_inv_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_oe_o_inv_i_34_n_0
    );
cmd_oe_o_inv_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => cmd_oe_o_inv_i_35_n_0
    );
cmd_oe_o_inv_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => cmd_oe_o_inv_i_36_n_0
    );
cmd_oe_o_inv_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[115]_i_3_n_0\,
      I2 => cmd_oe_o_inv_i_14_n_0,
      I3 => cmd_oe_o_inv_i_15_n_0,
      I4 => cmd_oe_o_inv_i_16_n_0,
      I5 => cmd_oe_o_inv_i_17_n_0,
      O => cmd_oe_o_inv_i_4_n_0
    );
cmd_oe_o_inv_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_oe_o_inv_i_6_n_0
    );
cmd_oe_o_inv_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_oe_o_inv_i_7_n_0
    );
cmd_oe_o_inv_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_oe_o_inv_i_8_n_0
    );
cmd_oe_o_inv_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_oe_o_inv_i_9_n_0
    );
cmd_oe_o_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => cmd_oe_o_inv_i_1_n_0,
      Q => sd_cmd_oe,
      R => rst0
    );
cmd_oe_o_reg_inv_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_o_reg_inv_i_25_n_0,
      CO(3) => cmd_oe_o_reg_inv_i_18_n_0,
      CO(2) => cmd_oe_o_reg_inv_i_18_n_1,
      CO(1) => cmd_oe_o_reg_inv_i_18_n_2,
      CO(0) => cmd_oe_o_reg_inv_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_oe_o_reg_inv_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_o_inv_i_26_n_0,
      S(2) => cmd_oe_o_inv_i_27_n_0,
      S(1) => cmd_oe_o_inv_i_28_n_0,
      S(0) => cmd_oe_o_inv_i_29_n_0
    );
cmd_oe_o_reg_inv_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_o_reg_inv_i_5_n_0,
      CO(3) => cmd_oe_o_reg_inv_i_2_n_0,
      CO(2) => cmd_oe_o_reg_inv_i_2_n_1,
      CO(1) => cmd_oe_o_reg_inv_i_2_n_2,
      CO(0) => cmd_oe_o_reg_inv_i_2_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_cmd_oe_o_reg_inv_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_o_inv_i_6_n_0,
      S(2) => cmd_oe_o_inv_i_7_n_0,
      S(1) => cmd_oe_o_inv_i_8_n_0,
      S(0) => cmd_oe_o_inv_i_9_n_0
    );
cmd_oe_o_reg_inv_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_oe_o_reg_inv_i_25_n_0,
      CO(2) => cmd_oe_o_reg_inv_i_25_n_1,
      CO(1) => cmd_oe_o_reg_inv_i_25_n_2,
      CO(0) => cmd_oe_o_reg_inv_i_25_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => cmd_oe_o_inv_i_30_n_0,
      DI(1) => cmd_oe_o_inv_i_31_n_0,
      DI(0) => cmd_oe_o_inv_i_32_n_0,
      O(3 downto 0) => NLW_cmd_oe_o_reg_inv_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_o_inv_i_33_n_0,
      S(2) => cmd_oe_o_inv_i_34_n_0,
      S(1) => cmd_oe_o_inv_i_35_n_0,
      S(0) => cmd_oe_o_inv_i_36_n_0
    );
cmd_oe_o_reg_inv_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_o_reg_inv_i_18_n_0,
      CO(3) => cmd_oe_o_reg_inv_i_5_n_0,
      CO(2) => cmd_oe_o_reg_inv_i_5_n_1,
      CO(1) => cmd_oe_o_reg_inv_i_5_n_2,
      CO(0) => cmd_oe_o_reg_inv_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_oe_o_reg_inv_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_o_inv_i_19_n_0,
      S(2) => cmd_oe_o_inv_i_20_n_0,
      S(1) => cmd_oe_o_inv_i_21_n_0,
      S(0) => cmd_oe_o_inv_i_22_n_0
    );
cmd_out_o_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_out_o_i_10_n_0
    );
cmd_out_o_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_out_o_i_11_n_0
    );
cmd_out_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A00AC0C0C00C"
    )
        port map (
      I0 => cmd_out_o_i_21_n_0,
      I1 => cmd_out_o_i_22_n_0,
      I2 => \counter_reg_n_0_[5]\,
      I3 => \counter_reg_n_0_[3]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \counter_reg_n_0_[2]\,
      O => cmd_out_o_i_12_n_0
    );
cmd_out_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => cmd_out_o_i_23_n_0,
      I1 => cmd_out_o_i_24_n_0,
      I2 => cmd_out_o_i_25_n_0,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cmd_out_o_i_26_n_0,
      O => cmd_out_o_i_13_n_0
    );
cmd_out_o_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => cmd_out_o_i_27_n_0,
      I1 => cmd_out_o_i_28_n_0,
      I2 => cmd_out_o_i_29_n_0,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cmd_out_o_i_30_n_0,
      O => cmd_out_o_i_14_n_0
    );
cmd_out_o_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(5),
      O => cmd_out_o_i_15_n_0
    );
cmd_out_o_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_out_o_i_17_n_0
    );
cmd_out_o_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_out_o_i_18_n_0
    );
cmd_out_o_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_out_o_i_19_n_0
    );
cmd_out_o_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_out_o_i_20_n_0
    );
cmd_out_o_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(0),
      I2 => p_1_in(3),
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => p_1_in(1),
      O => cmd_out_o_i_21_n_0
    );
cmd_out_o_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cmd_buff_reg_n_0_[38]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(4),
      O => cmd_out_o_i_22_n_0
    );
cmd_out_o_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[2]\,
      I1 => \cmd_buff_reg_n_0_[0]\,
      I2 => \cmd_buff_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[1]\,
      O => cmd_out_o_i_23_n_0
    );
cmd_out_o_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[10]\,
      I1 => \cmd_buff_reg_n_0_[8]\,
      I2 => \cmd_buff_reg_n_0_[11]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[9]\,
      O => cmd_out_o_i_24_n_0
    );
cmd_out_o_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[6]\,
      I1 => \cmd_buff_reg_n_0_[4]\,
      I2 => \cmd_buff_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[5]\,
      O => cmd_out_o_i_25_n_0
    );
cmd_out_o_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[14]\,
      I1 => \cmd_buff_reg_n_0_[12]\,
      I2 => \cmd_buff_reg_n_0_[15]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[13]\,
      O => cmd_out_o_i_26_n_0
    );
cmd_out_o_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[18]\,
      I1 => \cmd_buff_reg_n_0_[16]\,
      I2 => \cmd_buff_reg_n_0_[19]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[17]\,
      O => cmd_out_o_i_27_n_0
    );
cmd_out_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[26]\,
      I1 => \cmd_buff_reg_n_0_[24]\,
      I2 => \cmd_buff_reg_n_0_[27]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[25]\,
      O => cmd_out_o_i_28_n_0
    );
cmd_out_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[22]\,
      I1 => \cmd_buff_reg_n_0_[20]\,
      I2 => \cmd_buff_reg_n_0_[23]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[21]\,
      O => cmd_out_o_i_29_n_0
    );
cmd_out_o_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[30]\,
      I1 => \cmd_buff_reg_n_0_[28]\,
      I2 => \cmd_buff_reg_n_0_[31]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[29]\,
      O => cmd_out_o_i_30_n_0
    );
cmd_out_o_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_out_o_i_32_n_0
    );
cmd_out_o_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_out_o_i_33_n_0
    );
cmd_out_o_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_out_o_i_34_n_0
    );
cmd_out_o_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_out_o_i_35_n_0
    );
cmd_out_o_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_out_o_i_36_n_0
    );
cmd_out_o_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => cmd_out_o_i_37_n_0
    );
cmd_out_o_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_out_o_i_38_n_0
    );
cmd_out_o_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_out_o_i_39_n_0
    );
cmd_out_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFEAABEABEAAAAA"
    )
        port map (
      I0 => cmd_out_o_i_12_n_0,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[4]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => cmd_out_o_i_13_n_0,
      I5 => cmd_out_o_i_14_n_0,
      O => cmd_out_o_i_4_n_0
    );
cmd_out_o_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_out_o_i_40_n_0
    );
cmd_out_o_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_out_o_i_41_n_0
    );
cmd_out_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000000"
    )
        port map (
      I0 => crc_enable_i_3_n_0,
      I1 => cmd_out_o_i_15_n_0,
      I2 => \state__0\(4),
      I3 => \state[7]_i_5_n_0\,
      I4 => \state__0\(0),
      I5 => \state__0\(3),
      O => cmd_out_o0_out
    );
cmd_out_o_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_out_o_i_9_n_0
    );
cmd_out_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => CRC_7_n_1,
      Q => \^sd_cmd_o\,
      S => rst0
    );
cmd_out_o_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_31_n_0,
      CO(3) => cmd_out_o_reg_i_16_n_0,
      CO(2) => cmd_out_o_reg_i_16_n_1,
      CO(1) => cmd_out_o_reg_i_16_n_2,
      CO(0) => cmd_out_o_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_32_n_0,
      S(2) => cmd_out_o_i_33_n_0,
      S(1) => cmd_out_o_i_34_n_0,
      S(0) => cmd_out_o_i_35_n_0
    );
cmd_out_o_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_8_n_0,
      CO(3) => NLW_cmd_out_o_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => crc_enable13_in,
      CO(1) => cmd_out_o_reg_i_3_n_2,
      CO(0) => cmd_out_o_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => cmd_out_o_i_9_n_0,
      S(1) => cmd_out_o_i_10_n_0,
      S(0) => cmd_out_o_i_11_n_0
    );
cmd_out_o_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_out_o_reg_i_31_n_0,
      CO(2) => cmd_out_o_reg_i_31_n_1,
      CO(1) => cmd_out_o_reg_i_31_n_2,
      CO(0) => cmd_out_o_reg_i_31_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => cmd_out_o_i_36_n_0,
      DI(0) => cmd_out_o_i_37_n_0,
      O(3 downto 0) => NLW_cmd_out_o_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_38_n_0,
      S(2) => cmd_out_o_i_39_n_0,
      S(1) => cmd_out_o_i_40_n_0,
      S(0) => cmd_out_o_i_41_n_0
    );
cmd_out_o_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_out_o_reg_i_16_n_0,
      CO(3) => cmd_out_o_reg_i_8_n_0,
      CO(2) => cmd_out_o_reg_i_8_n_1,
      CO(1) => cmd_out_o_reg_i_8_n_2,
      CO(0) => cmd_out_o_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_out_o_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_out_o_i_17_n_0,
      S(2) => cmd_out_o_i_18_n_0,
      S(1) => cmd_out_o_i_19_n_0,
      S(0) => cmd_out_o_i_20_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0001"
    )
        port map (
      I0 => \state__0\(7),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      I4 => \state__0\(4),
      O => counter(0)
    );
\counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(10),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(10)
    );
\counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(11),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(11)
    );
\counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(12),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(12)
    );
\counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(13),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(13)
    );
\counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(14),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(14)
    );
\counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(15),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(15)
    );
\counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(16),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(16)
    );
\counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(17),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(17)
    );
\counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(18),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(18)
    );
\counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(19),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(19)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(1),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(1)
    );
\counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(20),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(20)
    );
\counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(21),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(21)
    );
\counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(22),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(22)
    );
\counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(23),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(23)
    );
\counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(24),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(24)
    );
\counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(25),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(25)
    );
\counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(26),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(26)
    );
\counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(27),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(27)
    );
\counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(28),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(28)
    );
\counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(29),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(29)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(2),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(2)
    );
\counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(30),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(30)
    );
\counter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000202020"
    )
        port map (
      I0 => \counter[31]_i_3_n_0\,
      I1 => \state__0\(2),
      I2 => clock_posedge,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \counter[31]_i_4_n_0\,
      O => cmd_oe_o1_out
    );
\counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(31),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(31)
    );
\counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFAABE"
    )
        port map (
      I0 => \counter[31]_i_6_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state[3]_i_2_n_0\,
      I4 => \state__0\(3),
      O => \counter[31]_i_3_n_0\
    );
\counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \state__0\(7),
      I4 => \state__0\(6),
      O => \counter[31]_i_4_n_0\
    );
\counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(7),
      I2 => \state__0\(6),
      I3 => \state__0\(4),
      O => \counter[31]_i_6_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(3),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(4),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(5),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(6),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(7),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(7)
    );
\counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(8),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(8)
    );
\counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(9),
      I1 => \state__0\(1),
      I2 => \state__0\(7),
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\,
      R => rst0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\,
      R => rst0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\,
      R => rst0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\,
      R => rst0
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2) => \counter_reg[12]_i_2_n_1\,
      CO(1) => \counter_reg[12]_i_2_n_2\,
      CO(0) => \counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\,
      R => rst0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\,
      R => rst0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\,
      R => rst0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\,
      R => rst0
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3) => \counter_reg[16]_i_2_n_0\,
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(17),
      Q => \counter_reg_n_0_[17]\,
      R => rst0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(18),
      Q => \counter_reg_n_0_[18]\,
      R => rst0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(19),
      Q => \counter_reg_n_0_[19]\,
      R => rst0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\,
      R => rst0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(20),
      Q => \counter_reg_n_0_[20]\,
      R => rst0
    );
\counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2_n_0\,
      CO(3) => \counter_reg[20]_i_2_n_0\,
      CO(2) => \counter_reg[20]_i_2_n_1\,
      CO(1) => \counter_reg[20]_i_2_n_2\,
      CO(0) => \counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(20 downto 17),
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(21),
      Q => \counter_reg_n_0_[21]\,
      R => rst0
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(22),
      Q => \counter_reg_n_0_[22]\,
      R => rst0
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(23),
      Q => \counter_reg_n_0_[23]\,
      R => rst0
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(24),
      Q => \counter_reg_n_0_[24]\,
      R => rst0
    );
\counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_2_n_0\,
      CO(3) => \counter_reg[24]_i_2_n_0\,
      CO(2) => \counter_reg[24]_i_2_n_1\,
      CO(1) => \counter_reg[24]_i_2_n_2\,
      CO(0) => \counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(24 downto 21),
      S(3) => \counter_reg_n_0_[24]\,
      S(2) => \counter_reg_n_0_[23]\,
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(25),
      Q => \counter_reg_n_0_[25]\,
      R => rst0
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(26),
      Q => \counter_reg_n_0_[26]\,
      R => rst0
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(27),
      Q => \counter_reg_n_0_[27]\,
      R => rst0
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(28),
      Q => \counter_reg_n_0_[28]\,
      R => rst0
    );
\counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_2_n_0\,
      CO(3) => \counter_reg[28]_i_2_n_0\,
      CO(2) => \counter_reg[28]_i_2_n_1\,
      CO(1) => \counter_reg[28]_i_2_n_2\,
      CO(0) => \counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(28 downto 25),
      S(3) => \counter_reg_n_0_[28]\,
      S(2) => \counter_reg_n_0_[27]\,
      S(1) => \counter_reg_n_0_[26]\,
      S(0) => \counter_reg_n_0_[25]\
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(29),
      Q => \counter_reg_n_0_[29]\,
      R => rst0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\,
      R => rst0
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(30),
      Q => \counter_reg_n_0_[30]\,
      R => rst0
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(31),
      Q => \counter_reg_n_0_[31]\,
      R => rst0
    );
\counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[31]_i_5_n_2\,
      CO(0) => \counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => in24(31 downto 29),
      S(3) => '0',
      S(2) => \counter_reg_n_0_[31]\,
      S(1) => \counter_reg_n_0_[30]\,
      S(0) => \counter_reg_n_0_[29]\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\,
      R => rst0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\,
      R => rst0
    );
\counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2_n_0\,
      CO(2) => \counter_reg[4]_i_2_n_1\,
      CO(1) => \counter_reg[4]_i_2_n_2\,
      CO(0) => \counter_reg[4]_i_2_n_3\,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\,
      R => rst0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\,
      R => rst0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\,
      R => rst0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\,
      R => rst0
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2) => \counter_reg[8]_i_2_n_1\,
      CO(1) => \counter_reg[8]_i_2_n_2\,
      CO(0) => \counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe_o1_out,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\,
      R => rst0
    );
crc_bit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => crc_bit,
      I1 => crc_bit_i_3_n_0,
      I2 => crc_bit_i_4_n_0,
      I3 => \resp_len[5]_i_2_n_0\,
      I4 => crc_bit_i_5_n_0,
      I5 => crc_bit_reg_n_0,
      O => crc_bit_i_1_n_0
    );
crc_bit_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[4]\,
      O => crc_bit_i_10_n_0
    );
crc_bit_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00001555"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[5]\,
      O => crc_bit_i_11_n_0
    );
crc_bit_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_20_n_0,
      I1 => crc_bit_i_21_n_0,
      I2 => crc_bit_i_22_n_0,
      I3 => crc_bit_i_23_n_0,
      I4 => crc_bit_i_24_n_0,
      I5 => crc_bit_i_25_n_0,
      O => crc_bit_i_12_n_0
    );
crc_bit_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_26_n_0,
      I1 => crc_bit_i_27_n_0,
      I2 => crc_bit_i_22_n_0,
      I3 => crc_bit_i_23_n_0,
      I4 => crc_bit_i_28_n_0,
      I5 => crc_bit_i_29_n_0,
      O => crc_bit_i_13_n_0
    );
crc_bit_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_bit_i_15_n_0
    );
crc_bit_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_bit_i_16_n_0
    );
crc_bit_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_bit_i_17_n_0
    );
crc_bit_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_bit_i_18_n_0
    );
crc_bit_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(3),
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => p_1_in(2),
      O => crc_bit_i_19_n_0
    );
crc_bit_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => p_2_in(127),
      I1 => cmd_out_o_i_4_n_0,
      I2 => crc_bit_i_6_n_0,
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      O => crc_bit
    );
crc_bit_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[5]\,
      I1 => \cmd_buff_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[4]\,
      I5 => \cmd_buff_reg_n_0_[6]\,
      O => crc_bit_i_20_n_0
    );
crc_bit_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[13]\,
      I1 => \cmd_buff_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[12]\,
      I5 => \cmd_buff_reg_n_0_[14]\,
      O => crc_bit_i_21_n_0
    );
crc_bit_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => crc_bit_i_22_n_0
    );
crc_bit_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_23_n_0
    );
crc_bit_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[1]\,
      I1 => \cmd_buff_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[2]\,
      O => crc_bit_i_24_n_0
    );
crc_bit_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[9]\,
      I1 => \cmd_buff_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[8]\,
      I5 => \cmd_buff_reg_n_0_[10]\,
      O => crc_bit_i_25_n_0
    );
crc_bit_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[21]\,
      I1 => \cmd_buff_reg_n_0_[23]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[20]\,
      I5 => \cmd_buff_reg_n_0_[22]\,
      O => crc_bit_i_26_n_0
    );
crc_bit_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[29]\,
      I1 => \cmd_buff_reg_n_0_[31]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[28]\,
      I5 => \cmd_buff_reg_n_0_[30]\,
      O => crc_bit_i_27_n_0
    );
crc_bit_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[17]\,
      I1 => \cmd_buff_reg_n_0_[19]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[16]\,
      I5 => \cmd_buff_reg_n_0_[18]\,
      O => crc_bit_i_28_n_0
    );
crc_bit_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[25]\,
      I1 => \cmd_buff_reg_n_0_[27]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[24]\,
      I5 => \cmd_buff_reg_n_0_[26]\,
      O => crc_bit_i_29_n_0
    );
crc_bit_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(7),
      O => crc_bit_i_3_n_0
    );
crc_bit_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_bit_i_31_n_0
    );
crc_bit_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_bit_i_32_n_0
    );
crc_bit_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_bit_i_33_n_0
    );
crc_bit_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_bit_i_34_n_0
    );
crc_bit_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_bit_i_36_n_0
    );
crc_bit_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_bit_i_37_n_0
    );
crc_bit_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_bit_i_38_n_0
    );
crc_bit_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_bit_i_39_n_0
    );
crc_bit_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(6),
      O => crc_bit_i_4_n_0
    );
crc_bit_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => crc_bit_i_40_n_0
    );
crc_bit_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_41_n_0
    );
crc_bit_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => crc_bit_i_42_n_0
    );
crc_bit_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_bit_i_43_n_0
    );
crc_bit_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_bit_i_44_n_0
    );
crc_bit_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_45_n_0
    );
crc_bit_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => crc_bit_i_46_n_0
    );
crc_bit_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF0088F000"
    )
        port map (
      I0 => crc_enable1,
      I1 => crc_enable13_in,
      I2 => crc_enable15_in,
      I3 => \state__0\(5),
      I4 => \state__0\(3),
      I5 => \state__0\(2),
      O => crc_bit_i_5_n_0
    );
crc_bit_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEF0EE0FEE00"
    )
        port map (
      I0 => crc_bit_i_8_n_0,
      I1 => crc_bit_i_9_n_0,
      I2 => crc_bit_i_10_n_0,
      I3 => crc_bit_i_11_n_0,
      I4 => crc_bit_i_12_n_0,
      I5 => crc_bit_i_13_n_0,
      O => crc_bit_i_6_n_0
    );
crc_bit_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => crc_bit_i_19_n_0,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[2]\,
      O => crc_bit_i_8_n_0
    );
crc_bit_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0AACC"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cmd_buff_reg_n_0_[38]\,
      I2 => p_1_in(4),
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      I5 => \counter_reg_n_0_[2]\,
      O => crc_bit_i_9_n_0
    );
crc_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_bit_i_1_n_0,
      Q => crc_bit_reg_n_0,
      R => rst0
    );
crc_bit_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_30_n_0,
      CO(3) => crc_bit_reg_i_14_n_0,
      CO(2) => crc_bit_reg_i_14_n_1,
      CO(1) => crc_bit_reg_i_14_n_2,
      CO(0) => crc_bit_reg_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_bit_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_31_n_0,
      S(2) => crc_bit_i_32_n_0,
      S(1) => crc_bit_i_33_n_0,
      S(0) => crc_bit_i_34_n_0
    );
crc_bit_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_35_n_0,
      CO(3) => crc_bit_reg_i_30_n_0,
      CO(2) => crc_bit_reg_i_30_n_1,
      CO(1) => crc_bit_reg_i_30_n_2,
      CO(0) => crc_bit_reg_i_30_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_bit_reg_i_30_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_36_n_0,
      S(2) => crc_bit_i_37_n_0,
      S(1) => crc_bit_i_38_n_0,
      S(0) => crc_bit_i_39_n_0
    );
crc_bit_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_bit_reg_i_35_n_0,
      CO(2) => crc_bit_reg_i_35_n_1,
      CO(1) => crc_bit_reg_i_35_n_2,
      CO(0) => crc_bit_reg_i_35_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_bit_i_40_n_0,
      DI(1) => crc_bit_i_41_n_0,
      DI(0) => crc_bit_i_42_n_0,
      O(3 downto 0) => NLW_crc_bit_reg_i_35_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_43_n_0,
      S(2) => crc_bit_i_44_n_0,
      S(1) => crc_bit_i_45_n_0,
      S(0) => crc_bit_i_46_n_0
    );
crc_bit_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_14_n_0,
      CO(3) => crc_enable1,
      CO(2) => crc_bit_reg_i_7_n_1,
      CO(1) => crc_bit_reg_i_7_n_2,
      CO(0) => crc_bit_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_bit_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_15_n_0,
      S(2) => crc_bit_i_16_n_0,
      S(1) => crc_bit_i_17_n_0,
      S(0) => crc_bit_i_18_n_0
    );
crc_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFF88800000"
    )
        port map (
      I0 => crc_enable,
      I1 => \resp_len[5]_i_2_n_0\,
      I2 => crc_enable_i_3_n_0,
      I3 => crc_enable_i_4_n_0,
      I4 => crc_enable_i_5_n_0,
      I5 => crc_enable_reg_n_0,
      O => crc_enable_i_1_n_0
    );
crc_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => crc_enable_i_10_n_0
    );
crc_enable_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => crc_enable_i_11_n_0
    );
crc_enable_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_enable_i_12_n_0
    );
crc_enable_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_enable_i_13_n_0
    );
crc_enable_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_enable_i_14_n_0
    );
crc_enable_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => crc_enable_i_16_n_0
    );
crc_enable_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => crc_enable_i_17_n_0
    );
crc_enable_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => crc_enable_i_18_n_0
    );
crc_enable_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => crc_enable_i_19_n_0
    );
crc_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF000000"
    )
        port map (
      I0 => crc_enable_reg_i_6_n_1,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \state__0\(5),
      I4 => crc_enable15_in,
      I5 => \state__0\(2),
      O => crc_enable
    );
crc_enable_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_enable_i_20_n_0
    );
crc_enable_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_enable_i_21_n_0
    );
crc_enable_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_enable_i_22_n_0
    );
crc_enable_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_enable_i_23_n_0
    );
crc_enable_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => crc_enable_i_25_n_0
    );
crc_enable_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => crc_enable_i_26_n_0
    );
crc_enable_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => crc_enable_i_27_n_0
    );
crc_enable_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => crc_enable_i_28_n_0
    );
crc_enable_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_enable_i_29_n_0
    );
crc_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => crc_enable_i_3_n_0
    );
crc_enable_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_enable_i_30_n_0
    );
crc_enable_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_enable_i_31_n_0
    );
crc_enable_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_enable_i_32_n_0
    );
crc_enable_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => crc_enable_i_33_n_0
    );
crc_enable_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => crc_enable_i_34_n_0
    );
crc_enable_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_enable_i_35_n_0
    );
crc_enable_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_enable_i_36_n_0
    );
crc_enable_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_enable_i_37_n_0
    );
crc_enable_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => crc_enable_i_38_n_0
    );
crc_enable_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_enable_i_39_n_0
    );
crc_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(5),
      I3 => \state[7]_i_5_n_0\,
      I4 => \state__0\(4),
      I5 => \state__0\(3),
      O => crc_enable_i_4_n_0
    );
crc_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAAEAAAA"
    )
        port map (
      I0 => crc_enable_i_4_n_0,
      I1 => crc_enable_i_7_n_0,
      I2 => \state__0\(4),
      I3 => \state__0\(7),
      I4 => \state__0\(3),
      I5 => \counter[31]_i_6_n_0\,
      O => crc_enable_i_5_n_0
    );
crc_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => cmd_oe_o_reg_inv_i_2_n_0,
      I1 => crc_enable13_in,
      I2 => crc_enable1,
      I3 => \state__0\(5),
      I4 => \state__0\(6),
      O => crc_enable_i_7_n_0
    );
crc_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => crc_enable_i_9_n_0
    );
crc_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_enable_i_1_n_0,
      Q => crc_enable_reg_n_0,
      R => rst0
    );
crc_enable_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_24_n_0,
      CO(3) => crc_enable_reg_i_15_n_0,
      CO(2) => crc_enable_reg_i_15_n_1,
      CO(1) => crc_enable_reg_i_15_n_2,
      CO(0) => crc_enable_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_25_n_0,
      DI(2) => crc_enable_i_26_n_0,
      DI(1) => crc_enable_i_27_n_0,
      DI(0) => crc_enable_i_28_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_29_n_0,
      S(2) => crc_enable_i_30_n_0,
      S(1) => crc_enable_i_31_n_0,
      S(0) => crc_enable_i_32_n_0
    );
crc_enable_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_enable_reg_i_24_n_0,
      CO(2) => crc_enable_reg_i_24_n_1,
      CO(1) => crc_enable_reg_i_24_n_2,
      CO(0) => crc_enable_reg_i_24_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_33_n_0,
      DI(2) => crc_enable_i_34_n_0,
      DI(1) => crc_enable_i_35_n_0,
      DI(0) => \counter_reg_n_0_[3]\,
      O(3 downto 0) => NLW_crc_enable_reg_i_24_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_36_n_0,
      S(2) => crc_enable_i_37_n_0,
      S(1) => crc_enable_i_38_n_0,
      S(0) => crc_enable_i_39_n_0
    );
crc_enable_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_8_n_0,
      CO(3) => NLW_crc_enable_reg_i_6_CO_UNCONNECTED(3),
      CO(2) => crc_enable_reg_i_6_n_1,
      CO(1) => crc_enable_reg_i_6_n_2,
      CO(0) => crc_enable_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_enable_i_9_n_0,
      DI(1) => crc_enable_i_10_n_0,
      DI(0) => crc_enable_i_11_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => crc_enable_i_12_n_0,
      S(1) => crc_enable_i_13_n_0,
      S(0) => crc_enable_i_14_n_0
    );
crc_enable_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_15_n_0,
      CO(3) => crc_enable_reg_i_8_n_0,
      CO(2) => crc_enable_reg_i_8_n_1,
      CO(1) => crc_enable_reg_i_8_n_2,
      CO(0) => crc_enable_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_16_n_0,
      DI(2) => crc_enable_i_17_n_0,
      DI(1) => crc_enable_i_18_n_0,
      DI(0) => crc_enable_i_19_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_20_n_0,
      S(2) => crc_enable_i_21_n_0,
      S(1) => crc_enable_i_22_n_0,
      S(0) => crc_enable_i_23_n_0
    );
\crc_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBFFFF00280000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(0),
      O => \crc_in[0]_i_1_n_0\
    );
\crc_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF20020000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(2),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[0]\,
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(1),
      O => \crc_in[1]_i_1_n_0\
    );
\crc_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(2),
      O => \crc_in[2]_i_1_n_0\
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(0),
      I3 => crc_in1(2),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(3),
      O => \crc_in[3]_i_1_n_0\
    );
\crc_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(4),
      O => \crc_in[4]_i_1_n_0\
    );
\crc_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFFF82000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(5),
      O => \crc_in[5]_i_1_n_0\
    );
\crc_in[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28A0"
    )
        port map (
      I0 => \crc_in[6]_i_5_n_0\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \crc_in[5]_i_2_n_0\
    );
\crc_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(6),
      O => \crc_in[6]_i_1_n_0\
    );
\crc_in[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => crc_in1(1)
    );
\crc_in[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \resp_len__0\(5),
      O => crc_in1(2)
    );
\crc_in[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[0]\,
      O => crc_in1(0)
    );
\crc_in[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => crc_enable15_in,
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \state__0\(4),
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      I5 => crc_ok_reg_i_3_n_0,
      O => \crc_in[6]_i_5_n_0\
    );
\crc_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[0]_i_1_n_0\,
      Q => \crc_in__0\(0),
      R => rst0
    );
\crc_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[1]_i_1_n_0\,
      Q => \crc_in__0\(1),
      R => rst0
    );
\crc_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[2]_i_1_n_0\,
      Q => \crc_in__0\(2),
      R => rst0
    );
\crc_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[3]_i_1_n_0\,
      Q => \crc_in__0\(3),
      R => rst0
    );
\crc_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[4]_i_1_n_0\,
      Q => \crc_in__0\(4),
      R => rst0
    );
\crc_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[5]_i_1_n_0\,
      Q => \crc_in__0\(5),
      R => rst0
    );
\crc_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[6]_i_1_n_0\,
      Q => \crc_in__0\(6),
      R => rst0
    );
crc_ok_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(27),
      I1 => crc_in2(26),
      O => crc_ok_i_10_n_0
    );
crc_ok_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(25),
      I1 => crc_in2(24),
      O => crc_ok_i_11_n_0
    );
crc_ok_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(23),
      I1 => crc_in2(22),
      O => crc_ok_i_13_n_0
    );
crc_ok_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(21),
      I1 => crc_in2(20),
      O => crc_ok_i_14_n_0
    );
crc_ok_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(19),
      I1 => crc_in2(18),
      O => crc_ok_i_15_n_0
    );
crc_ok_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(17),
      I1 => crc_in2(16),
      O => crc_ok_i_16_n_0
    );
crc_ok_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_ok_i_18_n_0
    );
crc_ok_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_ok_i_19_n_0
    );
crc_ok_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => crc_ok_i_20_n_0
    );
crc_ok_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_ok_i_21_n_0
    );
crc_ok_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(15),
      I1 => crc_in2(14),
      O => crc_ok_i_23_n_0
    );
crc_ok_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(13),
      I1 => crc_in2(12),
      O => crc_ok_i_24_n_0
    );
crc_ok_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(11),
      I1 => crc_in2(10),
      O => crc_ok_i_25_n_0
    );
crc_ok_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(9),
      I1 => crc_in2(8),
      O => crc_ok_i_26_n_0
    );
crc_ok_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => crc_ok_i_29_n_0
    );
crc_ok_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_ok_i_30_n_0
    );
crc_ok_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => crc_ok_i_31_n_0
    );
crc_ok_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_ok_i_32_n_0
    );
crc_ok_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(3),
      I1 => crc_in2(2),
      O => crc_ok_i_33_n_0
    );
crc_ok_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(7),
      I1 => crc_in2(6),
      O => crc_ok_i_34_n_0
    );
crc_ok_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(5),
      I1 => crc_in2(4),
      O => crc_ok_i_35_n_0
    );
crc_ok_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_in2(2),
      I1 => crc_in2(3),
      O => crc_ok_i_36_n_0
    );
crc_ok_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_in2(1),
      I1 => crc_in2(0),
      O => crc_ok_i_37_n_0
    );
crc_ok_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => crc_ok_i_40_n_0
    );
crc_ok_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_ok_i_41_n_0
    );
crc_ok_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => crc_ok_i_42_n_0
    );
crc_ok_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_ok_i_43_n_0
    );
crc_ok_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => crc_ok_i_44_n_0
    );
crc_ok_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_ok_i_45_n_0
    );
crc_ok_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => crc_ok_i_46_n_0
    );
crc_ok_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_ok_i_47_n_0
    );
crc_ok_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => crc_ok_i_50_n_0
    );
crc_ok_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_ok_i_51_n_0
    );
crc_ok_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => crc_ok_i_52_n_0
    );
crc_ok_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_ok_i_53_n_0
    );
crc_ok_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => crc_ok_i_54_n_0
    );
crc_ok_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_ok_i_55_n_0
    );
crc_ok_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => crc_ok_i_56_n_0
    );
crc_ok_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      O => crc_ok_i_57_n_0
    );
crc_ok_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[3]\,
      O => crc_ok_i_58_n_0
    );
crc_ok_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      O => crc_ok_i_59_n_0
    );
crc_ok_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \resp_len__0\(5),
      O => crc_ok_i_60_n_0
    );
crc_ok_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \resp_len__0\(5),
      O => crc_ok_i_61_n_0
    );
crc_ok_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      O => crc_ok_i_62_n_0
    );
crc_ok_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \resp_len__0\(3),
      O => crc_ok_i_63_n_0
    );
crc_ok_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(5),
      O => crc_ok_i_64_n_0
    );
crc_ok_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \resp_len__0\(3),
      O => crc_ok_i_65_n_0
    );
crc_ok_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(31),
      I1 => crc_in2(30),
      O => crc_ok_i_8_n_0
    );
crc_ok_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(29),
      I1 => crc_in2(28),
      O => crc_ok_i_9_n_0
    );
crc_ok_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => crc_ok_reg_n_0,
      O => crc_ok_o_i_1_n_0
    );
crc_ok_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => crc_ok_o_i_1_n_0,
      Q => \^crc_ok_o\,
      R => rst0
    );
crc_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CRC_7_n_0,
      Q => crc_ok_reg_n_0,
      R => rst0
    );
crc_ok_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_22_n_0,
      CO(3) => crc_ok_reg_i_12_n_0,
      CO(2) => crc_ok_reg_i_12_n_1,
      CO(1) => crc_ok_reg_i_12_n_2,
      CO(0) => crc_ok_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_ok_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_23_n_0,
      S(2) => crc_ok_i_24_n_0,
      S(1) => crc_ok_i_25_n_0,
      S(0) => crc_ok_i_26_n_0
    );
crc_ok_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_27_n_0,
      CO(3) => crc_ok_reg_i_17_n_0,
      CO(2) => crc_ok_reg_i_17_n_1,
      CO(1) => crc_ok_reg_i_17_n_2,
      CO(0) => crc_ok_reg_i_17_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[26]\,
      DI(2) => \counter_reg_n_0_[25]\,
      DI(1) => \counter_reg_n_0_[24]\,
      DI(0) => \counter_reg_n_0_[23]\,
      O(3 downto 0) => crc_in2(27 downto 24),
      S(3) => crc_ok_i_29_n_0,
      S(2) => crc_ok_i_30_n_0,
      S(1) => crc_ok_i_31_n_0,
      S(0) => crc_ok_i_32_n_0
    );
crc_ok_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_ok_reg_i_22_n_0,
      CO(2) => crc_ok_reg_i_22_n_1,
      CO(1) => crc_ok_reg_i_22_n_2,
      CO(0) => crc_ok_reg_i_22_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => crc_ok_i_33_n_0,
      DI(0) => '1',
      O(3 downto 0) => NLW_crc_ok_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_34_n_0,
      S(2) => crc_ok_i_35_n_0,
      S(1) => crc_ok_i_36_n_0,
      S(0) => crc_ok_i_37_n_0
    );
crc_ok_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_28_n_0,
      CO(3) => crc_ok_reg_i_27_n_0,
      CO(2) => crc_ok_reg_i_27_n_1,
      CO(1) => crc_ok_reg_i_27_n_2,
      CO(0) => crc_ok_reg_i_27_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[22]\,
      DI(2) => \counter_reg_n_0_[21]\,
      DI(1) => \counter_reg_n_0_[20]\,
      DI(0) => \counter_reg_n_0_[19]\,
      O(3 downto 0) => crc_in2(23 downto 20),
      S(3) => crc_ok_i_40_n_0,
      S(2) => crc_ok_i_41_n_0,
      S(1) => crc_ok_i_42_n_0,
      S(0) => crc_ok_i_43_n_0
    );
crc_ok_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_38_n_0,
      CO(3) => crc_ok_reg_i_28_n_0,
      CO(2) => crc_ok_reg_i_28_n_1,
      CO(1) => crc_ok_reg_i_28_n_2,
      CO(0) => crc_ok_reg_i_28_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[18]\,
      DI(2) => \counter_reg_n_0_[17]\,
      DI(1) => \counter_reg_n_0_[16]\,
      DI(0) => \counter_reg_n_0_[15]\,
      O(3 downto 0) => crc_in2(19 downto 16),
      S(3) => crc_ok_i_44_n_0,
      S(2) => crc_ok_i_45_n_0,
      S(1) => crc_ok_i_46_n_0,
      S(0) => crc_ok_i_47_n_0
    );
crc_ok_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_6_n_0,
      CO(3) => crc_ok_reg_i_3_n_0,
      CO(2) => crc_ok_reg_i_3_n_1,
      CO(1) => crc_ok_reg_i_3_n_2,
      CO(0) => crc_ok_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => crc_in2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_ok_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_8_n_0,
      S(2) => crc_ok_i_9_n_0,
      S(1) => crc_ok_i_10_n_0,
      S(0) => crc_ok_i_11_n_0
    );
crc_ok_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_39_n_0,
      CO(3) => crc_ok_reg_i_38_n_0,
      CO(2) => crc_ok_reg_i_38_n_1,
      CO(1) => crc_ok_reg_i_38_n_2,
      CO(0) => crc_ok_reg_i_38_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[14]\,
      DI(2) => \counter_reg_n_0_[13]\,
      DI(1) => \counter_reg_n_0_[12]\,
      DI(0) => \counter_reg_n_0_[11]\,
      O(3 downto 0) => crc_in2(15 downto 12),
      S(3) => crc_ok_i_50_n_0,
      S(2) => crc_ok_i_51_n_0,
      S(1) => crc_ok_i_52_n_0,
      S(0) => crc_ok_i_53_n_0
    );
crc_ok_reg_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_49_n_0,
      CO(3) => crc_ok_reg_i_39_n_0,
      CO(2) => crc_ok_reg_i_39_n_1,
      CO(1) => crc_ok_reg_i_39_n_2,
      CO(0) => crc_ok_reg_i_39_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[10]\,
      DI(2) => \counter_reg_n_0_[9]\,
      DI(1) => \counter_reg_n_0_[8]\,
      DI(0) => '0',
      O(3 downto 0) => crc_in2(11 downto 8),
      S(3) => crc_ok_i_54_n_0,
      S(2) => crc_ok_i_55_n_0,
      S(1) => crc_ok_i_56_n_0,
      S(0) => crc_ok_i_57_n_0
    );
crc_ok_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_ok_reg_i_48_n_0,
      CO(2) => crc_ok_reg_i_48_n_1,
      CO(1) => crc_ok_reg_i_48_n_2,
      CO(0) => crc_ok_reg_i_48_n_3,
      CYINIT => '1',
      DI(3) => \counter_reg_n_0_[3]\,
      DI(2) => \counter_reg_n_0_[2]\,
      DI(1) => \counter_reg_n_0_[1]\,
      DI(0) => \counter_reg_n_0_[0]\,
      O(3 downto 0) => crc_in2(3 downto 0),
      S(3) => crc_ok_i_58_n_0,
      S(2) => crc_ok_i_59_n_0,
      S(1) => crc_ok_i_60_n_0,
      S(0) => crc_ok_i_61_n_0
    );
crc_ok_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_48_n_0,
      CO(3) => crc_ok_reg_i_49_n_0,
      CO(2) => crc_ok_reg_i_49_n_1,
      CO(1) => crc_ok_reg_i_49_n_2,
      CO(0) => crc_ok_reg_i_49_n_3,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \counter_reg_n_0_[6]\,
      DI(1) => \counter_reg_n_0_[5]\,
      DI(0) => \counter_reg_n_0_[4]\,
      O(3 downto 0) => crc_in2(7 downto 4),
      S(3) => crc_ok_i_62_n_0,
      S(2) => crc_ok_i_63_n_0,
      S(1) => crc_ok_i_64_n_0,
      S(0) => crc_ok_i_65_n_0
    );
crc_ok_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_12_n_0,
      CO(3) => crc_ok_reg_i_6_n_0,
      CO(2) => crc_ok_reg_i_6_n_1,
      CO(1) => crc_ok_reg_i_6_n_2,
      CO(0) => crc_ok_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_ok_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => crc_ok_i_13_n_0,
      S(2) => crc_ok_i_14_n_0,
      S(1) => crc_ok_i_15_n_0,
      S(0) => crc_ok_i_16_n_0
    );
crc_ok_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_ok_reg_i_17_n_0,
      CO(3) => NLW_crc_ok_reg_i_7_CO_UNCONNECTED(3),
      CO(2) => crc_ok_reg_i_7_n_1,
      CO(1) => crc_ok_reg_i_7_n_2,
      CO(0) => crc_ok_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[29]\,
      DI(1) => \counter_reg_n_0_[28]\,
      DI(0) => \counter_reg_n_0_[27]\,
      O(3 downto 0) => crc_in2(31 downto 28),
      S(3) => crc_ok_i_18_n_0,
      S(2) => crc_ok_i_19_n_0,
      S(1) => crc_ok_i_20_n_0,
      S(0) => crc_ok_i_21_n_0
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFF02000000"
    )
        port map (
      I0 => crc_rst_i_2_n_0,
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => \resp_len[5]_i_2_n_0\,
      I4 => crc_rst_i_3_n_0,
      I5 => crc_rst_reg_n_0,
      O => crc_rst_i_1_n_0
    );
crc_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      O => crc_rst_i_2_n_0
    );
crc_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(7),
      I2 => \state__0\(6),
      I3 => \state__0\(4),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => crc_rst_i_3_n_0
    );
crc_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => crc_rst_i_1_n_0,
      Q => crc_rst_reg_n_0,
      S => rst0
    );
finish_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF02200000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \state__0\(7),
      I4 => finish_o_i_2_n_0,
      I5 => \^cmd_finish\,
      O => finish_o_i_1_n_0
    );
finish_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(3),
      I4 => \state__0\(5),
      O => finish_o_i_2_n_0
    );
finish_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => finish_o_i_1_n_0,
      Q => \^cmd_finish\,
      R => rst0
    );
index_ok_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => \state__0\(6),
      I3 => index_ok_o_i_2_n_0,
      I4 => index_ok_o_i_3_n_0,
      O => index_ok_o_i_1_n_0
    );
index_ok_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => p_1_in(3),
      I3 => p_0_in(3),
      O => index_ok_o_i_2_n_0
    );
index_ok_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      I4 => p_1_in(2),
      I5 => p_0_in(2),
      O => index_ok_o_i_3_n_0
    );
index_ok_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => index_ok_o_i_1_n_0,
      Q => \^index_ok_o\,
      R => rst0
    );
\int_status_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \^index_ok_o\,
      O => \command_reg_reg[4]\
    );
\int_status_reg[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^crc_ok_o\,
      O => \command_reg_reg[3]\
    );
\resp_buff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[0]\,
      O => \resp_buff[0]_i_1_n_0\
    );
\resp_buff[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[100]\,
      O => \resp_buff[100]_i_1_n_0\
    );
\resp_buff[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[101]\,
      O => \resp_buff[101]_i_1_n_0\
    );
\resp_buff[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[102]\,
      O => \resp_buff[102]_i_1_n_0\
    );
\resp_buff[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[103]\,
      O => \resp_buff[103]_i_1_n_0\
    );
\resp_buff[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[104]\,
      O => \resp_buff[104]_i_1_n_0\
    );
\resp_buff[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[105]\,
      O => \resp_buff[105]_i_1_n_0\
    );
\resp_buff[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[106]\,
      O => \resp_buff[106]_i_1_n_0\
    );
\resp_buff[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[107]\,
      O => \resp_buff[107]_i_1_n_0\
    );
\resp_buff[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[108]\,
      O => \resp_buff[108]_i_1_n_0\
    );
\resp_buff[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[109]\,
      O => \resp_buff[109]_i_1_n_0\
    );
\resp_buff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[10]\,
      O => \resp_buff[10]_i_1_n_0\
    );
\resp_buff[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[110]\,
      O => \resp_buff[110]_i_1_n_0\
    );
\resp_buff[110]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[110]_i_2_n_0\
    );
\resp_buff[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[111]\,
      O => \resp_buff[111]_i_1_n_0\
    );
\resp_buff[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[123]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[111]_i_2_n_0\
    );
\resp_buff[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE2EEEE"
    )
        port map (
      I0 => \resp_buff[111]_i_4_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[111]_i_3_n_0\
    );
\resp_buff[111]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[111]_i_4_n_0\
    );
\resp_buff[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[112]\,
      O => \resp_buff[112]_i_1_n_0\
    );
\resp_buff[112]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[124]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[112]_i_2_n_0\
    );
\resp_buff[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[113]\,
      O => \resp_buff[113]_i_1_n_0\
    );
\resp_buff[113]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[113]_i_2_n_0\
    );
\resp_buff[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[114]\,
      O => \resp_buff[114]_i_1_n_0\
    );
\resp_buff[114]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[114]_i_2_n_0\
    );
\resp_buff[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[115]\,
      O => \resp_buff[115]_i_1_n_0\
    );
\resp_buff[115]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[123]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[115]_i_2_n_0\
    );
\resp_buff[115]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[115]_i_3_n_0\
    );
\resp_buff[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[116]\,
      O => \resp_buff[116]_i_1_n_0\
    );
\resp_buff[116]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BFBFBFBF"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[119]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[116]_i_2_n_0\
    );
\resp_buff[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[117]\,
      O => \resp_buff[117]_i_1_n_0\
    );
\resp_buff[117]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F707F7F7F7F"
    )
        port map (
      I0 => \resp_buff[119]_i_3_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[117]_i_2_n_0\
    );
\resp_buff[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[118]\,
      O => \resp_buff[118]_i_1_n_0\
    );
\resp_buff[118]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F707F7F7F7F"
    )
        port map (
      I0 => \resp_buff[119]_i_3_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[118]_i_2_n_0\
    );
\resp_buff[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[119]\,
      O => \resp_buff[119]_i_1_n_0\
    );
\resp_buff[119]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BFBFBFBF"
    )
        port map (
      I0 => \resp_buff[123]_i_3_n_0\,
      I1 => \resp_buff[119]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[119]_i_2_n_0\
    );
\resp_buff[119]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[119]_i_3_n_0\
    );
\resp_buff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[11]\,
      O => \resp_buff[11]_i_1_n_0\
    );
\resp_buff[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(0),
      O => \resp_buff[120]_i_1_n_0\
    );
\resp_buff[120]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[123]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[120]_i_2_n_0\
    );
\resp_buff[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(1),
      O => \resp_buff[121]_i_1_n_0\
    );
\resp_buff[121]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
        port map (
      I0 => \resp_buff[123]_i_4_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[121]_i_2_n_0\
    );
\resp_buff[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(2),
      O => \resp_buff[122]_i_1_n_0\
    );
\resp_buff[122]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
        port map (
      I0 => \resp_buff[123]_i_4_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[122]_i_2_n_0\
    );
\resp_buff[122]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[122]_i_3_n_0\
    );
\resp_buff[122]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[0]\,
      I1 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[122]_i_4_n_0\
    );
\resp_buff[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(3),
      O => \resp_buff[123]_i_1_n_0\
    );
\resp_buff[123]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[123]_i_3_n_0\,
      I1 => \resp_buff[123]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[123]_i_2_n_0\
    );
\resp_buff[123]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[123]_i_3_n_0\
    );
\resp_buff[123]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \resp_buff[123]_i_4_n_0\
    );
\resp_buff[123]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[1]\,
      I1 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[123]_i_5_n_0\
    );
\resp_buff[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(4),
      O => \resp_buff[124]_i_1_n_0\
    );
\resp_buff[124]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[124]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[124]_i_2_n_0\
    );
\resp_buff[124]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[124]_i_3_n_0\
    );
\resp_buff[124]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[0]\,
      I1 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[124]_i_4_n_0\
    );
\resp_buff[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(5),
      O => \resp_buff[125]_i_1_n_0\
    );
\resp_buff[125]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \state__0\(5),
      I1 => clock_posedge,
      I2 => \state__0\(6),
      I3 => \state__0\(7),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \resp_buff[125]_i_2_n_0\
    );
\resp_buff[125]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[125]_i_3_n_0\
    );
\resp_buff[125]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEE2"
    )
        port map (
      I0 => \resp_buff[125]_i_8_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[125]_i_4_n_0\
    );
\resp_buff[125]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[125]_i_5_n_0\
    );
\resp_buff[125]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \resp_buff[125]_i_6_n_0\
    );
\resp_buff[125]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[1]\,
      I1 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[125]_i_7_n_0\
    );
\resp_buff[125]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[5]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[125]_i_8_n_0\
    );
\resp_buff[125]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      I3 => crc_enable15_in,
      O => \resp_buff[125]_i_9_n_0\
    );
\resp_buff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[12]\,
      O => \resp_buff[12]_i_1_n_0\
    );
\resp_buff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[13]\,
      O => \resp_buff[13]_i_1_n_0\
    );
\resp_buff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[14]\,
      O => \resp_buff[14]_i_1_n_0\
    );
\resp_buff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[15]\,
      O => \resp_buff[15]_i_1_n_0\
    );
\resp_buff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFD0DFD"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[79]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[79]_i_4_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[15]_i_2_n_0\
    );
\resp_buff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[16]\,
      O => \resp_buff[16]_i_1_n_0\
    );
\resp_buff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[17]\,
      O => \resp_buff[17]_i_1_n_0\
    );
\resp_buff[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[18]\,
      O => \resp_buff[18]_i_1_n_0\
    );
\resp_buff[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[19]\,
      O => \resp_buff[19]_i_1_n_0\
    );
\resp_buff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[1]\,
      O => \resp_buff[1]_i_1_n_0\
    );
\resp_buff[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[20]\,
      O => \resp_buff[20]_i_1_n_0\
    );
\resp_buff[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[21]\,
      O => \resp_buff[21]_i_1_n_0\
    );
\resp_buff[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[22]\,
      O => \resp_buff[22]_i_1_n_0\
    );
\resp_buff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[23]\,
      O => \resp_buff[23]_i_1_n_0\
    );
\resp_buff[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[24]\,
      O => \resp_buff[24]_i_1_n_0\
    );
\resp_buff[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[25]\,
      O => \resp_buff[25]_i_1_n_0\
    );
\resp_buff[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[26]\,
      O => \resp_buff[26]_i_1_n_0\
    );
\resp_buff[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[27]\,
      O => \resp_buff[27]_i_1_n_0\
    );
\resp_buff[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[28]\,
      O => \resp_buff[28]_i_1_n_0\
    );
\resp_buff[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[29]\,
      O => \resp_buff[29]_i_1_n_0\
    );
\resp_buff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[2]\,
      O => \resp_buff[2]_i_1_n_0\
    );
\resp_buff[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[30]\,
      O => \resp_buff[30]_i_1_n_0\
    );
\resp_buff[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[31]\,
      O => \resp_buff[31]_i_1_n_0\
    );
\resp_buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFD0DFD"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[95]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[95]_i_5_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[31]_i_2_n_0\
    );
\resp_buff[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[32]\,
      O => \resp_buff[32]_i_1_n_0\
    );
\resp_buff[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[33]\,
      O => \resp_buff[33]_i_1_n_0\
    );
\resp_buff[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[34]\,
      O => \resp_buff[34]_i_1_n_0\
    );
\resp_buff[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[35]\,
      O => \resp_buff[35]_i_1_n_0\
    );
\resp_buff[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[36]\,
      O => \resp_buff[36]_i_1_n_0\
    );
\resp_buff[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[37]\,
      O => \resp_buff[37]_i_1_n_0\
    );
\resp_buff[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[38]\,
      O => \resp_buff[38]_i_1_n_0\
    );
\resp_buff[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[39]\,
      O => \resp_buff[39]_i_1_n_0\
    );
\resp_buff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[3]\,
      O => \resp_buff[3]_i_1_n_0\
    );
\resp_buff[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[40]\,
      O => \resp_buff[40]_i_1_n_0\
    );
\resp_buff[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[41]\,
      O => \resp_buff[41]_i_1_n_0\
    );
\resp_buff[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[42]\,
      O => \resp_buff[42]_i_1_n_0\
    );
\resp_buff[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[43]\,
      O => \resp_buff[43]_i_1_n_0\
    );
\resp_buff[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[44]\,
      O => \resp_buff[44]_i_1_n_0\
    );
\resp_buff[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[45]\,
      O => \resp_buff[45]_i_1_n_0\
    );
\resp_buff[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[46]\,
      O => \resp_buff[46]_i_1_n_0\
    );
\resp_buff[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[47]\,
      O => \resp_buff[47]_i_1_n_0\
    );
\resp_buff[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE2EEEEE"
    )
        port map (
      I0 => \resp_buff[47]_i_3_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[47]_i_2_n_0\
    );
\resp_buff[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[47]_i_3_n_0\
    );
\resp_buff[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[48]\,
      O => \resp_buff[48]_i_1_n_0\
    );
\resp_buff[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[49]\,
      O => \resp_buff[49]_i_1_n_0\
    );
\resp_buff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[4]\,
      O => \resp_buff[4]_i_1_n_0\
    );
\resp_buff[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[50]\,
      O => \resp_buff[50]_i_1_n_0\
    );
\resp_buff[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[51]\,
      O => \resp_buff[51]_i_1_n_0\
    );
\resp_buff[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[52]\,
      O => \resp_buff[52]_i_1_n_0\
    );
\resp_buff[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[53]\,
      O => \resp_buff[53]_i_1_n_0\
    );
\resp_buff[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[54]\,
      O => \resp_buff[54]_i_1_n_0\
    );
\resp_buff[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[55]\,
      O => \resp_buff[55]_i_1_n_0\
    );
\resp_buff[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[56]\,
      O => \resp_buff[56]_i_1_n_0\
    );
\resp_buff[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[57]\,
      O => \resp_buff[57]_i_1_n_0\
    );
\resp_buff[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[58]\,
      O => \resp_buff[58]_i_1_n_0\
    );
\resp_buff[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[59]\,
      O => \resp_buff[59]_i_1_n_0\
    );
\resp_buff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[5]\,
      O => \resp_buff[5]_i_1_n_0\
    );
\resp_buff[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[60]\,
      O => \resp_buff[60]_i_1_n_0\
    );
\resp_buff[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[61]\,
      O => \resp_buff[61]_i_1_n_0\
    );
\resp_buff[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[62]\,
      O => \resp_buff[62]_i_1_n_0\
    );
\resp_buff[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[63]\,
      O => \resp_buff[63]_i_1_n_0\
    );
\resp_buff[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEE2E"
    )
        port map (
      I0 => \resp_buff[63]_i_3_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[63]_i_2_n_0\
    );
\resp_buff[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFD"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[63]_i_3_n_0\
    );
\resp_buff[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[64]\,
      O => \resp_buff[64]_i_1_n_0\
    );
\resp_buff[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[65]\,
      O => \resp_buff[65]_i_1_n_0\
    );
\resp_buff[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[66]\,
      O => \resp_buff[66]_i_1_n_0\
    );
\resp_buff[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[67]\,
      O => \resp_buff[67]_i_1_n_0\
    );
\resp_buff[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[68]\,
      O => \resp_buff[68]_i_1_n_0\
    );
\resp_buff[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[69]\,
      O => \resp_buff[69]_i_1_n_0\
    );
\resp_buff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[6]\,
      O => \resp_buff[6]_i_1_n_0\
    );
\resp_buff[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[70]\,
      O => \resp_buff[70]_i_1_n_0\
    );
\resp_buff[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[71]\,
      O => \resp_buff[71]_i_1_n_0\
    );
\resp_buff[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[72]\,
      O => \resp_buff[72]_i_1_n_0\
    );
\resp_buff[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[73]\,
      O => \resp_buff[73]_i_1_n_0\
    );
\resp_buff[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[74]\,
      O => \resp_buff[74]_i_1_n_0\
    );
\resp_buff[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[75]\,
      O => \resp_buff[75]_i_1_n_0\
    );
\resp_buff[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[76]\,
      O => \resp_buff[76]_i_1_n_0\
    );
\resp_buff[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[77]\,
      O => \resp_buff[77]_i_1_n_0\
    );
\resp_buff[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[78]\,
      O => \resp_buff[78]_i_1_n_0\
    );
\resp_buff[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[79]\,
      O => \resp_buff[79]_i_1_n_0\
    );
\resp_buff[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE0E"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[79]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[79]_i_4_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[79]_i_2_n_0\
    );
\resp_buff[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[79]_i_3_n_0\
    );
\resp_buff[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \resp_buff[79]_i_4_n_0\
    );
\resp_buff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[7]\,
      O => \resp_buff[7]_i_1_n_0\
    );
\resp_buff[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[80]\,
      O => \resp_buff[80]_i_1_n_0\
    );
\resp_buff[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[81]\,
      O => \resp_buff[81]_i_1_n_0\
    );
\resp_buff[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[82]\,
      O => \resp_buff[82]_i_1_n_0\
    );
\resp_buff[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[83]\,
      O => \resp_buff[83]_i_1_n_0\
    );
\resp_buff[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[84]\,
      O => \resp_buff[84]_i_1_n_0\
    );
\resp_buff[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[85]\,
      O => \resp_buff[85]_i_1_n_0\
    );
\resp_buff[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[86]\,
      O => \resp_buff[86]_i_1_n_0\
    );
\resp_buff[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[87]\,
      O => \resp_buff[87]_i_1_n_0\
    );
\resp_buff[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[88]\,
      O => \resp_buff[88]_i_1_n_0\
    );
\resp_buff[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[89]\,
      O => \resp_buff[89]_i_1_n_0\
    );
\resp_buff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[8]\,
      O => \resp_buff[8]_i_1_n_0\
    );
\resp_buff[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[90]\,
      O => \resp_buff[90]_i_1_n_0\
    );
\resp_buff[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[91]\,
      O => \resp_buff[91]_i_1_n_0\
    );
\resp_buff[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[92]\,
      O => \resp_buff[92]_i_1_n_0\
    );
\resp_buff[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[93]\,
      O => \resp_buff[93]_i_1_n_0\
    );
\resp_buff[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[94]\,
      O => \resp_buff[94]_i_1_n_0\
    );
\resp_buff[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[95]\,
      O => \resp_buff[95]_i_1_n_0\
    );
\resp_buff[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE0E"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[95]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[95]_i_5_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[95]_i_2_n_0\
    );
\resp_buff[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      I3 => \resp_idx_reg_n_0_[6]\,
      O => \resp_buff[95]_i_3_n_0\
    );
\resp_buff[95]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[95]_i_4_n_0\
    );
\resp_buff[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \resp_buff[95]_i_5_n_0\
    );
\resp_buff[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[96]\,
      O => \resp_buff[96]_i_1_n_0\
    );
\resp_buff[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[97]\,
      O => \resp_buff[97]_i_1_n_0\
    );
\resp_buff[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[98]\,
      O => \resp_buff[98]_i_1_n_0\
    );
\resp_buff[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[99]\,
      O => \resp_buff[99]_i_1_n_0\
    );
\resp_buff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_buff[125]_i_2_n_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[9]\,
      O => \resp_buff[9]_i_1_n_0\
    );
\resp_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[0]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[0]\,
      R => rst0
    );
\resp_buff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[100]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[100]\,
      R => rst0
    );
\resp_buff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[101]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[101]\,
      R => rst0
    );
\resp_buff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[102]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[102]\,
      R => rst0
    );
\resp_buff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[103]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[103]\,
      R => rst0
    );
\resp_buff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[104]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[104]\,
      R => rst0
    );
\resp_buff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[105]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[105]\,
      R => rst0
    );
\resp_buff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[106]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[106]\,
      R => rst0
    );
\resp_buff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[107]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[107]\,
      R => rst0
    );
\resp_buff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[108]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[108]\,
      R => rst0
    );
\resp_buff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[109]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[109]\,
      R => rst0
    );
\resp_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[10]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[10]\,
      R => rst0
    );
\resp_buff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[110]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[110]\,
      R => rst0
    );
\resp_buff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[111]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[111]\,
      R => rst0
    );
\resp_buff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[112]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[112]\,
      R => rst0
    );
\resp_buff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[113]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[113]\,
      R => rst0
    );
\resp_buff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[114]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[114]\,
      R => rst0
    );
\resp_buff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[115]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[115]\,
      R => rst0
    );
\resp_buff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[116]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[116]\,
      R => rst0
    );
\resp_buff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[117]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[117]\,
      R => rst0
    );
\resp_buff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[118]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[118]\,
      R => rst0
    );
\resp_buff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[119]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[119]\,
      R => rst0
    );
\resp_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[11]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[11]\,
      R => rst0
    );
\resp_buff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[120]_i_1_n_0\,
      Q => p_0_in(0),
      R => rst0
    );
\resp_buff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[121]_i_1_n_0\,
      Q => p_0_in(1),
      R => rst0
    );
\resp_buff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[122]_i_1_n_0\,
      Q => p_0_in(2),
      R => rst0
    );
\resp_buff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[123]_i_1_n_0\,
      Q => p_0_in(3),
      R => rst0
    );
\resp_buff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[124]_i_1_n_0\,
      Q => p_0_in(4),
      R => rst0
    );
\resp_buff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[125]_i_1_n_0\,
      Q => p_0_in(5),
      R => rst0
    );
\resp_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[12]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[12]\,
      R => rst0
    );
\resp_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[13]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[13]\,
      R => rst0
    );
\resp_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[14]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[14]\,
      R => rst0
    );
\resp_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[15]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[15]\,
      R => rst0
    );
\resp_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[16]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[16]\,
      R => rst0
    );
\resp_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[17]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[17]\,
      R => rst0
    );
\resp_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[18]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[18]\,
      R => rst0
    );
\resp_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[19]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[19]\,
      R => rst0
    );
\resp_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[1]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[1]\,
      R => rst0
    );
\resp_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[20]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[20]\,
      R => rst0
    );
\resp_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[21]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[21]\,
      R => rst0
    );
\resp_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[22]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[22]\,
      R => rst0
    );
\resp_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[23]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[23]\,
      R => rst0
    );
\resp_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[24]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[24]\,
      R => rst0
    );
\resp_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[25]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[25]\,
      R => rst0
    );
\resp_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[26]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[26]\,
      R => rst0
    );
\resp_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[27]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[27]\,
      R => rst0
    );
\resp_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[28]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[28]\,
      R => rst0
    );
\resp_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[29]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[29]\,
      R => rst0
    );
\resp_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[2]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[2]\,
      R => rst0
    );
\resp_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[30]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[30]\,
      R => rst0
    );
\resp_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[31]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[31]\,
      R => rst0
    );
\resp_buff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[32]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[32]\,
      R => rst0
    );
\resp_buff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[33]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[33]\,
      R => rst0
    );
\resp_buff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[34]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[34]\,
      R => rst0
    );
\resp_buff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[35]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[35]\,
      R => rst0
    );
\resp_buff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[36]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[36]\,
      R => rst0
    );
\resp_buff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[37]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[37]\,
      R => rst0
    );
\resp_buff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[38]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[38]\,
      R => rst0
    );
\resp_buff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[39]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[39]\,
      R => rst0
    );
\resp_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[3]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[3]\,
      R => rst0
    );
\resp_buff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[40]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[40]\,
      R => rst0
    );
\resp_buff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[41]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[41]\,
      R => rst0
    );
\resp_buff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[42]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[42]\,
      R => rst0
    );
\resp_buff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[43]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[43]\,
      R => rst0
    );
\resp_buff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[44]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[44]\,
      R => rst0
    );
\resp_buff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[45]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[45]\,
      R => rst0
    );
\resp_buff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[46]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[46]\,
      R => rst0
    );
\resp_buff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[47]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[47]\,
      R => rst0
    );
\resp_buff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[48]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[48]\,
      R => rst0
    );
\resp_buff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[49]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[49]\,
      R => rst0
    );
\resp_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[4]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[4]\,
      R => rst0
    );
\resp_buff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[50]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[50]\,
      R => rst0
    );
\resp_buff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[51]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[51]\,
      R => rst0
    );
\resp_buff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[52]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[52]\,
      R => rst0
    );
\resp_buff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[53]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[53]\,
      R => rst0
    );
\resp_buff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[54]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[54]\,
      R => rst0
    );
\resp_buff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[55]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[55]\,
      R => rst0
    );
\resp_buff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[56]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[56]\,
      R => rst0
    );
\resp_buff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[57]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[57]\,
      R => rst0
    );
\resp_buff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[58]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[58]\,
      R => rst0
    );
\resp_buff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[59]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[59]\,
      R => rst0
    );
\resp_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[5]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[5]\,
      R => rst0
    );
\resp_buff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[60]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[60]\,
      R => rst0
    );
\resp_buff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[61]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[61]\,
      R => rst0
    );
\resp_buff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[62]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[62]\,
      R => rst0
    );
\resp_buff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[63]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[63]\,
      R => rst0
    );
\resp_buff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[64]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[64]\,
      R => rst0
    );
\resp_buff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[65]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[65]\,
      R => rst0
    );
\resp_buff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[66]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[66]\,
      R => rst0
    );
\resp_buff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[67]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[67]\,
      R => rst0
    );
\resp_buff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[68]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[68]\,
      R => rst0
    );
\resp_buff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[69]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[69]\,
      R => rst0
    );
\resp_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[6]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[6]\,
      R => rst0
    );
\resp_buff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[70]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[70]\,
      R => rst0
    );
\resp_buff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[71]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[71]\,
      R => rst0
    );
\resp_buff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[72]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[72]\,
      R => rst0
    );
\resp_buff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[73]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[73]\,
      R => rst0
    );
\resp_buff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[74]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[74]\,
      R => rst0
    );
\resp_buff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[75]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[75]\,
      R => rst0
    );
\resp_buff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[76]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[76]\,
      R => rst0
    );
\resp_buff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[77]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[77]\,
      R => rst0
    );
\resp_buff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[78]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[78]\,
      R => rst0
    );
\resp_buff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[79]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[79]\,
      R => rst0
    );
\resp_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[7]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[7]\,
      R => rst0
    );
\resp_buff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[80]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[80]\,
      R => rst0
    );
\resp_buff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[81]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[81]\,
      R => rst0
    );
\resp_buff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[82]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[82]\,
      R => rst0
    );
\resp_buff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[83]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[83]\,
      R => rst0
    );
\resp_buff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[84]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[84]\,
      R => rst0
    );
\resp_buff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[85]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[85]\,
      R => rst0
    );
\resp_buff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[86]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[86]\,
      R => rst0
    );
\resp_buff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[87]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[87]\,
      R => rst0
    );
\resp_buff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[88]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[88]\,
      R => rst0
    );
\resp_buff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[89]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[89]\,
      R => rst0
    );
\resp_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[8]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[8]\,
      R => rst0
    );
\resp_buff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[90]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[90]\,
      R => rst0
    );
\resp_buff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[91]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[91]\,
      R => rst0
    );
\resp_buff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[92]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[92]\,
      R => rst0
    );
\resp_buff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[93]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[93]\,
      R => rst0
    );
\resp_buff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[94]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[94]\,
      R => rst0
    );
\resp_buff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[95]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[95]\,
      R => rst0
    );
\resp_buff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[96]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[96]\,
      R => rst0
    );
\resp_buff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[97]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[97]\,
      R => rst0
    );
\resp_buff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[98]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[98]\,
      R => rst0
    );
\resp_buff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[99]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[99]\,
      R => rst0
    );
\resp_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[9]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[9]\,
      R => rst0
    );
\resp_idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \resp_idx_reg_n_0_[0]\,
      O => resp_idx(0)
    );
\resp_idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(1),
      O => resp_idx(1)
    );
\resp_idx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(2),
      O => resp_idx(2)
    );
\resp_idx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(3),
      O => resp_idx(3)
    );
\resp_idx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(4),
      O => resp_idx(4)
    );
\resp_idx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(5),
      O => resp_idx(5)
    );
\resp_idx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000002000000"
    )
        port map (
      I0 => crc_enable15_in,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \resp_idx[6]_i_5_n_0\,
      I3 => \state__0\(5),
      I4 => clock_posedge,
      I5 => \state__0\(1),
      O => \resp_idx[6]_i_1_n_0\
    );
\resp_idx[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_10_n_0\
    );
\resp_idx[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_11_n_0\
    );
\resp_idx[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_13_n_0\
    );
\resp_idx[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_14_n_0\
    );
\resp_idx[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_15_n_0\
    );
\resp_idx[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_17_n_0\
    );
\resp_idx[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_18_n_0\
    );
\resp_idx[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_19_n_0\
    );
\resp_idx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(6),
      O => resp_idx(6)
    );
\resp_idx[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_20_n_0\
    );
\resp_idx[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_22_n_0\
    );
\resp_idx[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_23_n_0\
    );
\resp_idx[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_24_n_0\
    );
\resp_idx[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_25_n_0\
    );
\resp_idx[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_27_n_0\
    );
\resp_idx[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_28_n_0\
    );
\resp_idx[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_29_n_0\
    );
\resp_idx[6]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_30_n_0\
    );
\resp_idx[6]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_32_n_0\
    );
\resp_idx[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_33_n_0\
    );
\resp_idx[6]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_34_n_0\
    );
\resp_idx[6]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_35_n_0\
    );
\resp_idx[6]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[6]\,
      I2 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_36_n_0\
    );
\resp_idx[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[5]\,
      I3 => \resp_len__0\(5),
      O => \resp_idx[6]_i_37_n_0\
    );
\resp_idx[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \resp_idx[6]_i_38_n_0\
    );
\resp_idx[6]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \resp_idx[6]_i_39_n_0\
    );
\resp_idx[6]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_idx[6]_i_40_n_0\
    );
\resp_idx[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(5),
      I2 => \resp_len__0\(3),
      I3 => \counter_reg_n_0_[4]\,
      O => \resp_idx[6]_i_41_n_0\
    );
\resp_idx[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \resp_idx[6]_i_42_n_0\
    );
\resp_idx[6]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \resp_idx[6]_i_43_n_0\
    );
\resp_idx[6]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => \resp_idx[6]_i_44_n_0\
    );
\resp_idx[6]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_45_n_0\
    );
\resp_idx[6]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_46_n_0\
    );
\resp_idx[6]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \resp_idx[6]_i_47_n_0\
    );
\resp_idx[6]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_idx[6]_i_48_n_0\
    );
\resp_idx[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(7),
      I5 => \state__0\(6),
      O => \resp_idx[6]_i_5_n_0\
    );
\resp_idx[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_8_n_0\
    );
\resp_idx[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_9_n_0\
    );
\resp_idx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(0),
      Q => \resp_idx_reg_n_0_[0]\,
      R => rst0
    );
\resp_idx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(1),
      Q => \resp_idx_reg_n_0_[1]\,
      R => rst0
    );
\resp_idx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(2),
      Q => \resp_idx_reg_n_0_[2]\,
      R => rst0
    );
\resp_idx_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(3),
      Q => \resp_idx_reg_n_0_[3]\,
      R => rst0
    );
\resp_idx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(4),
      Q => \resp_idx_reg_n_0_[4]\,
      R => rst0
    );
\resp_idx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[4]_i_2_n_0\,
      CO(2) => \resp_idx_reg[4]_i_2_n_1\,
      CO(1) => \resp_idx_reg[4]_i_2_n_2\,
      CO(0) => \resp_idx_reg[4]_i_2_n_3\,
      CYINIT => \resp_idx_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(4 downto 1),
      S(3) => \resp_idx_reg_n_0_[4]\,
      S(2) => \resp_idx_reg_n_0_[3]\,
      S(1) => \resp_idx_reg_n_0_[2]\,
      S(0) => \resp_idx_reg_n_0_[1]\
    );
\resp_idx_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(5),
      Q => \resp_idx_reg_n_0_[5]\,
      R => rst0
    );
\resp_idx_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(6),
      Q => \resp_idx_reg_n_0_[6]\,
      R => rst0
    );
\resp_idx_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_21_n_0\,
      CO(3) => \resp_idx_reg[6]_i_12_n_0\,
      CO(2) => \resp_idx_reg[6]_i_12_n_1\,
      CO(1) => \resp_idx_reg[6]_i_12_n_2\,
      CO(0) => \resp_idx_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_22_n_0\,
      S(2) => \resp_idx[6]_i_23_n_0\,
      S(1) => \resp_idx[6]_i_24_n_0\,
      S(0) => \resp_idx[6]_i_25_n_0\
    );
\resp_idx_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_26_n_0\,
      CO(3) => \resp_idx_reg[6]_i_16_n_0\,
      CO(2) => \resp_idx_reg[6]_i_16_n_1\,
      CO(1) => \resp_idx_reg[6]_i_16_n_2\,
      CO(0) => \resp_idx_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_27_n_0\,
      S(2) => \resp_idx[6]_i_28_n_0\,
      S(1) => \resp_idx[6]_i_29_n_0\,
      S(0) => \resp_idx[6]_i_30_n_0\
    );
\resp_idx_reg[6]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_31_n_0\,
      CO(3) => \resp_idx_reg[6]_i_21_n_0\,
      CO(2) => \resp_idx_reg[6]_i_21_n_1\,
      CO(1) => \resp_idx_reg[6]_i_21_n_2\,
      CO(0) => \resp_idx_reg[6]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_32_n_0\,
      S(2) => \resp_idx[6]_i_33_n_0\,
      S(1) => \resp_idx[6]_i_34_n_0\,
      S(0) => \resp_idx[6]_i_35_n_0\
    );
\resp_idx_reg[6]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_26_n_0\,
      CO(2) => \resp_idx_reg[6]_i_26_n_1\,
      CO(1) => \resp_idx_reg[6]_i_26_n_2\,
      CO(0) => \resp_idx_reg[6]_i_26_n_3\,
      CYINIT => '1',
      DI(3) => \resp_idx[6]_i_36_n_0\,
      DI(2) => \resp_idx[6]_i_37_n_0\,
      DI(1) => \resp_idx[6]_i_38_n_0\,
      DI(0) => \resp_idx[6]_i_39_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_40_n_0\,
      S(2) => \resp_idx[6]_i_41_n_0\,
      S(1) => \resp_idx[6]_i_42_n_0\,
      S(0) => \resp_idx[6]_i_43_n_0\
    );
\resp_idx_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_7_n_0\,
      CO(3) => crc_enable15_in,
      CO(2) => \resp_idx_reg[6]_i_3_n_1\,
      CO(1) => \resp_idx_reg[6]_i_3_n_2\,
      CO(0) => \resp_idx_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_8_n_0\,
      S(2) => \resp_idx[6]_i_9_n_0\,
      S(1) => \resp_idx[6]_i_10_n_0\,
      S(0) => \resp_idx[6]_i_11_n_0\
    );
\resp_idx_reg[6]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_31_n_0\,
      CO(2) => \resp_idx_reg[6]_i_31_n_1\,
      CO(1) => \resp_idx_reg[6]_i_31_n_2\,
      CO(0) => \resp_idx_reg[6]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \resp_idx[6]_i_44_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_45_n_0\,
      S(2) => \resp_idx[6]_i_46_n_0\,
      S(1) => \resp_idx[6]_i_47_n_0\,
      S(0) => \resp_idx[6]_i_48_n_0\
    );
\resp_idx_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_12_n_0\,
      CO(3) => \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \resp_idx_reg[6]_i_4_n_1\,
      CO(1) => \resp_idx_reg[6]_i_4_n_2\,
      CO(0) => \resp_idx_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \resp_idx[6]_i_13_n_0\,
      S(1) => \resp_idx[6]_i_14_n_0\,
      S(0) => \resp_idx[6]_i_15_n_0\
    );
\resp_idx_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[4]_i_2_n_0\,
      CO(3 downto 1) => \NLW_resp_idx_reg[6]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \resp_idx_reg[6]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in7(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \resp_idx_reg_n_0_[6]\,
      S(0) => \resp_idx_reg_n_0_[5]\
    );
\resp_idx_reg[6]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_16_n_0\,
      CO(3) => \resp_idx_reg[6]_i_7_n_0\,
      CO(2) => \resp_idx_reg[6]_i_7_n_1\,
      CO(1) => \resp_idx_reg[6]_i_7_n_2\,
      CO(0) => \resp_idx_reg[6]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_17_n_0\,
      S(2) => \resp_idx[6]_i_18_n_0\,
      S(1) => \resp_idx[6]_i_19_n_0\,
      S(0) => \resp_idx[6]_i_20_n_0\
    );
\resp_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \state__0\(7),
      I1 => \state__0\(1),
      I2 => cmd_start_tx,
      I3 => \resp_len[5]_i_2_n_0\,
      I4 => \resp_len[5]_i_3_n_0\,
      I5 => \resp_len[5]_i_4_n_0\,
      O => \resp_len[5]_i_1_n_0\
    );
\resp_len[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(0),
      O => \resp_len[5]_i_2_n_0\
    );
\resp_len[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(5),
      O => \resp_len[5]_i_3_n_0\
    );
\resp_len[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(4),
      O => \resp_len[5]_i_4_n_0\
    );
\resp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => cmd_setting(1),
      Q => \resp_len__0\(3),
      R => rst0
    );
\resp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => '1',
      Q => \resp_len__0\(5),
      R => rst0
    );
\response_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[0]\,
      O => \response_o[0]_i_1_n_0\
    );
\response_o[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[100]\,
      O => \response_o[100]_i_1_n_0\
    );
\response_o[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[101]\,
      O => \response_o[101]_i_1_n_0\
    );
\response_o[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[102]\,
      O => \response_o[102]_i_1_n_0\
    );
\response_o[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[103]\,
      O => \response_o[103]_i_1_n_0\
    );
\response_o[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[104]\,
      O => \response_o[104]_i_1_n_0\
    );
\response_o[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[105]\,
      O => \response_o[105]_i_1_n_0\
    );
\response_o[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[106]\,
      O => \response_o[106]_i_1_n_0\
    );
\response_o[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[107]\,
      O => \response_o[107]_i_1_n_0\
    );
\response_o[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[108]\,
      O => \response_o[108]_i_1_n_0\
    );
\response_o[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[109]\,
      O => \response_o[109]_i_1_n_0\
    );
\response_o[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[10]\,
      O => \response_o[10]_i_1_n_0\
    );
\response_o[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[110]\,
      O => \response_o[110]_i_1_n_0\
    );
\response_o[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[111]\,
      O => \response_o[111]_i_1_n_0\
    );
\response_o[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[112]\,
      O => \response_o[112]_i_1_n_0\
    );
\response_o[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[113]\,
      O => \response_o[113]_i_1_n_0\
    );
\response_o[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[114]\,
      O => \response_o[114]_i_1_n_0\
    );
\response_o[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[115]\,
      O => \response_o[115]_i_1_n_0\
    );
\response_o[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[116]\,
      O => \response_o[116]_i_1_n_0\
    );
\response_o[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[117]\,
      O => \response_o[117]_i_1_n_0\
    );
\response_o[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[118]\,
      O => \response_o[118]_i_1_n_0\
    );
\response_o[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
        port map (
      I0 => \response_o[119]_i_3_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \state__0\(5),
      I4 => \state__0\(7),
      O => \response_o[119]_i_1_n_0\
    );
\response_o[119]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[119]\,
      O => \response_o[119]_i_2_n_0\
    );
\response_o[119]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(4),
      I2 => \state__0\(3),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      O => \response_o[119]_i_3_n_0\
    );
\response_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[11]\,
      O => \response_o[11]_i_1_n_0\
    );
\response_o[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[12]\,
      O => \response_o[12]_i_1_n_0\
    );
\response_o[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[13]\,
      O => \response_o[13]_i_1_n_0\
    );
\response_o[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[14]\,
      O => \response_o[14]_i_1_n_0\
    );
\response_o[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[15]\,
      O => \response_o[15]_i_1_n_0\
    );
\response_o[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[16]\,
      O => \response_o[16]_i_1_n_0\
    );
\response_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[17]\,
      O => \response_o[17]_i_1_n_0\
    );
\response_o[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[18]\,
      O => \response_o[18]_i_1_n_0\
    );
\response_o[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[19]\,
      O => \response_o[19]_i_1_n_0\
    );
\response_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[1]\,
      O => \response_o[1]_i_1_n_0\
    );
\response_o[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[20]\,
      O => \response_o[20]_i_1_n_0\
    );
\response_o[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[21]\,
      O => \response_o[21]_i_1_n_0\
    );
\response_o[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[22]\,
      O => \response_o[22]_i_1_n_0\
    );
\response_o[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[23]\,
      O => \response_o[23]_i_1_n_0\
    );
\response_o[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[24]\,
      O => \response_o[24]_i_1_n_0\
    );
\response_o[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[25]\,
      O => \response_o[25]_i_1_n_0\
    );
\response_o[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[26]\,
      O => \response_o[26]_i_1_n_0\
    );
\response_o[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[27]\,
      O => \response_o[27]_i_1_n_0\
    );
\response_o[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[28]\,
      O => \response_o[28]_i_1_n_0\
    );
\response_o[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[29]\,
      O => \response_o[29]_i_1_n_0\
    );
\response_o[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[2]\,
      O => \response_o[2]_i_1_n_0\
    );
\response_o[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[30]\,
      O => \response_o[30]_i_1_n_0\
    );
\response_o[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[31]\,
      O => \response_o[31]_i_1_n_0\
    );
\response_o[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[32]\,
      O => \response_o[32]_i_1_n_0\
    );
\response_o[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[33]\,
      O => \response_o[33]_i_1_n_0\
    );
\response_o[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[34]\,
      O => \response_o[34]_i_1_n_0\
    );
\response_o[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[35]\,
      O => \response_o[35]_i_1_n_0\
    );
\response_o[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[36]\,
      O => \response_o[36]_i_1_n_0\
    );
\response_o[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[37]\,
      O => \response_o[37]_i_1_n_0\
    );
\response_o[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[38]\,
      O => \response_o[38]_i_1_n_0\
    );
\response_o[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[39]\,
      O => \response_o[39]_i_1_n_0\
    );
\response_o[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[3]\,
      O => \response_o[3]_i_1_n_0\
    );
\response_o[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[40]\,
      O => \response_o[40]_i_1_n_0\
    );
\response_o[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[41]\,
      O => \response_o[41]_i_1_n_0\
    );
\response_o[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[42]\,
      O => \response_o[42]_i_1_n_0\
    );
\response_o[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[43]\,
      O => \response_o[43]_i_1_n_0\
    );
\response_o[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[44]\,
      O => \response_o[44]_i_1_n_0\
    );
\response_o[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[45]\,
      O => \response_o[45]_i_1_n_0\
    );
\response_o[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[46]\,
      O => \response_o[46]_i_1_n_0\
    );
\response_o[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[47]\,
      O => \response_o[47]_i_1_n_0\
    );
\response_o[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[48]\,
      O => \response_o[48]_i_1_n_0\
    );
\response_o[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[49]\,
      O => \response_o[49]_i_1_n_0\
    );
\response_o[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[4]\,
      O => \response_o[4]_i_1_n_0\
    );
\response_o[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[50]\,
      O => \response_o[50]_i_1_n_0\
    );
\response_o[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[51]\,
      O => \response_o[51]_i_1_n_0\
    );
\response_o[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[52]\,
      O => \response_o[52]_i_1_n_0\
    );
\response_o[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[53]\,
      O => \response_o[53]_i_1_n_0\
    );
\response_o[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[54]\,
      O => \response_o[54]_i_1_n_0\
    );
\response_o[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[55]\,
      O => \response_o[55]_i_1_n_0\
    );
\response_o[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[56]\,
      O => \response_o[56]_i_1_n_0\
    );
\response_o[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[57]\,
      O => \response_o[57]_i_1_n_0\
    );
\response_o[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[58]\,
      O => \response_o[58]_i_1_n_0\
    );
\response_o[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[59]\,
      O => \response_o[59]_i_1_n_0\
    );
\response_o[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[5]\,
      O => \response_o[5]_i_1_n_0\
    );
\response_o[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[60]\,
      O => \response_o[60]_i_1_n_0\
    );
\response_o[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[61]\,
      O => \response_o[61]_i_1_n_0\
    );
\response_o[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[62]\,
      O => \response_o[62]_i_1_n_0\
    );
\response_o[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[63]\,
      O => \response_o[63]_i_1_n_0\
    );
\response_o[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[64]\,
      O => \response_o[64]_i_1_n_0\
    );
\response_o[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[65]\,
      O => \response_o[65]_i_1_n_0\
    );
\response_o[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[66]\,
      O => \response_o[66]_i_1_n_0\
    );
\response_o[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[67]\,
      O => \response_o[67]_i_1_n_0\
    );
\response_o[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[68]\,
      O => \response_o[68]_i_1_n_0\
    );
\response_o[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[69]\,
      O => \response_o[69]_i_1_n_0\
    );
\response_o[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[6]\,
      O => \response_o[6]_i_1_n_0\
    );
\response_o[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[70]\,
      O => \response_o[70]_i_1_n_0\
    );
\response_o[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[71]\,
      O => \response_o[71]_i_1_n_0\
    );
\response_o[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[72]\,
      O => \response_o[72]_i_1_n_0\
    );
\response_o[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[73]\,
      O => \response_o[73]_i_1_n_0\
    );
\response_o[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[74]\,
      O => \response_o[74]_i_1_n_0\
    );
\response_o[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[75]\,
      O => \response_o[75]_i_1_n_0\
    );
\response_o[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[76]\,
      O => \response_o[76]_i_1_n_0\
    );
\response_o[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[77]\,
      O => \response_o[77]_i_1_n_0\
    );
\response_o[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[78]\,
      O => \response_o[78]_i_1_n_0\
    );
\response_o[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[79]\,
      O => \response_o[79]_i_1_n_0\
    );
\response_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[7]\,
      O => \response_o[7]_i_1_n_0\
    );
\response_o[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[80]\,
      O => \response_o[80]_i_1_n_0\
    );
\response_o[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[81]\,
      O => \response_o[81]_i_1_n_0\
    );
\response_o[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[82]\,
      O => \response_o[82]_i_1_n_0\
    );
\response_o[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[83]\,
      O => \response_o[83]_i_1_n_0\
    );
\response_o[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[84]\,
      O => \response_o[84]_i_1_n_0\
    );
\response_o[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[85]\,
      O => \response_o[85]_i_1_n_0\
    );
\response_o[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[86]\,
      O => \response_o[86]_i_1_n_0\
    );
\response_o[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[87]\,
      O => \response_o[87]_i_1_n_0\
    );
\response_o[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[88]\,
      O => \response_o[88]_i_1_n_0\
    );
\response_o[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[89]\,
      O => \response_o[89]_i_1_n_0\
    );
\response_o[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[8]\,
      O => \response_o[8]_i_1_n_0\
    );
\response_o[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[90]\,
      O => \response_o[90]_i_1_n_0\
    );
\response_o[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[91]\,
      O => \response_o[91]_i_1_n_0\
    );
\response_o[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[92]\,
      O => \response_o[92]_i_1_n_0\
    );
\response_o[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[93]\,
      O => \response_o[93]_i_1_n_0\
    );
\response_o[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[94]\,
      O => \response_o[94]_i_1_n_0\
    );
\response_o[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[95]\,
      O => \response_o[95]_i_1_n_0\
    );
\response_o[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[96]\,
      O => \response_o[96]_i_1_n_0\
    );
\response_o[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[97]\,
      O => \response_o[97]_i_1_n_0\
    );
\response_o[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[98]\,
      O => \response_o[98]_i_1_n_0\
    );
\response_o[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[99]\,
      O => \response_o[99]_i_1_n_0\
    );
\response_o[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \resp_buff_reg_n_0_[9]\,
      O => \response_o[9]_i_1_n_0\
    );
\response_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[0]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(0),
      R => rst0
    );
\response_o_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[100]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(100),
      R => rst0
    );
\response_o_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[101]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(101),
      R => rst0
    );
\response_o_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[102]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(102),
      R => rst0
    );
\response_o_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[103]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(103),
      R => rst0
    );
\response_o_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[104]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(104),
      R => rst0
    );
\response_o_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[105]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(105),
      R => rst0
    );
\response_o_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[106]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(106),
      R => rst0
    );
\response_o_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[107]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(107),
      R => rst0
    );
\response_o_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[108]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(108),
      R => rst0
    );
\response_o_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[109]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(109),
      R => rst0
    );
\response_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[10]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(10),
      R => rst0
    );
\response_o_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[110]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(110),
      R => rst0
    );
\response_o_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[111]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(111),
      R => rst0
    );
\response_o_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[112]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(112),
      R => rst0
    );
\response_o_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[113]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(113),
      R => rst0
    );
\response_o_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[114]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(114),
      R => rst0
    );
\response_o_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[115]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(115),
      R => rst0
    );
\response_o_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[116]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(116),
      R => rst0
    );
\response_o_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[117]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(117),
      R => rst0
    );
\response_o_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[118]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(118),
      R => rst0
    );
\response_o_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[119]_i_2_n_0\,
      Q => \response_o_reg[119]_0\(119),
      R => rst0
    );
\response_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[11]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(11),
      R => rst0
    );
\response_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[12]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(12),
      R => rst0
    );
\response_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[13]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(13),
      R => rst0
    );
\response_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[14]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(14),
      R => rst0
    );
\response_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[15]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(15),
      R => rst0
    );
\response_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[16]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(16),
      R => rst0
    );
\response_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[17]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(17),
      R => rst0
    );
\response_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[18]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(18),
      R => rst0
    );
\response_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[19]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(19),
      R => rst0
    );
\response_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[1]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(1),
      R => rst0
    );
\response_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[20]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(20),
      R => rst0
    );
\response_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[21]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(21),
      R => rst0
    );
\response_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[22]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(22),
      R => rst0
    );
\response_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[23]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(23),
      R => rst0
    );
\response_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[24]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(24),
      R => rst0
    );
\response_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[25]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(25),
      R => rst0
    );
\response_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[26]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(26),
      R => rst0
    );
\response_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[27]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(27),
      R => rst0
    );
\response_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[28]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(28),
      R => rst0
    );
\response_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[29]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(29),
      R => rst0
    );
\response_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[2]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(2),
      R => rst0
    );
\response_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[30]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(30),
      R => rst0
    );
\response_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[31]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(31),
      R => rst0
    );
\response_o_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[32]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(32),
      R => rst0
    );
\response_o_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[33]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(33),
      R => rst0
    );
\response_o_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[34]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(34),
      R => rst0
    );
\response_o_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[35]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(35),
      R => rst0
    );
\response_o_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[36]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(36),
      R => rst0
    );
\response_o_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[37]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(37),
      R => rst0
    );
\response_o_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[38]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(38),
      R => rst0
    );
\response_o_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[39]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(39),
      R => rst0
    );
\response_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[3]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(3),
      R => rst0
    );
\response_o_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[40]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(40),
      R => rst0
    );
\response_o_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[41]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(41),
      R => rst0
    );
\response_o_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[42]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(42),
      R => rst0
    );
\response_o_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[43]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(43),
      R => rst0
    );
\response_o_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[44]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(44),
      R => rst0
    );
\response_o_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[45]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(45),
      R => rst0
    );
\response_o_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[46]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(46),
      R => rst0
    );
\response_o_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[47]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(47),
      R => rst0
    );
\response_o_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[48]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(48),
      R => rst0
    );
\response_o_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[49]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(49),
      R => rst0
    );
\response_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[4]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(4),
      R => rst0
    );
\response_o_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[50]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(50),
      R => rst0
    );
\response_o_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[51]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(51),
      R => rst0
    );
\response_o_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[52]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(52),
      R => rst0
    );
\response_o_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[53]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(53),
      R => rst0
    );
\response_o_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[54]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(54),
      R => rst0
    );
\response_o_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[55]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(55),
      R => rst0
    );
\response_o_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[56]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(56),
      R => rst0
    );
\response_o_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[57]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(57),
      R => rst0
    );
\response_o_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[58]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(58),
      R => rst0
    );
\response_o_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[59]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(59),
      R => rst0
    );
\response_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[5]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(5),
      R => rst0
    );
\response_o_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[60]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(60),
      R => rst0
    );
\response_o_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[61]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(61),
      R => rst0
    );
\response_o_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[62]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(62),
      R => rst0
    );
\response_o_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[63]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(63),
      R => rst0
    );
\response_o_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[64]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(64),
      R => rst0
    );
\response_o_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[65]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(65),
      R => rst0
    );
\response_o_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[66]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(66),
      R => rst0
    );
\response_o_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[67]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(67),
      R => rst0
    );
\response_o_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[68]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(68),
      R => rst0
    );
\response_o_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[69]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(69),
      R => rst0
    );
\response_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[6]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(6),
      R => rst0
    );
\response_o_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[70]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(70),
      R => rst0
    );
\response_o_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[71]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(71),
      R => rst0
    );
\response_o_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[72]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(72),
      R => rst0
    );
\response_o_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[73]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(73),
      R => rst0
    );
\response_o_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[74]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(74),
      R => rst0
    );
\response_o_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[75]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(75),
      R => rst0
    );
\response_o_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[76]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(76),
      R => rst0
    );
\response_o_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[77]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(77),
      R => rst0
    );
\response_o_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[78]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(78),
      R => rst0
    );
\response_o_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[79]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(79),
      R => rst0
    );
\response_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[7]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(7),
      R => rst0
    );
\response_o_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[80]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(80),
      R => rst0
    );
\response_o_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[81]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(81),
      R => rst0
    );
\response_o_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[82]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(82),
      R => rst0
    );
\response_o_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[83]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(83),
      R => rst0
    );
\response_o_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[84]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(84),
      R => rst0
    );
\response_o_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[85]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(85),
      R => rst0
    );
\response_o_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[86]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(86),
      R => rst0
    );
\response_o_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[87]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(87),
      R => rst0
    );
\response_o_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[88]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(88),
      R => rst0
    );
\response_o_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[89]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(89),
      R => rst0
    );
\response_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[8]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(8),
      R => rst0
    );
\response_o_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[90]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(90),
      R => rst0
    );
\response_o_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[91]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(91),
      R => rst0
    );
\response_o_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[92]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(92),
      R => rst0
    );
\response_o_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[93]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(93),
      R => rst0
    );
\response_o_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[94]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(94),
      R => rst0
    );
\response_o_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[95]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(95),
      R => rst0
    );
\response_o_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[96]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(96),
      R => rst0
    );
\response_o_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[97]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(97),
      R => rst0
    );
\response_o_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[98]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(98),
      R => rst0
    );
\response_o_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[99]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(99),
      R => rst0
    );
\response_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_o[119]_i_1_n_0\,
      D => \response_o[9]_i_1_n_0\,
      Q => \response_o_reg[119]_0\(9),
      R => rst0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAA9"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state[3]_i_2_n_0\,
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      I5 => \state[0]_i_2_n_0\,
      O => \p_0_in__0\(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \state__0\(7),
      I4 => \state__0\(6),
      I5 => \state__0\(2),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0228"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state__0\(7),
      I2 => \state__0\(6),
      I3 => \state__0\(0),
      O => \p_0_in__0\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(3),
      I4 => \state__0\(5),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state[3]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(7),
      I2 => \state__0\(5),
      I3 => \state__0\(4),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \state[7]_i_8_n_0\,
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => with_response_reg_n_0,
      I4 => state2,
      I5 => \state[7]_i_10_n_0\,
      O => \p_0_in__0\(4)
    );
\state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(4),
      I3 => \state__0\(0),
      I4 => \state__0\(3),
      I5 => \state__0\(2),
      O => \p_0_in__0\(5)
    );
\state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(7),
      I2 => \state__0\(6),
      O => \state[5]_i_2_n_0\
    );
\state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state[7]_i_5_n_0\,
      I5 => \state[6]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      O => \state[6]_i_2_n_0\
    );
\state[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \state[7]_i_10_n_0\
    );
\state[7]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_100_n_0\
    );
\state[7]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_101_n_0\
    );
\state[7]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_102_n_0\
    );
\state[7]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_103_n_0\
    );
\state[7]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_104_n_0\
    );
\state[7]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_105_n_0\
    );
\state[7]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_106_n_0\
    );
\state[7]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \state[7]_i_107_n_0\
    );
\state[7]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \state[7]_i_108_n_0\
    );
\state[7]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_109_n_0\
    );
\state[7]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \state[7]_i_110_n_0\
    );
\state[7]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \state[7]_i_111_n_0\
    );
\state[7]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \state[7]_i_112_n_0\
    );
\state[7]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF22"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_113_n_0\
    );
\state[7]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \resp_len__0\(3),
      I2 => \counter_reg_n_0_[5]\,
      I3 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_114_n_0\
    );
\state[7]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \state[7]_i_115_n_0\
    );
\state[7]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \state[7]_i_116_n_0\
    );
\state[7]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0483"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \resp_len__0\(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_117_n_0\
    );
\state[7]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_118_n_0\
    );
\state[7]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \state[7]_i_119_n_0\
    );
\state[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_12_n_0\
    );
\state[7]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \state[7]_i_120_n_0\
    );
\state[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_13_n_0\
    );
\state[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_14_n_0\
    );
\state[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_15_n_0\
    );
\state[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_16_n_0\
    );
\state[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_17_n_0\
    );
\state[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_18_n_0\
    );
\state[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_19_n_0\
    );
\state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8A8A8A"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[7]_i_4_n_0\,
      I2 => \state[7]_i_5_n_0\,
      I3 => \state__0\(0),
      I4 => \state_reg[7]_i_6_n_0\,
      I5 => \state[7]_i_7_n_0\,
      O => \state[7]_i_2_n_0\
    );
\state[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[7]_i_50_n_0\,
      I1 => \state[7]_i_51_n_0\,
      I2 => \state[7]_i_52_n_0\,
      I3 => \state[7]_i_53_n_0\,
      O => \state[7]_i_21_n_0\
    );
\state[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \state__0\(4),
      I2 => state2,
      I3 => with_response_reg_n_0,
      I4 => \state__0\(3),
      O => \state[7]_i_22_n_0\
    );
\state[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_24_n_0\
    );
\state[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_25_n_0\
    );
\state[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_26_n_0\
    );
\state[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_27_n_0\
    );
\state[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_28_n_0\
    );
\state[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_29_n_0\
    );
\state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202020"
    )
        port map (
      I0 => \state[7]_i_8_n_0\,
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => with_response_reg_n_0,
      I4 => state2,
      I5 => \state[7]_i_10_n_0\,
      O => \p_0_in__0\(7)
    );
\state[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_30_n_0\
    );
\state[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_31_n_0\
    );
\state[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_33_n_0\
    );
\state[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_34_n_0\
    );
\state[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_35_n_0\
    );
\state[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_36_n_0\
    );
\state[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_37_n_0\
    );
\state[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_38_n_0\
    );
\state[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_39_n_0\
    );
\state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => state2,
      I1 => \state__0\(3),
      I2 => cmd_start_tx,
      I3 => \state__0\(1),
      O => \state[7]_i_4_n_0\
    );
\state[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_40_n_0\
    );
\state[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_42_n_0\
    );
\state[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_43_n_0\
    );
\state[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_44_n_0\
    );
\state[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_45_n_0\
    );
\state[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_46_n_0\
    );
\state[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_47_n_0\
    );
\state[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_48_n_0\
    );
\state[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_49_n_0\
    );
\state[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(7),
      O => \state[7]_i_5_n_0\
    );
\state[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      O => \state[7]_i_50_n_0\
    );
\state[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      O => \state[7]_i_51_n_0\
    );
\state[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(6),
      I3 => \state__0\(7),
      O => \state[7]_i_52_n_0\
    );
\state[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(6),
      I3 => \state__0\(7),
      O => \state[7]_i_53_n_0\
    );
\state[7]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_55_n_0\
    );
\state[7]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_56_n_0\
    );
\state[7]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_57_n_0\
    );
\state[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_58_n_0\
    );
\state[7]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_59_n_0\
    );
\state[7]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_60_n_0\
    );
\state[7]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_61_n_0\
    );
\state[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_62_n_0\
    );
\state[7]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_64_n_0\
    );
\state[7]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_65_n_0\
    );
\state[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_66_n_0\
    );
\state[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_67_n_0\
    );
\state[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_68_n_0\
    );
\state[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_69_n_0\
    );
\state[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8FF"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state_reg[7]_i_20_n_0\,
      I2 => \state__0\(2),
      I3 => \state[7]_i_21_n_0\,
      I4 => \state[7]_i_22_n_0\,
      O => \state[7]_i_7_n_0\
    );
\state[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_70_n_0\
    );
\state[7]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_71_n_0\
    );
\state[7]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_73_n_0\
    );
\state[7]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_74_n_0\
    );
\state[7]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_75_n_0\
    );
\state[7]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_76_n_0\
    );
\state[7]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_77_n_0\
    );
\state[7]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_78_n_0\
    );
\state[7]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_79_n_0\
    );
\state[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(6),
      I2 => \state__0\(4),
      O => \state[7]_i_8_n_0\
    );
\state[7]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_80_n_0\
    );
\state[7]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_82_n_0\
    );
\state[7]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_83_n_0\
    );
\state[7]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_84_n_0\
    );
\state[7]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_85_n_0\
    );
\state[7]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_86_n_0\
    );
\state[7]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_87_n_0\
    );
\state[7]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_88_n_0\
    );
\state[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_89_n_0\
    );
\state[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_90_n_0\
    );
\state[7]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_91_n_0\
    );
\state[7]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \state[7]_i_92_n_0\
    );
\state[7]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_93_n_0\
    );
\state[7]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \state[7]_i_94_n_0\
    );
\state[7]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \state[7]_i_95_n_0\
    );
\state[7]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \state[7]_i_96_n_0\
    );
\state[7]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_98_n_0\
    );
\state[7]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_99_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \state__0\(0),
      S => rst0
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \state__0\(1),
      R => rst0
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \state__0\(2),
      R => rst0
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \state__0\(3),
      R => rst0
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \state__0\(4),
      R => rst0
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => \state__0\(5),
      R => rst0
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => \state__0\(6),
      R => rst0
    );
\state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => \state__0\(7),
      R => rst0
    );
\state_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_32_n_0\,
      CO(3) => \state_reg[7]_i_11_n_0\,
      CO(2) => \state_reg[7]_i_11_n_1\,
      CO(1) => \state_reg[7]_i_11_n_2\,
      CO(0) => \state_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_33_n_0\,
      DI(2) => \state[7]_i_34_n_0\,
      DI(1) => \state[7]_i_35_n_0\,
      DI(0) => \state[7]_i_36_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_37_n_0\,
      S(2) => \state[7]_i_38_n_0\,
      S(1) => \state[7]_i_39_n_0\,
      S(0) => \state[7]_i_40_n_0\
    );
\state_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_41_n_0\,
      CO(3) => \state_reg[7]_i_20_n_0\,
      CO(2) => \state_reg[7]_i_20_n_1\,
      CO(1) => \state_reg[7]_i_20_n_2\,
      CO(0) => \state_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_42_n_0\,
      DI(2) => \state[7]_i_43_n_0\,
      DI(1) => \state[7]_i_44_n_0\,
      DI(0) => \state[7]_i_45_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_46_n_0\,
      S(2) => \state[7]_i_47_n_0\,
      S(1) => \state[7]_i_48_n_0\,
      S(0) => \state[7]_i_49_n_0\
    );
\state_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_54_n_0\,
      CO(3) => \state_reg[7]_i_23_n_0\,
      CO(2) => \state_reg[7]_i_23_n_1\,
      CO(1) => \state_reg[7]_i_23_n_2\,
      CO(0) => \state_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_55_n_0\,
      DI(2) => \state[7]_i_56_n_0\,
      DI(1) => \state[7]_i_57_n_0\,
      DI(0) => \state[7]_i_58_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_59_n_0\,
      S(2) => \state[7]_i_60_n_0\,
      S(1) => \state[7]_i_61_n_0\,
      S(0) => \state[7]_i_62_n_0\
    );
\state_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_63_n_0\,
      CO(3) => \state_reg[7]_i_32_n_0\,
      CO(2) => \state_reg[7]_i_32_n_1\,
      CO(1) => \state_reg[7]_i_32_n_2\,
      CO(0) => \state_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_64_n_0\,
      DI(2) => \state[7]_i_65_n_0\,
      DI(1) => \state[7]_i_66_n_0\,
      DI(0) => \state[7]_i_67_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_68_n_0\,
      S(2) => \state[7]_i_69_n_0\,
      S(1) => \state[7]_i_70_n_0\,
      S(0) => \state[7]_i_71_n_0\
    );
\state_reg[7]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_72_n_0\,
      CO(3) => \state_reg[7]_i_41_n_0\,
      CO(2) => \state_reg[7]_i_41_n_1\,
      CO(1) => \state_reg[7]_i_41_n_2\,
      CO(0) => \state_reg[7]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_73_n_0\,
      DI(2) => \state[7]_i_74_n_0\,
      DI(1) => \state[7]_i_75_n_0\,
      DI(0) => \state[7]_i_76_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_77_n_0\,
      S(2) => \state[7]_i_78_n_0\,
      S(1) => \state[7]_i_79_n_0\,
      S(0) => \state[7]_i_80_n_0\
    );
\state_reg[7]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_81_n_0\,
      CO(3) => \state_reg[7]_i_54_n_0\,
      CO(2) => \state_reg[7]_i_54_n_1\,
      CO(1) => \state_reg[7]_i_54_n_2\,
      CO(0) => \state_reg[7]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_82_n_0\,
      DI(2) => \state[7]_i_83_n_0\,
      DI(1) => \state[7]_i_84_n_0\,
      DI(0) => \state[7]_i_85_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_86_n_0\,
      S(2) => \state[7]_i_87_n_0\,
      S(1) => \state[7]_i_88_n_0\,
      S(0) => \state[7]_i_89_n_0\
    );
\state_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_11_n_0\,
      CO(3) => \state_reg[7]_i_6_n_0\,
      CO(2) => \state_reg[7]_i_6_n_1\,
      CO(1) => \state_reg[7]_i_6_n_2\,
      CO(0) => \state_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_12_n_0\,
      DI(2) => \state[7]_i_13_n_0\,
      DI(1) => \state[7]_i_14_n_0\,
      DI(0) => \state[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_16_n_0\,
      S(2) => \state[7]_i_17_n_0\,
      S(1) => \state[7]_i_18_n_0\,
      S(0) => \state[7]_i_19_n_0\
    );
\state_reg[7]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_63_n_0\,
      CO(2) => \state_reg[7]_i_63_n_1\,
      CO(1) => \state_reg[7]_i_63_n_2\,
      CO(0) => \state_reg[7]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_90_n_0\,
      DI(2) => \state[7]_i_91_n_0\,
      DI(1) => \counter_reg_n_0_[3]\,
      DI(0) => \state[7]_i_92_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_93_n_0\,
      S(2) => \state[7]_i_94_n_0\,
      S(1) => \state[7]_i_95_n_0\,
      S(0) => \state[7]_i_96_n_0\
    );
\state_reg[7]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_97_n_0\,
      CO(3) => \state_reg[7]_i_72_n_0\,
      CO(2) => \state_reg[7]_i_72_n_1\,
      CO(1) => \state_reg[7]_i_72_n_2\,
      CO(0) => \state_reg[7]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_98_n_0\,
      DI(2) => \state[7]_i_99_n_0\,
      DI(1) => \state[7]_i_100_n_0\,
      DI(0) => \state[7]_i_101_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_102_n_0\,
      S(2) => \state[7]_i_103_n_0\,
      S(1) => \state[7]_i_104_n_0\,
      S(0) => \state[7]_i_105_n_0\
    );
\state_reg[7]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_81_n_0\,
      CO(2) => \state_reg[7]_i_81_n_1\,
      CO(1) => \state_reg[7]_i_81_n_2\,
      CO(0) => \state_reg[7]_i_81_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_106_n_0\,
      DI(2) => '0',
      DI(1) => \state[7]_i_107_n_0\,
      DI(0) => \state[7]_i_108_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_109_n_0\,
      S(2) => \state[7]_i_110_n_0\,
      S(1) => \state[7]_i_111_n_0\,
      S(0) => \state[7]_i_112_n_0\
    );
\state_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_23_n_0\,
      CO(3) => state2,
      CO(2) => \state_reg[7]_i_9_n_1\,
      CO(1) => \state_reg[7]_i_9_n_2\,
      CO(0) => \state_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_24_n_0\,
      DI(2) => \state[7]_i_25_n_0\,
      DI(1) => \state[7]_i_26_n_0\,
      DI(0) => \state[7]_i_27_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_28_n_0\,
      S(2) => \state[7]_i_29_n_0\,
      S(1) => \state[7]_i_30_n_0\,
      S(0) => \state[7]_i_31_n_0\
    );
\state_reg[7]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_97_n_0\,
      CO(2) => \state_reg[7]_i_97_n_1\,
      CO(1) => \state_reg[7]_i_97_n_2\,
      CO(0) => \state_reg[7]_i_97_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_113_n_0\,
      DI(2) => \state[7]_i_114_n_0\,
      DI(1) => \state[7]_i_115_n_0\,
      DI(0) => \state[7]_i_116_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_117_n_0\,
      S(2) => \state[7]_i_118_n_0\,
      S(1) => \state[7]_i_119_n_0\,
      S(0) => \state[7]_i_120_n_0\
    );
with_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => cmd_setting(0),
      Q => with_response_reg_n_0,
      R => rst0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_serial_host is
  port (
    bus_4bit_reg : out STD_LOGIC;
    data_crc_ok : out STD_LOGIC;
    tx_fifo_re : out STD_LOGIC;
    rx_fifo_we : out STD_LOGIC;
    \data_index_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    crc_ok_reg_0 : out STD_LOGIC;
    data_busy : out STD_LOGIC;
    \DAT_dat_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \transf_cnt_reg[1]_0\ : out STD_LOGIC;
    \byte_alignment_reg_reg[0]_0\ : out STD_LOGIC;
    \byte_alignment_reg_reg[1]_0\ : out STD_LOGIC;
    \data_index_reg[1]_1\ : out STD_LOGIC;
    DAT_oe_o_reg_0 : out STD_LOGIC;
    data_in_rx_fifo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DAT_dat_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rst1 : in STD_LOGIC;
    bus_4bit_reg_reg_0 : in STD_LOGIC;
    clock : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \int_status_o_reg[1]\ : in STD_LOGIC;
    \int_status_o_reg[1]_0\ : in STD_LOGIC;
    data_int_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_write : in STD_LOGIC;
    d_read : in STD_LOGIC;
    \last_din_reg[3]_0\ : in STD_LOGIC;
    \last_din_reg[0]_0\ : in STD_LOGIC;
    \last_din_reg[0]_1\ : in STD_LOGIC;
    \last_din_reg[0]_2\ : in STD_LOGIC;
    \last_din[0]_i_2_0\ : in STD_LOGIC;
    \last_din[0]_i_2_1\ : in STD_LOGIC;
    \last_din_reg[1]_0\ : in STD_LOGIC;
    \last_din_reg[1]_1\ : in STD_LOGIC;
    \last_din_reg[2]_0\ : in STD_LOGIC;
    \last_din_reg[2]_1\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_cycles_reg[15]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data_cycles10_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \blkcnt_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sd_dat_reg_t_reg : in STD_LOGIC;
    cmd_start_tx : in STD_LOGIC;
    sd_dat_reg_t_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sd_dat_reg_t_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \byte_alignment_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_serial_host;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_serial_host is
  signal \CRC_16_gen[0].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_2\ : STD_LOGIC;
  signal DAT_dat_o02_in : STD_LOGIC;
  signal \DAT_dat_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_10_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_31_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_32_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_33_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_34_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_37_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_38_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_39_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_40_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_41_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_42_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_43_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_44_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_49_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_50_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \^dat_dat_o_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \DAT_dat_o_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_18_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_45_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_45_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_45_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_46_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_46_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_46_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_48_n_1\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_48_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_48_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \^dat_dat_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DAT_dat_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DAT_dat_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DAT_dat_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal DAT_oe_o0_out : STD_LOGIC;
  signal DAT_oe_o_i_1_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_3_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_4_n_0 : STD_LOGIC;
  signal ENABLE0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal blkcnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \blkcnt_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_19_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_27_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_28_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_29_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_30_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_31_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_32_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_33_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_34_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_35_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bus_4bit_reg\ : STD_LOGIC;
  signal \byte_alignment_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \^byte_alignment_reg_reg[0]_0\ : STD_LOGIC;
  signal \^byte_alignment_reg_reg[1]_0\ : STD_LOGIC;
  signal crc_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \crc_bit[3]_i_10_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_11_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_3_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_4_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_5_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_6_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_7_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_8_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_9_n_0\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[3]\ : STD_LOGIC;
  signal crc_en : STD_LOGIC;
  signal crc_en0 : STD_LOGIC;
  signal crc_en_i_10_n_0 : STD_LOGIC;
  signal crc_en_i_11_n_0 : STD_LOGIC;
  signal crc_en_i_12_n_0 : STD_LOGIC;
  signal crc_en_i_13_n_0 : STD_LOGIC;
  signal crc_en_i_14_n_0 : STD_LOGIC;
  signal crc_en_i_1_n_0 : STD_LOGIC;
  signal crc_en_i_2_n_0 : STD_LOGIC;
  signal crc_en_i_3_n_0 : STD_LOGIC;
  signal crc_en_i_4_n_0 : STD_LOGIC;
  signal crc_en_i_5_n_0 : STD_LOGIC;
  signal crc_en_i_6_n_0 : STD_LOGIC;
  signal crc_en_i_9_n_0 : STD_LOGIC;
  signal crc_en_reg_i_7_n_3 : STD_LOGIC;
  signal crc_en_reg_i_8_n_0 : STD_LOGIC;
  signal crc_en_reg_i_8_n_1 : STD_LOGIC;
  signal crc_en_reg_i_8_n_2 : STD_LOGIC;
  signal crc_en_reg_i_8_n_3 : STD_LOGIC;
  signal crc_en_reg_n_0 : STD_LOGIC;
  signal crc_ok0 : STD_LOGIC;
  signal crc_ok16_out : STD_LOGIC;
  signal \crc_ok_i_10__0_n_0\ : STD_LOGIC;
  signal \crc_ok_i_11__0_n_0\ : STD_LOGIC;
  signal crc_ok_i_12_n_0 : STD_LOGIC;
  signal \crc_ok_i_14__0_n_0\ : STD_LOGIC;
  signal \crc_ok_i_15__0_n_0\ : STD_LOGIC;
  signal \crc_ok_i_16__0_n_0\ : STD_LOGIC;
  signal crc_ok_i_17_n_0 : STD_LOGIC;
  signal \crc_ok_i_2__0_n_0\ : STD_LOGIC;
  signal crc_ok_i_3_n_0 : STD_LOGIC;
  signal \crc_ok_i_4__0_n_0\ : STD_LOGIC;
  signal crc_ok_i_6_n_0 : STD_LOGIC;
  signal crc_rst25_out : STD_LOGIC;
  signal \crc_rst_i_1__0_n_0\ : STD_LOGIC;
  signal \crc_rst_i_2__0_n_0\ : STD_LOGIC;
  signal crc_rst_i_4_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal \^data_busy\ : STD_LOGIC;
  signal \^data_crc_ok\ : STD_LOGIC;
  signal data_cycles1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \data_cycles[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \data_cycles_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \^data_in_rx_fifo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_index : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_index[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_8_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_9_n_0\ : STD_LOGIC;
  signal \data_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal drt_bit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \drt_bit[3]_i_1_n_0\ : STD_LOGIC;
  signal \drt_bit[3]_i_3_n_0\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[2]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[3]\ : STD_LOGIC;
  signal \drt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \drt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in20 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in45 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal last_din : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_din[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_9_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_10_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_11_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_12_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_13_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_14_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_15_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_16_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_17_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_18_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_19_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_20_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_21_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_22_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_23_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_24_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_25_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_din_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \last_din_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \last_din_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \last_din_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \last_din_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \last_din_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \last_din_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in2_in : STD_LOGIC;
  signal rd1 : STD_LOGIC;
  signal rd12_out : STD_LOGIC;
  signal rd2 : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal rd_i_10_n_0 : STD_LOGIC;
  signal rd_i_11_n_0 : STD_LOGIC;
  signal rd_i_14_n_0 : STD_LOGIC;
  signal rd_i_15_n_0 : STD_LOGIC;
  signal rd_i_16_n_0 : STD_LOGIC;
  signal rd_i_17_n_0 : STD_LOGIC;
  signal rd_i_19_n_0 : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_i_20_n_0 : STD_LOGIC;
  signal rd_i_22_n_0 : STD_LOGIC;
  signal rd_i_23_n_0 : STD_LOGIC;
  signal rd_i_24_n_0 : STD_LOGIC;
  signal rd_i_25_n_0 : STD_LOGIC;
  signal rd_i_26_n_0 : STD_LOGIC;
  signal rd_i_27_n_0 : STD_LOGIC;
  signal rd_i_28_n_0 : STD_LOGIC;
  signal rd_i_29_n_0 : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal rd_i_31_n_0 : STD_LOGIC;
  signal rd_i_32_n_0 : STD_LOGIC;
  signal rd_i_33_n_0 : STD_LOGIC;
  signal rd_i_34_n_0 : STD_LOGIC;
  signal rd_i_35_n_0 : STD_LOGIC;
  signal rd_i_36_n_0 : STD_LOGIC;
  signal rd_i_37_n_0 : STD_LOGIC;
  signal rd_i_38_n_0 : STD_LOGIC;
  signal rd_i_39_n_0 : STD_LOGIC;
  signal rd_i_40_n_0 : STD_LOGIC;
  signal rd_i_41_n_0 : STD_LOGIC;
  signal rd_i_42_n_0 : STD_LOGIC;
  signal rd_i_44_n_0 : STD_LOGIC;
  signal rd_i_45_n_0 : STD_LOGIC;
  signal rd_i_46_n_0 : STD_LOGIC;
  signal rd_i_47_n_0 : STD_LOGIC;
  signal rd_i_48_n_0 : STD_LOGIC;
  signal rd_i_49_n_0 : STD_LOGIC;
  signal rd_i_50_n_0 : STD_LOGIC;
  signal rd_i_51_n_0 : STD_LOGIC;
  signal rd_i_6_n_0 : STD_LOGIC;
  signal rd_i_9_n_0 : STD_LOGIC;
  signal rd_reg_i_12_n_1 : STD_LOGIC;
  signal rd_reg_i_12_n_3 : STD_LOGIC;
  signal rd_reg_i_13_n_0 : STD_LOGIC;
  signal rd_reg_i_13_n_1 : STD_LOGIC;
  signal rd_reg_i_13_n_2 : STD_LOGIC;
  signal rd_reg_i_13_n_3 : STD_LOGIC;
  signal rd_reg_i_18_n_0 : STD_LOGIC;
  signal rd_reg_i_18_n_1 : STD_LOGIC;
  signal rd_reg_i_18_n_2 : STD_LOGIC;
  signal rd_reg_i_18_n_3 : STD_LOGIC;
  signal rd_reg_i_21_n_0 : STD_LOGIC;
  signal rd_reg_i_21_n_1 : STD_LOGIC;
  signal rd_reg_i_21_n_2 : STD_LOGIC;
  signal rd_reg_i_21_n_3 : STD_LOGIC;
  signal rd_reg_i_30_n_0 : STD_LOGIC;
  signal rd_reg_i_30_n_1 : STD_LOGIC;
  signal rd_reg_i_30_n_2 : STD_LOGIC;
  signal rd_reg_i_30_n_3 : STD_LOGIC;
  signal rd_reg_i_43_n_0 : STD_LOGIC;
  signal rd_reg_i_43_n_1 : STD_LOGIC;
  signal rd_reg_i_43_n_2 : STD_LOGIC;
  signal rd_reg_i_43_n_3 : STD_LOGIC;
  signal rd_reg_i_5_n_1 : STD_LOGIC;
  signal rd_reg_i_5_n_2 : STD_LOGIC;
  signal rd_reg_i_5_n_3 : STD_LOGIC;
  signal rd_reg_i_7_n_0 : STD_LOGIC;
  signal rd_reg_i_7_n_1 : STD_LOGIC;
  signal rd_reg_i_7_n_2 : STD_LOGIC;
  signal rd_reg_i_7_n_3 : STD_LOGIC;
  signal \^rx_fifo_we\ : STD_LOGIC;
  signal sd_dat_oe : STD_LOGIC;
  signal state1 : STD_LOGIC;
  signal state118_in : STD_LOGIC;
  signal state122_in : STD_LOGIC;
  signal state134_out : STD_LOGIC;
  signal state15_in : STD_LOGIC;
  signal state19_in : STD_LOGIC;
  signal state2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal state20_in : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal state21_in : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[6]_i_10_n_0\ : STD_LOGIC;
  signal \state[6]_i_12_n_0\ : STD_LOGIC;
  signal \state[6]_i_13_n_0\ : STD_LOGIC;
  signal \state[6]_i_17_n_0\ : STD_LOGIC;
  signal \state[6]_i_19_n_0\ : STD_LOGIC;
  signal \state[6]_i_20_n_0\ : STD_LOGIC;
  signal \state[6]_i_22_n_0\ : STD_LOGIC;
  signal \state[6]_i_23_n_0\ : STD_LOGIC;
  signal \state[6]_i_24_n_0\ : STD_LOGIC;
  signal \state[6]_i_25_n_0\ : STD_LOGIC;
  signal \state[6]_i_26_n_0\ : STD_LOGIC;
  signal \state[6]_i_27_n_0\ : STD_LOGIC;
  signal \state[6]_i_28_n_0\ : STD_LOGIC;
  signal \state[6]_i_29_n_0\ : STD_LOGIC;
  signal \state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[6]_i_31_n_0\ : STD_LOGIC;
  signal \state[6]_i_32_n_0\ : STD_LOGIC;
  signal \state[6]_i_33_n_0\ : STD_LOGIC;
  signal \state[6]_i_34_n_0\ : STD_LOGIC;
  signal \state[6]_i_37_n_0\ : STD_LOGIC;
  signal \state[6]_i_38_n_0\ : STD_LOGIC;
  signal \state[6]_i_39_n_0\ : STD_LOGIC;
  signal \state[6]_i_40_n_0\ : STD_LOGIC;
  signal \state[6]_i_41_n_0\ : STD_LOGIC;
  signal \state[6]_i_42_n_0\ : STD_LOGIC;
  signal \state[6]_i_43_n_0\ : STD_LOGIC;
  signal \state[6]_i_44_n_0\ : STD_LOGIC;
  signal \state[6]_i_49_n_0\ : STD_LOGIC;
  signal \state[6]_i_4_n_0\ : STD_LOGIC;
  signal \state[6]_i_50_n_0\ : STD_LOGIC;
  signal \state[6]_i_5_n_0\ : STD_LOGIC;
  signal \state[6]_i_6_n_0\ : STD_LOGIC;
  signal \state[6]_i_7_n_0\ : STD_LOGIC;
  signal \state[6]_i_8_n_0\ : STD_LOGIC;
  signal \state[6]_i_9_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \state_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_16_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_18_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_18_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_18_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_30_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_35_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_47_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_47_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_47_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_48_n_7\ : STD_LOGIC;
  signal transf_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \transf_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \transf_cnt__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \transf_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \^transf_cnt_reg[1]_0\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^tx_fifo_re\ : STD_LOGIC;
  signal we1 : STD_LOGIC;
  signal we230_in : STD_LOGIC;
  signal we8_out : STD_LOGIC;
  signal we_i_12_n_0 : STD_LOGIC;
  signal we_i_13_n_0 : STD_LOGIC;
  signal we_i_14_n_0 : STD_LOGIC;
  signal we_i_15_n_0 : STD_LOGIC;
  signal we_i_16_n_0 : STD_LOGIC;
  signal we_i_17_n_0 : STD_LOGIC;
  signal we_i_1_n_0 : STD_LOGIC;
  signal we_i_3_n_0 : STD_LOGIC;
  signal we_i_4_n_0 : STD_LOGIC;
  signal we_i_6_n_0 : STD_LOGIC;
  signal we_i_7_n_0 : STD_LOGIC;
  signal we_i_8_n_0 : STD_LOGIC;
  signal we_reg_i_10_n_0 : STD_LOGIC;
  signal we_reg_i_10_n_1 : STD_LOGIC;
  signal we_reg_i_10_n_2 : STD_LOGIC;
  signal we_reg_i_10_n_3 : STD_LOGIC;
  signal we_reg_i_11_n_0 : STD_LOGIC;
  signal we_reg_i_11_n_1 : STD_LOGIC;
  signal we_reg_i_11_n_2 : STD_LOGIC;
  signal we_reg_i_11_n_3 : STD_LOGIC;
  signal we_reg_i_9_n_2 : STD_LOGIC;
  signal we_reg_i_9_n_3 : STD_LOGIC;
  signal \NLW_DAT_dat_o_reg[3]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DAT_dat_o_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DAT_dat_o_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DAT_dat_o_reg[3]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DAT_dat_o_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DAT_dat_o_reg[3]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DAT_dat_o_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blkcnt_reg_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blkcnt_reg_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blkcnt_reg_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blkcnt_reg_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blkcnt_reg_reg[15]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blkcnt_reg_reg[15]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blkcnt_reg_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_en_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_crc_en_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_en_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_last_din_reg[3]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_din_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rd_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_rd_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[6]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transf_cnt_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transf_cnt_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DAT_dat_o[0]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \DAT_dat_o[3]_i_3\ : label is "soft_lutpair172";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \DAT_dat_o_reg[3]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DAT_dat_o_reg[3]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \DAT_dat_o_reg[3]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of DAT_oe_o_i_4 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \blkcnt_reg[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \blkcnt_reg[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \blkcnt_reg[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \blkcnt_reg[12]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \blkcnt_reg[13]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \blkcnt_reg[14]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \blkcnt_reg[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \blkcnt_reg[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blkcnt_reg[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blkcnt_reg[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blkcnt_reg[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blkcnt_reg[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \blkcnt_reg[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \blkcnt_reg[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \blkcnt_reg[9]_i_1\ : label is "soft_lutpair188";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[12]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \blkcnt_reg_reg[15]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[15]_i_8\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \blkcnt_reg_reg[15]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \byte_alignment_reg[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \crc_bit[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \crc_bit[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_10\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_9\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of crc_en_i_4 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \crc_ok_i_13__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \crc_ok_i_14__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \crc_ok_i_16__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of crc_ok_i_3 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \crc_ok_i_4__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \crc_rst_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_cycles[10]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_cycles[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_cycles[12]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_cycles[13]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_cycles[14]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_cycles[15]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_cycles[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_cycles[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_cycles[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_cycles[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_cycles[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_cycles[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_cycles[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_cycles[9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_index[2]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_index[3]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_index[3]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_index[4]_i_7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data_out[23]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \data_out[25]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_out[26]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_out[27]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_out[27]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_out[28]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_out[29]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_out[30]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_out[31]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \data_out[31]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_out[31]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_out[31]_i_7\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \drt_bit[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \drt_bit[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \drt_bit[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \drt_bit[3]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \drt_bit[3]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \drt_reg[3]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \last_din[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \last_din[0]_i_12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \last_din[0]_i_13\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \last_din[2]_i_8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \last_din[3]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of rd_i_6 : label is "soft_lutpair142";
  attribute COMPARATOR_THRESHOLD of rd_reg_i_13 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_21 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_5 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_7 : label is 11;
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \state[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \state[5]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \state[5]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \state[6]_i_12\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \state[6]_i_13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \state[6]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \state[6]_i_7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \state[6]_i_8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \state[6]_i_9\ : label is "soft_lutpair157";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_21\ : label is 11;
  attribute SOFT_HLUTNM of \transf_cnt[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \transf_cnt[11]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \transf_cnt[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \transf_cnt[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \transf_cnt[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \transf_cnt[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \transf_cnt[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \transf_cnt[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \transf_cnt[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \transf_cnt[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \transf_cnt[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \transf_cnt[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \transf_cnt[9]_i_1\ : label is "soft_lutpair167";
  attribute ADDER_THRESHOLD of \transf_cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of we_i_3 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of we_i_4 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of we_i_8 : label is "soft_lutpair155";
begin
  \DAT_dat_o_reg[3]_0\(3 downto 0) <= \^dat_dat_o_reg[3]_0\(3 downto 0);
  \DAT_dat_reg_reg[0]_0\(0) <= \^dat_dat_reg_reg[0]_0\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  bus_4bit_reg <= \^bus_4bit_reg\;
  \byte_alignment_reg_reg[0]_0\ <= \^byte_alignment_reg_reg[0]_0\;
  \byte_alignment_reg_reg[1]_0\ <= \^byte_alignment_reg_reg[1]_0\;
  data_busy <= \^data_busy\;
  data_crc_ok <= \^data_crc_ok\;
  data_in_rx_fifo(31 downto 0) <= \^data_in_rx_fifo\(31 downto 0);
  rx_fifo_we <= \^rx_fifo_we\;
  \transf_cnt_reg[1]_0\ <= \^transf_cnt_reg[1]_0\;
  tx_fifo_re <= \^tx_fifo_re\;
\CRC_16_gen[0].CRC_16_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16
     port map (
      CO(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      \DAT_dat_o[0]_i_2_0\(3) => \crc_bit_reg_n_0_[3]\,
      \DAT_dat_o[0]_i_2_0\(2) => \crc_bit_reg_n_0_[2]\,
      \DAT_dat_o[0]_i_2_0\(1) => \crc_bit_reg_n_0_[1]\,
      \DAT_dat_o[0]_i_2_0\(0) => \crc_bit_reg_n_0_[0]\,
      \DAT_dat_o_reg[0]\(0) => state19_in,
      \DAT_dat_o_reg[0]_0\(0) => \DAT_dat_o_reg[3]_i_9_n_2\,
      \DAT_dat_o_reg[0]_1\ => \DAT_dat_o[0]_i_5_n_0\,
      \DAT_dat_o_reg[0]_2\(0) => \state__0\(0),
      \DAT_dat_o_reg[0]_3\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[0]_4\ => \DAT_dat_o[0]_i_3_n_0\,
      \DAT_dat_o_reg[0]_5\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[0]_6\(0) => \^dat_dat_o_reg[3]_0\(0),
      E(0) => ENABLE0,
      Q(0) => \last_din_reg_n_0_[0]\,
      SR(0) => crc_rst_reg_n_0,
      clock => clock,
      crc_ok0 => crc_ok0,
      \state_reg[0]\ => \CRC_16_gen[0].CRC_16_i_n_1\
    );
\CRC_16_gen[1].CRC_16_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_1
     port map (
      CO(0) => state15_in,
      DAT_dat_o02_in => DAT_dat_o02_in,
      \DAT_dat_o_reg[1]\ => \CRC_16_gen[1].CRC_16_i_n_1\,
      \DAT_dat_o_reg[1]_0\(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      \DAT_dat_o_reg[1]_1\(0) => state19_in,
      \DAT_dat_o_reg[1]_2\(0) => \DAT_dat_o_reg[3]_i_9_n_2\,
      \DAT_dat_o_reg[1]_3\ => \data_index[4]_i_4_n_0\,
      \DAT_dat_o_reg[1]_4\ => \DAT_dat_o[3]_i_3_n_0\,
      \DAT_dat_o_reg[1]_5\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[1]_6\ => \DAT_dat_o[3]_i_5_n_0\,
      \DAT_dat_o_reg[1]_7\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[1]_8\(0) => \^dat_dat_o_reg[3]_0\(1),
      E(0) => ENABLE0,
      Q(1) => p_0_in1_in,
      Q(0) => p_0_in,
      SR(0) => crc_rst_reg_n_0,
      clock => clock,
      crc_ok0 => crc_ok0,
      crc_ok_i_7_0(3) => \crc_bit_reg_n_0_[3]\,
      crc_ok_i_7_0(2) => \crc_bit_reg_n_0_[2]\,
      crc_ok_i_7_0(1) => \crc_bit_reg_n_0_[1]\,
      crc_ok_i_7_0(0) => \crc_bit_reg_n_0_[0]\,
      crc_ok_reg => \CRC_16_gen[1].CRC_16_i_n_0\,
      crc_ok_reg_0 => \CRC_16_gen[3].CRC_16_i_n_0\,
      crc_ok_reg_1 => \^bus_4bit_reg\,
      crc_ok_reg_2 => \crc_ok_i_10__0_n_0\,
      crc_ok_reg_3 => \crc_ok_i_2__0_n_0\,
      crc_ok_reg_4 => crc_ok_i_3_n_0,
      crc_ok_reg_5 => \crc_ok_i_4__0_n_0\,
      crc_ok_reg_6 => crc_ok_i_6_n_0,
      crc_ok_reg_7 => \^data_crc_ok\
    );
\CRC_16_gen[2].CRC_16_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_2
     port map (
      DAT_dat_o02_in => DAT_dat_o02_in,
      \DAT_dat_o_reg[2]\ => \CRC_16_gen[2].CRC_16_i_n_1\,
      \DAT_dat_o_reg[2]_0\(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      \DAT_dat_o_reg[2]_1\(0) => state19_in,
      \DAT_dat_o_reg[2]_2\(0) => \DAT_dat_o_reg[3]_i_9_n_2\,
      \DAT_dat_o_reg[2]_3\ => \data_index[4]_i_4_n_0\,
      \DAT_dat_o_reg[2]_4\ => \DAT_dat_o[3]_i_3_n_0\,
      \DAT_dat_o_reg[2]_5\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[2]_6\ => \DAT_dat_o[3]_i_5_n_0\,
      \DAT_dat_o_reg[2]_7\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[2]_8\(0) => \^dat_dat_o_reg[3]_0\(2),
      E(0) => ENABLE0,
      Q(0) => p_0_in1_in,
      SR(0) => crc_rst_reg_n_0,
      clock => clock,
      crc_ok_i_7(3) => \crc_bit_reg_n_0_[3]\,
      crc_ok_i_7(2) => \crc_bit_reg_n_0_[2]\,
      crc_ok_i_7(1) => \crc_bit_reg_n_0_[1]\,
      crc_ok_i_7(0) => \crc_bit_reg_n_0_[0]\
    );
\CRC_16_gen[3].CRC_16_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_crc_16_3
     port map (
      \CRC_reg[15]_0\ => crc_en_reg_n_0,
      \DAT_dat_o[3]_i_2_0\(3) => \crc_bit_reg_n_0_[3]\,
      \DAT_dat_o[3]_i_2_0\(2) => \crc_bit_reg_n_0_[2]\,
      \DAT_dat_o[3]_i_2_0\(1) => \crc_bit_reg_n_0_[1]\,
      \DAT_dat_o[3]_i_2_0\(0) => \crc_bit_reg_n_0_[0]\,
      \DAT_dat_o_reg[3]\ => \CRC_16_gen[3].CRC_16_i_n_2\,
      \DAT_dat_o_reg[3]_0\(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      \DAT_dat_o_reg[3]_1\(0) => state19_in,
      \DAT_dat_o_reg[3]_2\(0) => \DAT_dat_o_reg[3]_i_9_n_2\,
      \DAT_dat_o_reg[3]_3\ => \data_index[4]_i_4_n_0\,
      \DAT_dat_o_reg[3]_4\ => \DAT_dat_o[3]_i_3_n_0\,
      \DAT_dat_o_reg[3]_5\ => \DAT_dat_o[3]_i_4_n_0\,
      \DAT_dat_o_reg[3]_6\ => \DAT_dat_o[3]_i_5_n_0\,
      \DAT_dat_o_reg[3]_7\ => \DAT_dat_o[3]_i_6_n_0\,
      \DAT_dat_o_reg[3]_8\(0) => \^dat_dat_o_reg[3]_0\(3),
      E(0) => ENABLE0,
      Q(0) => p_0_in4_in,
      SR(0) => crc_rst_reg_n_0,
      clock => clock,
      clock_posedge => clock_posedge,
      \last_din_reg[3]\ => \CRC_16_gen[3].CRC_16_i_n_0\
    );
\DAT_dat_o[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF00FF01FFFFFF"
    )
        port map (
      I0 => state19_in,
      I1 => \DAT_dat_o_reg[3]_i_8_n_3\,
      I2 => \DAT_dat_o_reg[3]_i_9_n_2\,
      I3 => \state__0\(1),
      I4 => p_1_in2_in,
      I5 => transf_cnt(0),
      O => \DAT_dat_o[0]_i_3_n_0\
    );
\DAT_dat_o[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \data_index[4]_i_8_n_0\,
      I1 => \data_index[4]_i_7_n_0\,
      I2 => transf_cnt(0),
      I3 => transf_cnt(1),
      I4 => \data_index[4]_i_9_n_0\,
      O => \DAT_dat_o[0]_i_5_n_0\
    );
\DAT_dat_o[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => p_1_in2_in,
      I2 => \state__0\(1),
      O => \DAT_dat_o[3]_i_10_n_0\
    );
\DAT_dat_o[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state2(16),
      O => \DAT_dat_o[3]_i_17_n_0\
    );
\DAT_dat_o[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => state21_in(15),
      I1 => state21_in(16),
      I2 => transf_cnt(15),
      O => \DAT_dat_o[3]_i_19_n_0\
    );
\DAT_dat_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => state21_in(13),
      I2 => transf_cnt(12),
      I3 => state21_in(12),
      I4 => transf_cnt(14),
      I5 => state21_in(14),
      O => \DAT_dat_o[3]_i_20_n_0\
    );
\DAT_dat_o[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => state2(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      I3 => state2(15),
      O => \DAT_dat_o[3]_i_22_n_0\
    );
\DAT_dat_o[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => state2(12),
      I1 => transf_cnt(12),
      I2 => transf_cnt(13),
      I3 => state2(13),
      O => \DAT_dat_o[3]_i_23_n_0\
    );
\DAT_dat_o[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => state2(10),
      I1 => transf_cnt(10),
      I2 => transf_cnt(11),
      I3 => state2(11),
      O => \DAT_dat_o[3]_i_24_n_0\
    );
\DAT_dat_o[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => state2(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(9),
      I3 => state2(9),
      O => \DAT_dat_o[3]_i_25_n_0\
    );
\DAT_dat_o[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => state2(15),
      I2 => state2(14),
      I3 => transf_cnt(14),
      O => \DAT_dat_o[3]_i_26_n_0\
    );
\DAT_dat_o[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => state2(13),
      I2 => state2(12),
      I3 => transf_cnt(12),
      O => \DAT_dat_o[3]_i_27_n_0\
    );
\DAT_dat_o[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => state2(11),
      I2 => state2(10),
      I3 => transf_cnt(10),
      O => \DAT_dat_o[3]_i_28_n_0\
    );
\DAT_dat_o[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => state2(9),
      I2 => state2(8),
      I3 => transf_cnt(8),
      O => \DAT_dat_o[3]_i_29_n_0\
    );
\DAT_dat_o[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \data_index[4]_i_4_n_0\,
      I2 => \state__0\(0),
      O => \DAT_dat_o[3]_i_3_n_0\
    );
\DAT_dat_o[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => state21_in(10),
      I2 => transf_cnt(9),
      I3 => state21_in(9),
      I4 => transf_cnt(11),
      I5 => state21_in(11),
      O => \DAT_dat_o[3]_i_31_n_0\
    );
\DAT_dat_o[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => state21_in(7),
      I2 => transf_cnt(6),
      I3 => state21_in(6),
      I4 => transf_cnt(8),
      I5 => state21_in(8),
      O => \DAT_dat_o[3]_i_32_n_0\
    );
\DAT_dat_o[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => state21_in(4),
      I2 => transf_cnt(3),
      I3 => state21_in(3),
      I4 => transf_cnt(5),
      I5 => state21_in(5),
      O => \DAT_dat_o[3]_i_33_n_0\
    );
\DAT_dat_o[3]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => state21_in(1),
      I3 => transf_cnt(2),
      I4 => state21_in(2),
      O => \DAT_dat_o[3]_i_34_n_0\
    );
\DAT_dat_o[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => state2(6),
      I1 => transf_cnt(6),
      I2 => transf_cnt(7),
      I3 => state2(7),
      O => \DAT_dat_o[3]_i_37_n_0\
    );
\DAT_dat_o[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => state2(5),
      O => \DAT_dat_o[3]_i_38_n_0\
    );
\DAT_dat_o[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \DAT_dat_o[3]_i_39_n_0\
    );
\DAT_dat_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => clock_posedge,
      I2 => \state__0\(0),
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      I5 => \state[0]_i_3_n_0\,
      O => \DAT_dat_o[3]_i_4_n_0\
    );
\DAT_dat_o[3]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => \DAT_dat_o[3]_i_40_n_0\
    );
\DAT_dat_o[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => state2(7),
      I2 => state2(6),
      I3 => transf_cnt(6),
      O => \DAT_dat_o[3]_i_41_n_0\
    );
\DAT_dat_o[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => state2(5),
      I1 => transf_cnt(5),
      I2 => transf_cnt(4),
      I3 => \data_cycles__0\(4),
      O => \DAT_dat_o[3]_i_42_n_0\
    );
\DAT_dat_o[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => \data_cycles__0\(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \DAT_dat_o[3]_i_43_n_0\
    );
\DAT_dat_o[3]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => \DAT_dat_o[3]_i_44_n_0\
    );
\DAT_dat_o[3]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \DAT_dat_o[3]_i_49_n_0\
    );
\DAT_dat_o[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01510000"
    )
        port map (
      I0 => state19_in,
      I1 => \DAT_dat_o_reg[3]_i_9_n_2\,
      I2 => \DAT_dat_o_reg[3]_i_8_n_3\,
      I3 => \^bus_4bit_reg\,
      I4 => p_1_in2_in,
      I5 => \DAT_dat_o[3]_i_10_n_0\,
      O => \DAT_dat_o[3]_i_5_n_0\
    );
\DAT_dat_o[3]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(1),
      O => \DAT_dat_o[3]_i_50_n_0\
    );
\DAT_dat_o[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \state__0\(0),
      I1 => clock_posedge,
      I2 => \transf_cnt[15]_i_4_n_0\,
      I3 => \state__0\(4),
      I4 => \state__0\(6),
      I5 => \state__0\(5),
      O => \DAT_dat_o[3]_i_6_n_0\
    );
\DAT_dat_o_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[0].CRC_16_i_n_1\,
      Q => \^dat_dat_o_reg[3]_0\(0),
      S => rst1
    );
\DAT_dat_o_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[1].CRC_16_i_n_1\,
      Q => \^dat_dat_o_reg[3]_0\(1),
      S => rst1
    );
\DAT_dat_o_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[2].CRC_16_i_n_1\,
      Q => \^dat_dat_o_reg[3]_0\(2),
      S => rst1
    );
\DAT_dat_o_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[3].CRC_16_i_n_2\,
      Q => \^dat_dat_o_reg[3]_0\(3),
      S => rst1
    );
\DAT_dat_o_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_21_n_0\,
      CO(3) => \DAT_dat_o_reg[3]_i_15_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_15_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_15_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \DAT_dat_o[3]_i_22_n_0\,
      DI(2) => \DAT_dat_o[3]_i_23_n_0\,
      DI(1) => \DAT_dat_o[3]_i_24_n_0\,
      DI(0) => \DAT_dat_o[3]_i_25_n_0\,
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \DAT_dat_o[3]_i_26_n_0\,
      S(2) => \DAT_dat_o[3]_i_27_n_0\,
      S(1) => \DAT_dat_o[3]_i_28_n_0\,
      S(0) => \DAT_dat_o[3]_i_29_n_0\
    );
\DAT_dat_o_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_30_n_0\,
      CO(3) => state2(16),
      CO(2) => \NLW_DAT_dat_o_reg[3]_i_16_CO_UNCONNECTED\(2),
      CO(1) => \DAT_dat_o_reg[3]_i_16_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_DAT_dat_o_reg[3]_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => state2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \data_cycles__0\(15 downto 13)
    );
\DAT_dat_o_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DAT_dat_o_reg[3]_i_18_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_18_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_18_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \DAT_dat_o[3]_i_31_n_0\,
      S(2) => \DAT_dat_o[3]_i_32_n_0\,
      S(1) => \DAT_dat_o[3]_i_33_n_0\,
      S(0) => \DAT_dat_o[3]_i_34_n_0\
    );
\DAT_dat_o_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DAT_dat_o_reg[3]_i_21_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_21_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_21_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_21_n_3\,
      CYINIT => '1',
      DI(3) => \DAT_dat_o[3]_i_37_n_0\,
      DI(2) => \DAT_dat_o[3]_i_38_n_0\,
      DI(1) => \DAT_dat_o[3]_i_39_n_0\,
      DI(0) => \DAT_dat_o[3]_i_40_n_0\,
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \DAT_dat_o[3]_i_41_n_0\,
      S(2) => \DAT_dat_o[3]_i_42_n_0\,
      S(1) => \DAT_dat_o[3]_i_43_n_0\,
      S(0) => \DAT_dat_o[3]_i_44_n_0\
    );
\DAT_dat_o_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_45_n_0\,
      CO(3) => \DAT_dat_o_reg[3]_i_30_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_30_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_30_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state2(12 downto 9),
      S(3 downto 0) => \data_cycles__0\(12 downto 9)
    );
\DAT_dat_o_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_46_n_0\,
      CO(3) => \DAT_dat_o_reg[3]_i_35_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_35_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_35_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state21_in(15 downto 12),
      S(3 downto 0) => \data_cycles__0\(15 downto 12)
    );
\DAT_dat_o_reg[3]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_35_n_0\,
      CO(3 downto 1) => \NLW_DAT_dat_o_reg[3]_i_36_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state21_in(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\DAT_dat_o_reg[3]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DAT_dat_o_reg[3]_i_45_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_45_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_45_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_45_n_3\,
      CYINIT => \data_cycles__0\(4),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state2(8 downto 5),
      S(3 downto 0) => \data_cycles__0\(8 downto 5)
    );
\DAT_dat_o_reg[3]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_47_n_0\,
      CO(3) => \DAT_dat_o_reg[3]_i_46_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_46_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_46_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state21_in(11 downto 8),
      S(3 downto 0) => \data_cycles__0\(11 downto 8)
    );
\DAT_dat_o_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_48_n_0\,
      CO(3) => \DAT_dat_o_reg[3]_i_47_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_47_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_47_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_cycles__0\(4),
      O(3 downto 0) => state21_in(7 downto 4),
      S(3 downto 1) => \data_cycles__0\(7 downto 5),
      S(0) => \DAT_dat_o[3]_i_49_n_0\
    );
\DAT_dat_o_reg[3]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DAT_dat_o_reg[3]_i_48_n_0\,
      CO(2) => \DAT_dat_o_reg[3]_i_48_n_1\,
      CO(1) => \DAT_dat_o_reg[3]_i_48_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles__0\(1),
      DI(0) => '0',
      O(3 downto 1) => state21_in(3 downto 1),
      O(0) => \NLW_DAT_dat_o_reg[3]_i_48_O_UNCONNECTED\(0),
      S(3 downto 2) => \data_cycles__0\(3 downto 2),
      S(1) => \DAT_dat_o[3]_i_50_n_0\,
      S(0) => '0'
    );
\DAT_dat_o_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_15_n_0\,
      CO(3 downto 1) => \NLW_DAT_dat_o_reg[3]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \DAT_dat_o_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => state2(16),
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \DAT_dat_o[3]_i_17_n_0\
    );
\DAT_dat_o_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DAT_dat_o_reg[3]_i_18_n_0\,
      CO(3 downto 2) => \NLW_DAT_dat_o_reg[3]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DAT_dat_o_reg[3]_i_9_n_2\,
      CO(0) => \DAT_dat_o_reg[3]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_DAT_dat_o_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \DAT_dat_o[3]_i_19_n_0\,
      S(0) => \DAT_dat_o[3]_i_20_n_0\
    );
\DAT_dat_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => D(0),
      Q => \^dat_dat_reg_reg[0]_0\(0),
      R => '0'
    );
\DAT_dat_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => D(1),
      Q => \DAT_dat_reg_reg_n_0_[1]\,
      R => '0'
    );
\DAT_dat_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => D(2),
      Q => \DAT_dat_reg_reg_n_0_[2]\,
      R => '0'
    );
\DAT_dat_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => D(3),
      Q => \DAT_dat_reg_reg_n_0_[3]\,
      R => '0'
    );
DAT_oe_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_index[4]_i_4_n_0\,
      I2 => DAT_oe_o0_out,
      I3 => sd_dat_oe,
      O => DAT_oe_o_i_1_n_0
    );
DAT_oe_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300380000000000"
    )
        port map (
      I0 => DAT_oe_o_i_3_n_0,
      I1 => \state__0\(1),
      I2 => \state__0\(5),
      I3 => DAT_oe_o_i_4_n_0,
      I4 => \state__0\(0),
      I5 => clock_posedge,
      O => DAT_oe_o0_out
    );
DAT_oe_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]_i_9_n_2\,
      I1 => state1,
      I2 => state19_in,
      I3 => \DAT_dat_o_reg[3]_i_8_n_3\,
      I4 => p_1_in2_in,
      I5 => transf_cnt(0),
      O => DAT_oe_o_i_3_n_0
    );
DAT_oe_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(6),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      O => DAT_oe_o_i_4_n_0
    );
DAT_oe_o_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DAT_oe_o_i_1_n_0,
      Q => sd_dat_oe,
      R => rst1
    );
\blkcnt_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(0),
      I1 => \state__0\(0),
      I2 => \blkcnt_reg_reg_n_0_[0]\,
      O => blkcnt_reg(0)
    );
\blkcnt_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(10),
      I1 => \state__0\(0),
      I2 => in45(10),
      O => blkcnt_reg(10)
    );
\blkcnt_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(11),
      I1 => \state__0\(0),
      I2 => in45(11),
      O => blkcnt_reg(11)
    );
\blkcnt_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(12),
      I1 => \state__0\(0),
      I2 => in45(12),
      O => blkcnt_reg(12)
    );
\blkcnt_reg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[12]\,
      O => \blkcnt_reg[12]_i_3_n_0\
    );
\blkcnt_reg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[11]\,
      O => \blkcnt_reg[12]_i_4_n_0\
    );
\blkcnt_reg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      O => \blkcnt_reg[12]_i_5_n_0\
    );
\blkcnt_reg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[9]\,
      O => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(13),
      I1 => \state__0\(0),
      I2 => in45(13),
      O => blkcnt_reg(13)
    );
\blkcnt_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(14),
      I1 => \state__0\(0),
      I2 => in45(14),
      O => blkcnt_reg(14)
    );
\blkcnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404440"
    )
        port map (
      I0 => \blkcnt_reg[15]_i_3_n_0\,
      I1 => clock_posedge,
      I2 => \blkcnt_reg[15]_i_4_n_0\,
      I3 => \blkcnt_reg[15]_i_5_n_0\,
      I4 => state15_in,
      I5 => state122_in,
      O => \blkcnt_reg[15]_i_1_n_0\
    );
\blkcnt_reg[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      I3 => \data_cycles__0\(15),
      O => \blkcnt_reg[15]_i_10_n_0\
    );
\blkcnt_reg[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(12),
      I1 => transf_cnt(12),
      I2 => transf_cnt(13),
      I3 => \data_cycles__0\(13),
      O => \blkcnt_reg[15]_i_11_n_0\
    );
\blkcnt_reg[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(10),
      I1 => transf_cnt(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      O => \blkcnt_reg[15]_i_12_n_0\
    );
\blkcnt_reg[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(9),
      I3 => \data_cycles__0\(9),
      O => \blkcnt_reg[15]_i_13_n_0\
    );
\blkcnt_reg[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(14),
      I1 => \data_cycles__0\(14),
      I2 => \data_cycles__0\(15),
      I3 => transf_cnt(15),
      O => \blkcnt_reg[15]_i_14_n_0\
    );
\blkcnt_reg[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(12),
      I1 => \data_cycles__0\(12),
      I2 => transf_cnt(13),
      I3 => \data_cycles__0\(13),
      O => \blkcnt_reg[15]_i_15_n_0\
    );
\blkcnt_reg[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => \data_cycles__0\(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      O => \blkcnt_reg[15]_i_16_n_0\
    );
\blkcnt_reg[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(8),
      I1 => \data_cycles__0\(8),
      I2 => transf_cnt(9),
      I3 => \data_cycles__0\(9),
      O => \blkcnt_reg[15]_i_17_n_0\
    );
\blkcnt_reg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_cycles__0\(15),
      I1 => transf_cnt(15),
      O => \blkcnt_reg[15]_i_19_n_0\
    );
\blkcnt_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(15),
      I1 => \state__0\(0),
      I2 => in45(15),
      O => blkcnt_reg(15)
    );
\blkcnt_reg[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => \data_cycles__0\(13),
      I3 => transf_cnt(13),
      I4 => transf_cnt(12),
      I5 => \data_cycles__0\(12),
      O => \blkcnt_reg[15]_i_20_n_0\
    );
\blkcnt_reg[15]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[15]\,
      O => \blkcnt_reg[15]_i_21_n_0\
    );
\blkcnt_reg[15]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[14]\,
      O => \blkcnt_reg[15]_i_22_n_0\
    );
\blkcnt_reg[15]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[13]\,
      O => \blkcnt_reg[15]_i_23_n_0\
    );
\blkcnt_reg[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(6),
      I1 => transf_cnt(6),
      I2 => transf_cnt(7),
      I3 => \data_cycles__0\(7),
      O => \blkcnt_reg[15]_i_24_n_0\
    );
\blkcnt_reg[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => \blkcnt_reg[15]_i_25_n_0\
    );
\blkcnt_reg[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \blkcnt_reg[15]_i_26_n_0\
    );
\blkcnt_reg[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      O => \blkcnt_reg[15]_i_27_n_0\
    );
\blkcnt_reg[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(6),
      I1 => \data_cycles__0\(6),
      I2 => transf_cnt(7),
      I3 => \data_cycles__0\(7),
      O => \blkcnt_reg[15]_i_28_n_0\
    );
\blkcnt_reg[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => \data_cycles__0\(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => \blkcnt_reg[15]_i_29_n_0\
    );
\blkcnt_reg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \blkcnt_reg[15]_i_3_n_0\
    );
\blkcnt_reg[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => \data_cycles__0\(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \blkcnt_reg[15]_i_30_n_0\
    );
\blkcnt_reg[15]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => transf_cnt(1),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(0),
      O => \blkcnt_reg[15]_i_31_n_0\
    );
\blkcnt_reg[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(11),
      I1 => transf_cnt(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      I4 => transf_cnt(9),
      I5 => \data_cycles__0\(9),
      O => \blkcnt_reg[15]_i_32_n_0\
    );
\blkcnt_reg[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => \data_cycles__0\(7),
      I3 => transf_cnt(7),
      I4 => transf_cnt(6),
      I5 => \data_cycles__0\(6),
      O => \blkcnt_reg[15]_i_33_n_0\
    );
\blkcnt_reg[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(5),
      I1 => transf_cnt(5),
      I2 => \data_cycles__0\(4),
      I3 => transf_cnt(4),
      I4 => transf_cnt(3),
      I5 => \data_cycles__0\(3),
      O => \blkcnt_reg[15]_i_34_n_0\
    );
\blkcnt_reg[15]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      I4 => transf_cnt(0),
      O => \blkcnt_reg[15]_i_35_n_0\
    );
\blkcnt_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => \transf_cnt[15]_i_6_n_0\,
      I1 => \state__0\(6),
      I2 => \state__0\(4),
      I3 => \state__0\(0),
      O => \blkcnt_reg[15]_i_4_n_0\
    );
\blkcnt_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(4),
      I2 => state118_in,
      I3 => \state__0\(0),
      I4 => state134_out,
      O => \blkcnt_reg[15]_i_5_n_0\
    );
\blkcnt_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(1),
      I1 => \state__0\(0),
      I2 => in45(1),
      O => blkcnt_reg(1)
    );
\blkcnt_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(2),
      I1 => \state__0\(0),
      I2 => in45(2),
      O => blkcnt_reg(2)
    );
\blkcnt_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(3),
      I1 => \state__0\(0),
      I2 => in45(3),
      O => blkcnt_reg(3)
    );
\blkcnt_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(4),
      I1 => \state__0\(0),
      I2 => in45(4),
      O => blkcnt_reg(4)
    );
\blkcnt_reg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[4]\,
      O => \blkcnt_reg[4]_i_3_n_0\
    );
\blkcnt_reg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[3]\,
      O => \blkcnt_reg[4]_i_4_n_0\
    );
\blkcnt_reg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[2]\,
      O => \blkcnt_reg[4]_i_5_n_0\
    );
\blkcnt_reg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[1]\,
      O => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(5),
      I1 => \state__0\(0),
      I2 => in45(5),
      O => blkcnt_reg(5)
    );
\blkcnt_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(6),
      I1 => \state__0\(0),
      I2 => in45(6),
      O => blkcnt_reg(6)
    );
\blkcnt_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(7),
      I1 => \state__0\(0),
      I2 => in45(7),
      O => blkcnt_reg(7)
    );
\blkcnt_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(8),
      I1 => \state__0\(0),
      I2 => in45(8),
      O => blkcnt_reg(8)
    );
\blkcnt_reg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[8]\,
      O => \blkcnt_reg[8]_i_3_n_0\
    );
\blkcnt_reg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[7]\,
      O => \blkcnt_reg[8]_i_4_n_0\
    );
\blkcnt_reg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[6]\,
      O => \blkcnt_reg[8]_i_5_n_0\
    );
\blkcnt_reg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[5]\,
      O => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(9),
      I1 => \state__0\(0),
      I2 => in45(9),
      O => blkcnt_reg(9)
    );
\blkcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(0),
      Q => \blkcnt_reg_reg_n_0_[0]\,
      R => rst1
    );
\blkcnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(10),
      Q => \blkcnt_reg_reg_n_0_[10]\,
      R => rst1
    );
\blkcnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(11),
      Q => \blkcnt_reg_reg_n_0_[11]\,
      R => rst1
    );
\blkcnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(12),
      Q => \blkcnt_reg_reg_n_0_[12]\,
      R => rst1
    );
\blkcnt_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[12]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[12]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[12]\,
      DI(2) => \blkcnt_reg_reg_n_0_[11]\,
      DI(1) => \blkcnt_reg_reg_n_0_[10]\,
      DI(0) => \blkcnt_reg_reg_n_0_[9]\,
      O(3 downto 0) => in45(12 downto 9),
      S(3) => \blkcnt_reg[12]_i_3_n_0\,
      S(2) => \blkcnt_reg[12]_i_4_n_0\,
      S(1) => \blkcnt_reg[12]_i_5_n_0\,
      S(0) => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(13),
      Q => \blkcnt_reg_reg_n_0_[13]\,
      R => rst1
    );
\blkcnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(14),
      Q => \blkcnt_reg_reg_n_0_[14]\,
      R => rst1
    );
\blkcnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(15),
      Q => \blkcnt_reg_reg_n_0_[15]\,
      R => rst1
    );
\blkcnt_reg_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blkcnt_reg_reg[15]_i_18_n_0\,
      CO(2) => \blkcnt_reg_reg[15]_i_18_n_1\,
      CO(1) => \blkcnt_reg_reg[15]_i_18_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blkcnt_reg_reg[15]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \blkcnt_reg[15]_i_32_n_0\,
      S(2) => \blkcnt_reg[15]_i_33_n_0\,
      S(1) => \blkcnt_reg[15]_i_34_n_0\,
      S(0) => \blkcnt_reg[15]_i_35_n_0\
    );
\blkcnt_reg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[15]_i_9_n_0\,
      CO(3) => state15_in,
      CO(2) => \blkcnt_reg_reg[15]_i_6_n_1\,
      CO(1) => \blkcnt_reg_reg[15]_i_6_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg[15]_i_10_n_0\,
      DI(2) => \blkcnt_reg[15]_i_11_n_0\,
      DI(1) => \blkcnt_reg[15]_i_12_n_0\,
      DI(0) => \blkcnt_reg[15]_i_13_n_0\,
      O(3 downto 0) => \NLW_blkcnt_reg_reg[15]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \blkcnt_reg[15]_i_14_n_0\,
      S(2) => \blkcnt_reg[15]_i_15_n_0\,
      S(1) => \blkcnt_reg[15]_i_16_n_0\,
      S(0) => \blkcnt_reg[15]_i_17_n_0\
    );
\blkcnt_reg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[15]_i_18_n_0\,
      CO(3 downto 2) => \NLW_blkcnt_reg_reg[15]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => state122_in,
      CO(0) => \blkcnt_reg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blkcnt_reg_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \blkcnt_reg[15]_i_19_n_0\,
      S(0) => \blkcnt_reg[15]_i_20_n_0\
    );
\blkcnt_reg_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_blkcnt_reg_reg[15]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blkcnt_reg_reg[15]_i_8_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \blkcnt_reg_reg_n_0_[14]\,
      DI(0) => \blkcnt_reg_reg_n_0_[13]\,
      O(3) => \NLW_blkcnt_reg_reg[15]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => in45(15 downto 13),
      S(3) => '0',
      S(2) => \blkcnt_reg[15]_i_21_n_0\,
      S(1) => \blkcnt_reg[15]_i_22_n_0\,
      S(0) => \blkcnt_reg[15]_i_23_n_0\
    );
\blkcnt_reg_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blkcnt_reg_reg[15]_i_9_n_0\,
      CO(2) => \blkcnt_reg_reg[15]_i_9_n_1\,
      CO(1) => \blkcnt_reg_reg[15]_i_9_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg[15]_i_24_n_0\,
      DI(2) => \blkcnt_reg[15]_i_25_n_0\,
      DI(1) => \blkcnt_reg[15]_i_26_n_0\,
      DI(0) => \blkcnt_reg[15]_i_27_n_0\,
      O(3 downto 0) => \NLW_blkcnt_reg_reg[15]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \blkcnt_reg[15]_i_28_n_0\,
      S(2) => \blkcnt_reg[15]_i_29_n_0\,
      S(1) => \blkcnt_reg[15]_i_30_n_0\,
      S(0) => \blkcnt_reg[15]_i_31_n_0\
    );
\blkcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(1),
      Q => \blkcnt_reg_reg_n_0_[1]\,
      R => rst1
    );
\blkcnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(2),
      Q => \blkcnt_reg_reg_n_0_[2]\,
      R => rst1
    );
\blkcnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(3),
      Q => \blkcnt_reg_reg_n_0_[3]\,
      R => rst1
    );
\blkcnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(4),
      Q => \blkcnt_reg_reg_n_0_[4]\,
      R => rst1
    );
\blkcnt_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[4]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[4]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[4]_i_2_n_3\,
      CYINIT => \blkcnt_reg_reg_n_0_[0]\,
      DI(3) => \blkcnt_reg_reg_n_0_[4]\,
      DI(2) => \blkcnt_reg_reg_n_0_[3]\,
      DI(1) => \blkcnt_reg_reg_n_0_[2]\,
      DI(0) => \blkcnt_reg_reg_n_0_[1]\,
      O(3 downto 0) => in45(4 downto 1),
      S(3) => \blkcnt_reg[4]_i_3_n_0\,
      S(2) => \blkcnt_reg[4]_i_4_n_0\,
      S(1) => \blkcnt_reg[4]_i_5_n_0\,
      S(0) => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(5),
      Q => \blkcnt_reg_reg_n_0_[5]\,
      R => rst1
    );
\blkcnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(6),
      Q => \blkcnt_reg_reg_n_0_[6]\,
      R => rst1
    );
\blkcnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(7),
      Q => \blkcnt_reg_reg_n_0_[7]\,
      R => rst1
    );
\blkcnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(8),
      Q => \blkcnt_reg_reg_n_0_[8]\,
      R => rst1
    );
\blkcnt_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[8]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[8]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[8]\,
      DI(2) => \blkcnt_reg_reg_n_0_[7]\,
      DI(1) => \blkcnt_reg_reg_n_0_[6]\,
      DI(0) => \blkcnt_reg_reg_n_0_[5]\,
      O(3 downto 0) => in45(8 downto 5),
      S(3) => \blkcnt_reg[8]_i_3_n_0\,
      S(2) => \blkcnt_reg[8]_i_4_n_0\,
      S(1) => \blkcnt_reg[8]_i_5_n_0\,
      S(0) => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(9),
      Q => \blkcnt_reg_reg_n_0_[9]\,
      R => rst1
    );
bus_4bit_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => bus_4bit_reg_reg_0,
      Q => \^bus_4bit_reg\,
      R => rst1
    );
\byte_alignment_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFD100"
    )
        port map (
      I0 => \data_cycles_reg[15]_0\(0),
      I1 => \state__0\(0),
      I2 => \byte_alignment_reg_reg[1]_1\(0),
      I3 => \byte_alignment_reg[1]_i_3_n_0\,
      I4 => \^byte_alignment_reg_reg[0]_0\,
      O => \byte_alignment_reg[0]_i_1_n_0\
    );
\byte_alignment_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F909FFFFF6060000"
    )
        port map (
      I0 => \data_cycles_reg[15]_0\(1),
      I1 => \byte_alignment_reg[1]_i_2_n_0\,
      I2 => \state__0\(0),
      I3 => \byte_alignment_reg_reg[1]_1\(1),
      I4 => \byte_alignment_reg[1]_i_3_n_0\,
      I5 => \^byte_alignment_reg_reg[1]_0\,
      O => \byte_alignment_reg[1]_i_1_n_0\
    );
\byte_alignment_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^byte_alignment_reg_reg[0]_0\,
      I1 => \data_cycles_reg[15]_0\(0),
      O => \byte_alignment_reg[1]_i_2_n_0\
    );
\byte_alignment_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A08AA000A0800"
    )
        port map (
      I0 => \byte_alignment_reg[1]_i_4_n_0\,
      I1 => \transf_cnt[15]_i_6_n_0\,
      I2 => \state__0\(6),
      I3 => \state__0\(4),
      I4 => \state__0\(0),
      I5 => \byte_alignment_reg[1]_i_5_n_0\,
      O => \byte_alignment_reg[1]_i_3_n_0\
    );
\byte_alignment_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(3),
      I4 => \state__0\(5),
      O => \byte_alignment_reg[1]_i_4_n_0\
    );
\byte_alignment_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => state122_in,
      I1 => state15_in,
      I2 => \crc_bit[3]_i_11_n_0\,
      I3 => \state__0\(6),
      I4 => state118_in,
      I5 => \crc_bit[3]_i_10_n_0\,
      O => \byte_alignment_reg[1]_i_5_n_0\
    );
\byte_alignment_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \byte_alignment_reg[0]_i_1_n_0\,
      Q => \^byte_alignment_reg_reg[0]_0\,
      R => rst1
    );
\byte_alignment_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \byte_alignment_reg[1]_i_1_n_0\,
      Q => \^byte_alignment_reg_reg[1]_0\,
      R => rst1
    );
\crc_bit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \crc_bit[3]_i_6_n_0\,
      I1 => \crc_bit_reg_n_0_[0]\,
      O => crc_bit(0)
    );
\crc_bit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[1]\,
      I1 => \crc_bit_reg_n_0_[0]\,
      I2 => \crc_bit[3]_i_6_n_0\,
      O => crc_bit(1)
    );
\crc_bit[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA9"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[2]\,
      I1 => \crc_bit_reg_n_0_[1]\,
      I2 => \crc_bit_reg_n_0_[0]\,
      I3 => \crc_bit[3]_i_6_n_0\,
      O => crc_bit(2)
    );
\crc_bit[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000110F0000"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \crc_bit[3]_i_3_n_0\,
      I2 => \crc_bit[3]_i_4_n_0\,
      I3 => \state__0\(0),
      I4 => clock_posedge,
      I5 => \crc_bit[3]_i_5_n_0\,
      O => \crc_bit[3]_i_1_n_0\
    );
\crc_bit[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[1]\,
      I1 => \crc_bit_reg_n_0_[0]\,
      O => \crc_bit[3]_i_10_n_0\
    );
\crc_bit[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[3]\,
      I1 => \crc_bit_reg_n_0_[2]\,
      O => \crc_bit[3]_i_11_n_0\
    );
\crc_bit[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[3]\,
      I1 => \crc_bit_reg_n_0_[0]\,
      I2 => \crc_bit_reg_n_0_[1]\,
      I3 => \crc_bit_reg_n_0_[2]\,
      I4 => \crc_bit[3]_i_6_n_0\,
      O => crc_bit(3)
    );
\crc_bit[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      O => \crc_bit[3]_i_3_n_0\
    );
\crc_bit[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \crc_bit[3]_i_7_n_0\,
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      I4 => \crc_bit[3]_i_8_n_0\,
      O => \crc_bit[3]_i_4_n_0\
    );
\crc_bit[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(4),
      O => \crc_bit[3]_i_5_n_0\
    );
\crc_bit[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \crc_bit[3]_i_9_n_0\,
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      O => \crc_bit[3]_i_6_n_0\
    );
\crc_bit[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFF7FFF7"
    )
        port map (
      I0 => state118_in,
      I1 => \state__0\(6),
      I2 => state122_in,
      I3 => state15_in,
      I4 => \crc_bit[3]_i_10_n_0\,
      I5 => \crc_bit[3]_i_11_n_0\,
      O => \crc_bit[3]_i_7_n_0\
    );
\crc_bit[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEFFFEFFFE"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(5),
      I2 => transf_cnt(0),
      I3 => p_1_in2_in,
      I4 => state19_in,
      I5 => \DAT_dat_o_reg[3]_i_8_n_3\,
      O => \crc_bit[3]_i_8_n_0\
    );
\crc_bit[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \data_index[4]_i_7_n_0\,
      I1 => \data_index[4]_i_8_n_0\,
      I2 => transf_cnt(0),
      I3 => transf_cnt(1),
      I4 => \data_index[4]_i_9_n_0\,
      O => \crc_bit[3]_i_9_n_0\
    );
\crc_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(0),
      Q => \crc_bit_reg_n_0_[0]\,
      R => rst1
    );
\crc_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(1),
      Q => \crc_bit_reg_n_0_[1]\,
      R => rst1
    );
\crc_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(2),
      Q => \crc_bit_reg_n_0_[2]\,
      R => rst1
    );
\crc_bit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(3),
      Q => \crc_bit_reg_n_0_[3]\,
      R => rst1
    );
crc_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(5),
      I3 => crc_en_i_2_n_0,
      I4 => crc_en_i_3_n_0,
      I5 => crc_en_reg_n_0,
      O => crc_en_i_1_n_0
    );
crc_en_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => \data_cycles__0\(13),
      I3 => transf_cnt(13),
      I4 => transf_cnt(12),
      I5 => \data_cycles__0\(12),
      O => crc_en_i_10_n_0
    );
crc_en_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(11),
      I1 => transf_cnt(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      I4 => transf_cnt(9),
      I5 => \data_cycles__0\(9),
      O => crc_en_i_11_n_0
    );
crc_en_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => \data_cycles__0\(7),
      I3 => transf_cnt(7),
      I4 => transf_cnt(6),
      I5 => \data_cycles__0\(6),
      O => crc_en_i_12_n_0
    );
crc_en_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(5),
      I1 => transf_cnt(5),
      I2 => \data_cycles__0\(4),
      I3 => transf_cnt(4),
      I4 => transf_cnt(3),
      I5 => \data_cycles__0\(3),
      O => crc_en_i_13_n_0
    );
crc_en_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(1),
      I3 => \data_cycles__0\(2),
      I4 => transf_cnt(2),
      O => crc_en_i_14_n_0
    );
crc_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \crc_bit[3]_i_3_n_0\,
      I1 => \state__0\(5),
      I2 => clock_posedge,
      I3 => \state__0\(0),
      I4 => \state__0\(4),
      I5 => \transf_cnt[15]_i_4_n_0\,
      O => crc_en_i_2_n_0
    );
crc_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00080000"
    )
        port map (
      I0 => crc_en_i_4_n_0,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \state__0\(5),
      I4 => crc_en_i_5_n_0,
      I5 => crc_en_i_6_n_0,
      O => crc_en_i_3_n_0
    );
crc_en_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state__0\(0),
      I1 => clock_posedge,
      I2 => \state__0\(4),
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      O => crc_en_i_4_n_0
    );
crc_en_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA0ACACA"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \DAT_dat_o_reg[3]_i_8_n_3\,
      I2 => p_1_in2_in,
      I3 => crc_en0,
      I4 => state19_in,
      O => crc_en_i_5_n_0
    );
crc_en_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400000F0400"
    )
        port map (
      I0 => state15_in,
      I1 => state122_in,
      I2 => \state__0\(1),
      I3 => \state__0\(6),
      I4 => \state__0\(5),
      I5 => \^dat_dat_reg_reg[0]_0\(0),
      O => crc_en_i_6_n_0
    );
crc_en_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_cycles__0\(15),
      I1 => transf_cnt(15),
      O => crc_en_i_9_n_0
    );
crc_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_en_i_1_n_0,
      Q => crc_en_reg_n_0,
      R => rst1
    );
crc_en_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_en_reg_i_8_n_0,
      CO(3 downto 2) => NLW_crc_en_reg_i_7_CO_UNCONNECTED(3 downto 2),
      CO(1) => crc_en0,
      CO(0) => crc_en_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => crc_en_i_9_n_0,
      S(0) => crc_en_i_10_n_0
    );
crc_en_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_en_reg_i_8_n_0,
      CO(2) => crc_en_reg_i_8_n_1,
      CO(1) => crc_en_reg_i_8_n_2,
      CO(0) => crc_en_reg_i_8_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => crc_en_i_11_n_0,
      S(2) => crc_en_i_12_n_0,
      S(1) => crc_en_i_13_n_0,
      S(0) => crc_en_i_14_n_0
    );
\crc_ok_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state118_in,
      I1 => state122_in,
      O => \crc_ok_i_10__0_n_0\
    );
\crc_ok_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \crc_ok_i_14__0_n_0\,
      I1 => \state__0\(6),
      I2 => \state__0\(3),
      I3 => transf_cnt(8),
      I4 => transf_cnt(10),
      I5 => \crc_ok_i_15__0_n_0\,
      O => \crc_ok_i_11__0_n_0\
    );
crc_ok_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \crc_ok_i_16__0_n_0\,
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => transf_cnt(7),
      I4 => crc_ok_i_17_n_0,
      O => crc_ok_i_12_n_0
    );
\crc_ok_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[0]\,
      I1 => \drt_bit_reg_n_0_[1]\,
      I2 => \drt_bit_reg_n_0_[3]\,
      I3 => \drt_bit_reg_n_0_[2]\,
      O => crc_ok16_out
    );
\crc_ok_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => transf_cnt(1),
      I1 => transf_cnt(0),
      I2 => transf_cnt(11),
      I3 => transf_cnt(2),
      O => \crc_ok_i_14__0_n_0\
    );
\crc_ok_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => transf_cnt(8),
      I2 => transf_cnt(6),
      I3 => transf_cnt(4),
      I4 => transf_cnt(5),
      I5 => transf_cnt(3),
      O => \crc_ok_i_15__0_n_0\
    );
\crc_ok_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      O => \crc_ok_i_16__0_n_0\
    );
crc_ok_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023002300000023"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => transf_cnt(14),
      I2 => transf_cnt(12),
      I3 => transf_cnt(11),
      I4 => transf_cnt(9),
      I5 => transf_cnt(10),
      O => crc_ok_i_17_n_0
    );
\crc_ok_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020000000200FFFF"
    )
        port map (
      I0 => \drt_reg__0\(3),
      I1 => \drt_reg__0\(2),
      I2 => \drt_reg__0\(0),
      I3 => \drt_reg__0\(1),
      I4 => \state__0\(3),
      I5 => we_i_4_n_0,
      O => \crc_ok_i_2__0_n_0\
    );
crc_ok_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => clock_posedge,
      I3 => \state__0\(4),
      I4 => \state__0\(5),
      O => crc_ok_i_3_n_0
    );
\crc_ok_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      I2 => \state__0\(3),
      O => \crc_ok_i_4__0_n_0\
    );
crc_ok_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000F000"
    )
        port map (
      I0 => \crc_ok_i_11__0_n_0\,
      I1 => crc_ok_i_12_n_0,
      I2 => crc_ok16_out,
      I3 => \state__0\(3),
      I4 => \state__0\(6),
      I5 => \state__0\(1),
      O => crc_ok_i_6_n_0
    );
crc_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[1].CRC_16_i_n_0\,
      Q => \^data_crc_ok\,
      R => rst1
    );
\crc_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \crc_rst_i_2__0_n_0\,
      I1 => \state__0\(4),
      I2 => state134_out,
      I3 => crc_rst25_out,
      I4 => crc_rst_reg_n_0,
      O => \crc_rst_i_1__0_n_0\
    );
\crc_rst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => state118_in,
      I1 => \state__0\(6),
      I2 => \state__0\(0),
      I3 => \state__0\(5),
      I4 => \^dat_dat_reg_reg[0]_0\(0),
      O => \crc_rst_i_2__0_n_0\
    );
\crc_rst_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[6]_i_7_n_0\,
      I2 => \transf_cnt[15]_i_6_n_0\,
      I3 => \state__0\(4),
      I4 => \byte_alignment_reg[1]_i_5_n_0\,
      I5 => crc_rst_i_4_n_0,
      O => crc_rst25_out
    );
crc_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAEAEAEAE"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(5),
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \crc_bit[3]_i_9_n_0\,
      I4 => \data_index[4]_i_4_n_0\,
      I5 => \state__0\(1),
      O => crc_rst_i_4_n_0
    );
crc_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \crc_rst_i_1__0_n_0\,
      Q => crc_rst_reg_n_0,
      S => rst1
    );
\data_cycles[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(9),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(10),
      O => \data_cycles[10]_i_1_n_0\
    );
\data_cycles[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(10),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(11),
      O => \data_cycles[11]_i_1_n_0\
    );
\data_cycles[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(11),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(12),
      O => \data_cycles[12]_i_1_n_0\
    );
\data_cycles[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(12),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(13),
      O => \data_cycles[13]_i_1_n_0\
    );
\data_cycles[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_cycles1(14),
      I1 => bus_4bit_reg_reg_0,
      O => \data_cycles[14]_i_1_n_0\
    );
\data_cycles[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(0),
      I2 => \state__0\(3),
      I3 => \state__0\(4),
      I4 => \state[4]_i_2_n_0\,
      I5 => \state[6]_i_9_n_0\,
      O => \data_cycles[15]_i_1_n_0\
    );
\data_cycles[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_cycles1(15),
      I1 => bus_4bit_reg_reg_0,
      O => \data_cycles[15]_i_2_n_0\
    );
\data_cycles[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_cycles10_in(0),
      I1 => bus_4bit_reg_reg_0,
      O => \data_cycles[1]_i_1_n_0\
    );
\data_cycles[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_cycles10_in(1),
      I1 => bus_4bit_reg_reg_0,
      O => \data_cycles[2]_i_1_n_0\
    );
\data_cycles[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(2),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(3),
      O => \data_cycles[3]_i_1_n_0\
    );
\data_cycles[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(3),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(4),
      O => \data_cycles[4]_i_1_n_0\
    );
\data_cycles[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(4),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(5),
      O => \data_cycles[5]_i_1_n_0\
    );
\data_cycles[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg[15]_0\(0),
      O => \data_cycles[5]_i_3_n_0\
    );
\data_cycles[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(5),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(6),
      O => \data_cycles[6]_i_1_n_0\
    );
\data_cycles[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(6),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(7),
      O => \data_cycles[7]_i_1_n_0\
    );
\data_cycles[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(7),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(8),
      O => \data_cycles[8]_i_1_n_0\
    );
\data_cycles[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(8),
      I1 => bus_4bit_reg_reg_0,
      I2 => data_cycles1(9),
      O => \data_cycles[9]_i_1_n_0\
    );
\data_cycles_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[10]_i_1_n_0\,
      Q => \data_cycles__0\(10),
      R => rst1
    );
\data_cycles_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[11]_i_1_n_0\,
      Q => \data_cycles__0\(11),
      R => rst1
    );
\data_cycles_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[12]_i_1_n_0\,
      Q => \data_cycles__0\(12),
      R => rst1
    );
\data_cycles_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[13]_i_1_n_0\,
      Q => \data_cycles__0\(13),
      R => rst1
    );
\data_cycles_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[9]_i_2_n_0\,
      CO(3) => \data_cycles_reg[13]_i_3_n_0\,
      CO(2) => \data_cycles_reg[13]_i_3_n_1\,
      CO(1) => \data_cycles_reg[13]_i_3_n_2\,
      CO(0) => \data_cycles_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(13 downto 10),
      S(3 downto 0) => \data_cycles_reg[15]_0\(10 downto 7)
    );
\data_cycles_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[14]_i_1_n_0\,
      Q => \data_cycles__0\(14),
      R => rst1
    );
\data_cycles_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[15]_i_2_n_0\,
      Q => \data_cycles__0\(15),
      R => rst1
    );
\data_cycles_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[13]_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_cycles_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data_cycles1(15),
      CO(0) => \NLW_data_cycles_reg[15]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[15]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles1(14),
      S(3 downto 1) => B"001",
      S(0) => \data_cycles_reg[15]_0\(11)
    );
\data_cycles_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[1]_i_1_n_0\,
      Q => \data_cycles__0\(1),
      R => rst1
    );
\data_cycles_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[2]_i_1_n_0\,
      Q => \data_cycles__0\(2),
      R => rst1
    );
\data_cycles_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[3]_i_1_n_0\,
      Q => \data_cycles__0\(3),
      R => rst1
    );
\data_cycles_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[4]_i_1_n_0\,
      Q => \data_cycles__0\(4),
      R => rst1
    );
\data_cycles_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[5]_i_1_n_0\,
      Q => \data_cycles__0\(5),
      R => rst1
    );
\data_cycles_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[5]_i_2_n_0\,
      CO(2) => \data_cycles_reg[5]_i_2_n_1\,
      CO(1) => \data_cycles_reg[5]_i_2_n_2\,
      CO(0) => \data_cycles_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles_reg[15]_0\(0),
      DI(0) => '0',
      O(3 downto 1) => data_cycles1(5 downto 3),
      O(0) => \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => \data_cycles_reg[15]_0\(2 downto 1),
      S(1) => \data_cycles[5]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[6]_i_1_n_0\,
      Q => \data_cycles__0\(6),
      R => rst1
    );
\data_cycles_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[7]_i_1_n_0\,
      Q => \data_cycles__0\(7),
      R => rst1
    );
\data_cycles_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[8]_i_1_n_0\,
      Q => \data_cycles__0\(8),
      R => rst1
    );
\data_cycles_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[9]_i_1_n_0\,
      Q => \data_cycles__0\(9),
      R => rst1
    );
\data_cycles_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[5]_i_2_n_0\,
      CO(3) => \data_cycles_reg[9]_i_2_n_0\,
      CO(2) => \data_cycles_reg[9]_i_2_n_1\,
      CO(1) => \data_cycles_reg[9]_i_2_n_2\,
      CO(0) => \data_cycles_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(9 downto 6),
      S(3 downto 0) => \data_cycles_reg[15]_0\(6 downto 3)
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B3B0"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(6),
      O => data_index(0)
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => crc_en,
      I1 => \^byte_alignment_reg_reg[0]_0\,
      I2 => \^bus_4bit_reg\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \data_index[3]_i_4_n_0\,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080FF80808080"
    )
        port map (
      I0 => crc_en,
      I1 => \^byte_alignment_reg_reg[1]_0\,
      I2 => \^bus_4bit_reg\,
      I3 => \data_index[2]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \data_index[3]_i_4_n_0\,
      O => data_index(2)
    );
\data_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \data_index[2]_i_2_n_0\
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0808FF08080808"
    )
        port map (
      I0 => crc_en,
      I1 => \^byte_alignment_reg_reg[0]_0\,
      I2 => \^bus_4bit_reg\,
      I3 => \data_index[3]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \data_index[3]_i_4_n_0\,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(5),
      O => crc_en
    );
\data_index[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_index[3]_i_3_n_0\
    );
\data_index[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      O => \data_index[3]_i_4_n_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(4),
      I3 => clock_posedge,
      I4 => \data_index[4]_i_3_n_0\,
      O => \data_index[4]_i_1_n_0\
    );
\data_index[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \data_index[4]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(5),
      I3 => \^byte_alignment_reg_reg[1]_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \data_index[4]_i_5_n_0\,
      O => data_index(4)
    );
\data_index[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFAFF00A7A7"
    )
        port map (
      I0 => \state__0\(6),
      I1 => state15_in,
      I2 => \state__0\(5),
      I3 => \data_index[4]_i_6_n_0\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \data_index[4]_i_3_n_0\
    );
\data_index[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => transf_cnt(1),
      I1 => transf_cnt(0),
      I2 => \data_index[4]_i_7_n_0\,
      I3 => \data_index[4]_i_8_n_0\,
      I4 => \data_index[4]_i_9_n_0\,
      O => \data_index[4]_i_4_n_0\
    );
\data_index[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \data_index[3]_i_4_n_0\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \data_index[4]_i_5_n_0\
    );
\data_index[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFEFEF"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(5),
      I2 => transf_cnt(0),
      I3 => state19_in,
      I4 => p_1_in2_in,
      O => \data_index[4]_i_6_n_0\
    );
\data_index[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => transf_cnt(14),
      I2 => transf_cnt(13),
      I3 => transf_cnt(12),
      O => \data_index[4]_i_7_n_0\
    );
\data_index[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => transf_cnt(11),
      I2 => transf_cnt(8),
      I3 => transf_cnt(10),
      O => \data_index[4]_i_8_n_0\
    );
\data_index[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => transf_cnt(6),
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => transf_cnt(7),
      I4 => transf_cnt(3),
      I5 => transf_cnt(2),
      O => \data_index[4]_i_9_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(0),
      Q => \^q\(0),
      R => rst1
    );
\data_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(1),
      Q => \^q\(1),
      R => rst1
    );
\data_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(2),
      Q => \^q\(2),
      R => rst1
    );
\data_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(3),
      Q => \data_index_reg_n_0_[3]\,
      R => rst1
    );
\data_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(4),
      Q => \data_index_reg_n_0_[4]\,
      R => rst1
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[0]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_index[3]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEEEEEEC4444444"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[0]_i_2_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[10]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[11]_i_2_n_0\,
      I3 => \data_out[26]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(10),
      O => \data_out[10]_i_1_n_0\
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[27]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[10]_i_2_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[11]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(11),
      O => \data_out[11]_i_1_n_0\
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFFF0FF"
    )
        port map (
      I0 => \data_out[27]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[11]_i_2_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[12]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[28]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(12),
      O => \data_out[12]_i_1_n_0\
    );
\data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECEEEE444C4444"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[12]_i_2_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[13]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[29]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(13),
      O => \data_out[13]_i_1_n_0\
    );
\data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[13]_i_2_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[14]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[30]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(14),
      O => \data_out[14]_i_1_n_0\
    );
\data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[14]_i_2_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(15),
      O => \data_out[15]_i_1_n_0\
    );
\data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFFF0FF"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[15]_i_2_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[16]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_index[3]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(16),
      O => \data_out[16]_i_1_n_0\
    );
\data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECEEE4444C444"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[16]_i_2_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[17]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[25]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(17),
      O => \data_out[17]_i_1_n_0\
    );
\data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_index[2]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[17]_i_2_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[18]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[26]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(18),
      O => \data_out[18]_i_1_n_0\
    );
\data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_index[2]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[18]_i_2_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(19),
      O => \data_out[19]_i_1_n_0\
    );
\data_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFF0FF"
    )
        port map (
      I0 => \data_index[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[19]_i_2_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[1]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_out[25]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(1),
      O => \data_out[1]_i_1_n_0\
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_index[2]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[1]_i_2_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[20]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[28]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(20),
      O => \data_out[20]_i_1_n_0\
    );
\data_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEECE444444C4"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[20]_i_2_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[21]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[29]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(21),
      O => \data_out[21]_i_1_n_0\
    );
\data_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[23]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[21]_i_2_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[22]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[30]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(22),
      O => \data_out[22]_i_1_n_0\
    );
\data_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[23]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[22]_i_2_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(23),
      O => \data_out[23]_i_1_n_0\
    );
\data_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFF0FF"
    )
        port map (
      I0 => \data_out[23]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[23]_i_2_n_0\
    );
\data_out[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \data_out[23]_i_3_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[24]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_index[3]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(24),
      O => \data_out[24]_i_1_n_0\
    );
\data_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEECE444444C4"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[24]_i_2_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[25]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[25]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(25),
      O => \data_out[25]_i_1_n_0\
    );
\data_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[27]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[25]_i_2_n_0\
    );
\data_out[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_out[25]_i_3_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[26]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[26]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(26),
      O => \data_out[26]_i_1_n_0\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[27]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[26]_i_2_n_0\
    );
\data_out[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \data_out[26]_i_3_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(27),
      O => \data_out[27]_i_1_n_0\
    );
\data_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFFF0"
    )
        port map (
      I0 => \data_out[27]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[27]_i_2_n_0\
    );
\data_out[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_out[27]_i_3_n_0\
    );
\data_out[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \data_out[27]_i_4_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[28]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[28]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(28),
      O => \data_out[28]_i_1_n_0\
    );
\data_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEC4444444C"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[28]_i_2_n_0\
    );
\data_out[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_out[28]_i_3_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[29]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[29]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(29),
      O => \data_out[29]_i_1_n_0\
    );
\data_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[29]_i_2_n_0\
    );
\data_out[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_out[29]_i_3_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_out[26]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(2),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_index[2]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[2]_i_2_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[30]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[30]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(30),
      O => \data_out[30]_i_1_n_0\
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCB8303030B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[30]_i_2_n_0\
    );
\data_out[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \data_out[30]_i_3_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(31),
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^bus_4bit_reg\,
      O => \data_out[31]_i_2_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(5),
      I2 => \state__0\(4),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \data_out[31]_i_3_n_0\
    );
\data_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFFF0"
    )
        port map (
      I0 => \data_out[31]_i_6_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[31]_i_4_n_0\
    );
\data_out[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_out[31]_i_5_n_0\
    );
\data_out[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \data_out[31]_i_6_n_0\
    );
\data_out[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \state__0\(6),
      I1 => state15_in,
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      O => \data_out[31]_i_7_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(3),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBF0FFFFFF"
    )
        port map (
      I0 => \data_index[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[3]_i_2_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[4]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[28]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(4),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECEEEEE44C44444"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[4]_i_2_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[5]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[29]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(5),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[23]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[5]_i_2_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[6]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[30]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(6),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[2]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[23]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[6]_i_2_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(7),
      O => \data_out[7]_i_1_n_0\
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBF0FFFFFF"
    )
        port map (
      I0 => \data_out[23]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \data_out[31]_i_7_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \data_out[7]_i_2_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[8]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[11]_i_2_n_0\,
      I3 => \data_index[3]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(8),
      O => \data_out[8]_i_1_n_0\
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECEEEEE44C44444"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[8]_i_2_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => \data_out[9]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[11]_i_2_n_0\,
      I3 => \data_out[25]_i_3_n_0\,
      I4 => \^bus_4bit_reg\,
      I5 => \^data_in_rx_fifo\(9),
      O => \data_out[9]_i_1_n_0\
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FCFC30B83030"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[1]\,
      I1 => \^bus_4bit_reg\,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[27]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[9]_i_2_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(0),
      R => rst1
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[10]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(10),
      R => rst1
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[11]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(11),
      R => rst1
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[12]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(12),
      R => rst1
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[13]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(13),
      R => rst1
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[14]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(14),
      R => rst1
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[15]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(15),
      R => rst1
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(16),
      R => rst1
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(17),
      R => rst1
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(18),
      R => rst1
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[19]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(19),
      R => rst1
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(1),
      R => rst1
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[20]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(20),
      R => rst1
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[21]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(21),
      R => rst1
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[22]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(22),
      R => rst1
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[23]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(23),
      R => rst1
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(24),
      R => rst1
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(25),
      R => rst1
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[26]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(26),
      R => rst1
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[27]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(27),
      R => rst1
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[28]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(28),
      R => rst1
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[29]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(29),
      R => rst1
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(2),
      R => rst1
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[30]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(30),
      R => rst1
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[31]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(31),
      R => rst1
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(3),
      R => rst1
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(4),
      R => rst1
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(5),
      R => rst1
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(6),
      R => rst1
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(7),
      R => rst1
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[8]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(8),
      R => rst1
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[9]_i_1_n_0\,
      Q => \^data_in_rx_fifo\(9),
      R => rst1
    );
\drt_bit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \drt_bit_reg_n_0_[0]\,
      O => drt_bit(0)
    );
\drt_bit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[1]\,
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \state__0\(3),
      O => drt_bit(1)
    );
\drt_bit[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[1]\,
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \state__0\(3),
      I3 => \drt_bit_reg_n_0_[2]\,
      O => drt_bit(2)
    );
\drt_bit[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[4]_i_2_n_0\,
      I2 => \state__0\(4),
      I3 => \drt_bit[3]_i_3_n_0\,
      I4 => \state__0\(2),
      I5 => \state__0\(3),
      O => \drt_bit[3]_i_1_n_0\
    );
\drt_bit[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[2]\,
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => \state__0\(3),
      I4 => \drt_bit_reg_n_0_[3]\,
      O => drt_bit(3)
    );
\drt_bit[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \drt_bit[3]_i_3_n_0\
    );
\drt_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(0),
      Q => \drt_bit_reg_n_0_[0]\,
      R => rst1
    );
\drt_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(1),
      Q => \drt_bit_reg_n_0_[1]\,
      R => rst1
    );
\drt_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(2),
      Q => \drt_bit_reg_n_0_[2]\,
      R => rst1
    );
\drt_bit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(3),
      Q => \drt_bit_reg_n_0_[3]\,
      R => rst1
    );
\drt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_bit_reg_n_0_[1]\,
      I2 => \state__0\(3),
      I3 => \drt_bit_reg_n_0_[0]\,
      I4 => \drt_reg[3]_i_2_n_0\,
      I5 => \drt_reg__0\(0),
      O => \drt_reg[0]_i_1_n_0\
    );
\drt_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \state__0\(3),
      I3 => \drt_bit_reg_n_0_[1]\,
      I4 => \drt_reg[3]_i_2_n_0\,
      I5 => \drt_reg__0\(1),
      O => \drt_reg[1]_i_1_n_0\
    );
\drt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_bit_reg_n_0_[1]\,
      I2 => \state__0\(3),
      I3 => \drt_bit_reg_n_0_[0]\,
      I4 => \drt_reg[3]_i_2_n_0\,
      I5 => \drt_reg__0\(2),
      O => \drt_reg[2]_i_1_n_0\
    );
\drt_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => \state__0\(3),
      I4 => \drt_reg[3]_i_2_n_0\,
      I5 => \drt_reg__0\(3),
      O => \drt_reg[3]_i_1_n_0\
    );
\drt_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => clock_posedge,
      I1 => \drt_reg[3]_i_3_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \crc_bit[3]_i_3_n_0\,
      I5 => \drt_reg[3]_i_4_n_0\,
      O => \drt_reg[3]_i_2_n_0\
    );
\drt_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[2]\,
      I1 => \drt_bit_reg_n_0_[3]\,
      O => \drt_reg[3]_i_3_n_0\
    );
\drt_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(4),
      O => \drt_reg[3]_i_4_n_0\
    );
\drt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[0]_i_1_n_0\,
      Q => \drt_reg__0\(0),
      R => rst1
    );
\drt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[1]_i_1_n_0\,
      Q => \drt_reg__0\(1),
      R => rst1
    );
\drt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[2]_i_1_n_0\,
      Q => \drt_reg__0\(2),
      R => rst1
    );
\drt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[3]_i_1_n_0\,
      Q => \drt_reg__0\(3),
      R => rst1
    );
\int_status_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF010"
    )
        port map (
      I0 => \^data_busy\,
      I1 => \^data_crc_ok\,
      I2 => \int_status_o_reg[1]\,
      I3 => \int_status_o_reg[1]_0\,
      I4 => data_int_status(0),
      O => crc_ok_reg_0
    );
\last_din[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \last_din[0]_i_2_n_0\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      O => last_din(0)
    );
\last_din[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \data_index_reg[1]_0\
    );
\last_din[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \data_index_reg_n_0_[3]\,
      O => \data_index_reg[1]_1\
    );
\last_din[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00EEF0EEF0EE"
    )
        port map (
      I0 => \last_din[0]_i_3_n_0\,
      I1 => \last_din_reg[0]_0\,
      I2 => \last_din_reg[0]_1\,
      I3 => \^transf_cnt_reg[1]_0\,
      I4 => \last_din_reg[0]_2\,
      I5 => \^bus_4bit_reg\,
      O => \last_din[0]_i_2_n_0\
    );
\last_din[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACACAAC"
    )
        port map (
      I0 => \last_din[0]_i_2_0\,
      I1 => \last_din[0]_i_2_1\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \^bus_4bit_reg\,
      O => \last_din[0]_i_3_n_0\
    );
\last_din[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F8FF008888"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \DAT_dat_reg_reg_n_0_[1]\,
      I2 => \last_din[1]_i_2_n_0\,
      I3 => \last_din[1]_i_3_n_0\,
      I4 => \state__0\(1),
      I5 => \^transf_cnt_reg[1]_0\,
      O => last_din(1)
    );
\last_din[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0AC000000000"
    )
        port map (
      I0 => dout(4),
      I1 => dout(2),
      I2 => \^byte_alignment_reg_reg[1]_0\,
      I3 => \^byte_alignment_reg_reg[0]_0\,
      I4 => \last_din[1]_i_4_n_0\,
      I5 => \state__0\(1),
      O => \last_din[1]_i_2_n_0\
    );
\last_din[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5D"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \last_din_reg[1]_0\,
      I2 => \^q\(2),
      I3 => \last_din_reg[1]_1\,
      O => \last_din[1]_i_3_n_0\
    );
\last_din[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F55555DD"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => dout(6),
      I2 => dout(0),
      I3 => \^byte_alignment_reg_reg[1]_0\,
      I4 => \^byte_alignment_reg_reg[0]_0\,
      O => \last_din[1]_i_4_n_0\
    );
\last_din[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F8FF008888"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \last_din[2]_i_2_n_0\,
      I3 => \last_din[2]_i_3_n_0\,
      I4 => \state__0\(1),
      I5 => \^transf_cnt_reg[1]_0\,
      O => last_din(2)
    );
\last_din[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0AC000000000"
    )
        port map (
      I0 => dout(5),
      I1 => dout(3),
      I2 => \^byte_alignment_reg_reg[1]_0\,
      I3 => \^byte_alignment_reg_reg[0]_0\,
      I4 => \last_din[2]_i_5_n_0\,
      I5 => \state__0\(1),
      O => \last_din[2]_i_2_n_0\
    );
\last_din[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5D"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \last_din_reg[2]_0\,
      I2 => \^q\(2),
      I3 => \last_din_reg[2]_1\,
      O => \last_din[2]_i_3_n_0\
    );
\last_din[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \data_index[4]_i_7_n_0\,
      I1 => \last_din[2]_i_8_n_0\,
      I2 => transf_cnt(1),
      I3 => transf_cnt(0),
      I4 => \data_index[4]_i_8_n_0\,
      I5 => \last_din[2]_i_9_n_0\,
      O => \^transf_cnt_reg[1]_0\
    );
\last_din[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F55555DD"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => dout(7),
      I2 => dout(1),
      I3 => \^byte_alignment_reg_reg[1]_0\,
      I4 => \^byte_alignment_reg_reg[0]_0\,
      O => \last_din[2]_i_5_n_0\
    );
\last_din[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => transf_cnt(3),
      O => \last_din[2]_i_8_n_0\
    );
\last_din[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => transf_cnt(5),
      I2 => transf_cnt(4),
      I3 => transf_cnt(6),
      O => \last_din[2]_i_9_n_0\
    );
\last_din[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(3),
      I3 => \state__0\(4),
      I4 => clock_posedge,
      I5 => \last_din[3]_i_3_n_0\,
      O => \last_din[3]_i_1_n_0\
    );
\last_din[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      I3 => \data_cycles__0\(15),
      O => \last_din[3]_i_10_n_0\
    );
\last_din[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(12),
      I1 => transf_cnt(12),
      I2 => transf_cnt(13),
      I3 => \data_cycles__0\(13),
      O => \last_din[3]_i_11_n_0\
    );
\last_din[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(10),
      I1 => transf_cnt(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      O => \last_din[3]_i_12_n_0\
    );
\last_din[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(9),
      I3 => \data_cycles__0\(9),
      O => \last_din[3]_i_13_n_0\
    );
\last_din[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(14),
      I1 => \data_cycles__0\(14),
      I2 => \data_cycles__0\(15),
      I3 => transf_cnt(15),
      O => \last_din[3]_i_14_n_0\
    );
\last_din[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(12),
      I1 => \data_cycles__0\(12),
      I2 => transf_cnt(13),
      I3 => \data_cycles__0\(13),
      O => \last_din[3]_i_15_n_0\
    );
\last_din[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => \data_cycles__0\(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      O => \last_din[3]_i_16_n_0\
    );
\last_din[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(8),
      I1 => \data_cycles__0\(8),
      I2 => transf_cnt(9),
      I3 => \data_cycles__0\(9),
      O => \last_din[3]_i_17_n_0\
    );
\last_din[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(6),
      I1 => transf_cnt(6),
      I2 => transf_cnt(7),
      I3 => \data_cycles__0\(7),
      O => \last_din[3]_i_18_n_0\
    );
\last_din[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => \last_din[3]_i_19_n_0\
    );
\last_din[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \last_din_reg[3]_0\,
      I1 => \DAT_dat_reg_reg_n_0_[3]\,
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      O => last_din(3)
    );
\last_din[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \last_din[3]_i_20_n_0\
    );
\last_din[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => \last_din[3]_i_21_n_0\
    );
\last_din[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(6),
      I1 => \data_cycles__0\(6),
      I2 => transf_cnt(7),
      I3 => \data_cycles__0\(7),
      O => \last_din[3]_i_22_n_0\
    );
\last_din[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => \data_cycles__0\(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => \last_din[3]_i_23_n_0\
    );
\last_din[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => \data_cycles__0\(2),
      I2 => transf_cnt(3),
      I3 => \data_cycles__0\(3),
      O => \last_din[3]_i_24_n_0\
    );
\last_din[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => \last_din[3]_i_25_n_0\
    );
\last_din[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00FFD800"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => state19_in,
      I2 => transf_cnt(0),
      I3 => \state__0\(1),
      I4 => \state__0\(5),
      I5 => \state__0\(6),
      O => \last_din[3]_i_3_n_0\
    );
\last_din_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(0),
      Q => \last_din_reg_n_0_[0]\,
      R => rst1
    );
\last_din_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(1),
      Q => p_0_in,
      R => rst1
    );
\last_din_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(2),
      Q => p_0_in1_in,
      R => rst1
    );
\last_din_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(3),
      Q => p_0_in4_in,
      R => rst1
    );
\last_din_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_din_reg[3]_i_9_n_0\,
      CO(3) => state19_in,
      CO(2) => \last_din_reg[3]_i_5_n_1\,
      CO(1) => \last_din_reg[3]_i_5_n_2\,
      CO(0) => \last_din_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \last_din[3]_i_10_n_0\,
      DI(2) => \last_din[3]_i_11_n_0\,
      DI(1) => \last_din[3]_i_12_n_0\,
      DI(0) => \last_din[3]_i_13_n_0\,
      O(3 downto 0) => \NLW_last_din_reg[3]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_din[3]_i_14_n_0\,
      S(2) => \last_din[3]_i_15_n_0\,
      S(1) => \last_din[3]_i_16_n_0\,
      S(0) => \last_din[3]_i_17_n_0\
    );
\last_din_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \last_din_reg[3]_i_9_n_0\,
      CO(2) => \last_din_reg[3]_i_9_n_1\,
      CO(1) => \last_din_reg[3]_i_9_n_2\,
      CO(0) => \last_din_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \last_din[3]_i_18_n_0\,
      DI(2) => \last_din[3]_i_19_n_0\,
      DI(1) => \last_din[3]_i_20_n_0\,
      DI(0) => \last_din[3]_i_21_n_0\,
      O(3 downto 0) => \NLW_last_din_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_din[3]_i_22_n_0\,
      S(2) => \last_din[3]_i_23_n_0\,
      S(1) => \last_din[3]_i_24_n_0\,
      S(0) => \last_din[3]_i_25_n_0\
    );
rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => \state__0\(1),
      I2 => p_1_in2_in,
      I3 => rd12_out,
      I4 => \^tx_fifo_re\,
      O => rd_i_1_n_0
    );
rd_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_10_n_0
    );
rd_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_11_n_0
    );
rd_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_14_n_0
    );
rd_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_15_n_0
    );
rd_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_16_n_0
    );
rd_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_17_n_0
    );
rd_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(15),
      O => rd_i_19_n_0
    );
rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF757F7F7F"
    )
        port map (
      I0 => state19_in,
      I1 => rd1,
      I2 => \^bus_4bit_reg\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_out[25]_i_3_n_0\,
      O => rd_i_2_n_0
    );
rd_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(14),
      O => rd_i_20_n_0
    );
rd_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      I3 => rd2(15),
      O => rd_i_22_n_0
    );
rd_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(12),
      I1 => transf_cnt(12),
      I2 => transf_cnt(13),
      I3 => rd2(13),
      O => rd_i_23_n_0
    );
rd_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(10),
      I1 => transf_cnt(10),
      I2 => transf_cnt(11),
      I3 => rd2(11),
      O => rd_i_24_n_0
    );
rd_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(9),
      I3 => rd2(9),
      O => rd_i_25_n_0
    );
rd_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(14),
      I1 => rd2(14),
      I2 => transf_cnt(15),
      I3 => rd2(15),
      O => rd_i_26_n_0
    );
rd_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(12),
      I1 => rd2(12),
      I2 => transf_cnt(13),
      I3 => rd2(13),
      O => rd_i_27_n_0
    );
rd_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => rd2(10),
      I2 => transf_cnt(11),
      I3 => rd2(11),
      O => rd_i_28_n_0
    );
rd_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(8),
      I1 => rd2(8),
      I2 => transf_cnt(9),
      I3 => rd2(9),
      O => rd_i_29_n_0
    );
rd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => transf_cnt(1),
      I1 => \data_index[4]_i_8_n_0\,
      I2 => \data_index[4]_i_7_n_0\,
      I3 => \last_din[2]_i_9_n_0\,
      I4 => transf_cnt(2),
      I5 => transf_cnt(3),
      O => p_1_in2_in
    );
rd_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(13),
      O => rd_i_31_n_0
    );
rd_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(12),
      O => rd_i_32_n_0
    );
rd_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(11),
      O => rd_i_33_n_0
    );
rd_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(10),
      O => rd_i_34_n_0
    );
rd_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(6),
      I1 => transf_cnt(6),
      I2 => transf_cnt(7),
      I3 => rd2(7),
      O => rd_i_35_n_0
    );
rd_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(4),
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => rd2(5),
      O => rd_i_36_n_0
    );
rd_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rd2(2),
      I1 => transf_cnt(2),
      I2 => transf_cnt(3),
      I3 => rd2(3),
      O => rd_i_37_n_0
    );
rd_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      I2 => transf_cnt(0),
      O => rd_i_38_n_0
    );
rd_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(6),
      I1 => rd2(6),
      I2 => transf_cnt(7),
      I3 => rd2(7),
      O => rd_i_39_n_0
    );
rd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[4]_i_2_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => rd_i_6_n_0,
      O => rd12_out
    );
rd_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => rd2(4),
      I2 => transf_cnt(5),
      I3 => rd2(5),
      O => rd_i_40_n_0
    );
rd_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => rd2(2),
      I2 => transf_cnt(3),
      I3 => rd2(3),
      O => rd_i_41_n_0
    );
rd_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => rd_i_42_n_0
    );
rd_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(9),
      O => rd_i_44_n_0
    );
rd_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(8),
      O => rd_i_45_n_0
    );
rd_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(7),
      O => rd_i_46_n_0
    );
rd_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(6),
      O => rd_i_47_n_0
    );
rd_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(5),
      O => rd_i_48_n_0
    );
rd_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => rd_i_49_n_0
    );
rd_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(3),
      O => rd_i_50_n_0
    );
rd_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(2),
      O => rd_i_51_n_0
    );
rd_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(3),
      O => rd_i_6_n_0
    );
rd_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd2(17)
    );
rd_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_reg_i_12_n_1,
      O => rd_i_9_n_0
    );
rd_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => rd_i_1_n_0,
      Q => \^tx_fifo_re\,
      R => rst1
    );
rd_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_18_n_0,
      CO(3) => NLW_rd_reg_i_12_CO_UNCONNECTED(3),
      CO(2) => rd_reg_i_12_n_1,
      CO(1) => NLW_rd_reg_i_12_CO_UNCONNECTED(1),
      CO(0) => rd_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \data_cycles__0\(15 downto 14),
      O(3 downto 2) => NLW_rd_reg_i_12_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => rd2(15 downto 14),
      S(3 downto 2) => B"01",
      S(1) => rd_i_19_n_0,
      S(0) => rd_i_20_n_0
    );
rd_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_21_n_0,
      CO(3) => rd_reg_i_13_n_0,
      CO(2) => rd_reg_i_13_n_1,
      CO(1) => rd_reg_i_13_n_2,
      CO(0) => rd_reg_i_13_n_3,
      CYINIT => '0',
      DI(3) => rd_i_22_n_0,
      DI(2) => rd_i_23_n_0,
      DI(1) => rd_i_24_n_0,
      DI(0) => rd_i_25_n_0,
      O(3 downto 0) => NLW_rd_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_26_n_0,
      S(2) => rd_i_27_n_0,
      S(1) => rd_i_28_n_0,
      S(0) => rd_i_29_n_0
    );
rd_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_30_n_0,
      CO(3) => rd_reg_i_18_n_0,
      CO(2) => rd_reg_i_18_n_1,
      CO(1) => rd_reg_i_18_n_2,
      CO(0) => rd_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_cycles__0\(13 downto 10),
      O(3 downto 0) => rd2(13 downto 10),
      S(3) => rd_i_31_n_0,
      S(2) => rd_i_32_n_0,
      S(1) => rd_i_33_n_0,
      S(0) => rd_i_34_n_0
    );
rd_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_reg_i_21_n_0,
      CO(2) => rd_reg_i_21_n_1,
      CO(1) => rd_reg_i_21_n_2,
      CO(0) => rd_reg_i_21_n_3,
      CYINIT => '1',
      DI(3) => rd_i_35_n_0,
      DI(2) => rd_i_36_n_0,
      DI(1) => rd_i_37_n_0,
      DI(0) => rd_i_38_n_0,
      O(3 downto 0) => NLW_rd_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_39_n_0,
      S(2) => rd_i_40_n_0,
      S(1) => rd_i_41_n_0,
      S(0) => rd_i_42_n_0
    );
rd_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_43_n_0,
      CO(3) => rd_reg_i_30_n_0,
      CO(2) => rd_reg_i_30_n_1,
      CO(1) => rd_reg_i_30_n_2,
      CO(0) => rd_reg_i_30_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_cycles__0\(9 downto 6),
      O(3 downto 0) => rd2(9 downto 6),
      S(3) => rd_i_44_n_0,
      S(2) => rd_i_45_n_0,
      S(1) => rd_i_46_n_0,
      S(0) => rd_i_47_n_0
    );
rd_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_reg_i_43_n_0,
      CO(2) => rd_reg_i_43_n_1,
      CO(1) => rd_reg_i_43_n_2,
      CO(0) => rd_reg_i_43_n_3,
      CYINIT => \data_cycles__0\(1),
      DI(3 downto 0) => \data_cycles__0\(5 downto 2),
      O(3 downto 0) => rd2(5 downto 2),
      S(3) => rd_i_48_n_0,
      S(2) => rd_i_49_n_0,
      S(1) => rd_i_50_n_0,
      S(0) => rd_i_51_n_0
    );
rd_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_7_n_0,
      CO(3) => rd1,
      CO(2) => rd_reg_i_5_n_1,
      CO(1) => rd_reg_i_5_n_2,
      CO(0) => rd_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => rd2(17),
      DI(2) => rd_i_9_n_0,
      DI(1) => rd_i_10_n_0,
      DI(0) => rd_i_11_n_0,
      O(3 downto 0) => NLW_rd_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => rd_reg_i_12_n_1,
      S(2) => rd_reg_i_12_n_1,
      S(1) => rd_reg_i_12_n_1,
      S(0) => rd_reg_i_12_n_1
    );
rd_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_13_n_0,
      CO(3) => rd_reg_i_7_n_0,
      CO(2) => rd_reg_i_7_n_1,
      CO(1) => rd_reg_i_7_n_2,
      CO(0) => rd_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => rd_i_14_n_0,
      DI(2) => rd_i_15_n_0,
      DI(1) => rd_i_16_n_0,
      DI(0) => rd_i_17_n_0,
      O(3 downto 0) => NLW_rd_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => rd_reg_i_12_n_1,
      S(2) => rd_reg_i_12_n_1,
      S(1) => rd_reg_i_12_n_1,
      S(0) => rd_reg_i_12_n_1
    );
sd_dat_reg_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => sd_dat_oe,
      I1 => sd_dat_reg_t_reg,
      I2 => cmd_start_tx,
      I3 => sd_dat_reg_t_reg_0(0),
      I4 => sd_dat_reg_t_reg_0(1),
      I5 => sd_dat_reg_t_reg_1,
      O => DAT_oe_o_reg_0
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAA883"
    )
        port map (
      I0 => \state[0]_i_2__0_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      I4 => \state[0]_i_3_n_0\,
      I5 => \state__0\(0),
      O => \p_0_in__0\(0)
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFEFEEEF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \transf_cnt[15]_i_4_n_0\,
      I2 => state134_out,
      I3 => \state__0\(5),
      I4 => \state__0\(4),
      I5 => \state__0\(6),
      O => \state[0]_i_2__0_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(6),
      I2 => \state__0\(5),
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000800C800080"
    )
        port map (
      I0 => state134_out,
      I1 => \state[1]_i_2__0_n_0\,
      I2 => \state__0\(4),
      I3 => \state__0\(0),
      I4 => d_write,
      I5 => d_read,
      O => \p_0_in__0\(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \state__0\(5),
      I4 => \state__0\(6),
      O => \state[1]_i_2__0_n_0\
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(4),
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      I5 => \state[4]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(4),
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      I5 => \state[4]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      I2 => \state__0\(5),
      I3 => \state__0\(4),
      I4 => \state__0\(0),
      I5 => \transf_cnt[15]_i_4_n_0\,
      O => \^data_busy\
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \state__0\(0),
      I4 => \state[4]_i_2_n_0\,
      I5 => \state__0\(4),
      O => \p_0_in__0\(4)
    );
\state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state__0\(6),
      O => \state[4]_i_2_n_0\
    );
\state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066264404"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(0),
      I2 => d_write,
      I3 => d_read,
      I4 => state134_out,
      I5 => \state[5]_i_3_n_0\,
      O => \p_0_in__0\(5)
    );
\state[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => \state[5]_i_5_n_0\,
      I2 => \state[5]_i_6_n_0\,
      I3 => \state[5]_i_7_n_0\,
      I4 => \^data_crc_ok\,
      O => state134_out
    );
\state[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \state__0\(5),
      I4 => \state__0\(4),
      O => \state[5]_i_3_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[8]\,
      I1 => \blkcnt_reg_reg_n_0_[9]\,
      I2 => \blkcnt_reg_reg_n_0_[10]\,
      I3 => \blkcnt_reg_reg_n_0_[11]\,
      O => \state[5]_i_4_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[12]\,
      I1 => \blkcnt_reg_reg_n_0_[13]\,
      I2 => \blkcnt_reg_reg_n_0_[15]\,
      I3 => \blkcnt_reg_reg_n_0_[14]\,
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[0]\,
      I1 => \blkcnt_reg_reg_n_0_[1]\,
      I2 => \blkcnt_reg_reg_n_0_[2]\,
      I3 => \blkcnt_reg_reg_n_0_[3]\,
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[4]\,
      I1 => \blkcnt_reg_reg_n_0_[5]\,
      I2 => \blkcnt_reg_reg_n_0_[6]\,
      I3 => \blkcnt_reg_reg_n_0_[7]\,
      O => \state[5]_i_7_n_0\
    );
\state[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]_i_8_n_3\,
      I1 => state19_in,
      I2 => \DAT_dat_o_reg[3]_i_9_n_2\,
      I3 => \state__0\(1),
      I4 => state1,
      I5 => p_1_in2_in,
      O => \state[6]_i_10_n_0\
    );
\state[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \state__0\(6),
      O => \state[6]_i_12_n_0\
    );
\state[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \state__0\(6),
      O => \state[6]_i_13_n_0\
    );
\state[6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg[6]_i_16_n_2\,
      O => \state[6]_i_17_n_0\
    );
\state[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => state20_in(15),
      I1 => state20_in(16),
      I2 => transf_cnt(15),
      O => \state[6]_i_19_n_0\
    );
\state[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => state20_in(13),
      I2 => transf_cnt(12),
      I3 => state20_in(12),
      I4 => transf_cnt(14),
      I5 => state20_in(14),
      O => \state[6]_i_20_n_0\
    );
\state[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_30_n_4\,
      I1 => transf_cnt(14),
      I2 => transf_cnt(15),
      I3 => \state_reg[6]_i_16_n_7\,
      O => \state[6]_i_22_n_0\
    );
\state[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_30_n_6\,
      I1 => transf_cnt(12),
      I2 => transf_cnt(13),
      I3 => \state_reg[6]_i_30_n_5\,
      O => \state[6]_i_23_n_0\
    );
\state[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_45_n_4\,
      I1 => transf_cnt(10),
      I2 => transf_cnt(11),
      I3 => \state_reg[6]_i_30_n_7\,
      O => \state[6]_i_24_n_0\
    );
\state[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_45_n_6\,
      I1 => transf_cnt(8),
      I2 => transf_cnt(9),
      I3 => \state_reg[6]_i_45_n_5\,
      O => \state[6]_i_25_n_0\
    );
\state[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => \state_reg[6]_i_16_n_7\,
      I2 => \state_reg[6]_i_30_n_4\,
      I3 => transf_cnt(14),
      O => \state[6]_i_26_n_0\
    );
\state[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => \state_reg[6]_i_30_n_5\,
      I2 => \state_reg[6]_i_30_n_6\,
      I3 => transf_cnt(12),
      O => \state[6]_i_27_n_0\
    );
\state[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => \state_reg[6]_i_30_n_7\,
      I2 => \state_reg[6]_i_45_n_4\,
      I3 => transf_cnt(10),
      O => \state[6]_i_28_n_0\
    );
\state[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => \state_reg[6]_i_45_n_5\,
      I2 => \state_reg[6]_i_45_n_6\,
      I3 => transf_cnt(8),
      O => \state[6]_i_29_n_0\
    );
\state[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[6]_i_4_n_0\,
      I2 => \state[6]_i_5_n_0\,
      I3 => \state[6]_i_6_n_0\,
      I4 => \state[6]_i_7_n_0\,
      I5 => \state[6]_i_8_n_0\,
      O => \state[6]_i_2__0_n_0\
    );
\state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(3),
      I2 => \state__0\(6),
      I3 => \state__0\(5),
      I4 => \state__0\(0),
      I5 => \state[6]_i_9_n_0\,
      O => \p_0_in__0\(6)
    );
\state[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => state20_in(10),
      I2 => transf_cnt(9),
      I3 => state20_in(9),
      I4 => transf_cnt(11),
      I5 => state20_in(11),
      O => \state[6]_i_31_n_0\
    );
\state[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => state20_in(7),
      I2 => transf_cnt(6),
      I3 => state20_in(6),
      I4 => transf_cnt(8),
      I5 => state20_in(8),
      O => \state[6]_i_32_n_0\
    );
\state[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => state20_in(4),
      I2 => transf_cnt(3),
      I3 => state20_in(3),
      I4 => transf_cnt(5),
      I5 => state20_in(5),
      O => \state[6]_i_33_n_0\
    );
\state[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00828200"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => state20_in(2),
      I2 => transf_cnt(2),
      I3 => transf_cnt(1),
      I4 => \data_cycles__0\(1),
      O => \state[6]_i_34_n_0\
    );
\state[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_48_n_4\,
      I1 => transf_cnt(6),
      I2 => transf_cnt(7),
      I3 => \state_reg[6]_i_45_n_7\,
      O => \state[6]_i_37_n_0\
    );
\state[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \state_reg[6]_i_48_n_6\,
      I1 => transf_cnt(4),
      I2 => transf_cnt(5),
      I3 => \state_reg[6]_i_48_n_5\,
      O => \state[6]_i_38_n_0\
    );
\state[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => transf_cnt(3),
      I3 => \state_reg[6]_i_48_n_7\,
      O => \state[6]_i_39_n_0\
    );
\state[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[2]\,
      I1 => \drt_bit_reg_n_0_[3]\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => \drt_bit_reg_n_0_[0]\,
      I4 => \state__0\(3),
      O => \state[6]_i_4_n_0\
    );
\state[6]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      O => \state[6]_i_40_n_0\
    );
\state[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => \state_reg[6]_i_45_n_7\,
      I2 => \state_reg[6]_i_48_n_4\,
      I3 => transf_cnt(6),
      O => \state[6]_i_41_n_0\
    );
\state[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => \state_reg[6]_i_48_n_5\,
      I2 => \state_reg[6]_i_48_n_6\,
      I3 => transf_cnt(4),
      O => \state[6]_i_42_n_0\
    );
\state[6]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => \data_cycles__0\(2),
      I2 => \state_reg[6]_i_48_n_7\,
      I3 => transf_cnt(3),
      O => \state[6]_i_43_n_0\
    );
\state[6]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => transf_cnt(1),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(0),
      O => \state[6]_i_44_n_0\
    );
\state[6]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \state[6]_i_49_n_0\
    );
\state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAAEEAFFFFAEEA"
    )
        port map (
      I0 => \state[6]_i_10_n_0\,
      I1 => \state__0\(0),
      I2 => d_write,
      I3 => d_read,
      I4 => \state__0\(2),
      I5 => \^dat_dat_reg_reg[0]_0\(0),
      O => \state[6]_i_5_n_0\
    );
\state[6]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \state[6]_i_50_n_0\
    );
\state[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => state122_in,
      I3 => state15_in,
      I4 => \state__0\(6),
      I5 => state118_in,
      O => \state[6]_i_6_n_0\
    );
\state[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state[6]_i_12_n_0\,
      I4 => \state[6]_i_13_n_0\,
      O => \state[6]_i_7_n_0\
    );
\state[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      O => \state[6]_i_8_n_0\
    );
\state[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => \state[6]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => \state__0\(0),
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(2),
      Q => \state__0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(3),
      Q => \state__0\(3),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(4),
      Q => \state__0\(4),
      R => SR(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(5),
      Q => \state__0\(5),
      R => SR(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(6),
      Q => \state__0\(6),
      R => SR(0)
    );
\state_reg[6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_15_n_0\,
      CO(3 downto 1) => \NLW_state_reg[6]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state118_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \state_reg[6]_i_16_n_2\,
      O(3 downto 0) => \NLW_state_reg[6]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state[6]_i_17_n_0\
    );
\state_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_18_n_0\,
      CO(3 downto 2) => \NLW_state_reg[6]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => state1,
      CO(0) => \state_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \state[6]_i_19_n_0\,
      S(0) => \state[6]_i_20_n_0\
    );
\state_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_21_n_0\,
      CO(3) => \state_reg[6]_i_15_n_0\,
      CO(2) => \state_reg[6]_i_15_n_1\,
      CO(1) => \state_reg[6]_i_15_n_2\,
      CO(0) => \state_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \state[6]_i_22_n_0\,
      DI(2) => \state[6]_i_23_n_0\,
      DI(1) => \state[6]_i_24_n_0\,
      DI(0) => \state[6]_i_25_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_26_n_0\,
      S(2) => \state[6]_i_27_n_0\,
      S(1) => \state[6]_i_28_n_0\,
      S(0) => \state[6]_i_29_n_0\
    );
\state_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_30_n_0\,
      CO(3 downto 2) => \NLW_state_reg[6]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_reg[6]_i_16_n_2\,
      CO(0) => \NLW_state_reg[6]_i_16_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_state_reg[6]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => \state_reg[6]_i_16_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_cycles__0\(15)
    );
\state_reg[6]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_18_n_0\,
      CO(2) => \state_reg[6]_i_18_n_1\,
      CO(1) => \state_reg[6]_i_18_n_2\,
      CO(0) => \state_reg[6]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_31_n_0\,
      S(2) => \state[6]_i_32_n_0\,
      S(1) => \state[6]_i_33_n_0\,
      S(0) => \state[6]_i_34_n_0\
    );
\state_reg[6]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_21_n_0\,
      CO(2) => \state_reg[6]_i_21_n_1\,
      CO(1) => \state_reg[6]_i_21_n_2\,
      CO(0) => \state_reg[6]_i_21_n_3\,
      CYINIT => '1',
      DI(3) => \state[6]_i_37_n_0\,
      DI(2) => \state[6]_i_38_n_0\,
      DI(1) => \state[6]_i_39_n_0\,
      DI(0) => \state[6]_i_40_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_41_n_0\,
      S(2) => \state[6]_i_42_n_0\,
      S(1) => \state[6]_i_43_n_0\,
      S(0) => \state[6]_i_44_n_0\
    );
\state_reg[6]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_45_n_0\,
      CO(3) => \state_reg[6]_i_30_n_0\,
      CO(2) => \state_reg[6]_i_30_n_1\,
      CO(1) => \state_reg[6]_i_30_n_2\,
      CO(0) => \state_reg[6]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[6]_i_30_n_4\,
      O(2) => \state_reg[6]_i_30_n_5\,
      O(1) => \state_reg[6]_i_30_n_6\,
      O(0) => \state_reg[6]_i_30_n_7\,
      S(3 downto 0) => \data_cycles__0\(14 downto 11)
    );
\state_reg[6]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_36_n_0\,
      CO(3) => \NLW_state_reg[6]_i_35_CO_UNCONNECTED\(3),
      CO(2) => state20_in(16),
      CO(1) => \NLW_state_reg[6]_i_35_CO_UNCONNECTED\(1),
      CO(0) => \state_reg[6]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_state_reg[6]_i_35_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => state20_in(15 downto 14),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \data_cycles__0\(15 downto 14)
    );
\state_reg[6]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_46_n_0\,
      CO(3) => \state_reg[6]_i_36_n_0\,
      CO(2) => \state_reg[6]_i_36_n_1\,
      CO(1) => \state_reg[6]_i_36_n_2\,
      CO(0) => \state_reg[6]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state20_in(13 downto 10),
      S(3 downto 0) => \data_cycles__0\(13 downto 10)
    );
\state_reg[6]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_48_n_0\,
      CO(3) => \state_reg[6]_i_45_n_0\,
      CO(2) => \state_reg[6]_i_45_n_1\,
      CO(1) => \state_reg[6]_i_45_n_2\,
      CO(0) => \state_reg[6]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[6]_i_45_n_4\,
      O(2) => \state_reg[6]_i_45_n_5\,
      O(1) => \state_reg[6]_i_45_n_6\,
      O(0) => \state_reg[6]_i_45_n_7\,
      S(3 downto 0) => \data_cycles__0\(10 downto 7)
    );
\state_reg[6]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_47_n_0\,
      CO(3) => \state_reg[6]_i_46_n_0\,
      CO(2) => \state_reg[6]_i_46_n_1\,
      CO(1) => \state_reg[6]_i_46_n_2\,
      CO(0) => \state_reg[6]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state20_in(9 downto 6),
      S(3 downto 0) => \data_cycles__0\(9 downto 6)
    );
\state_reg[6]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_47_n_0\,
      CO(2) => \state_reg[6]_i_47_n_1\,
      CO(1) => \state_reg[6]_i_47_n_2\,
      CO(0) => \state_reg[6]_i_47_n_3\,
      CYINIT => \data_cycles__0\(1),
      DI(3) => '0',
      DI(2) => \data_cycles__0\(4),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => state20_in(5 downto 2),
      S(3) => \data_cycles__0\(5),
      S(2) => \state[6]_i_49_n_0\,
      S(1 downto 0) => \data_cycles__0\(3 downto 2)
    );
\state_reg[6]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_48_n_0\,
      CO(2) => \state_reg[6]_i_48_n_1\,
      CO(1) => \state_reg[6]_i_48_n_2\,
      CO(0) => \state_reg[6]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles__0\(4),
      DI(0) => '0',
      O(3) => \state_reg[6]_i_48_n_4\,
      O(2) => \state_reg[6]_i_48_n_5\,
      O(1) => \state_reg[6]_i_48_n_6\,
      O(0) => \state_reg[6]_i_48_n_7\,
      S(3 downto 2) => \data_cycles__0\(6 downto 5),
      S(1) => \state[6]_i_50_n_0\,
      S(0) => \data_cycles__0\(3)
    );
\transf_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => transf_cnt(0),
      O => \transf_cnt__0\(0)
    );
\transf_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(10),
      O => \transf_cnt__0\(10)
    );
\transf_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(11),
      O => \transf_cnt__0\(11)
    );
\transf_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(12),
      O => \transf_cnt__0\(12)
    );
\transf_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(13),
      O => \transf_cnt__0\(13)
    );
\transf_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(14),
      O => \transf_cnt__0\(14)
    );
\transf_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011F00000"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => \state__0\(1),
      I2 => \transf_cnt[15]_i_3_n_0\,
      I3 => \state__0\(0),
      I4 => clock_posedge,
      I5 => \transf_cnt[15]_i_4_n_0\,
      O => \transf_cnt[15]_i_1_n_0\
    );
\transf_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(15),
      O => \transf_cnt__0\(15)
    );
\transf_cnt[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003032C"
    )
        port map (
      I0 => \transf_cnt[15]_i_6_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(4),
      I3 => \state__0\(5),
      I4 => \state__0\(6),
      O => \transf_cnt[15]_i_3_n_0\
    );
\transf_cnt[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      O => \transf_cnt[15]_i_4_n_0\
    );
\transf_cnt[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => state134_out,
      O => \transf_cnt[15]_i_6_n_0\
    );
\transf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(1),
      O => \transf_cnt__0\(1)
    );
\transf_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(2),
      O => \transf_cnt__0\(2)
    );
\transf_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(3),
      O => \transf_cnt__0\(3)
    );
\transf_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(4),
      O => \transf_cnt__0\(4)
    );
\transf_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(5),
      O => \transf_cnt__0\(5)
    );
\transf_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(6),
      O => \transf_cnt__0\(6)
    );
\transf_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(7),
      O => \transf_cnt__0\(7)
    );
\transf_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(8),
      O => \transf_cnt__0\(8)
    );
\transf_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \state__0\(0),
      I3 => in20(9),
      O => \transf_cnt__0\(9)
    );
\transf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(0),
      Q => transf_cnt(0),
      R => rst1
    );
\transf_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(10),
      Q => transf_cnt(10),
      R => rst1
    );
\transf_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(11),
      Q => transf_cnt(11),
      R => rst1
    );
\transf_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(12),
      Q => transf_cnt(12),
      R => rst1
    );
\transf_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[8]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[12]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[12]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[12]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(12 downto 9),
      S(3 downto 0) => transf_cnt(12 downto 9)
    );
\transf_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(13),
      Q => transf_cnt(13),
      R => rst1
    );
\transf_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(14),
      Q => transf_cnt(14),
      R => rst1
    );
\transf_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(15),
      Q => transf_cnt(15),
      R => rst1
    );
\transf_cnt_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_transf_cnt_reg[15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \transf_cnt_reg[15]_i_5_n_2\,
      CO(0) => \transf_cnt_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_transf_cnt_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => in20(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => transf_cnt(15 downto 13)
    );
\transf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(1),
      Q => transf_cnt(1),
      R => rst1
    );
\transf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(2),
      Q => transf_cnt(2),
      R => rst1
    );
\transf_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(3),
      Q => transf_cnt(3),
      R => rst1
    );
\transf_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(4),
      Q => transf_cnt(4),
      R => rst1
    );
\transf_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \transf_cnt_reg[4]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[4]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[4]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[4]_i_2_n_3\,
      CYINIT => transf_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(4 downto 1),
      S(3 downto 0) => transf_cnt(4 downto 1)
    );
\transf_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(5),
      Q => transf_cnt(5),
      R => rst1
    );
\transf_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(6),
      Q => transf_cnt(6),
      R => rst1
    );
\transf_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(7),
      Q => transf_cnt(7),
      R => rst1
    );
\transf_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(8),
      Q => transf_cnt(8),
      R => rst1
    );
\transf_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[4]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[8]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[8]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[8]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(8 downto 5),
      S(3 downto 0) => transf_cnt(8 downto 5)
    );
\transf_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(9),
      Q => transf_cnt(9),
      R => rst1
    );
we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => we1,
      I1 => we_i_3_n_0,
      I2 => \data_index[3]_i_3_n_0\,
      I3 => we_i_4_n_0,
      I4 => we8_out,
      I5 => \^rx_fifo_we\,
      O => we_i_1_n_0
    );
we_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => rd2(15),
      I2 => rd_reg_i_12_n_1,
      O => we_i_12_n_0
    );
we_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd2(14),
      I1 => transf_cnt(14),
      I2 => rd2(13),
      I3 => transf_cnt(13),
      I4 => transf_cnt(12),
      I5 => rd2(12),
      O => we_i_13_n_0
    );
we_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd2(11),
      I1 => transf_cnt(11),
      I2 => rd2(10),
      I3 => transf_cnt(10),
      I4 => transf_cnt(9),
      I5 => rd2(9),
      O => we_i_14_n_0
    );
we_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd2(8),
      I1 => transf_cnt(8),
      I2 => rd2(7),
      I3 => transf_cnt(7),
      I4 => transf_cnt(6),
      I5 => rd2(6),
      O => we_i_15_n_0
    );
we_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd2(5),
      I1 => transf_cnt(5),
      I2 => rd2(4),
      I3 => transf_cnt(4),
      I4 => transf_cnt(3),
      I5 => rd2(3),
      O => we_i_16_n_0
    );
we_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00828200"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => rd2(2),
      I2 => transf_cnt(2),
      I3 => transf_cnt(1),
      I4 => \data_cycles__0\(1),
      O => we_i_17_n_0
    );
we_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[2]\,
      I1 => \blkcnt_reg_reg_n_0_[1]\,
      I2 => \blkcnt_reg_reg_n_0_[0]\,
      I3 => we_i_6_n_0,
      I4 => we_i_7_n_0,
      O => we1
    );
we_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^bus_4bit_reg\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[4]\,
      O => we_i_3_n_0
    );
we_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state15_in,
      I1 => \state__0\(6),
      O => we_i_4_n_0
    );
we_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FE00000"
    )
        port map (
      I0 => state122_in,
      I1 => state15_in,
      I2 => \state__0\(6),
      I3 => \state__0\(0),
      I4 => clock_posedge,
      I5 => \state[5]_i_3_n_0\,
      O => we8_out
    );
we_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[3]\,
      I1 => \blkcnt_reg_reg_n_0_[4]\,
      I2 => \blkcnt_reg_reg_n_0_[5]\,
      I3 => \blkcnt_reg_reg_n_0_[6]\,
      I4 => we_i_8_n_0,
      O => we_i_6_n_0
    );
we_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[11]\,
      I1 => \blkcnt_reg_reg_n_0_[12]\,
      I2 => \blkcnt_reg_reg_n_0_[13]\,
      I3 => \blkcnt_reg_reg_n_0_[14]\,
      I4 => \blkcnt_reg_reg_n_0_[15]\,
      I5 => we230_in,
      O => we_i_7_n_0
    );
we_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      I1 => \blkcnt_reg_reg_n_0_[9]\,
      I2 => \blkcnt_reg_reg_n_0_[8]\,
      I3 => \blkcnt_reg_reg_n_0_[7]\,
      O => we_i_8_n_0
    );
we_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => we_i_1_n_0,
      Q => \^rx_fifo_we\,
      R => rst1
    );
we_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_11_n_0,
      CO(3) => we_reg_i_10_n_0,
      CO(2) => we_reg_i_10_n_1,
      CO(1) => we_reg_i_10_n_2,
      CO(0) => we_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => rd_reg_i_12_n_1,
      S(2) => rd_reg_i_12_n_1,
      S(1) => we_i_12_n_0,
      S(0) => we_i_13_n_0
    );
we_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_11_n_0,
      CO(2) => we_reg_i_11_n_1,
      CO(1) => we_reg_i_11_n_2,
      CO(0) => we_reg_i_11_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_14_n_0,
      S(2) => we_i_15_n_0,
      S(1) => we_i_16_n_0,
      S(0) => we_i_17_n_0
    );
we_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_10_n_0,
      CO(3) => NLW_we_reg_i_9_CO_UNCONNECTED(3),
      CO(2) => we230_in,
      CO(1) => we_reg_i_9_n_2,
      CO(0) => we_reg_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => rd_reg_i_12_n_1,
      S(1) => rd_reg_i_12_n_1,
      S(0) => rd_reg_i_12_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sdc_controller is
  port (
    s_axi_bvalid_reg_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast_reg_0 : out STD_LOGIC;
    m_axi_wvalid_reg_0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sdio_clk : out STD_LOGIC;
    sdio_reset_reg_0 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sdio_cmd : inout STD_LOGIC;
    sdio_dat : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    clock : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wready : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sdio_cd : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    async_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sdc_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sdc_controller is
  signal \argument_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \argument_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \block_count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \block_count_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \block_size_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal bus_4bit_reg : STD_LOGIC;
  signal \clock_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_12_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal clock_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clock_cnt_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \clock_cnt_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \clock_cnt_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \clock_cnt_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal clock_data_in_i_1_n_0 : STD_LOGIC;
  signal clock_data_in_i_2_n_0 : STD_LOGIC;
  signal clock_data_in_i_3_n_0 : STD_LOGIC;
  signal clock_data_in_reg_n_0 : STD_LOGIC;
  signal \clock_divider_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \clock_divider_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal clock_posedge : STD_LOGIC;
  signal clock_posedge_i_1_n_0 : STD_LOGIC;
  signal clock_state : STD_LOGIC;
  signal clock_state_i_1_n_0 : STD_LOGIC;
  signal cmd : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal cmd_crc_ok : STD_LOGIC;
  signal cmd_finish : STD_LOGIC;
  signal cmd_index_ok : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal cmd_int_rst_i_1_n_0 : STD_LOGIC;
  signal cmd_int_rst_i_2_n_0 : STD_LOGIC;
  signal cmd_int_rst_i_3_n_0 : STD_LOGIC;
  signal cmd_int_rst_reg_n_0 : STD_LOGIC;
  signal cmd_int_status_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmd_response : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal cmd_serial_host0_n_0 : STD_LOGIC;
  signal cmd_serial_host0_n_2 : STD_LOGIC;
  signal cmd_setting : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_start_i_1_n_0 : STD_LOGIC;
  signal cmd_start_reg_n_0 : STD_LOGIC;
  signal cmd_start_tx : STD_LOGIC;
  signal \cmd_timeout_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_timeout_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_timeout_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \cmd_timeout_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \command_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \command_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \controller_setting_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \controller_setting_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \controller_setting_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \controller_setting_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \controller_setting_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal ctrl_rst : STD_LOGIC;
  signal ctrl_rst_i_1_n_0 : STD_LOGIC;
  signal d_read : STD_LOGIC;
  signal d_write : STD_LOGIC;
  signal data_busy : STD_LOGIC;
  signal data_crc_ok : STD_LOGIC;
  signal data_cycles10_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \data_cycles[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal data_in_rx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_int_enable_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal data_int_rst_i_1_n_0 : STD_LOGIC;
  signal data_int_rst_i_2_n_0 : STD_LOGIC;
  signal data_int_rst_reg_n_0 : STD_LOGIC;
  signal data_int_status : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_int_status_reg0 : STD_LOGIC;
  signal data_out_tx_fifo : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal data_start_rx : STD_LOGIC;
  signal data_start_tx : STD_LOGIC;
  signal \data_timeout_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_timeout_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_timeout_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \dma_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal m_axi_cyc : STD_LOGIC;
  signal m_axi_wcnt : STD_LOGIC;
  signal \m_axi_wcnt[6]_i_4_n_0\ : STD_LOGIC;
  signal m_axi_wcnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_axi_wlast1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_axi_wlast_i_12_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_13_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_2_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_5_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_6_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_reg_0\ : STD_LOGIC;
  signal m_axi_write : STD_LOGIC;
  signal m_axi_write_reg_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_reg_0\ : STD_LOGIC;
  signal m_bus_ack_i047_out : STD_LOGIC;
  signal m_bus_adr_o : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal rd_req_reg_n_0 : STD_LOGIC;
  signal \read_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal reset_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of reset_sync : signal is "true";
  signal rst0 : STD_LOGIC;
  signal rst0_0 : STD_LOGIC;
  signal rst1 : STD_LOGIC;
  signal rx_burst_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_we : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_reg_0\ : STD_LOGIC;
  signal sd_cmd_i : STD_LOGIC;
  signal sd_cmd_master0_n_37 : STD_LOGIC;
  signal sd_cmd_master0_n_38 : STD_LOGIC;
  signal sd_cmd_master0_n_39 : STD_LOGIC;
  signal sd_cmd_o : STD_LOGIC;
  signal sd_cmd_oe : STD_LOGIC;
  signal sd_cmd_reg_o : STD_LOGIC;
  signal sd_cmd_reg_t : STD_LOGIC;
  signal sd_dat_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_reg_t : STD_LOGIC;
  signal sd_dat_reg_t_i_2_n_0 : STD_LOGIC;
  signal sd_dat_reg_t_i_3_n_0 : STD_LOGIC;
  signal sd_dat_reg_t_i_4_n_0 : STD_LOGIC;
  signal sd_data_master0_n_10 : STD_LOGIC;
  signal sd_data_master0_n_12 : STD_LOGIC;
  signal sd_data_master0_n_14 : STD_LOGIC;
  signal sd_data_master0_n_6 : STD_LOGIC;
  signal sd_data_serial_host0_n_10 : STD_LOGIC;
  signal sd_data_serial_host0_n_11 : STD_LOGIC;
  signal sd_data_serial_host0_n_12 : STD_LOGIC;
  signal sd_data_serial_host0_n_13 : STD_LOGIC;
  signal sd_data_serial_host0_n_14 : STD_LOGIC;
  signal sd_data_serial_host0_n_15 : STD_LOGIC;
  signal sd_data_serial_host0_n_4 : STD_LOGIC;
  signal sd_data_serial_host0_n_5 : STD_LOGIC;
  signal sd_data_serial_host0_n_6 : STD_LOGIC;
  signal sd_data_serial_host0_n_7 : STD_LOGIC;
  signal sd_data_serial_host0_n_8 : STD_LOGIC;
  signal \sd_detect_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal sd_fifo_filler0_n_4 : STD_LOGIC;
  signal sd_fifo_filler0_n_41 : STD_LOGIC;
  signal sd_fifo_filler0_n_42 : STD_LOGIC;
  signal sd_fifo_filler0_n_43 : STD_LOGIC;
  signal sd_fifo_filler0_n_44 : STD_LOGIC;
  signal sd_fifo_filler0_n_5 : STD_LOGIC;
  signal sd_fifo_filler0_n_53 : STD_LOGIC;
  signal sd_fifo_filler0_n_54 : STD_LOGIC;
  signal sd_fifo_filler0_n_55 : STD_LOGIC;
  signal sd_fifo_filler0_n_56 : STD_LOGIC;
  signal sd_fifo_filler0_n_57 : STD_LOGIC;
  signal sd_fifo_filler0_n_58 : STD_LOGIC;
  signal sd_fifo_filler0_n_59 : STD_LOGIC;
  signal sd_fifo_filler0_n_6 : STD_LOGIC;
  signal sd_fifo_filler0_n_60 : STD_LOGIC;
  signal sd_fifo_filler0_n_61 : STD_LOGIC;
  signal sd_fifo_filler0_n_7 : STD_LOGIC;
  signal sd_fifo_filler0_n_77 : STD_LOGIC;
  signal sd_fifo_filler0_n_8 : STD_LOGIC;
  signal sd_fifo_filler0_n_9 : STD_LOGIC;
  signal sd_insert_ie_i_1_n_0 : STD_LOGIC;
  signal sd_insert_ie_i_2_n_0 : STD_LOGIC;
  signal sd_insert_ie_reg_n_0 : STD_LOGIC;
  signal sd_insert_int : STD_LOGIC;
  signal sd_remove_ie : STD_LOGIC;
  signal sd_remove_ie_i_1_n_0 : STD_LOGIC;
  signal sdio_clk0 : STD_LOGIC;
  signal sdio_reset_i_1_n_0 : STD_LOGIC;
  signal \^sdio_reset_reg_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \software_reset_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal start_rx_fifo : STD_LOGIC;
  signal start_tx_fifo : STD_LOGIC;
  signal tx_burst_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_re : STD_LOGIC;
  signal tx_fifo_ready : STD_LOGIC;
  signal wr_req : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_req0 : STD_LOGIC;
  signal wr_req034_out : STD_LOGIC;
  signal \wr_req[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_clock_cnt_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sd_detect_cnt_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sd_detect_cnt_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IOBUF_cmd : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat0 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat1 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat2 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat3 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \argument_reg[31]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \block_count_reg[15]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \clock_cnt[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \clock_cnt[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \clock_cnt[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \clock_cnt[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \clock_cnt[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \clock_cnt[7]_i_2\ : label is "soft_lutpair247";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clock_cnt_reg[7]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of clock_data_in_i_3 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of clock_state_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \cmd_int_enable_reg[4]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cmd_int_enable_reg[4]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of cmd_int_rst_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of cmd_int_rst_i_3 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cmd_timeout_reg[24]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \cmd_timeout_reg[24]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \command_reg[13]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \controller_setting_reg[0]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \controller_setting_reg[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of ctrl_rst_i_1 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of data_int_rst_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_timeout_reg[27]_i_2\ : label is "soft_lutpair245";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[10]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[11]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[12]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[13]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[14]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[15]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[16]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[17]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[18]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[19]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[20]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[21]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[22]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[23]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[24]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[25]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[26]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[27]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[28]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[29]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[2]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[30]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[31]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[3]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[4]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[5]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[6]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[7]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[8]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[9]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \m_axi_wcnt[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_axi_wcnt[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_axi_wcnt[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_axi_wcnt[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_axi_wcnt[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of m_axi_wlast_i_6 : label is "soft_lutpair232";
  attribute X_INTERFACE_INFO of m_axi_wlast_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \reset_sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \reset_sync_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \reset_sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reset_sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \reset_sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reset_sync_reg[2]\ : label is "yes";
  attribute X_INTERFACE_INFO of s_axi_bvalid_reg : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_10\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_13\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_axi_rdata[24]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \s_axi_rdata[27]_i_4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \s_axi_rdata[27]_i_5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_10\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_7\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_6\ : label is "soft_lutpair236";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rvalid_reg : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair237";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of sd_insert_ie_i_1 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of sd_remove_ie_i_1 : label is "soft_lutpair249";
  attribute X_INTERFACE_INFO of sdio_clk_reg : label is "xilinx.com:signal:clock:1.0 sdio_clk CLK";
  attribute X_INTERFACE_PARAMETER of sdio_clk_reg : label is "FREQ_HZ 50000000";
  attribute SOFT_HLUTNM of sdio_reset_i_1 : label is "soft_lutpair250";
  attribute X_INTERFACE_INFO of sdio_reset_reg : label is "xilinx.com:signal:reset:1.0 sdio_reset RST";
  attribute X_INTERFACE_PARAMETER of sdio_reset_reg : label is "POLARITY ACTIVE_HIGH";
begin
  m_axi_arvalid <= \^m_axi_arvalid\;
  m_axi_awlen(6 downto 0) <= \^m_axi_awlen\(6 downto 0);
  m_axi_awvalid <= \^m_axi_awvalid\;
  m_axi_wlast_reg_0 <= \^m_axi_wlast_reg_0\;
  m_axi_wvalid_reg_0 <= \^m_axi_wvalid_reg_0\;
  s_axi_bvalid_reg_0 <= \^s_axi_bvalid_reg_0\;
  s_axi_rvalid_reg_0 <= \^s_axi_rvalid_reg_0\;
  sdio_reset_reg_0 <= \^sdio_reset_reg_0\;
IOBUF_cmd: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_cmd_reg_o,
      IO => sdio_cmd,
      O => sd_cmd_i,
      T => sd_cmd_reg_t
    );
IOBUF_dat0: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(0),
      IO => sdio_dat(0),
      O => sd_dat_i(0),
      T => sd_dat_reg_t
    );
IOBUF_dat1: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(1),
      IO => sdio_dat(1),
      O => sd_dat_i(1),
      T => sd_dat_reg_t
    );
IOBUF_dat2: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(2),
      IO => sdio_dat(2),
      O => sd_dat_i(2),
      T => sd_dat_reg_t
    );
IOBUF_dat3: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(3),
      IO => sdio_dat(3),
      O => sd_dat_i(3),
      T => sd_dat_reg_t
    );
\argument_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \argument_reg[31]_i_2_n_0\,
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => \^s_axi_bvalid_reg_0\,
      I3 => wr_req(1),
      I4 => wr_req(0),
      O => \argument_reg[31]_i_1_n_0\
    );
\argument_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[1]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[3]\,
      I5 => \write_addr_reg_n_0_[4]\,
      O => \argument_reg[31]_i_2_n_0\
    );
\argument_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[15]\,
      I1 => \write_addr_reg_n_0_[7]\,
      I2 => \write_addr_reg_n_0_[10]\,
      I3 => \write_addr_reg_n_0_[8]\,
      I4 => \write_addr_reg_n_0_[9]\,
      I5 => \argument_reg[31]_i_5_n_0\,
      O => \argument_reg[31]_i_3_n_0\
    );
\argument_reg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \argument_reg[31]_i_4_n_0\
    );
\argument_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_addr_reg_n_0_[14]\,
      I1 => \write_addr_reg_n_0_[12]\,
      I2 => \write_addr_reg_n_0_[11]\,
      I3 => \write_addr_reg_n_0_[13]\,
      I4 => \write_addr_reg_n_0_[9]\,
      I5 => \write_addr_reg_n_0_[10]\,
      O => \argument_reg[31]_i_5_n_0\
    );
\argument_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(0),
      Q => \argument_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\argument_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(10),
      Q => \argument_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\argument_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(11),
      Q => \argument_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\argument_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(12),
      Q => \argument_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\argument_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(13),
      Q => \argument_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\argument_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(14),
      Q => \argument_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\argument_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(15),
      Q => \argument_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\argument_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(16),
      Q => \argument_reg_reg_n_0_[16]\,
      R => reset_sync(2)
    );
\argument_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(17),
      Q => \argument_reg_reg_n_0_[17]\,
      R => reset_sync(2)
    );
\argument_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(18),
      Q => \argument_reg_reg_n_0_[18]\,
      R => reset_sync(2)
    );
\argument_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(19),
      Q => \argument_reg_reg_n_0_[19]\,
      R => reset_sync(2)
    );
\argument_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(1),
      Q => \argument_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\argument_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(20),
      Q => \argument_reg_reg_n_0_[20]\,
      R => reset_sync(2)
    );
\argument_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(21),
      Q => \argument_reg_reg_n_0_[21]\,
      R => reset_sync(2)
    );
\argument_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(22),
      Q => \argument_reg_reg_n_0_[22]\,
      R => reset_sync(2)
    );
\argument_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(23),
      Q => \argument_reg_reg_n_0_[23]\,
      R => reset_sync(2)
    );
\argument_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(24),
      Q => \argument_reg_reg_n_0_[24]\,
      R => reset_sync(2)
    );
\argument_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(25),
      Q => \argument_reg_reg_n_0_[25]\,
      R => reset_sync(2)
    );
\argument_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(26),
      Q => \argument_reg_reg_n_0_[26]\,
      R => reset_sync(2)
    );
\argument_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(27),
      Q => \argument_reg_reg_n_0_[27]\,
      R => reset_sync(2)
    );
\argument_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(28),
      Q => \argument_reg_reg_n_0_[28]\,
      R => reset_sync(2)
    );
\argument_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(29),
      Q => \argument_reg_reg_n_0_[29]\,
      R => reset_sync(2)
    );
\argument_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(2),
      Q => \argument_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\argument_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(30),
      Q => \argument_reg_reg_n_0_[30]\,
      R => reset_sync(2)
    );
\argument_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(31),
      Q => \argument_reg_reg_n_0_[31]\,
      R => reset_sync(2)
    );
\argument_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(3),
      Q => \argument_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\argument_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(4),
      Q => \argument_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\argument_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(5),
      Q => \argument_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\argument_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(6),
      Q => \argument_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\argument_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(7),
      Q => \argument_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\argument_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(8),
      Q => \argument_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\argument_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => write_data(9),
      Q => \argument_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\block_count_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \block_count_reg[15]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[4]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \block_count_reg[15]_i_1_n_0\
    );
\block_count_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[3]\,
      O => \block_count_reg[15]_i_2_n_0\
    );
\block_count_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(0),
      Q => \block_count_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(10),
      Q => \block_count_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(11),
      Q => \block_count_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(12),
      Q => \block_count_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(13),
      Q => \block_count_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(14),
      Q => \block_count_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(15),
      Q => \block_count_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(1),
      Q => \block_count_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(2),
      Q => \block_count_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(3),
      Q => \block_count_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(4),
      Q => \block_count_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(5),
      Q => \block_count_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(6),
      Q => \block_count_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(7),
      Q => \block_count_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(8),
      Q => \block_count_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => write_data(9),
      Q => \block_count_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\block_size_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[2]\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[5]\,
      I3 => \write_addr_reg_n_0_[6]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \block_size_reg[11]_i_1_n_0\
    );
\block_size_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(0),
      Q => \block_size_reg_reg_n_0_[0]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(10),
      Q => \block_size_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\block_size_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(11),
      Q => \block_size_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\block_size_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(1),
      Q => \block_size_reg_reg_n_0_[1]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(2),
      Q => \block_size_reg_reg_n_0_[2]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(3),
      Q => \block_size_reg_reg_n_0_[3]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(4),
      Q => \block_size_reg_reg_n_0_[4]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(5),
      Q => \block_size_reg_reg_n_0_[5]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(6),
      Q => \block_size_reg_reg_n_0_[6]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(7),
      Q => \block_size_reg_reg_n_0_[7]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(8),
      Q => \block_size_reg_reg_n_0_[8]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => write_data(9),
      Q => \block_size_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\clock_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_cnt_reg(0),
      O => \clock_cnt[0]_i_1_n_0\
    );
\clock_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_cnt_reg(0),
      I1 => clock_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_cnt_reg(0),
      I1 => clock_cnt_reg(1),
      I2 => clock_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clock_cnt_reg(1),
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(2),
      I3 => clock_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\clock_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clock_cnt_reg(2),
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(1),
      I3 => clock_cnt_reg(3),
      I4 => clock_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\clock_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clock_cnt_reg(3),
      I1 => clock_cnt_reg(1),
      I2 => clock_cnt_reg(0),
      I3 => clock_cnt_reg(2),
      I4 => clock_cnt_reg(4),
      I5 => clock_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\clock_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clock_cnt[7]_i_4_n_0\,
      I1 => clock_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\clock_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_sync(2),
      I1 => \clock_cnt_reg[7]_i_3_n_0\,
      O => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(5),
      I1 => \clock_divider_reg_reg_n_0_[5]\,
      I2 => \clock_divider_reg_reg_n_0_[4]\,
      I3 => clock_cnt_reg(4),
      O => \clock_cnt[7]_i_10_n_0\
    );
\clock_cnt[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(3),
      I1 => \clock_divider_reg_reg_n_0_[3]\,
      I2 => \clock_divider_reg_reg_n_0_[2]\,
      I3 => clock_cnt_reg(2),
      O => \clock_cnt[7]_i_11_n_0\
    );
\clock_cnt[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(1),
      I1 => \clock_divider_reg_reg_n_0_[1]\,
      I2 => \clock_divider_reg_reg_n_0_[0]\,
      I3 => clock_cnt_reg(0),
      O => \clock_cnt[7]_i_12_n_0\
    );
\clock_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clock_cnt[7]_i_4_n_0\,
      I1 => clock_cnt_reg(6),
      I2 => clock_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\clock_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => clock_cnt_reg(5),
      I1 => clock_cnt_reg(3),
      I2 => clock_cnt_reg(1),
      I3 => clock_cnt_reg(0),
      I4 => clock_cnt_reg(2),
      I5 => clock_cnt_reg(4),
      O => \clock_cnt[7]_i_4_n_0\
    );
\clock_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clock_divider_reg_reg_n_0_[6]\,
      I1 => clock_cnt_reg(6),
      I2 => clock_cnt_reg(7),
      I3 => \clock_divider_reg_reg_n_0_[7]\,
      O => \clock_cnt[7]_i_5_n_0\
    );
\clock_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clock_divider_reg_reg_n_0_[4]\,
      I1 => clock_cnt_reg(4),
      I2 => clock_cnt_reg(5),
      I3 => \clock_divider_reg_reg_n_0_[5]\,
      O => \clock_cnt[7]_i_6_n_0\
    );
\clock_cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clock_divider_reg_reg_n_0_[2]\,
      I1 => clock_cnt_reg(2),
      I2 => clock_cnt_reg(3),
      I3 => \clock_divider_reg_reg_n_0_[3]\,
      O => \clock_cnt[7]_i_7_n_0\
    );
\clock_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \clock_divider_reg_reg_n_0_[0]\,
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(1),
      I3 => \clock_divider_reg_reg_n_0_[1]\,
      O => \clock_cnt[7]_i_8_n_0\
    );
\clock_cnt[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(7),
      I1 => \clock_divider_reg_reg_n_0_[7]\,
      I2 => \clock_divider_reg_reg_n_0_[6]\,
      I3 => clock_cnt_reg(6),
      O => \clock_cnt[7]_i_9_n_0\
    );
\clock_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \clock_cnt[0]_i_1_n_0\,
      Q => clock_cnt_reg(0),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_cnt_reg(1),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_cnt_reg(2),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_cnt_reg(3),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_cnt_reg(4),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_cnt_reg(5),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => clock_cnt_reg(6),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => clock_cnt_reg(7),
      R => \clock_cnt[7]_i_1_n_0\
    );
\clock_cnt_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_cnt_reg[7]_i_3_n_0\,
      CO(2) => \clock_cnt_reg[7]_i_3_n_1\,
      CO(1) => \clock_cnt_reg[7]_i_3_n_2\,
      CO(0) => \clock_cnt_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \clock_cnt[7]_i_5_n_0\,
      DI(2) => \clock_cnt[7]_i_6_n_0\,
      DI(1) => \clock_cnt[7]_i_7_n_0\,
      DI(0) => \clock_cnt[7]_i_8_n_0\,
      O(3 downto 0) => \NLW_clock_cnt_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \clock_cnt[7]_i_9_n_0\,
      S(2) => \clock_cnt[7]_i_10_n_0\,
      S(1) => \clock_cnt[7]_i_11_n_0\,
      S(0) => \clock_cnt[7]_i_12_n_0\
    );
clock_data_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE02"
    )
        port map (
      I0 => clock_data_in_i_2_n_0,
      I1 => \clock_divider_reg_reg_n_0_[7]\,
      I2 => \clock_divider_reg_reg_n_0_[6]\,
      I3 => clock_state,
      I4 => \clock_cnt_reg[7]_i_3_n_0\,
      I5 => reset_sync(2),
      O => clock_data_in_i_1_n_0
    );
clock_data_in_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => clock_state,
      I1 => \clock_divider_reg_reg_n_0_[5]\,
      I2 => \clock_divider_reg_reg_n_0_[3]\,
      I3 => \clock_divider_reg_reg_n_0_[4]\,
      I4 => clock_data_in_i_3_n_0,
      O => clock_data_in_i_2_n_0
    );
clock_data_in_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \clock_divider_reg_reg_n_0_[1]\,
      I1 => \clock_divider_reg_reg_n_0_[0]\,
      I2 => \clock_divider_reg_reg_n_0_[2]\,
      I3 => clock_state,
      O => clock_data_in_i_3_n_0
    );
clock_data_in_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => clock_data_in_i_1_n_0,
      Q => clock_data_in_reg_n_0,
      R => '0'
    );
\clock_divider_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[0]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[5]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \clock_divider_reg[7]_i_1_n_0\
    );
\clock_divider_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(0),
      Q => \clock_divider_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\clock_divider_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(1),
      Q => \clock_divider_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\clock_divider_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(2),
      Q => \clock_divider_reg_reg_n_0_[2]\,
      S => reset_sync(2)
    );
\clock_divider_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(3),
      Q => \clock_divider_reg_reg_n_0_[3]\,
      S => reset_sync(2)
    );
\clock_divider_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(4),
      Q => \clock_divider_reg_reg_n_0_[4]\,
      S => reset_sync(2)
    );
\clock_divider_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(5),
      Q => \clock_divider_reg_reg_n_0_[5]\,
      S => reset_sync(2)
    );
\clock_divider_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(6),
      Q => \clock_divider_reg_reg_n_0_[6]\,
      S => reset_sync(2)
    );
\clock_divider_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => write_data(7),
      Q => \clock_divider_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
clock_posedge_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => clock_state,
      I1 => \clock_cnt_reg[7]_i_3_n_0\,
      I2 => reset_sync(2),
      O => clock_posedge_i_1_n_0
    );
clock_posedge_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => clock_posedge_i_1_n_0,
      Q => clock_posedge,
      R => '0'
    );
clock_state_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clock_cnt_reg[7]_i_3_n_0\,
      I1 => clock_state,
      O => clock_state_i_1_n_0
    );
clock_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => clock_state_i_1_n_0,
      Q => clock_state,
      R => reset_sync(2)
    );
\cmd_int_enable_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[4]\,
      I1 => \write_addr_reg_n_0_[3]\,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \cmd_int_enable_reg[4]_i_2_n_0\,
      I4 => \cmd_int_enable_reg[4]_i_3_n_0\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \cmd_int_enable_reg[4]_i_1_n_0\
    );
\cmd_int_enable_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_addr_reg_n_0_[0]\,
      I1 => \write_addr_reg_n_0_[1]\,
      O => \cmd_int_enable_reg[4]_i_2_n_0\
    );
\cmd_int_enable_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \cmd_int_enable_reg[4]_i_3_n_0\
    );
\cmd_int_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => write_data(0),
      Q => \cmd_int_enable_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => write_data(1),
      Q => \cmd_int_enable_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => write_data(2),
      Q => \cmd_int_enable_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => write_data(3),
      Q => \cmd_int_enable_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => write_data(4),
      Q => \cmd_int_enable_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
cmd_int_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cmd_int_rst_i_2_n_0,
      I1 => clock_posedge,
      I2 => cmd_int_rst_reg_n_0,
      O => cmd_int_rst_i_1_n_0
    );
cmd_int_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[4]\,
      I3 => \write_addr_reg_n_0_[3]\,
      I4 => \software_reset_reg[0]_i_3_n_0\,
      I5 => cmd_int_rst_i_3_n_0,
      O => cmd_int_rst_i_2_n_0
    );
cmd_int_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_addr_reg_n_0_[2]\,
      I1 => \write_addr_reg_n_0_[0]\,
      O => cmd_int_rst_i_3_n_0
    );
cmd_int_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => cmd_int_rst_i_1_n_0,
      Q => cmd_int_rst_reg_n_0,
      R => reset_sync(2)
    );
cmd_serial_host0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_serial_host
     port map (
      Q(1) => \command_reg_reg_n_0_[4]\,
      Q(0) => \command_reg_reg_n_0_[3]\,
      clock => clock,
      clock_data_in => clock_data_in_reg_n_0,
      clock_posedge => clock_posedge,
      \cmd_buff_reg[38]_0\(38 downto 0) => cmd(38 downto 0),
      cmd_finish => cmd_finish,
      cmd_setting(1 downto 0) => cmd_setting(1 downto 0),
      cmd_start_tx => cmd_start_tx,
      \command_reg_reg[3]\ => cmd_serial_host0_n_2,
      \command_reg_reg[4]\ => cmd_serial_host0_n_0,
      crc_ok_o => cmd_crc_ok,
      index_ok_o => cmd_index_ok,
      \response_o_reg[119]_0\(119 downto 0) => cmd_response(119 downto 0),
      rst0 => rst0,
      sd_cmd_i => sd_cmd_i,
      sd_cmd_o => sd_cmd_o,
      sd_cmd_oe => sd_cmd_oe
    );
cmd_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \argument_reg[31]_i_1_n_0\,
      I1 => \argument_reg[31]_i_2_n_0\,
      I2 => \cmd_timeout_reg[24]_i_3_n_0\,
      I3 => clock_posedge,
      I4 => cmd_start_reg_n_0,
      O => cmd_start_i_1_n_0
    );
cmd_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => cmd_start_i_1_n_0,
      Q => cmd_start_reg_n_0,
      R => reset_sync(2)
    );
\cmd_timeout_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[5]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \cmd_timeout_reg[24]_i_1_n_0\
    );
\cmd_timeout_reg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[3]\,
      I3 => \write_addr_reg_n_0_[4]\,
      O => \cmd_timeout_reg[24]_i_2_n_0\
    );
\cmd_timeout_reg[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \argument_reg[31]_i_3_n_0\,
      I1 => \^s_axi_bvalid_reg_0\,
      I2 => wr_req(1),
      I3 => wr_req(0),
      O => \cmd_timeout_reg[24]_i_3_n_0\
    );
\cmd_timeout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(0),
      Q => \cmd_timeout_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(10),
      Q => \cmd_timeout_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(11),
      Q => \cmd_timeout_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(12),
      Q => \cmd_timeout_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(13),
      Q => \cmd_timeout_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(14),
      Q => \cmd_timeout_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(15),
      Q => \cmd_timeout_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(16),
      Q => \cmd_timeout_reg_reg_n_0_[16]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(17),
      Q => \cmd_timeout_reg_reg_n_0_[17]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(18),
      Q => \cmd_timeout_reg_reg_n_0_[18]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(19),
      Q => \cmd_timeout_reg_reg_n_0_[19]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(1),
      Q => \cmd_timeout_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(20),
      Q => \cmd_timeout_reg_reg_n_0_[20]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(21),
      Q => \cmd_timeout_reg_reg_n_0_[21]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(22),
      Q => \cmd_timeout_reg_reg_n_0_[22]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(23),
      Q => \cmd_timeout_reg_reg_n_0_[23]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(24),
      Q => \cmd_timeout_reg_reg_n_0_[24]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(2),
      Q => \cmd_timeout_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(3),
      Q => \cmd_timeout_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(4),
      Q => \cmd_timeout_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(5),
      Q => \cmd_timeout_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(6),
      Q => \cmd_timeout_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(7),
      Q => \cmd_timeout_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(8),
      Q => \cmd_timeout_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => write_data(9),
      Q => \cmd_timeout_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\command_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[1]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[2]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \command_reg[13]_i_1_n_0\
    );
\command_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[3]\,
      I2 => \write_addr_reg_n_0_[4]\,
      O => \command_reg[13]_i_2_n_0\
    );
\command_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(0),
      Q => \command_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\command_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(10),
      Q => \command_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\command_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(11),
      Q => \command_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\command_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(12),
      Q => \command_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\command_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(13),
      Q => \command_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\command_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(1),
      Q => \command_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\command_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(2),
      Q => \command_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\command_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(3),
      Q => \command_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\command_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(4),
      Q => \command_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\command_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(5),
      Q => p_0_in(0),
      R => reset_sync(2)
    );
\command_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(6),
      Q => p_0_in(1),
      R => reset_sync(2)
    );
\command_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(7),
      Q => \command_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\command_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(8),
      Q => \command_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\command_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => write_data(9),
      Q => \command_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\controller_setting_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => write_data(0),
      I1 => \controller_setting_reg[1]_i_2_n_0\,
      I2 => \controller_setting_reg_reg_n_0_[0]\,
      O => \controller_setting_reg[0]_i_1_n_0\
    );
\controller_setting_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => write_data(1),
      I1 => \controller_setting_reg[1]_i_2_n_0\,
      I2 => \controller_setting_reg_reg_n_0_[1]\,
      O => \controller_setting_reg[1]_i_1_n_0\
    );
\controller_setting_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \data_timeout_reg[27]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \controller_setting_reg[1]_i_2_n_0\
    );
\controller_setting_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \controller_setting_reg[0]_i_1_n_0\,
      Q => \controller_setting_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\controller_setting_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \controller_setting_reg[1]_i_1_n_0\,
      Q => \controller_setting_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
ctrl_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \software_reset_reg_reg_n_0_[0]\,
      I1 => clock_posedge,
      I2 => ctrl_rst,
      O => ctrl_rst_i_1_n_0
    );
ctrl_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => ctrl_rst_i_1_n_0,
      Q => ctrl_rst,
      R => reset_sync(2)
    );
\data_cycles[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[0]\,
      O => \data_cycles[3]_i_3_n_0\
    );
\data_cycles_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[7]_i_2_n_0\,
      CO(3) => \data_cycles_reg[11]_i_2_n_0\,
      CO(2) => \data_cycles_reg[11]_i_2_n_1\,
      CO(1) => \data_cycles_reg[11]_i_2_n_2\,
      CO(0) => \data_cycles_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(11 downto 8),
      S(3) => \block_size_reg_reg_n_0_[10]\,
      S(2) => \block_size_reg_reg_n_0_[9]\,
      S(1) => \block_size_reg_reg_n_0_[8]\,
      S(0) => \block_size_reg_reg_n_0_[7]\
    );
\data_cycles_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data_cycles10_in(13),
      CO(0) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles10_in(12),
      S(3 downto 1) => B"001",
      S(0) => \block_size_reg_reg_n_0_[11]\
    );
\data_cycles_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[3]_i_2_n_0\,
      CO(2) => \data_cycles_reg[3]_i_2_n_1\,
      CO(1) => \data_cycles_reg[3]_i_2_n_2\,
      CO(0) => \data_cycles_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \block_size_reg_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => data_cycles10_in(3 downto 1),
      O(0) => \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \block_size_reg_reg_n_0_[2]\,
      S(2) => \block_size_reg_reg_n_0_[1]\,
      S(1) => \data_cycles[3]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[3]_i_2_n_0\,
      CO(3) => \data_cycles_reg[7]_i_2_n_0\,
      CO(2) => \data_cycles_reg[7]_i_2_n_1\,
      CO(1) => \data_cycles_reg[7]_i_2_n_2\,
      CO(0) => \data_cycles_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(7 downto 4),
      S(3) => \block_size_reg_reg_n_0_[6]\,
      S(2) => \block_size_reg_reg_n_0_[5]\,
      S(1) => \block_size_reg_reg_n_0_[4]\,
      S(0) => \block_size_reg_reg_n_0_[3]\
    );
\data_int_enable_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \data_int_enable_reg[4]_i_1_n_0\
    );
\data_int_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[4]_i_1_n_0\,
      D => write_data(0),
      Q => \data_int_enable_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[4]_i_1_n_0\,
      D => write_data(1),
      Q => \data_int_enable_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[4]_i_1_n_0\,
      D => write_data(2),
      Q => \data_int_enable_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[4]_i_1_n_0\,
      D => write_data(3),
      Q => \data_int_enable_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[4]_i_1_n_0\,
      D => write_data(4),
      Q => \data_int_enable_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
data_int_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_int_rst_i_2_n_0,
      I1 => clock_posedge,
      I2 => data_int_rst_reg_n_0,
      O => data_int_rst_i_1_n_0
    );
data_int_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[3]\,
      I3 => \write_addr_reg_n_0_[1]\,
      I4 => cmd_int_rst_i_3_n_0,
      I5 => \cmd_int_enable_reg[4]_i_3_n_0\,
      O => data_int_rst_i_2_n_0
    );
data_int_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => data_int_rst_i_1_n_0,
      Q => data_int_rst_reg_n_0,
      R => reset_sync(2)
    );
\data_timeout_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \data_timeout_reg[27]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[4]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \data_timeout_reg[27]_i_1_n_0\
    );
\data_timeout_reg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \write_addr_reg_n_0_[6]\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[3]\,
      O => \data_timeout_reg[27]_i_2_n_0\
    );
\data_timeout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(0),
      Q => \data_timeout_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(10),
      Q => \data_timeout_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(11),
      Q => \data_timeout_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(12),
      Q => \data_timeout_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(13),
      Q => \data_timeout_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(14),
      Q => \data_timeout_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(15),
      Q => \data_timeout_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(16),
      Q => \data_timeout_reg_reg_n_0_[16]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(17),
      Q => \data_timeout_reg_reg_n_0_[17]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(18),
      Q => \data_timeout_reg_reg_n_0_[18]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(19),
      Q => \data_timeout_reg_reg_n_0_[19]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(1),
      Q => \data_timeout_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(20),
      Q => \data_timeout_reg_reg_n_0_[20]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(21),
      Q => \data_timeout_reg_reg_n_0_[21]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(22),
      Q => \data_timeout_reg_reg_n_0_[22]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(23),
      Q => \data_timeout_reg_reg_n_0_[23]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(24),
      Q => \data_timeout_reg_reg_n_0_[24]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(25),
      Q => \data_timeout_reg_reg_n_0_[25]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(26),
      Q => \data_timeout_reg_reg_n_0_[26]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(27),
      Q => \data_timeout_reg_reg_n_0_[27]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(2),
      Q => \data_timeout_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(3),
      Q => \data_timeout_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(4),
      Q => \data_timeout_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(5),
      Q => \data_timeout_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(6),
      Q => \data_timeout_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(7),
      Q => \data_timeout_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(8),
      Q => \data_timeout_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\data_timeout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => write_data(9),
      Q => \data_timeout_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\dma_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[5]\,
      I4 => \write_addr_reg_n_0_[2]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \dma_addr_reg[31]_i_1_n_0\
    );
\dma_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(0),
      Q => \dma_addr_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(10),
      Q => \dma_addr_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(11),
      Q => \dma_addr_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(12),
      Q => \dma_addr_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(13),
      Q => \dma_addr_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(14),
      Q => \dma_addr_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(15),
      Q => \dma_addr_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(16),
      Q => \dma_addr_reg_reg_n_0_[16]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(17),
      Q => \dma_addr_reg_reg_n_0_[17]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(18),
      Q => \dma_addr_reg_reg_n_0_[18]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(19),
      Q => \dma_addr_reg_reg_n_0_[19]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(1),
      Q => \dma_addr_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(20),
      Q => \dma_addr_reg_reg_n_0_[20]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(21),
      Q => \dma_addr_reg_reg_n_0_[21]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(22),
      Q => \dma_addr_reg_reg_n_0_[22]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(23),
      Q => \dma_addr_reg_reg_n_0_[23]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(24),
      Q => \dma_addr_reg_reg_n_0_[24]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(25),
      Q => \dma_addr_reg_reg_n_0_[25]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(26),
      Q => \dma_addr_reg_reg_n_0_[26]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(27),
      Q => \dma_addr_reg_reg_n_0_[27]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(28),
      Q => \dma_addr_reg_reg_n_0_[28]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(29),
      Q => \dma_addr_reg_reg_n_0_[29]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(2),
      Q => \dma_addr_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(30),
      Q => \dma_addr_reg_reg_n_0_[30]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(31),
      Q => \dma_addr_reg_reg_n_0_[31]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(3),
      Q => \dma_addr_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(4),
      Q => \dma_addr_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(5),
      Q => \dma_addr_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(6),
      Q => \dma_addr_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(7),
      Q => \dma_addr_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(8),
      Q => \dma_addr_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => write_data(9),
      Q => \dma_addr_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\m_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(10),
      Q => m_axi_araddr(8),
      R => '0'
    );
\m_axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(11),
      Q => m_axi_araddr(9),
      R => '0'
    );
\m_axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(12),
      Q => m_axi_araddr(10),
      R => '0'
    );
\m_axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(13),
      Q => m_axi_araddr(11),
      R => '0'
    );
\m_axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(14),
      Q => m_axi_araddr(12),
      R => '0'
    );
\m_axi_araddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(15),
      Q => m_axi_araddr(13),
      R => '0'
    );
\m_axi_araddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(16),
      Q => m_axi_araddr(14),
      R => '0'
    );
\m_axi_araddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(17),
      Q => m_axi_araddr(15),
      R => '0'
    );
\m_axi_araddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(18),
      Q => m_axi_araddr(16),
      R => '0'
    );
\m_axi_araddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(19),
      Q => m_axi_araddr(17),
      R => '0'
    );
\m_axi_araddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(20),
      Q => m_axi_araddr(18),
      R => '0'
    );
\m_axi_araddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(21),
      Q => m_axi_araddr(19),
      R => '0'
    );
\m_axi_araddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(22),
      Q => m_axi_araddr(20),
      R => '0'
    );
\m_axi_araddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(23),
      Q => m_axi_araddr(21),
      R => '0'
    );
\m_axi_araddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(24),
      Q => m_axi_araddr(22),
      R => '0'
    );
\m_axi_araddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(25),
      Q => m_axi_araddr(23),
      R => '0'
    );
\m_axi_araddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(26),
      Q => m_axi_araddr(24),
      R => '0'
    );
\m_axi_araddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(27),
      Q => m_axi_araddr(25),
      R => '0'
    );
\m_axi_araddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(28),
      Q => m_axi_araddr(26),
      R => '0'
    );
\m_axi_araddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(29),
      Q => m_axi_araddr(27),
      R => '0'
    );
\m_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(2),
      Q => m_axi_araddr(0),
      R => '0'
    );
\m_axi_araddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(30),
      Q => m_axi_araddr(28),
      R => '0'
    );
\m_axi_araddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(31),
      Q => m_axi_araddr(29),
      R => '0'
    );
\m_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(3),
      Q => m_axi_araddr(1),
      R => '0'
    );
\m_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(4),
      Q => m_axi_araddr(2),
      R => '0'
    );
\m_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(5),
      Q => m_axi_araddr(3),
      R => '0'
    );
\m_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(6),
      Q => m_axi_araddr(4),
      R => '0'
    );
\m_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(7),
      Q => m_axi_araddr(5),
      R => '0'
    );
\m_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(8),
      Q => m_axi_araddr(6),
      R => '0'
    );
\m_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => m_bus_adr_o(9),
      Q => m_axi_araddr(7),
      R => '0'
    );
\m_axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(0),
      Q => m_axi_arlen(0),
      R => '0'
    );
\m_axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(1),
      Q => m_axi_arlen(1),
      R => '0'
    );
\m_axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(2),
      Q => m_axi_arlen(2),
      R => '0'
    );
\m_axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(3),
      Q => m_axi_arlen(3),
      R => '0'
    );
\m_axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(4),
      Q => m_axi_arlen(4),
      R => '0'
    );
\m_axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(5),
      Q => m_axi_arlen(5),
      R => '0'
    );
\m_axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_6,
      D => tx_burst_len(6),
      Q => m_axi_arlen(6),
      R => '0'
    );
m_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_5,
      Q => \^m_axi_arvalid\,
      R => '0'
    );
\m_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(10),
      Q => m_axi_awaddr(8),
      R => '0'
    );
\m_axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(11),
      Q => m_axi_awaddr(9),
      R => '0'
    );
\m_axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(12),
      Q => m_axi_awaddr(10),
      R => '0'
    );
\m_axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(13),
      Q => m_axi_awaddr(11),
      R => '0'
    );
\m_axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(14),
      Q => m_axi_awaddr(12),
      R => '0'
    );
\m_axi_awaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(15),
      Q => m_axi_awaddr(13),
      R => '0'
    );
\m_axi_awaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(16),
      Q => m_axi_awaddr(14),
      R => '0'
    );
\m_axi_awaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(17),
      Q => m_axi_awaddr(15),
      R => '0'
    );
\m_axi_awaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(18),
      Q => m_axi_awaddr(16),
      R => '0'
    );
\m_axi_awaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(19),
      Q => m_axi_awaddr(17),
      R => '0'
    );
\m_axi_awaddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(20),
      Q => m_axi_awaddr(18),
      R => '0'
    );
\m_axi_awaddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(21),
      Q => m_axi_awaddr(19),
      R => '0'
    );
\m_axi_awaddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(22),
      Q => m_axi_awaddr(20),
      R => '0'
    );
\m_axi_awaddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(23),
      Q => m_axi_awaddr(21),
      R => '0'
    );
\m_axi_awaddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(24),
      Q => m_axi_awaddr(22),
      R => '0'
    );
\m_axi_awaddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(25),
      Q => m_axi_awaddr(23),
      R => '0'
    );
\m_axi_awaddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(26),
      Q => m_axi_awaddr(24),
      R => '0'
    );
\m_axi_awaddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(27),
      Q => m_axi_awaddr(25),
      R => '0'
    );
\m_axi_awaddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(28),
      Q => m_axi_awaddr(26),
      R => '0'
    );
\m_axi_awaddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(29),
      Q => m_axi_awaddr(27),
      R => '0'
    );
\m_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(2),
      Q => m_axi_awaddr(0),
      R => '0'
    );
\m_axi_awaddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(30),
      Q => m_axi_awaddr(28),
      R => '0'
    );
\m_axi_awaddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(31),
      Q => m_axi_awaddr(29),
      R => '0'
    );
\m_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(3),
      Q => m_axi_awaddr(1),
      R => '0'
    );
\m_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(4),
      Q => m_axi_awaddr(2),
      R => '0'
    );
\m_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(5),
      Q => m_axi_awaddr(3),
      R => '0'
    );
\m_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(6),
      Q => m_axi_awaddr(4),
      R => '0'
    );
\m_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(7),
      Q => m_axi_awaddr(5),
      R => '0'
    );
\m_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(8),
      Q => m_axi_awaddr(6),
      R => '0'
    );
\m_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => m_bus_adr_o(9),
      Q => m_axi_awaddr(7),
      R => '0'
    );
\m_axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(0),
      Q => \^m_axi_awlen\(0),
      R => '0'
    );
\m_axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(1),
      Q => \^m_axi_awlen\(1),
      R => '0'
    );
\m_axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(2),
      Q => \^m_axi_awlen\(2),
      R => '0'
    );
\m_axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(3),
      Q => \^m_axi_awlen\(3),
      R => '0'
    );
\m_axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(4),
      Q => \^m_axi_awlen\(4),
      R => '0'
    );
\m_axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(5),
      Q => \^m_axi_awlen\(5),
      R => '0'
    );
\m_axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_fifo_filler0_n_9,
      D => rx_burst_len(6),
      Q => \^m_axi_awlen\(6),
      R => '0'
    );
m_axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_8,
      Q => \^m_axi_awvalid\,
      R => '0'
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => m_axi_write_reg_n_0,
      O => m_axi_bready
    );
m_axi_cyc_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_7,
      Q => m_axi_cyc,
      R => rst1
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => m_axi_write_reg_n_0,
      O => m_axi_rready
    );
\m_axi_wcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      O => m_axi_wlast1(0)
    );
\m_axi_wcnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      I1 => m_axi_wcnt_reg(1),
      O => m_axi_wlast1(1)
    );
\m_axi_wcnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      I1 => m_axi_wcnt_reg(1),
      I2 => m_axi_wcnt_reg(2),
      O => m_axi_wlast1(2)
    );
\m_axi_wcnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_axi_wcnt_reg(1),
      I1 => m_axi_wcnt_reg(0),
      I2 => m_axi_wcnt_reg(2),
      I3 => m_axi_wcnt_reg(3),
      O => m_axi_wlast1(3)
    );
\m_axi_wcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_axi_wcnt_reg(2),
      I1 => m_axi_wcnt_reg(0),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(3),
      I4 => m_axi_wcnt_reg(4),
      O => m_axi_wlast1(4)
    );
\m_axi_wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => m_axi_wcnt_reg(3),
      I1 => m_axi_wcnt_reg(1),
      I2 => m_axi_wcnt_reg(0),
      I3 => m_axi_wcnt_reg(2),
      I4 => m_axi_wcnt_reg(4),
      I5 => m_axi_wcnt_reg(5),
      O => m_axi_wlast1(5)
    );
\m_axi_wcnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => rst1,
      I1 => m_axi_cyc,
      I2 => \^m_axi_wlast_reg_0\,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_reg_0\,
      O => m_axi_wcnt
    );
\m_axi_wcnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_wcnt[6]_i_4_n_0\,
      I1 => m_axi_wcnt_reg(6),
      O => m_axi_wlast1(6)
    );
\m_axi_wcnt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_axi_wcnt_reg(5),
      I1 => m_axi_wcnt_reg(3),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(0),
      I4 => m_axi_wcnt_reg(2),
      I5 => m_axi_wcnt_reg(4),
      O => \m_axi_wcnt[6]_i_4_n_0\
    );
\m_axi_wcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(0),
      Q => m_axi_wcnt_reg(0),
      R => m_axi_write
    );
\m_axi_wcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(1),
      Q => m_axi_wcnt_reg(1),
      R => m_axi_write
    );
\m_axi_wcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(2),
      Q => m_axi_wcnt_reg(2),
      R => m_axi_write
    );
\m_axi_wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(3),
      Q => m_axi_wcnt_reg(3),
      R => m_axi_write
    );
\m_axi_wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(4),
      Q => m_axi_wcnt_reg(4),
      R => m_axi_write
    );
\m_axi_wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(5),
      Q => m_axi_wcnt_reg(5),
      R => m_axi_write
    );
\m_axi_wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => m_axi_wcnt,
      D => m_axi_wlast1(6),
      Q => m_axi_wcnt_reg(6),
      R => m_axi_write
    );
m_axi_wlast_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_wvalid_reg_0\,
      I1 => m_axi_wready,
      O => m_bus_ack_i047_out
    );
m_axi_wlast_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \^m_axi_awlen\(4),
      I1 => m_axi_wcnt_reg(4),
      I2 => m_axi_wcnt_reg(3),
      I3 => m_axi_wcnt_reg(1),
      I4 => m_axi_wcnt_reg(0),
      I5 => m_axi_wcnt_reg(2),
      O => m_axi_wlast_i_12_n_0
    );
m_axi_wlast_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5A5BFFFBFFFE5A5"
    )
        port map (
      I0 => \^m_axi_awlen\(0),
      I1 => m_axi_wcnt_reg(1),
      I2 => m_axi_wcnt_reg(0),
      I3 => m_axi_wcnt_reg(2),
      I4 => m_axi_wcnt_reg(3),
      I5 => \^m_axi_awlen\(3),
      O => m_axi_wlast_i_13_n_0
    );
m_axi_wlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010000010"
    )
        port map (
      I0 => m_axi_wlast_i_5_n_0,
      I1 => m_axi_wlast_i_6_n_0,
      I2 => m_axi_cyc,
      I3 => \^m_axi_awlen\(6),
      I4 => m_axi_wcnt_reg(6),
      I5 => \m_axi_wcnt[6]_i_4_n_0\,
      O => m_axi_wlast_i_2_n_0
    );
m_axi_wlast_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEFFFFFFFFEBBE"
    )
        port map (
      I0 => m_axi_wlast_i_12_n_0,
      I1 => \^m_axi_awlen\(1),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(0),
      I4 => m_axi_wlast1(5),
      I5 => \^m_axi_awlen\(5),
      O => m_axi_wlast_i_5_n_0
    );
m_axi_wlast_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EABFBFEA"
    )
        port map (
      I0 => m_axi_wlast_i_13_n_0,
      I1 => m_axi_wcnt_reg(0),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(2),
      I4 => \^m_axi_awlen\(2),
      O => m_axi_wlast_i_6_n_0
    );
m_axi_wlast_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_77,
      Q => \^m_axi_wlast_reg_0\,
      R => '0'
    );
m_axi_write_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_4,
      Q => m_axi_write_reg_n_0,
      R => '0'
    );
m_axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_fifo_filler0_n_60,
      Q => \^m_axi_wvalid_reg_0\,
      R => '0'
    );
rd_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => reset_sync(2),
      I2 => rd_req_reg_n_0,
      I3 => \^s_axi_rvalid_reg_0\,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req_reg_n_0,
      R => '0'
    );
\read_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      I1 => rd_req_reg_n_0,
      I2 => s_axi_arvalid,
      O => rd_req0
    );
\read_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(0),
      Q => \read_addr_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\read_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(10),
      Q => sel0(2),
      R => reset_sync(2)
    );
\read_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(11),
      Q => sel0(3),
      R => reset_sync(2)
    );
\read_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(12),
      Q => sel0(4),
      R => reset_sync(2)
    );
\read_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(13),
      Q => sel0(5),
      R => reset_sync(2)
    );
\read_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(14),
      Q => sel0(6),
      R => reset_sync(2)
    );
\read_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(15),
      Q => sel0(7),
      R => reset_sync(2)
    );
\read_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(1),
      Q => \read_addr_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\read_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(2),
      Q => \read_addr_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\read_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(3),
      Q => \read_addr_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\read_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(4),
      Q => \read_addr_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\read_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(5),
      Q => \read_addr_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\read_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(6),
      Q => \read_addr_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\read_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(7),
      Q => \read_addr_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\read_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(8),
      Q => sel0(0),
      R => reset_sync(2)
    );
\read_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(9),
      Q => sel0(1),
      R => reset_sync(2)
    );
\reset_sync[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => async_resetn,
      O => p_1_out(0)
    );
\reset_sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_out(0),
      Q => reset_sync(0),
      R => '0'
    );
\reset_sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => reset_sync(0),
      Q => reset_sync(1),
      R => '0'
    );
\reset_sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => reset_sync(1),
      Q => reset_sync(2),
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_req_reg_n_0,
      I1 => \^s_axi_rvalid_reg_0\,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_req(0),
      I1 => \^s_axi_bvalid_reg_0\,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00405540"
    )
        port map (
      I0 => reset_sync(2),
      I1 => wr_req(0),
      I2 => wr_req(1),
      I3 => \^s_axi_bvalid_reg_0\,
      I4 => s_axi_bready,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid_reg_0\,
      R => '0'
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[0]_i_10_n_0\
    );
\s_axi_rdata[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[0]_i_13_n_0\
    );
\s_axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[0]\,
      I1 => sd_insert_ie_reg_n_0,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \data_int_enable_reg_reg_n_0_[0]\,
      I5 => \block_count_reg_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_14_n_0\
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[0]\,
      I1 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_13_n_0\,
      I1 => \read_addr_reg_n_0_[3]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \clock_divider_reg_reg_n_0_[0]\,
      I4 => ctrl_rst,
      I5 => \cmd_timeout_reg_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_5_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_14_n_0\,
      I1 => \dma_addr_reg_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[2]\,
      I5 => \s_axi_rdata[11]_i_5_n_0\,
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[10]\,
      I1 => \block_count_reg_reg_n_0_[10]\,
      I2 => \block_size_reg_reg_n_0_[10]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[11]\,
      I1 => \block_count_reg_reg_n_0_[11]\,
      I2 => \block_size_reg_reg_n_0_[11]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[6]\,
      I2 => \read_addr_reg_n_0_[0]\,
      O => \s_axi_rdata[11]_i_5_n_0\
    );
\s_axi_rdata[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[11]_i_6_n_0\
    );
\s_axi_rdata[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[13]_i_5_n_0\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[7]\,
      I1 => \read_addr_reg_n_0_[1]\,
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[0]\,
      I4 => \read_addr_reg_n_0_[6]\,
      I5 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[15]_i_5_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_8_n_0\,
      I1 => \dma_addr_reg_reg_n_0_[1]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[2]\,
      I5 => \s_axi_rdata[11]_i_5_n_0\,
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \cmd_timeout_reg_reg_n_0_[1]\,
      I1 => cmd_int_rst_reg_n_0,
      I2 => \clock_divider_reg_reg_n_0_[1]\,
      I3 => \read_addr_reg_n_0_[2]\,
      I4 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[1]\,
      I1 => sd_insert_int,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \data_int_enable_reg_reg_n_0_[1]\,
      I5 => \block_count_reg_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_8_n_0\
    );
\s_axi_rdata[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[24]_i_5_n_0\
    );
\s_axi_rdata[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[4]\,
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[0]\,
      O => \s_axi_rdata[27]_i_4_n_0\
    );
\s_axi_rdata[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[27]_i_5_n_0\
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[2]\,
      I1 => sd_remove_ie,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \data_int_enable_reg_reg_n_0_[2]\,
      I5 => \block_count_reg_reg_n_0_[2]\,
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCAF0CA"
    )
        port map (
      I0 => \cmd_timeout_reg_reg_n_0_[2]\,
      I1 => data_int_rst_reg_n_0,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[2]\,
      I4 => \clock_divider_reg_reg_n_0_[2]\,
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      I1 => rd_req_reg_n_0,
      I2 => \s_axi_rdata[31]_i_4_n_0\,
      I3 => \s_axi_rdata[31]_i_5_n_0\,
      I4 => reset_sync(2),
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[31]_i_10_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_req_reg_n_0,
      I1 => \^s_axi_rvalid_reg_0\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \s_axi_rdata[31]_i_5_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[1]\,
      I3 => \read_addr_reg_n_0_[7]\,
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[0]\,
      I4 => \read_addr_reg_n_0_[6]\,
      I5 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[31]_i_8_n_0\
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FAF3FA030AF30A0"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[3]\,
      I1 => sd_insert_int,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \data_int_enable_reg_reg_n_0_[3]\,
      I5 => \block_count_reg_reg_n_0_[3]\,
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \cmd_timeout_reg_reg_n_0_[3]\,
      I1 => cmd_start_reg_n_0,
      I2 => \clock_divider_reg_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[2]\,
      I4 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_4_n_0\,
      I1 => \read_addr_reg_n_0_[3]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \block_size_reg_reg_n_0_[4]\,
      I4 => \block_count_reg_reg_n_0_[4]\,
      I5 => \data_int_enable_reg_reg_n_0_[4]\,
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[5]\,
      I1 => \block_count_reg_reg_n_0_[5]\,
      I2 => \block_size_reg_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040044000"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \cmd_timeout_reg_reg_n_0_[5]\,
      I5 => \clock_divider_reg_reg_n_0_[5]\,
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[6]\,
      I1 => \block_count_reg_reg_n_0_[6]\,
      I2 => \block_size_reg_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040044000"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \cmd_timeout_reg_reg_n_0_[6]\,
      I5 => \clock_divider_reg_reg_n_0_[6]\,
      O => \s_axi_rdata[6]_i_6_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[7]\,
      I1 => \block_count_reg_reg_n_0_[7]\,
      I2 => \block_size_reg_reg_n_0_[7]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040044000"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[2]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \cmd_timeout_reg_reg_n_0_[7]\,
      I5 => \clock_divider_reg_reg_n_0_[7]\,
      O => \s_axi_rdata[7]_i_6_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[8]\,
      I1 => \block_count_reg_reg_n_0_[8]\,
      I2 => \block_size_reg_reg_n_0_[8]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => \dma_addr_reg_reg_n_0_[9]\,
      I1 => \block_count_reg_reg_n_0_[9]\,
      I2 => \block_size_reg_reg_n_0_[9]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[3]\,
      I5 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(0),
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(10),
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(11),
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(12),
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(13),
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(14),
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(15),
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(16),
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(17),
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(18),
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(19),
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(1),
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(20),
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(21),
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(22),
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(23),
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(24),
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(25),
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(26),
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(27),
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(28),
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(29),
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(2),
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(30),
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(31),
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(3),
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(4),
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(5),
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(6),
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(7),
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(8),
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => p_1_in(9),
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => reset_sync(2),
      I1 => rd_req_reg_n_0,
      I2 => \^s_axi_rvalid_reg_0\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid_reg_0\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_req(1),
      I1 => \^s_axi_bvalid_reg_0\,
      O => s_axi_wready
    );
sd_cmd_master0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_cmd_master
     port map (
      D(31 downto 0) => p_1_in(31 downto 0),
      Q(13) => \command_reg_reg_n_0_[13]\,
      Q(12) => \command_reg_reg_n_0_[12]\,
      Q(11) => \command_reg_reg_n_0_[11]\,
      Q(10) => \command_reg_reg_n_0_[10]\,
      Q(9) => \command_reg_reg_n_0_[9]\,
      Q(8) => \command_reg_reg_n_0_[8]\,
      Q(7) => \command_reg_reg_n_0_[7]\,
      Q(6 downto 5) => p_0_in(1 downto 0),
      Q(4) => \command_reg_reg_n_0_[4]\,
      Q(3) => \command_reg_reg_n_0_[3]\,
      Q(2) => \command_reg_reg_n_0_[2]\,
      Q(1) => \command_reg_reg_n_0_[1]\,
      Q(0) => \command_reg_reg_n_0_[0]\,
      clock => clock,
      clock_posedge => clock_posedge,
      cmd_finish => cmd_finish,
      \cmd_o_reg[31]_0\(31) => \argument_reg_reg_n_0_[31]\,
      \cmd_o_reg[31]_0\(30) => \argument_reg_reg_n_0_[30]\,
      \cmd_o_reg[31]_0\(29) => \argument_reg_reg_n_0_[29]\,
      \cmd_o_reg[31]_0\(28) => \argument_reg_reg_n_0_[28]\,
      \cmd_o_reg[31]_0\(27) => \argument_reg_reg_n_0_[27]\,
      \cmd_o_reg[31]_0\(26) => \argument_reg_reg_n_0_[26]\,
      \cmd_o_reg[31]_0\(25) => \argument_reg_reg_n_0_[25]\,
      \cmd_o_reg[31]_0\(24) => \argument_reg_reg_n_0_[24]\,
      \cmd_o_reg[31]_0\(23) => \argument_reg_reg_n_0_[23]\,
      \cmd_o_reg[31]_0\(22) => \argument_reg_reg_n_0_[22]\,
      \cmd_o_reg[31]_0\(21) => \argument_reg_reg_n_0_[21]\,
      \cmd_o_reg[31]_0\(20) => \argument_reg_reg_n_0_[20]\,
      \cmd_o_reg[31]_0\(19) => \argument_reg_reg_n_0_[19]\,
      \cmd_o_reg[31]_0\(18) => \argument_reg_reg_n_0_[18]\,
      \cmd_o_reg[31]_0\(17) => \argument_reg_reg_n_0_[17]\,
      \cmd_o_reg[31]_0\(16) => \argument_reg_reg_n_0_[16]\,
      \cmd_o_reg[31]_0\(15) => \argument_reg_reg_n_0_[15]\,
      \cmd_o_reg[31]_0\(14) => \argument_reg_reg_n_0_[14]\,
      \cmd_o_reg[31]_0\(13) => \argument_reg_reg_n_0_[13]\,
      \cmd_o_reg[31]_0\(12) => \argument_reg_reg_n_0_[12]\,
      \cmd_o_reg[31]_0\(11) => \argument_reg_reg_n_0_[11]\,
      \cmd_o_reg[31]_0\(10) => \argument_reg_reg_n_0_[10]\,
      \cmd_o_reg[31]_0\(9) => \argument_reg_reg_n_0_[9]\,
      \cmd_o_reg[31]_0\(8) => \argument_reg_reg_n_0_[8]\,
      \cmd_o_reg[31]_0\(7) => \argument_reg_reg_n_0_[7]\,
      \cmd_o_reg[31]_0\(6) => \argument_reg_reg_n_0_[6]\,
      \cmd_o_reg[31]_0\(5) => \argument_reg_reg_n_0_[5]\,
      \cmd_o_reg[31]_0\(4) => \argument_reg_reg_n_0_[4]\,
      \cmd_o_reg[31]_0\(3) => \argument_reg_reg_n_0_[3]\,
      \cmd_o_reg[31]_0\(2) => \argument_reg_reg_n_0_[2]\,
      \cmd_o_reg[31]_0\(1) => \argument_reg_reg_n_0_[1]\,
      \cmd_o_reg[31]_0\(0) => \argument_reg_reg_n_0_[0]\,
      \cmd_o_reg[38]_0\(38 downto 0) => cmd(38 downto 0),
      cmd_setting(1 downto 0) => cmd_setting(1 downto 0),
      cmd_start_tx => cmd_start_tx,
      crc_ok_o => cmd_crc_ok,
      ctrl_rst => ctrl_rst,
      data_int_status(3 downto 0) => data_int_status(4 downto 1),
      index_ok_o => cmd_index_ok,
      \int_status_reg_reg[0]_0\ => sd_cmd_master0_n_37,
      \int_status_reg_reg[0]_1\ => cmd_int_rst_reg_n_0,
      \int_status_reg_reg[1]_0\ => cmd_serial_host0_n_0,
      \int_status_reg_reg[1]_1\ => cmd_serial_host0_n_2,
      \int_status_reg_reg[2]_0\ => cmd_start_reg_n_0,
      interrupt => sd_insert_ie_reg_n_0,
      interrupt_0(4) => \cmd_int_enable_reg_reg_n_0_[4]\,
      interrupt_0(3) => \cmd_int_enable_reg_reg_n_0_[3]\,
      interrupt_0(2) => \cmd_int_enable_reg_reg_n_0_[2]\,
      interrupt_0(1) => \cmd_int_enable_reg_reg_n_0_[1]\,
      interrupt_0(0) => \cmd_int_enable_reg_reg_n_0_[0]\,
      \out\(0) => reset_sync(2),
      \read_addr_reg[3]\ => sd_cmd_master0_n_39,
      \response_0_o_reg[31]_0\(119 downto 0) => cmd_response(119 downto 0),
      rst0 => rst0,
      rst1 => rst1,
      \s_axi_rdata[0]_i_3_0\ => \controller_setting_reg_reg_n_0_[0]\,
      \s_axi_rdata[1]_i_2_0\ => \controller_setting_reg_reg_n_0_[1]\,
      \s_axi_rdata[4]_i_3_0\(0) => \clock_divider_reg_reg_n_0_[4]\,
      \s_axi_rdata_reg[0]\ => \s_axi_rdata[15]_i_2_n_0\,
      \s_axi_rdata_reg[0]_0\ => \s_axi_rdata[0]_i_2_n_0\,
      \s_axi_rdata_reg[0]_1\ => sd_fifo_filler0_n_61,
      \s_axi_rdata_reg[0]_2\ => \s_axi_rdata[0]_i_5_n_0\,
      \s_axi_rdata_reg[0]_3\ => \s_axi_rdata[0]_i_6_n_0\,
      \s_axi_rdata_reg[10]\ => \s_axi_rdata[10]_i_4_n_0\,
      \s_axi_rdata_reg[10]_0\ => \s_axi_rdata[11]_i_5_n_0\,
      \s_axi_rdata_reg[10]_1\ => \s_axi_rdata[11]_i_6_n_0\,
      \s_axi_rdata_reg[10]_2\ => \s_axi_rdata[27]_i_4_n_0\,
      \s_axi_rdata_reg[11]\ => \s_axi_rdata[11]_i_4_n_0\,
      \s_axi_rdata_reg[12]\ => \s_axi_rdata[15]_i_4_n_0\,
      \s_axi_rdata_reg[12]_0\ => \s_axi_rdata[15]_i_5_n_0\,
      \s_axi_rdata_reg[12]_1\ => \s_axi_rdata[13]_i_5_n_0\,
      \s_axi_rdata_reg[15]\(3) => \block_count_reg_reg_n_0_[15]\,
      \s_axi_rdata_reg[15]\(2) => \block_count_reg_reg_n_0_[14]\,
      \s_axi_rdata_reg[15]\(1) => \block_count_reg_reg_n_0_[13]\,
      \s_axi_rdata_reg[15]\(0) => \block_count_reg_reg_n_0_[12]\,
      \s_axi_rdata_reg[16]\ => \s_axi_rdata[31]_i_7_n_0\,
      \s_axi_rdata_reg[1]\ => \s_axi_rdata[1]_i_4_n_0\,
      \s_axi_rdata_reg[1]_0\ => \s_axi_rdata[1]_i_3_n_0\,
      \s_axi_rdata_reg[26]\ => \s_axi_rdata[27]_i_5_n_0\,
      \s_axi_rdata_reg[27]\(27) => \data_timeout_reg_reg_n_0_[27]\,
      \s_axi_rdata_reg[27]\(26) => \data_timeout_reg_reg_n_0_[26]\,
      \s_axi_rdata_reg[27]\(25) => \data_timeout_reg_reg_n_0_[25]\,
      \s_axi_rdata_reg[27]\(24) => \data_timeout_reg_reg_n_0_[24]\,
      \s_axi_rdata_reg[27]\(23) => \data_timeout_reg_reg_n_0_[23]\,
      \s_axi_rdata_reg[27]\(22) => \data_timeout_reg_reg_n_0_[22]\,
      \s_axi_rdata_reg[27]\(21) => \data_timeout_reg_reg_n_0_[21]\,
      \s_axi_rdata_reg[27]\(20) => \data_timeout_reg_reg_n_0_[20]\,
      \s_axi_rdata_reg[27]\(19) => \data_timeout_reg_reg_n_0_[19]\,
      \s_axi_rdata_reg[27]\(18) => \data_timeout_reg_reg_n_0_[18]\,
      \s_axi_rdata_reg[27]\(17) => \data_timeout_reg_reg_n_0_[17]\,
      \s_axi_rdata_reg[27]\(16) => \data_timeout_reg_reg_n_0_[16]\,
      \s_axi_rdata_reg[27]\(15) => \data_timeout_reg_reg_n_0_[15]\,
      \s_axi_rdata_reg[27]\(14) => \data_timeout_reg_reg_n_0_[14]\,
      \s_axi_rdata_reg[27]\(13) => \data_timeout_reg_reg_n_0_[13]\,
      \s_axi_rdata_reg[27]\(12) => \data_timeout_reg_reg_n_0_[12]\,
      \s_axi_rdata_reg[27]\(11) => \data_timeout_reg_reg_n_0_[11]\,
      \s_axi_rdata_reg[27]\(10) => \data_timeout_reg_reg_n_0_[10]\,
      \s_axi_rdata_reg[27]\(9) => \data_timeout_reg_reg_n_0_[9]\,
      \s_axi_rdata_reg[27]\(8) => \data_timeout_reg_reg_n_0_[8]\,
      \s_axi_rdata_reg[27]\(7) => \data_timeout_reg_reg_n_0_[7]\,
      \s_axi_rdata_reg[27]\(6) => \data_timeout_reg_reg_n_0_[6]\,
      \s_axi_rdata_reg[27]\(5) => \data_timeout_reg_reg_n_0_[5]\,
      \s_axi_rdata_reg[27]\(4) => \data_timeout_reg_reg_n_0_[4]\,
      \s_axi_rdata_reg[27]\(3) => \data_timeout_reg_reg_n_0_[3]\,
      \s_axi_rdata_reg[27]\(2) => \data_timeout_reg_reg_n_0_[2]\,
      \s_axi_rdata_reg[27]\(1) => \data_timeout_reg_reg_n_0_[1]\,
      \s_axi_rdata_reg[27]\(0) => \data_timeout_reg_reg_n_0_[0]\,
      \s_axi_rdata_reg[28]\ => \s_axi_rdata[31]_i_10_n_0\,
      \s_axi_rdata_reg[2]\ => \s_axi_rdata[2]_i_3_n_0\,
      \s_axi_rdata_reg[2]_0\ => \s_axi_rdata[3]_i_4_n_0\,
      \s_axi_rdata_reg[2]_1\ => \s_axi_rdata[31]_i_8_n_0\,
      \s_axi_rdata_reg[2]_2\ => \s_axi_rdata[2]_i_5_n_0\,
      \s_axi_rdata_reg[31]\(22) => \dma_addr_reg_reg_n_0_[31]\,
      \s_axi_rdata_reg[31]\(21) => \dma_addr_reg_reg_n_0_[30]\,
      \s_axi_rdata_reg[31]\(20) => \dma_addr_reg_reg_n_0_[29]\,
      \s_axi_rdata_reg[31]\(19) => \dma_addr_reg_reg_n_0_[28]\,
      \s_axi_rdata_reg[31]\(18) => \dma_addr_reg_reg_n_0_[27]\,
      \s_axi_rdata_reg[31]\(17) => \dma_addr_reg_reg_n_0_[26]\,
      \s_axi_rdata_reg[31]\(16) => \dma_addr_reg_reg_n_0_[25]\,
      \s_axi_rdata_reg[31]\(15) => \dma_addr_reg_reg_n_0_[24]\,
      \s_axi_rdata_reg[31]\(14) => \dma_addr_reg_reg_n_0_[23]\,
      \s_axi_rdata_reg[31]\(13) => \dma_addr_reg_reg_n_0_[22]\,
      \s_axi_rdata_reg[31]\(12) => \dma_addr_reg_reg_n_0_[21]\,
      \s_axi_rdata_reg[31]\(11) => \dma_addr_reg_reg_n_0_[20]\,
      \s_axi_rdata_reg[31]\(10) => \dma_addr_reg_reg_n_0_[19]\,
      \s_axi_rdata_reg[31]\(9) => \dma_addr_reg_reg_n_0_[18]\,
      \s_axi_rdata_reg[31]\(8) => \dma_addr_reg_reg_n_0_[17]\,
      \s_axi_rdata_reg[31]\(7) => \dma_addr_reg_reg_n_0_[16]\,
      \s_axi_rdata_reg[31]\(6) => \dma_addr_reg_reg_n_0_[15]\,
      \s_axi_rdata_reg[31]\(5) => \dma_addr_reg_reg_n_0_[14]\,
      \s_axi_rdata_reg[31]\(4) => \dma_addr_reg_reg_n_0_[13]\,
      \s_axi_rdata_reg[31]\(3) => \dma_addr_reg_reg_n_0_[12]\,
      \s_axi_rdata_reg[31]\(2) => \dma_addr_reg_reg_n_0_[4]\,
      \s_axi_rdata_reg[31]\(1) => \dma_addr_reg_reg_n_0_[3]\,
      \s_axi_rdata_reg[31]\(0) => \dma_addr_reg_reg_n_0_[2]\,
      \s_axi_rdata_reg[3]\ => \s_axi_rdata[3]_i_3_n_0\,
      \s_axi_rdata_reg[3]_0\ => \s_axi_rdata[3]_i_6_n_0\,
      \s_axi_rdata_reg[4]\(7) => \read_addr_reg_n_0_[7]\,
      \s_axi_rdata_reg[4]\(6) => \read_addr_reg_n_0_[6]\,
      \s_axi_rdata_reg[4]\(5) => \read_addr_reg_n_0_[5]\,
      \s_axi_rdata_reg[4]\(4) => \read_addr_reg_n_0_[4]\,
      \s_axi_rdata_reg[4]\(3) => \read_addr_reg_n_0_[3]\,
      \s_axi_rdata_reg[4]\(2) => \read_addr_reg_n_0_[2]\,
      \s_axi_rdata_reg[4]\(1) => \read_addr_reg_n_0_[1]\,
      \s_axi_rdata_reg[4]\(0) => \read_addr_reg_n_0_[0]\,
      \s_axi_rdata_reg[4]_0\ => \s_axi_rdata[4]_i_2_n_0\,
      \s_axi_rdata_reg[5]\ => \s_axi_rdata[5]_i_3_n_0\,
      \s_axi_rdata_reg[5]_0\ => \s_axi_rdata[5]_i_6_n_0\,
      \s_axi_rdata_reg[6]\ => \s_axi_rdata[6]_i_3_n_0\,
      \s_axi_rdata_reg[6]_0\ => \s_axi_rdata[6]_i_6_n_0\,
      \s_axi_rdata_reg[7]\ => \s_axi_rdata[7]_i_3_n_0\,
      \s_axi_rdata_reg[7]_0\ => \s_axi_rdata[7]_i_6_n_0\,
      \s_axi_rdata_reg[8]\ => \s_axi_rdata[8]_i_3_n_0\,
      \s_axi_rdata_reg[8]_0\ => \s_axi_rdata[24]_i_5_n_0\,
      \s_axi_rdata_reg[9]\ => \s_axi_rdata[9]_i_3_n_0\,
      sd_insert_ie_reg => sd_cmd_master0_n_38,
      sd_insert_int => sd_insert_int,
      sd_remove_ie => sd_remove_ie,
      \state[2]_i_2_0\(0) => sd_data_serial_host0_n_10,
      \state_reg[2]_0\(0) => cmd_int_status_reg(0),
      watchdog_enable_reg_0(24) => \cmd_timeout_reg_reg_n_0_[24]\,
      watchdog_enable_reg_0(23) => \cmd_timeout_reg_reg_n_0_[23]\,
      watchdog_enable_reg_0(22) => \cmd_timeout_reg_reg_n_0_[22]\,
      watchdog_enable_reg_0(21) => \cmd_timeout_reg_reg_n_0_[21]\,
      watchdog_enable_reg_0(20) => \cmd_timeout_reg_reg_n_0_[20]\,
      watchdog_enable_reg_0(19) => \cmd_timeout_reg_reg_n_0_[19]\,
      watchdog_enable_reg_0(18) => \cmd_timeout_reg_reg_n_0_[18]\,
      watchdog_enable_reg_0(17) => \cmd_timeout_reg_reg_n_0_[17]\,
      watchdog_enable_reg_0(16) => \cmd_timeout_reg_reg_n_0_[16]\,
      watchdog_enable_reg_0(15) => \cmd_timeout_reg_reg_n_0_[15]\,
      watchdog_enable_reg_0(14) => \cmd_timeout_reg_reg_n_0_[14]\,
      watchdog_enable_reg_0(13) => \cmd_timeout_reg_reg_n_0_[13]\,
      watchdog_enable_reg_0(12) => \cmd_timeout_reg_reg_n_0_[12]\,
      watchdog_enable_reg_0(11) => \cmd_timeout_reg_reg_n_0_[11]\,
      watchdog_enable_reg_0(10) => \cmd_timeout_reg_reg_n_0_[10]\,
      watchdog_enable_reg_0(9) => \cmd_timeout_reg_reg_n_0_[9]\,
      watchdog_enable_reg_0(8) => \cmd_timeout_reg_reg_n_0_[8]\,
      watchdog_enable_reg_0(7) => \cmd_timeout_reg_reg_n_0_[7]\,
      watchdog_enable_reg_0(6) => \cmd_timeout_reg_reg_n_0_[6]\,
      watchdog_enable_reg_0(5) => \cmd_timeout_reg_reg_n_0_[5]\,
      watchdog_enable_reg_0(4) => \cmd_timeout_reg_reg_n_0_[4]\,
      watchdog_enable_reg_0(3) => \cmd_timeout_reg_reg_n_0_[3]\,
      watchdog_enable_reg_0(2) => \cmd_timeout_reg_reg_n_0_[2]\,
      watchdog_enable_reg_0(1) => \cmd_timeout_reg_reg_n_0_[1]\,
      watchdog_enable_reg_0(0) => \cmd_timeout_reg_reg_n_0_[0]\
    );
sd_cmd_reg_o_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_cmd_o,
      Q => sd_cmd_reg_o,
      R => \^sdio_reset_reg_0\
    );
sd_cmd_reg_t_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_cmd_oe,
      Q => sd_cmd_reg_t,
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(0),
      Q => sd_dat_reg_o(0),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(1),
      Q => sd_dat_reg_o(1),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(2),
      Q => sd_dat_reg_o(2),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(3),
      Q => sd_dat_reg_o(3),
      R => \^sdio_reset_reg_0\
    );
sd_dat_reg_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \command_reg_reg_n_0_[12]\,
      I3 => \command_reg_reg_n_0_[13]\,
      I4 => sd_dat_reg_t_i_4_n_0,
      O => sd_dat_reg_t_i_2_n_0
    );
sd_dat_reg_t_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \command_reg_reg_n_0_[7]\,
      I1 => \command_reg_reg_n_0_[4]\,
      I2 => \command_reg_reg_n_0_[3]\,
      I3 => \command_reg_reg_n_0_[2]\,
      O => sd_dat_reg_t_i_3_n_0
    );
sd_dat_reg_t_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \command_reg_reg_n_0_[11]\,
      I1 => \command_reg_reg_n_0_[10]\,
      I2 => \command_reg_reg_n_0_[9]\,
      I3 => \command_reg_reg_n_0_[8]\,
      O => sd_dat_reg_t_i_4_n_0
    );
sd_dat_reg_t_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_data_serial_host0_n_15,
      Q => sd_dat_reg_t,
      R => \^sdio_reset_reg_0\
    );
sd_data_master0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_master
     port map (
      O(0) => tx_fifo_ready,
      Q(27) => \data_timeout_reg_reg_n_0_[27]\,
      Q(26) => \data_timeout_reg_reg_n_0_[26]\,
      Q(25) => \data_timeout_reg_reg_n_0_[25]\,
      Q(24) => \data_timeout_reg_reg_n_0_[24]\,
      Q(23) => \data_timeout_reg_reg_n_0_[23]\,
      Q(22) => \data_timeout_reg_reg_n_0_[22]\,
      Q(21) => \data_timeout_reg_reg_n_0_[21]\,
      Q(20) => \data_timeout_reg_reg_n_0_[20]\,
      Q(19) => \data_timeout_reg_reg_n_0_[19]\,
      Q(18) => \data_timeout_reg_reg_n_0_[18]\,
      Q(17) => \data_timeout_reg_reg_n_0_[17]\,
      Q(16) => \data_timeout_reg_reg_n_0_[16]\,
      Q(15) => \data_timeout_reg_reg_n_0_[15]\,
      Q(14) => \data_timeout_reg_reg_n_0_[14]\,
      Q(13) => \data_timeout_reg_reg_n_0_[13]\,
      Q(12) => \data_timeout_reg_reg_n_0_[12]\,
      Q(11) => \data_timeout_reg_reg_n_0_[11]\,
      Q(10) => \data_timeout_reg_reg_n_0_[10]\,
      Q(9) => \data_timeout_reg_reg_n_0_[9]\,
      Q(8) => \data_timeout_reg_reg_n_0_[8]\,
      Q(7) => \data_timeout_reg_reg_n_0_[7]\,
      Q(6) => \data_timeout_reg_reg_n_0_[6]\,
      Q(5) => \data_timeout_reg_reg_n_0_[5]\,
      Q(4) => \data_timeout_reg_reg_n_0_[4]\,
      Q(3) => \data_timeout_reg_reg_n_0_[3]\,
      Q(2) => \data_timeout_reg_reg_n_0_[2]\,
      Q(1) => \data_timeout_reg_reg_n_0_[1]\,
      Q(0) => \data_timeout_reg_reg_n_0_[0]\,
      SR(0) => rst0_0,
      clock => clock,
      clock_posedge => clock_posedge,
      clock_posedge_reg(0) => sd_data_master0_n_12,
      d_read => d_read,
      d_write => d_write,
      data_busy => data_busy,
      data_crc_ok => data_crc_ok,
      data_int_status(4 downto 0) => data_int_status(4 downto 0),
      data_int_status_reg0 => data_int_status_reg0,
      data_start_rx => data_start_rx,
      data_start_tx => data_start_tx,
      \int_status_o_reg[0]_0\ => sd_data_master0_n_14,
      \int_status_o_reg[0]_1\ => data_int_rst_reg_n_0,
      \int_status_o_reg[1]_0\ => sd_data_serial_host0_n_8,
      interrupt => interrupt,
      interrupt_0 => sd_cmd_master0_n_38,
      interrupt_1(4) => \data_int_enable_reg_reg_n_0_[4]\,
      interrupt_1(3) => \data_int_enable_reg_reg_n_0_[3]\,
      interrupt_1(2) => \data_int_enable_reg_reg_n_0_[2]\,
      interrupt_1(1) => \data_int_enable_reg_reg_n_0_[1]\,
      interrupt_1(0) => \data_int_enable_reg_reg_n_0_[0]\,
      rst1 => rst1,
      rx_fifo_empty => rx_fifo_empty,
      rx_fifo_full => rx_fifo_full,
      start_rx_fifo => start_rx_fifo,
      start_tx_fifo => start_tx_fifo,
      \state_reg[0]_0\ => sd_data_master0_n_10,
      \state_reg[0]_1\ => sd_fifo_filler0_n_41,
      tx_fifo_empty => tx_fifo_empty,
      watchdog_alarm_reg_0 => sd_data_master0_n_6
    );
sd_data_serial_host0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_serial_host
     port map (
      D(3 downto 0) => sd_dat_i(3 downto 0),
      \DAT_dat_o_reg[3]_0\(3 downto 0) => sd_dat_o(3 downto 0),
      \DAT_dat_reg_reg[0]_0\(0) => sd_data_serial_host0_n_10,
      DAT_oe_o_reg_0 => sd_data_serial_host0_n_15,
      E(0) => clock_data_in_reg_n_0,
      Q(2) => sd_data_serial_host0_n_5,
      Q(1) => sd_data_serial_host0_n_6,
      Q(0) => sd_data_serial_host0_n_7,
      SR(0) => sd_data_master0_n_12,
      \blkcnt_reg_reg[15]_0\(15) => \block_count_reg_reg_n_0_[15]\,
      \blkcnt_reg_reg[15]_0\(14) => \block_count_reg_reg_n_0_[14]\,
      \blkcnt_reg_reg[15]_0\(13) => \block_count_reg_reg_n_0_[13]\,
      \blkcnt_reg_reg[15]_0\(12) => \block_count_reg_reg_n_0_[12]\,
      \blkcnt_reg_reg[15]_0\(11) => \block_count_reg_reg_n_0_[11]\,
      \blkcnt_reg_reg[15]_0\(10) => \block_count_reg_reg_n_0_[10]\,
      \blkcnt_reg_reg[15]_0\(9) => \block_count_reg_reg_n_0_[9]\,
      \blkcnt_reg_reg[15]_0\(8) => \block_count_reg_reg_n_0_[8]\,
      \blkcnt_reg_reg[15]_0\(7) => \block_count_reg_reg_n_0_[7]\,
      \blkcnt_reg_reg[15]_0\(6) => \block_count_reg_reg_n_0_[6]\,
      \blkcnt_reg_reg[15]_0\(5) => \block_count_reg_reg_n_0_[5]\,
      \blkcnt_reg_reg[15]_0\(4) => \block_count_reg_reg_n_0_[4]\,
      \blkcnt_reg_reg[15]_0\(3) => \block_count_reg_reg_n_0_[3]\,
      \blkcnt_reg_reg[15]_0\(2) => \block_count_reg_reg_n_0_[2]\,
      \blkcnt_reg_reg[15]_0\(1) => \block_count_reg_reg_n_0_[1]\,
      \blkcnt_reg_reg[15]_0\(0) => \block_count_reg_reg_n_0_[0]\,
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg_0 => \controller_setting_reg_reg_n_0_[0]\,
      \byte_alignment_reg_reg[0]_0\ => sd_data_serial_host0_n_12,
      \byte_alignment_reg_reg[1]_0\ => sd_data_serial_host0_n_13,
      \byte_alignment_reg_reg[1]_1\(1) => \dma_addr_reg_reg_n_0_[1]\,
      \byte_alignment_reg_reg[1]_1\(0) => \dma_addr_reg_reg_n_0_[0]\,
      clock => clock,
      clock_posedge => clock_posedge,
      cmd_start_tx => cmd_start_tx,
      crc_ok_reg_0 => sd_data_serial_host0_n_8,
      d_read => d_read,
      d_write => d_write,
      data_busy => data_busy,
      data_crc_ok => data_crc_ok,
      data_cycles10_in(12 downto 0) => data_cycles10_in(13 downto 1),
      \data_cycles_reg[15]_0\(11) => \block_size_reg_reg_n_0_[11]\,
      \data_cycles_reg[15]_0\(10) => \block_size_reg_reg_n_0_[10]\,
      \data_cycles_reg[15]_0\(9) => \block_size_reg_reg_n_0_[9]\,
      \data_cycles_reg[15]_0\(8) => \block_size_reg_reg_n_0_[8]\,
      \data_cycles_reg[15]_0\(7) => \block_size_reg_reg_n_0_[7]\,
      \data_cycles_reg[15]_0\(6) => \block_size_reg_reg_n_0_[6]\,
      \data_cycles_reg[15]_0\(5) => \block_size_reg_reg_n_0_[5]\,
      \data_cycles_reg[15]_0\(4) => \block_size_reg_reg_n_0_[4]\,
      \data_cycles_reg[15]_0\(3) => \block_size_reg_reg_n_0_[3]\,
      \data_cycles_reg[15]_0\(2) => \block_size_reg_reg_n_0_[2]\,
      \data_cycles_reg[15]_0\(1) => \block_size_reg_reg_n_0_[1]\,
      \data_cycles_reg[15]_0\(0) => \block_size_reg_reg_n_0_[0]\,
      data_in_rx_fifo(31 downto 0) => data_in_rx_fifo(31 downto 0),
      \data_index_reg[1]_0\ => sd_data_serial_host0_n_4,
      \data_index_reg[1]_1\ => sd_data_serial_host0_n_14,
      data_int_status(0) => data_int_status(1),
      dout(7 downto 6) => data_out_tx_fifo(30 downto 29),
      dout(5 downto 4) => data_out_tx_fifo(22 downto 21),
      dout(3 downto 2) => data_out_tx_fifo(14 downto 13),
      dout(1 downto 0) => data_out_tx_fifo(6 downto 5),
      \int_status_o_reg[1]\ => sd_data_master0_n_10,
      \int_status_o_reg[1]_0\ => sd_fifo_filler0_n_41,
      \last_din[0]_i_2_0\ => sd_fifo_filler0_n_44,
      \last_din[0]_i_2_1\ => sd_fifo_filler0_n_53,
      \last_din_reg[0]_0\ => sd_fifo_filler0_n_54,
      \last_din_reg[0]_1\ => sd_fifo_filler0_n_43,
      \last_din_reg[0]_2\ => sd_fifo_filler0_n_59,
      \last_din_reg[1]_0\ => sd_fifo_filler0_n_55,
      \last_din_reg[1]_1\ => sd_fifo_filler0_n_56,
      \last_din_reg[2]_0\ => sd_fifo_filler0_n_57,
      \last_din_reg[2]_1\ => sd_fifo_filler0_n_58,
      \last_din_reg[3]_0\ => sd_fifo_filler0_n_42,
      rst1 => rst1,
      rx_fifo_we => rx_fifo_we,
      sd_dat_reg_t_reg => sd_dat_reg_t_i_2_n_0,
      sd_dat_reg_t_reg_0(1) => \command_reg_reg_n_0_[1]\,
      sd_dat_reg_t_reg_0(0) => \command_reg_reg_n_0_[0]\,
      sd_dat_reg_t_reg_1 => sd_dat_reg_t_i_3_n_0,
      \transf_cnt_reg[1]_0\ => sd_data_serial_host0_n_11,
      tx_fifo_re => tx_fifo_re
    );
sd_data_xfer_trig0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sd_data_xfer_trig
     port map (
      \FSM_sequential_state_reg[1]_0\ => cmd_start_reg_n_0,
      \FSM_sequential_state_reg[1]_1\ => sd_cmd_master0_n_37,
      \FSM_sequential_state_reg[1]_2\(0) => cmd_int_status_reg(0),
      Q(1 downto 0) => p_0_in(1 downto 0),
      clock => clock,
      clock_posedge => clock_posedge,
      data_start_rx => data_start_rx,
      data_start_tx => data_start_tx,
      rst1 => rst1
    );
\sd_detect_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sd_insert_int,
      O => \sd_detect_cnt[0]_i_1_n_0\
    );
\sd_detect_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sd_detect_cnt_reg_n_0_[0]\,
      O => \sd_detect_cnt[0]_i_3_n_0\
    );
\sd_detect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[0]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sd_detect_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sd_detect_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sd_detect_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sd_detect_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sd_detect_cnt_reg[0]_i_2_n_4\,
      O(2) => \sd_detect_cnt_reg[0]_i_2_n_5\,
      O(1) => \sd_detect_cnt_reg[0]_i_2_n_6\,
      O(0) => \sd_detect_cnt_reg[0]_i_2_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[3]\,
      S(2) => \sd_detect_cnt_reg_n_0_[2]\,
      S(1) => \sd_detect_cnt_reg_n_0_[1]\,
      S(0) => \sd_detect_cnt[0]_i_3_n_0\
    );
\sd_detect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[10]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[11]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[12]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[12]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[12]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[12]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[12]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[15]\,
      S(2) => \sd_detect_cnt_reg_n_0_[14]\,
      S(1) => \sd_detect_cnt_reg_n_0_[13]\,
      S(0) => \sd_detect_cnt_reg_n_0_[12]\
    );
\sd_detect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[13]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[14]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[15]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[16]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[12]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[16]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[16]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[16]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[16]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[16]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[19]\,
      S(2) => \sd_detect_cnt_reg_n_0_[18]\,
      S(1) => \sd_detect_cnt_reg_n_0_[17]\,
      S(0) => \sd_detect_cnt_reg_n_0_[16]\
    );
\sd_detect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[17]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[18]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[19]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[1]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[20]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[16]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[20]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[20]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[20]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[20]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[20]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[20]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[20]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[23]\,
      S(2) => \sd_detect_cnt_reg_n_0_[22]\,
      S(1) => \sd_detect_cnt_reg_n_0_[21]\,
      S(0) => \sd_detect_cnt_reg_n_0_[20]\
    );
\sd_detect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[21]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[22]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[23]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[24]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[24]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[20]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sd_detect_cnt_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sd_detect_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sd_detect_cnt_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sd_detect_cnt_reg[24]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[24]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => sd_insert_int,
      S(0) => \sd_detect_cnt_reg_n_0_[24]\
    );
\sd_detect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[24]_i_1_n_6\,
      Q => sd_insert_int,
      R => sdio_cd
    );
\sd_detect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[2]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[3]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[4]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sd_detect_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[4]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[4]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[4]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[4]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[7]\,
      S(2) => \sd_detect_cnt_reg_n_0_[6]\,
      S(1) => \sd_detect_cnt_reg_n_0_[5]\,
      S(0) => \sd_detect_cnt_reg_n_0_[4]\
    );
\sd_detect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[5]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[6]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[7]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[8]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[8]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[8]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[8]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[8]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[11]\,
      S(2) => \sd_detect_cnt_reg_n_0_[10]\,
      S(1) => \sd_detect_cnt_reg_n_0_[9]\,
      S(0) => \sd_detect_cnt_reg_n_0_[8]\
    );
\sd_detect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[9]\,
      R => sdio_cd
    );
sd_fifo_filler0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sd_fifo_filler
     port map (
      D(6 downto 0) => rx_burst_len(6 downto 0),
      E(0) => sd_fifo_filler0_n_6,
      O(0) => tx_fifo_ready,
      Q(29) => \dma_addr_reg_reg_n_0_[31]\,
      Q(28) => \dma_addr_reg_reg_n_0_[30]\,
      Q(27) => \dma_addr_reg_reg_n_0_[29]\,
      Q(26) => \dma_addr_reg_reg_n_0_[28]\,
      Q(25) => \dma_addr_reg_reg_n_0_[27]\,
      Q(24) => \dma_addr_reg_reg_n_0_[26]\,
      Q(23) => \dma_addr_reg_reg_n_0_[25]\,
      Q(22) => \dma_addr_reg_reg_n_0_[24]\,
      Q(21) => \dma_addr_reg_reg_n_0_[23]\,
      Q(20) => \dma_addr_reg_reg_n_0_[22]\,
      Q(19) => \dma_addr_reg_reg_n_0_[21]\,
      Q(18) => \dma_addr_reg_reg_n_0_[20]\,
      Q(17) => \dma_addr_reg_reg_n_0_[19]\,
      Q(16) => \dma_addr_reg_reg_n_0_[18]\,
      Q(15) => \dma_addr_reg_reg_n_0_[17]\,
      Q(14) => \dma_addr_reg_reg_n_0_[16]\,
      Q(13) => \dma_addr_reg_reg_n_0_[15]\,
      Q(12) => \dma_addr_reg_reg_n_0_[14]\,
      Q(11) => \dma_addr_reg_reg_n_0_[13]\,
      Q(10) => \dma_addr_reg_reg_n_0_[12]\,
      Q(9) => \dma_addr_reg_reg_n_0_[11]\,
      Q(8) => \dma_addr_reg_reg_n_0_[10]\,
      Q(7) => \dma_addr_reg_reg_n_0_[9]\,
      Q(6) => \dma_addr_reg_reg_n_0_[8]\,
      Q(5) => \dma_addr_reg_reg_n_0_[7]\,
      Q(4) => \dma_addr_reg_reg_n_0_[6]\,
      Q(3) => \dma_addr_reg_reg_n_0_[5]\,
      Q(2) => \dma_addr_reg_reg_n_0_[4]\,
      Q(1) => \dma_addr_reg_reg_n_0_[3]\,
      Q(0) => \dma_addr_reg_reg_n_0_[2]\,
      SR(0) => m_axi_write,
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => sd_fifo_filler0_n_54,
      \bus_adr_o_reg[31]_0\(29 downto 0) => m_bus_adr_o(31 downto 2),
      \bus_adr_o_reg[8]_0\(6 downto 0) => tx_burst_len(6 downto 0),
      bus_wait_reg_0 => \^m_axi_wlast_reg_0\,
      clock => clock,
      clock_posedge => clock_posedge,
      dat_i(31 downto 0) => data_in_rx_fifo(31 downto 0),
      \data_index_reg[2]\ => sd_fifo_filler0_n_42,
      data_int_status(0) => data_int_status(0),
      data_int_status_reg0 => data_int_status_reg0,
      \dout_reg[10]\ => sd_fifo_filler0_n_58,
      \dout_reg[20]\ => sd_fifo_filler0_n_44,
      \dout_reg[20]_0\ => sd_fifo_filler0_n_59,
      \dout_reg[23]\ => sd_fifo_filler0_n_43,
      \dout_reg[25]\ => sd_fifo_filler0_n_55,
      \dout_reg[26]\ => sd_fifo_filler0_n_57,
      \dout_reg[30]\(7 downto 6) => data_out_tx_fifo(30 downto 29),
      \dout_reg[30]\(5 downto 4) => data_out_tx_fifo(22 downto 21),
      \dout_reg[30]\(3 downto 2) => data_out_tx_fifo(14 downto 13),
      \dout_reg[30]\(1 downto 0) => data_out_tx_fifo(6 downto 5),
      \dout_reg[4]\ => sd_fifo_filler0_n_53,
      \dout_reg[9]\ => sd_fifo_filler0_n_56,
      \inp_pos_reg[0]\(0) => rst0_0,
      \int_status_o_reg[1]\ => sd_data_master0_n_6,
      \last_din[0]_i_2\ => sd_data_serial_host0_n_12,
      \last_din[0]_i_2_0\ => sd_data_serial_host0_n_13,
      \last_din[0]_i_3\ => sd_data_serial_host0_n_4,
      \last_din[0]_i_3_0\ => sd_data_serial_host0_n_14,
      \last_din_reg[3]\(2) => sd_data_serial_host0_n_5,
      \last_din_reg[3]\(1) => sd_data_serial_host0_n_6,
      \last_din_reg[3]\(0) => sd_data_serial_host0_n_7,
      \last_din_reg[3]_0\ => sd_data_serial_host0_n_11,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => \^m_axi_arvalid\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => \^m_axi_awvalid\,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_cyc => m_axi_cyc,
      m_axi_cyc_reg => sd_fifo_filler0_n_4,
      m_axi_cyc_reg_0 => sd_fifo_filler0_n_5,
      m_axi_cyc_reg_1 => sd_fifo_filler0_n_7,
      m_axi_cyc_reg_2 => sd_fifo_filler0_n_8,
      m_axi_cyc_reg_3(0) => sd_fifo_filler0_n_9,
      m_axi_cyc_reg_4 => sd_fifo_filler0_n_60,
      m_axi_cyc_reg_5 => sd_fifo_filler0_n_61,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast_reg => sd_fifo_filler0_n_77,
      m_axi_wlast_reg_0 => m_axi_wlast_i_2_n_0,
      m_axi_wready => m_axi_wready,
      m_axi_write_reg => m_axi_write_reg_n_0,
      m_axi_wvalid_reg => \^m_axi_wvalid_reg_0\,
      m_bus_ack_i047_out => m_bus_ack_i047_out,
      rst1 => rst1,
      rx_fifo_empty => rx_fifo_empty,
      rx_fifo_full => rx_fifo_full,
      rx_fifo_we => rx_fifo_we,
      \s_axi_rdata_reg[0]\ => \s_axi_rdata[0]_i_9_n_0\,
      \s_axi_rdata_reg[0]_0\ => \s_axi_rdata[0]_i_10_n_0\,
      \s_axi_rdata_reg[0]_1\ => sd_data_master0_n_14,
      \s_axi_rdata_reg[0]_2\ => sd_cmd_master0_n_39,
      start_rx_fifo => start_rx_fifo,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_o_reg => sd_fifo_filler0_n_41,
      tx_fifo_empty => tx_fifo_empty,
      tx_fifo_re => tx_fifo_re
    );
sd_insert_ie_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => write_data(0),
      I1 => sd_insert_ie_i_2_n_0,
      I2 => sd_insert_ie_reg_n_0,
      O => sd_insert_ie_i_1_n_0
    );
sd_insert_ie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \block_count_reg[15]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[4]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => sd_insert_ie_i_2_n_0
    );
sd_insert_ie_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_insert_ie_i_1_n_0,
      Q => sd_insert_ie_reg_n_0,
      R => reset_sync(2)
    );
sd_remove_ie_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => write_data(2),
      I1 => sd_insert_ie_i_2_n_0,
      I2 => sd_remove_ie,
      O => sd_remove_ie_i_1_n_0
    );
sd_remove_ie_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_remove_ie_i_1_n_0,
      Q => sd_remove_ie,
      R => reset_sync(2)
    );
sdio_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdio_reset_reg_0\,
      I1 => clock_state,
      O => sdio_clk0
    );
sdio_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sdio_clk0,
      Q => sdio_clk,
      R => '0'
    );
sdio_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \controller_setting_reg_reg_n_0_[1]\,
      I1 => clock_posedge,
      I2 => \^sdio_reset_reg_0\,
      O => sdio_reset_i_1_n_0
    );
sdio_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sdio_reset_i_1_n_0,
      Q => \^sdio_reset_reg_0\,
      R => reset_sync(2)
    );
\software_reset_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => write_data(0),
      I1 => \software_reset_reg[0]_i_2_n_0\,
      I2 => \cmd_timeout_reg[24]_i_3_n_0\,
      I3 => \software_reset_reg_reg_n_0_[0]\,
      O => \software_reset_reg[0]_i_1_n_0\
    );
\software_reset_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \software_reset_reg[0]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[0]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[3]\,
      I5 => \write_addr_reg_n_0_[5]\,
      O => \software_reset_reg[0]_i_2_n_0\
    );
\software_reset_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \software_reset_reg[0]_i_3_n_0\
    );
\software_reset_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \software_reset_reg[0]_i_1_n_0\,
      Q => \software_reset_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\wr_req[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30301310"
    )
        port map (
      I0 => wr_req(1),
      I1 => reset_sync(2),
      I2 => wr_req(0),
      I3 => s_axi_awvalid,
      I4 => \^s_axi_bvalid_reg_0\,
      O => \wr_req[0]_i_1_n_0\
    );
\wr_req[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33001130"
    )
        port map (
      I0 => wr_req(0),
      I1 => reset_sync(2),
      I2 => s_axi_wvalid,
      I3 => wr_req(1),
      I4 => \^s_axi_bvalid_reg_0\,
      O => \wr_req[1]_i_1_n_0\
    );
\wr_req_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \wr_req[0]_i_1_n_0\,
      Q => wr_req(0),
      R => '0'
    );
\wr_req_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \wr_req[1]_i_1_n_0\,
      Q => wr_req(1),
      R => '0'
    );
\write_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => s_axi_awvalid,
      I2 => wr_req(0),
      O => wr_req0
    );
\write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(0),
      Q => \write_addr_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\write_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(10),
      Q => \write_addr_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\write_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(11),
      Q => \write_addr_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\write_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(12),
      Q => \write_addr_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\write_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(13),
      Q => \write_addr_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\write_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(14),
      Q => \write_addr_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\write_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(15),
      Q => \write_addr_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(1),
      Q => \write_addr_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(2),
      Q => \write_addr_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(3),
      Q => \write_addr_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(4),
      Q => \write_addr_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\write_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(5),
      Q => \write_addr_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\write_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(6),
      Q => \write_addr_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\write_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(7),
      Q => \write_addr_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\write_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(8),
      Q => \write_addr_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\write_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(9),
      Q => \write_addr_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\write_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => wr_req(1),
      I2 => s_axi_wvalid,
      O => wr_req034_out
    );
\write_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(0),
      Q => write_data(0),
      R => reset_sync(2)
    );
\write_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(10),
      Q => write_data(10),
      R => reset_sync(2)
    );
\write_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(11),
      Q => write_data(11),
      R => reset_sync(2)
    );
\write_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(12),
      Q => write_data(12),
      R => reset_sync(2)
    );
\write_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(13),
      Q => write_data(13),
      R => reset_sync(2)
    );
\write_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(14),
      Q => write_data(14),
      R => reset_sync(2)
    );
\write_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(15),
      Q => write_data(15),
      R => reset_sync(2)
    );
\write_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(16),
      Q => write_data(16),
      R => reset_sync(2)
    );
\write_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(17),
      Q => write_data(17),
      R => reset_sync(2)
    );
\write_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(18),
      Q => write_data(18),
      R => reset_sync(2)
    );
\write_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(19),
      Q => write_data(19),
      R => reset_sync(2)
    );
\write_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(1),
      Q => write_data(1),
      R => reset_sync(2)
    );
\write_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(20),
      Q => write_data(20),
      R => reset_sync(2)
    );
\write_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(21),
      Q => write_data(21),
      R => reset_sync(2)
    );
\write_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(22),
      Q => write_data(22),
      R => reset_sync(2)
    );
\write_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(23),
      Q => write_data(23),
      R => reset_sync(2)
    );
\write_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(24),
      Q => write_data(24),
      R => reset_sync(2)
    );
\write_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(25),
      Q => write_data(25),
      R => reset_sync(2)
    );
\write_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(26),
      Q => write_data(26),
      R => reset_sync(2)
    );
\write_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(27),
      Q => write_data(27),
      R => reset_sync(2)
    );
\write_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(28),
      Q => write_data(28),
      R => reset_sync(2)
    );
\write_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(29),
      Q => write_data(29),
      R => reset_sync(2)
    );
\write_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(2),
      Q => write_data(2),
      R => reset_sync(2)
    );
\write_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(30),
      Q => write_data(30),
      R => reset_sync(2)
    );
\write_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(31),
      Q => write_data(31),
      R => reset_sync(2)
    );
\write_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(3),
      Q => write_data(3),
      R => reset_sync(2)
    );
\write_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(4),
      Q => write_data(4),
      R => reset_sync(2)
    );
\write_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(5),
      Q => write_data(5),
      R => reset_sync(2)
    );
\write_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(6),
      Q => write_data(6),
      R => reset_sync(2)
    );
\write_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(7),
      Q => write_data(7),
      R => reset_sync(2)
    );
\write_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(8),
      Q => write_data(8),
      R => reset_sync(2)
    );
\write_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req034_out,
      D => s_axi_wdata(9),
      Q => write_data(9),
      R => reset_sync(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    async_resetn : in STD_LOGIC;
    clock : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sdio_cmd : inout STD_LOGIC;
    sdio_dat : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    sdio_clk : out STD_LOGIC;
    sdio_reset : out STD_LOGIC;
    sdio_cd : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "riscv_SD_0,sdc_controller,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sdc_controller,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of async_resetn : signal is "xilinx.com:signal:reset:1.0 async_resetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of async_resetn : signal is "XIL_INTERFACENAME async_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute X_INTERFACE_PARAMETER of clock : signal is "XIL_INTERFACENAME clock, ASSOCIATED_BUSIF M_AXI:S_AXI_LITE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, CLK_DOMAIN /clk_wiz_0_clk_out1, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32, FREQ_HZ 100000000, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI_LITE, CLK_DOMAIN /clk_wiz_0_clk_out1, ID_WIDTH 0, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 100000000, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of sdio_clk : signal is "xilinx.com:signal:clock:1.0 sdio_clk CLK";
  attribute X_INTERFACE_PARAMETER of sdio_clk : signal is "XIL_INTERFACENAME sdio_clk, ASSOCIATED_RESET sdio_reset, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN riscv_SD_0_sdio_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of sdio_reset : signal is "xilinx.com:signal:reset:1.0 sdio_reset RST";
  attribute X_INTERFACE_PARAMETER of sdio_reset : signal is "XIL_INTERFACENAME sdio_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4LITE, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  m_axi_araddr(31 downto 2) <= \^m_axi_araddr\(31 downto 2);
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6 downto 0) <= \^m_axi_arlen\(6 downto 0);
  m_axi_awaddr(31 downto 2) <= \^m_axi_awaddr\(31 downto 2);
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6 downto 0) <= \^m_axi_awlen\(6 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sdc_controller
     port map (
      async_resetn => async_resetn,
      clock => clock,
      interrupt => interrupt,
      m_axi_araddr(29 downto 0) => \^m_axi_araddr\(31 downto 2),
      m_axi_arlen(6 downto 0) => \^m_axi_arlen\(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(29 downto 0) => \^m_axi_awaddr\(31 downto 2),
      m_axi_awlen(6 downto 0) => \^m_axi_awlen\(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast_reg_0 => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid_reg_0 => m_axi_wvalid,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_reg_0 => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_reg_0 => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      sdio_cd => sdio_cd,
      sdio_clk => sdio_clk,
      sdio_cmd => sdio_cmd,
      sdio_dat(3 downto 0) => sdio_dat(3 downto 0),
      sdio_reset_reg_0 => sdio_reset
    );
end STRUCTURE;
