$date
	Fri Aug 11 05:53:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 48 ! P [47:0] $end
$var reg 18 " a [17:0] $end
$var reg 18 # b [17:0] $end
$var reg 48 $ c [47:0] $end
$var reg 1 % carryin $end
$var reg 1 & clk $end
$var reg 18 ' d [17:0] $end
$var reg 2 ( select [1:0] $end
$var integer 32 ) i [31:0] $end
$scope module DUT $end
$var wire 18 * a [17:0] $end
$var wire 18 + b [17:0] $end
$var wire 48 , c [47:0] $end
$var wire 1 % carryin $end
$var wire 1 & clk $end
$var wire 18 - d [17:0] $end
$var wire 2 . select [1:0] $end
$var reg 48 / P [47:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b0 .
b110100010101100111 -
b10001010110011110001001101010111100110111101111 ,
b100011010001010110 +
b10010001101000101 *
b0 )
b0 (
b110100010101100111 '
0&
1%
b10001010110011110001001101010111100110111101111 $
b100011010001010110 #
b10010001101000101 "
bx !
$end
#5000
b111111111111111111111111111111001111101010111000 !
b111111111111111111111111111111001111101010111000 /
1&
#10000
0&
b1 (
b1 .
b1 )
#15000
b1101001110100000011 !
b1101001110100000011 /
1&
#20000
0&
b10 (
b10 .
b10 )
#25000
b101110101001100001110110010101000011001000010000 !
b101110101001100001110110010101000011001000010000 /
1&
#30000
0&
b11 (
b11 .
b11 )
#35000
b111111111111111111111111111111111111111110111011 !
b111111111111111111111111111111111111111110111011 /
1&
#40000
0&
b100 )
#45000
1&
#50000
0&
