Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct  4 17:32:40 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_key_beep_extend_timing_summary_routed.rpt -pb top_key_beep_extend_timing_summary_routed.pb -rpx top_key_beep_extend_timing_summary_routed.rpx -warn_on_violation
| Design       : top_key_beep_extend
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.825        0.000                      0                   47        0.139        0.000                      0                   47        9.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.825        0.000                      0                   47        0.139        0.000                      0                   47        9.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.890ns (21.229%)  route 3.302ns (78.771%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.945     9.517    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  u_key_debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.641    u_key_debounce/cnt0[1]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[1]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.077    25.466    u_key_debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.832ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.890ns (21.244%)  route 3.299ns (78.756%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.942     9.514    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.638 r  u_key_debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     9.638    u_key_debounce/cnt0[3]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[3]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.081    25.470    u_key_debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 15.832    

Slack (MET) :             15.838ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.890ns (21.291%)  route 3.290ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.933     9.504    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  u_key_debounce/cnt0[5]_i_1/O
                         net (fo=1, routed)           0.000     9.628    u_key_debounce/cnt0[5]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  u_key_debounce/cnt0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y52         FDCE                                         r  u_key_debounce/cnt0_reg[5]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.077    25.466    u_key_debounce/cnt0_reg[5]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 15.838    

Slack (MET) :             15.840ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.916ns (21.714%)  route 3.302ns (78.286%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.945     9.517    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.667 r  u_key_debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     9.667    u_key_debounce/cnt0[2]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[2]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.118    25.507    u_key_debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         25.507    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 15.840    

Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.916ns (21.729%)  route 3.299ns (78.270%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.942     9.514    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.150     9.664 r  u_key_debounce/cnt0[4]_i_1/O
                         net (fo=1, routed)           0.000     9.664    u_key_debounce/cnt0[4]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y51         FDCE                                         r  u_key_debounce/cnt0_reg[4]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.118    25.507    u_key_debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         25.507    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.916ns (21.778%)  route 3.290ns (78.222%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.933     9.504    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.654 r  u_key_debounce/cnt0[7]_i_1/O
                         net (fo=1, routed)           0.000     9.654    u_key_debounce/cnt0[7]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  u_key_debounce/cnt0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566    24.996    u_key_debounce/CLK
    SLICE_X38Y52         FDCE                                         r  u_key_debounce/cnt0_reg[7]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.118    25.507    u_key_debounce/cnt0_reg[7]
  -------------------------------------------------------------------
                         required time                         25.507    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             16.002ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.030%)  route 3.150ns (77.970%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.793     9.364    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.488 r  u_key_debounce/cnt0[10]_i_1/O
                         net (fo=1, routed)           0.000     9.488    u_key_debounce/cnt0[10]_i_1_n_0
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.565    24.995    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
                         clock pessimism              0.453    25.448    
                         clock uncertainty           -0.035    25.413    
    SLICE_X38Y53         FDCE (Setup_fdce_C_D)        0.077    25.490    u_key_debounce/cnt0_reg[10]
  -------------------------------------------------------------------
                         required time                         25.490    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                 16.002    

Slack (MET) :             16.009ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.890ns (22.046%)  route 3.147ns (77.954%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.790     9.361    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  u_key_debounce/cnt0[11]_i_1/O
                         net (fo=1, routed)           0.000     9.485    u_key_debounce/cnt0[11]_i_1_n_0
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.565    24.995    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[11]/C
                         clock pessimism              0.453    25.448    
                         clock uncertainty           -0.035    25.413    
    SLICE_X38Y53         FDCE (Setup_fdce_C_D)        0.081    25.494    u_key_debounce/cnt0_reg[11]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 16.009    

Slack (MET) :             16.011ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.813%)  route 2.968ns (78.187%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.755     5.462    u_key_debounce/CLK
    SLICE_X43Y49         FDCE                                         r  u_key_debounce/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.456     5.918 r  u_key_debounce/cnt1_reg[3]/Q
                         net (fo=4, routed)           1.175     7.093    u_key_debounce/cnt1[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.217 r  u_key_debounce/cnt1[19]_i_5/O
                         net (fo=2, routed)           0.953     8.170    u_key_debounce/cnt1[19]_i_5_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.124     8.294 r  u_key_debounce/cnt1[19]_i_2/O
                         net (fo=7, routed)           0.840     9.134    u_key_debounce/cnt11
    SLICE_X43Y52         LUT4 (Prop_lut4_I1_O)        0.124     9.258 r  u_key_debounce/cnt1[14]_i_1/O
                         net (fo=1, routed)           0.000     9.258    u_key_debounce/cnt1[14]_i_1_n_0
    SLICE_X43Y52         FDCE                                         r  u_key_debounce/cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.567    24.997    u_key_debounce/CLK
    SLICE_X43Y52         FDCE                                         r  u_key_debounce/cnt1_reg[14]/C
                         clock pessimism              0.277    25.274    
                         clock uncertainty           -0.035    25.238    
    SLICE_X43Y52         FDCE (Setup_fdce_C_D)        0.031    25.269    u_key_debounce/cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 16.011    

Slack (MET) :             16.017ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.916ns (22.528%)  route 3.150ns (77.472%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.741     5.448    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     5.966 r  u_key_debounce/cnt0_reg[10]/Q
                         net (fo=4, routed)           1.156     7.122    u_key_debounce/cnt0[10]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  u_key_debounce/cnt0[19]_i_4/O
                         net (fo=2, routed)           1.201     8.447    u_key_debounce/cnt0[19]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  u_key_debounce/cnt0[15]_i_2/O
                         net (fo=13, routed)          0.793     9.364    u_key_debounce/cnt0[15]_i_2_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.150     9.514 r  u_key_debounce/cnt0[12]_i_1/O
                         net (fo=1, routed)           0.000     9.514    u_key_debounce/cnt0[12]_i_1_n_0
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.565    24.995    u_key_debounce/CLK
    SLICE_X38Y53         FDCE                                         r  u_key_debounce/cnt0_reg[12]/C
                         clock pessimism              0.453    25.448    
                         clock uncertainty           -0.035    25.413    
    SLICE_X38Y53         FDCE (Setup_fdce_C_D)        0.118    25.531    u_key_debounce/cnt0_reg[12]
  -------------------------------------------------------------------
                         required time                         25.531    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                 16.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_key_debounce/key_filter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_beep/key_filter_d0_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.541    u_key_debounce/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_debounce/key_filter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.682 r  u_key_debounce/key_filter_reg[1]/Q
                         net (fo=3, routed)           0.069     1.751    u_key_beep/D[1]
    SLICE_X40Y51         FDPE                                         r  u_key_beep/key_filter_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.059    u_key_beep/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_beep/key_filter_d0_reg[1]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X40Y51         FDPE (Hold_fdpe_C_D)         0.071     1.612    u_key_beep/key_filter_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_key_debounce/key_in_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.538    u_key_debounce/CLK
    SLICE_X36Y54         FDPE                                         r  u_key_debounce/key_in_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.679 r  u_key_debounce/key_in_d1_reg[0]/Q
                         net (fo=9, routed)           0.110     1.789    u_key_debounce/key_in_d1_reg_n_0_[0]
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.048     1.837 r  u_key_debounce/cnt0[17]_i_1/O
                         net (fo=1, routed)           0.000     1.837    u_key_debounce/cnt0[17]_i_1_n_0
    SLICE_X37Y54         FDCE                                         r  u_key_debounce/cnt0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     2.056    u_key_debounce/CLK
    SLICE_X37Y54         FDCE                                         r  u_key_debounce/cnt0_reg[17]/C
                         clock pessimism             -0.505     1.551    
    SLICE_X37Y54         FDCE (Hold_fdce_C_D)         0.107     1.658    u_key_debounce/cnt0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_key_debounce/key_in_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.538    u_key_debounce/CLK
    SLICE_X36Y54         FDPE                                         r  u_key_debounce/key_in_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.679 r  u_key_debounce/key_in_d1_reg[0]/Q
                         net (fo=9, routed)           0.110     1.789    u_key_debounce/key_in_d1_reg_n_0_[0]
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  u_key_debounce/cnt0[14]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_key_debounce/cnt0[14]_i_1_n_0
    SLICE_X37Y54         FDCE                                         r  u_key_debounce/cnt0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     2.056    u_key_debounce/CLK
    SLICE_X37Y54         FDCE                                         r  u_key_debounce/cnt0_reg[14]/C
                         clock pessimism             -0.505     1.551    
    SLICE_X37Y54         FDCE (Hold_fdce_C_D)         0.091     1.642    u_key_debounce/cnt0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_key_beep/key_filter_d0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_beep/beep_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.541    u_key_beep/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_beep/key_filter_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.669 r  u_key_beep/key_filter_d0_reg[0]/Q
                         net (fo=1, routed)           0.062     1.731    u_key_beep/key_filter_d0_reg_n_0_[0]
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.099     1.830 r  u_key_beep/beep_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_key_beep/beep_i_1_n_0
    SLICE_X40Y51         FDPE                                         r  u_key_beep/beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.059    u_key_beep/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_beep/beep_reg/C
                         clock pessimism             -0.518     1.541    
    SLICE_X40Y51         FDPE (Hold_fdpe_C_D)         0.091     1.632    u_key_beep/beep_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_key_debounce/key_filter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/key_filter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.733%)  route 0.131ns (41.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.541    u_key_debounce/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_debounce/key_filter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.682 r  u_key_debounce/key_filter_reg[1]/Q
                         net (fo=3, routed)           0.131     1.813    u_key_debounce/D[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  u_key_debounce/key_filter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u_key_debounce/key_filter[1]_i_1_n_0
    SLICE_X40Y51         FDPE                                         r  u_key_debounce/key_filter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.059    u_key_debounce/CLK
    SLICE_X40Y51         FDPE                                         r  u_key_debounce/key_filter_reg[1]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X40Y51         FDPE (Hold_fdpe_C_D)         0.092     1.633    u_key_debounce/key_filter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_key_debounce/key_in_d0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/key_in_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.645%)  route 0.148ns (47.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.538    u_key_debounce/CLK
    SLICE_X38Y55         FDPE                                         r  u_key_debounce/key_in_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  u_key_debounce/key_in_d0_reg[0]/Q
                         net (fo=9, routed)           0.148     1.850    u_key_debounce/key_in_d0_reg_n_0_[0]
    SLICE_X36Y54         FDPE                                         r  u_key_debounce/key_in_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     2.056    u_key_debounce/CLK
    SLICE_X36Y54         FDPE                                         r  u_key_debounce/key_in_d1_reg[0]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X36Y54         FDPE (Hold_fdpe_C_D)         0.070     1.624    u_key_debounce/key_in_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_key_debounce/key_filter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/key_filter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.538    u_key_debounce/CLK
    SLICE_X38Y53         FDPE                                         r  u_key_debounce/key_filter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  u_key_debounce/key_filter_reg[0]/Q
                         net (fo=3, routed)           0.149     1.852    u_key_debounce/D[0]
    SLICE_X38Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  u_key_debounce/key_filter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u_key_debounce/key_filter[0]_i_1_n_0
    SLICE_X38Y53         FDPE                                         r  u_key_debounce/key_filter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     2.056    u_key_debounce/CLK
    SLICE_X38Y53         FDPE                                         r  u_key_debounce/key_filter_reg[0]/C
                         clock pessimism             -0.518     1.538    
    SLICE_X38Y53         FDPE (Hold_fdpe_C_D)         0.121     1.659    u_key_debounce/key_filter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_key_debounce/key_in_d0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/key_in_d1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.811%)  route 0.186ns (53.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.541    u_key_debounce/CLK
    SLICE_X42Y51         FDPE                                         r  u_key_debounce/key_in_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.705 r  u_key_debounce/key_in_d0_reg[1]/Q
                         net (fo=9, routed)           0.186     1.892    u_key_debounce/p_1_in
    SLICE_X42Y51         FDPE                                         r  u_key_debounce/key_in_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.059    u_key_debounce/CLK
    SLICE_X42Y51         FDPE                                         r  u_key_debounce/key_in_d1_reg[1]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y51         FDPE (Hold_fdpe_C_D)         0.090     1.631    u_key_debounce/key_in_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_key_debounce/key_in_d0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.213ns (54.158%)  route 0.180ns (45.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.541    u_key_debounce/CLK
    SLICE_X42Y51         FDPE                                         r  u_key_debounce/key_in_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.705 r  u_key_debounce/key_in_d0_reg[1]/Q
                         net (fo=9, routed)           0.180     1.886    u_key_debounce/p_1_in
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.049     1.935 r  u_key_debounce/cnt1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_key_debounce/cnt1[17]_i_1_n_0
    SLICE_X43Y52         FDCE                                         r  u_key_debounce/cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.059    u_key_debounce/CLK
    SLICE_X43Y52         FDCE                                         r  u_key_debounce/cnt1_reg[17]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.107     1.664    u_key_debounce/cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_key_debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.543    u_key_debounce/CLK
    SLICE_X43Y49         FDCE                                         r  u_key_debounce/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.684 f  u_key_debounce/cnt1_reg[0]/Q
                         net (fo=4, routed)           0.179     1.863    u_key_debounce/cnt1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  u_key_debounce/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_key_debounce/cnt1[0]_i_1_n_0
    SLICE_X43Y49         FDCE                                         r  u_key_debounce/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.060    u_key_debounce/CLK
    SLICE_X43Y49         FDCE                                         r  u_key_debounce/cnt1_reg[0]/C
                         clock pessimism             -0.517     1.543    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.091     1.634    u_key_debounce/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51   u_key_beep/beep_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51   u_key_beep/key_filter_d0_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51   u_key_beep/key_filter_d0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y54   u_key_debounce/cnt0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   u_key_debounce/cnt0_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   u_key_debounce/cnt0_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   u_key_debounce/cnt0_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y54   u_key_debounce/cnt0_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y54   u_key_debounce/cnt0_reg[14]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X40Y51   u_key_beep/beep_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X40Y51   u_key_beep/key_filter_d0_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X40Y51   u_key_beep/key_filter_d0_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54   u_key_debounce/cnt0_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54   u_key_debounce/cnt0_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   u_key_debounce/cnt0_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54   u_key_debounce/cnt0_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54   u_key_debounce/cnt0_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y54   u_key_debounce/cnt0_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y55   u_key_debounce/cnt0_reg[18]/C



