Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 22:13:54 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                Path #1                                                                               |                                          WorstPath from Dst                                         |
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                3.125 |                                                                                               3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                               11.755 |                                                                                               7.606 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.412(30%)                                                                                                                                                           | 1.922(26%)                                                                                          |
| Net Delay                 | 6.568(77%)                                                                                          | 8.343(70%)                                                                                                                                                           | 5.684(74%)                                                                                          |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                                0.238 |                                                                                              -0.625 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                               -8.400 |                                                                                              -5.114 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                      |                                                                                                     |
| Bounding Box Size         | 5% x 4%                                                                                             | 8% x 3%                                                                                                                                                              | 5% x 4%                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                               | (0, 1)                                                                                              |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                                  227 |                                                                                                 128 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                        |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                   31 |                                                                                                  18 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                   31 |                                                                                                  18 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                  | clk                                                                                                 |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                  | clk                                                                                                 |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                 | None                                                                                                |
| BRAM                      | None                                                                                                | None                                                                                                                                                                 | None                                                                                                |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                                   29 |                                                                                                  31 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                               | FDRE/C                                                                                              |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                               | FDRE/D                                                                                              |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                              | sr_p.sr_1_15.roi_ret_1186/C                                                                         |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_15.roi_ret_1186/D                                                                                                                                          | sr_p.sr_2_8.pt_ret_84/D                                                                             |
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                           Path #2                                                                          |                                            WorstPath from Dst                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                    3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                     11.483 |                                                                                                    8.593 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.127(28%)                                                                                                                                                 | 2.077(25%)                                                                                               |
| Net Delay                 | 6.568(77%)                                                                                          | 8.356(72%)                                                                                                                                                 | 6.516(75%)                                                                                               |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                     -0.034 |                                                                                                   -0.322 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                     -8.400 |                                                                                                   -5.798 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                          |
| Bounding Box Size         | 5% x 4%                                                                                             | 7% x 3%                                                                                                                                                    | 5% x 4%                                                                                                  |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                   |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        228 |                                                                                                      147 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                       19 |
| Routes                    |                                                                                                  19 |                                                                                                                                                         30 |                                                                                                       19 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                      |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                      |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                     |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                     |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         29 |                                                                                                       33 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_15.pt_ret_797/C                                                                                |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_15.pt_ret_797/D                                                                                                                                  | sr_p.sr_2_8.pt_ret_84/D                                                                                  |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                           Path #3                                                                          |                                                    WorstPath from Dst                                                   |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                                   3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                     11.379 |                                                                                                                   9.061 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.069(27%)                                                                                                                                                 | 2.133(24%)                                                                                                              |
| Net Delay                 | 6.568(77%)                                                                                          | 8.310(73%)                                                                                                                                                 | 6.928(76%)                                                                                                              |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                     -0.137 |                                                                                                                  -0.196 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                     -8.400 |                                                                                                                  -6.140 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                                         |
| Bounding Box Size         | 5% x 4%                                                                                             | 6% x 3%                                                                                                                                                    | 5% x 4%                                                                                                                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        251 |                                                                                                                     205 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                            |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                                      22 |
| Routes                    |                                                                                                  19 |                                                                                                                                                         30 |                                                                                                                      22 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                     |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                     |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                                    |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                                    |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         29 |                                                                                                                      50 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_14.roi_ret_255/C                                                                                              |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_14.roi_ret_255/D                                                                                                                                 | sr_p.sr_2_8.pt_ret_84/D                                                                                                 |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                           Path #4                                                                          |                                                 WorstPath from Dst                                                 |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                              3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                     11.414 |                                                                                                              8.611 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.113(28%)                                                                                                                                                 | 2.010(24%)                                                                                                         |
| Net Delay                 | 6.568(77%)                                                                                          | 8.301(72%)                                                                                                                                                 | 6.601(76%)                                                                                                         |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                     -0.101 |                                                                                                             -0.245 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                     -8.398 |                                                                                                             -5.739 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                                    |
| Bounding Box Size         | 5% x 4%                                                                                             | 7% x 3%                                                                                                                                                    | 5% x 4%                                                                                                            |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                             |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        250 |                                                                                                                185 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                                 21 |
| Routes                    |                                                                                                  19 |                                                                                                                                                         30 |                                                                                                                 21 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                               |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                               |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         29 |                                                                                                                 37 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_15.sector_ret_314/C                                                                                      |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_15.sector_ret_314/D                                                                                                                              | sr_p.sr_2_8.pt_ret_84/D                                                                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                             Path #5                                                                             |                                            WorstPath from Dst                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                           3.125 |                                                                                                    3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                          11.413 |                                                                                                    7.906 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.159(28%)                                                                                                                                                      | 1.844(24%)                                                                                               |
| Net Delay                 | 6.568(77%)                                                                                          | 8.254(72%)                                                                                                                                                      | 6.062(76%)                                                                                               |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                          -0.102 |                                                                                                   -0.238 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                          -8.398 |                                                                                                   -5.027 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                 |                                                                                                          |
| Bounding Box Size         | 5% x 4%                                                                                             | 6% x 3%                                                                                                                                                         | 5% x 4%                                                                                                  |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                          | (0, 1)                                                                                                   |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                             235 |                                                                                                      135 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                              30 |                                                                                                       19 |
| Routes                    |                                                                                                  19 |                                                                                                                                                              31 |                                                                                                       19 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                      |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                      |
| DSP Block                 | None                                                                                                | None                                                                                                                                                            | None                                                                                                     |
| BRAM                      | None                                                                                                | None                                                                                                                                                            | None                                                                                                     |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                              29 |                                                                                                       34 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                         | sr_p.sr_1_15.sector_ret_304/C                                                                            |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_15.sector_ret_304/D                                                                                                                                   | sr_p.sr_2_8.pt_ret_84/D                                                                                  |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                           Path #6                                                                          |                                                 WorstPath from Dst                                                 |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                              3.125 |
| Path Delay                |                                                                                               8.592 |                                                                                                                                                     11.365 |                                                                                                              8.802 |
| Logic Delay               | 2.176(26%)                                                                                          | 3.336(30%)                                                                                                                                                 | 2.204(26%)                                                                                                         |
| Net Delay                 | 6.416(74%)                                                                                          | 8.029(70%)                                                                                                                                                 | 6.598(74%)                                                                                                         |
| Clock Skew                |                                                                                              -0.506 |                                                                                                                                                     -0.149 |                                                                                                             -0.182 |
| Slack                     |                                                                                              -5.982 |                                                                                                                                                     -8.398 |                                                                                                             -5.867 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                                    |
| Bounding Box Size         | 5% x 4%                                                                                             | 6% x 3%                                                                                                                                                    | 5% x 5%                                                                                                            |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                             |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        224 |                                                                                                                161 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                                 21 |
| Routes                    |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                                 21 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT5 LUT3 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                                |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                               |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                               |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         22 |                                                                                                                 37 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_3.pt_ret_71/C                                                                                                                                    | sr_p.sr_1_15.roi_ret_1279/C                                                                                        |
| End Point Pin             | sr_p.sr_2_3.pt_ret_71/D                                                                             | sr_p.sr_1_15.roi_ret_1279/D                                                                                                                                | sr_p.sr_2_8.pt_ret_84/D                                                                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                           Path #7                                                                          |                                               WorstPath from Dst                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                         3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                     11.573 |                                                                                                         8.330 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.157(28%)                                                                                                                                                 | 1.773(22%)                                                                                                    |
| Net Delay                 | 6.568(77%)                                                                                          | 8.416(72%)                                                                                                                                                 | 6.557(78%)                                                                                                    |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                      0.061 |                                                                                                        -0.431 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                     -8.396 |                                                                                                        -5.644 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                               |
| Bounding Box Size         | 5% x 4%                                                                                             | 7% x 3%                                                                                                                                                    | 5% x 4%                                                                                                       |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                        |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        223 |                                                                                                           153 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                            20 |
| Routes                    |                                                                                                  19 |                                                                                                                                                         30 |                                                                                                            20 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                           |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                           |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                          |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                          |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         29 |                                                                                                            34 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                    | sr_p.sr_1_15.sector_ret_6/C                                                                                   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_15.sector_ret_6/D                                                                                                                                | sr_p.sr_2_8.pt_ret_84/D                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                             Path #8                                                                             |                                                 WorstPath from Dst                                                 |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                           3.125 |                                                                                                              3.125 |
| Path Delay                |                                                                                               8.592 |                                                                                                                                                          11.582 |                                                                                                              8.671 |
| Logic Delay               | 2.176(26%)                                                                                          | 3.447(30%)                                                                                                                                                      | 2.253(26%)                                                                                                         |
| Net Delay                 | 6.416(74%)                                                                                          | 8.135(70%)                                                                                                                                                      | 6.418(74%)                                                                                                         |
| Clock Skew                |                                                                                              -0.506 |                                                                                                                                                           0.070 |                                                                                                             -0.435 |
| Slack                     |                                                                                              -5.982 |                                                                                                                                                          -8.396 |                                                                                                             -5.989 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                 |                                                                                                                    |
| Bounding Box Size         | 5% x 4%                                                                                             | 7% x 3%                                                                                                                                                         | 5% x 5%                                                                                                            |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                          | (0, 1)                                                                                                             |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                             225 |                                                                                                                159 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                              30 |                                                                                                                 21 |
| Routes                    |                                                                                                  18 |                                                                                                                                                              30 |                                                                                                                 21 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT3 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                                |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                                |
| DSP Block                 | None                                                                                                | None                                                                                                                                                            | None                                                                                                               |
| BRAM                      | None                                                                                                | None                                                                                                                                                            | None                                                                                                               |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                              22 |                                                                                                                 37 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_3.pt_ret_71/C                                                                                                                                         | sr_p.sr_1_15.pt_ret_779/C                                                                                          |
| End Point Pin             | sr_p.sr_2_3.pt_ret_71/D                                                                             | sr_p.sr_1_15.pt_ret_779/D                                                                                                                                       | sr_p.sr_2_8.pt_ret_84/D                                                                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                             Path #9                                                                             |                                               WorstPath from Dst                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                           3.125 |                                                                                                         3.125 |
| Path Delay                |                                                                                               8.501 |                                                                                                                                                          11.466 |                                                                                                         8.450 |
| Logic Delay               | 1.933(23%)                                                                                          | 3.171(28%)                                                                                                                                                      | 2.258(27%)                                                                                                    |
| Net Delay                 | 6.568(77%)                                                                                          | 8.295(72%)                                                                                                                                                      | 6.192(73%)                                                                                                    |
| Clock Skew                |                                                                                              -0.501 |                                                                                                                                                          -0.040 |                                                                                                        -0.316 |
| Slack                     |                                                                                              -5.886 |                                                                                                                                                          -8.389 |                                                                                                        -5.649 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                 |                                                                                                               |
| Bounding Box Size         | 5% x 4%                                                                                             | 6% x 3%                                                                                                                                                         | 5% x 4%                                                                                                       |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                          | (0, 1)                                                                                                        |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                             225 |                                                                                                           156 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                              30 |                                                                                                            20 |
| Routes                    |                                                                                                  19 |                                                                                                                                                              30 |                                                                                                            20 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                           |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                             | clk                                                                                                           |
| DSP Block                 | None                                                                                                | None                                                                                                                                                            | None                                                                                                          |
| BRAM                      | None                                                                                                | None                                                                                                                                                            | None                                                                                                          |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                              29 |                                                                                                            36 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                               0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_1.pt_ret_67/C                                                                                                                                         | sr_p.sr_1_13.pt_ret_176/C                                                                                     |
| End Point Pin             | sr_p.sr_2_1.pt_ret_67/D                                                                             | sr_p.sr_1_13.pt_ret_176/D                                                                                                                                       | sr_p.sr_2_8.pt_ret_84/D                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                          Path #10                                                                          |                                               WorstPath from Dst                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                      3.125 |                                                                                                         3.125 |
| Path Delay                |                                                                                               8.592 |                                                                                                                                                     11.466 |                                                                                                         8.317 |
| Logic Delay               | 2.176(26%)                                                                                          | 3.223(29%)                                                                                                                                                 | 1.927(24%)                                                                                                    |
| Net Delay                 | 6.416(74%)                                                                                          | 8.243(71%)                                                                                                                                                 | 6.390(76%)                                                                                                    |
| Clock Skew                |                                                                                              -0.506 |                                                                                                                                                     -0.035 |                                                                                                        -0.313 |
| Slack                     |                                                                                              -5.982 |                                                                                                                                                     -8.384 |                                                                                                        -5.513 |
| Timing Exception          |                                                                                                     |                                                                                                                                                            |                                                                                                               |
| Bounding Box Size         | 5% x 4%                                                                                             | 7% x 3%                                                                                                                                                    | 5% x 4%                                                                                                       |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                     | (0, 1)                                                                                                        |
| Cumulative Fanout         |                                                                                                 165 |                                                                                                                                                        223 |                                                                                                           166 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                               | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                            20 |
| Routes                    |                                                                                                  18 |                                                                                                                                                         29 |                                                                                                            20 |
| Logical Path              | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                           |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                        | clk                                                                                                           |
| DSP Block                 | None                                                                                                | None                                                                                                                                                       | None                                                                                                          |
| BRAM                      | None                                                                                                | None                                                                                                                                                       | None                                                                                                          |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| High Fanout               |                                                                                                  33 |                                                                                                                                                         19 |                                                                                                            37 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                          0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                     | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                     | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_12.roi_ret_224/C                                                                          | sr_p.sr_2_3.pt_ret_71/C                                                                                                                                    | sr_p.sr_1_13.sector_ret_94/C                                                                                  |
| End Point Pin             | sr_p.sr_2_3.pt_ret_71/D                                                                             | sr_p.sr_1_13.sector_ret_94/D                                                                                                                               | sr_p.sr_2_8.pt_ret_84/D                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+---+----+---+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 | 6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |  18 | 19 | 20 | 21 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+---+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 238 | 1 | 19 | 26 | 22 | 17 | 3 | 22 | 8 | 14 |  4 | 23 |  6 |  2 | 26 | 22 | 18 | 62 | 108 | 54 | 30 | 24 | 11 |  5 | 10 | 14 | 26 | 27 | 57 | 88 | 13 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+---+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.47 |           3.32 |           10836 | 0(0.0%) | 36(0.6%) | 252(4.4%) | 626(10.9%) | 1355(23.7%) | 3453(60.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq320retfan10000_rev_1 | 0.81 |           4.68 |            6823 | 0(0.0%) | 36(0.6%) | 252(4.5%) |  541(9.6%) | 1355(24.0%) | 3453(61.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       104% | (CLEM_X63Y437,CLEL_R_X66Y444) | wrapper(100%) |            0% |       5.20536 | 97%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       110% | (CLEM_X65Y419,CLEL_R_X66Y422) | wrapper(100%) |            0% |        5.3125 | 99%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       114% | (CLEL_R_X62Y419,CLEM_X64Y422) | wrapper(100%) |            0% |        5.1875 | 97%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       106% | (CLEL_R_X60Y437,CLEM_X61Y438) | wrapper(100%) |            0% |       5.34375 | 96%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.024% | (CLEM_X63Y417,CLEM_X64Y426)   | wrapper(100%) |            0% |       5.29583 | 98%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.109% | (CLEM_X64Y420,CLEM_X67Y443)   | wrapper(100%) |            0% |       5.11372 | 95%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.051% | (CLEM_X60Y420,CLEM_X67Y427)   | wrapper(100%) |            0% |       5.16146 | 95%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                2 |           0.030% | (CLEM_X61Y436,CLEM_X65Y445)   | wrapper(100%) |            0% |       5.17083 | 97%          | 0%         |   4% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X58Y435,CLEM_X58Y435)   |               |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.039% | (CLEM_X64Y452,CLEM_X65Y457)   | wrapper(100%) |            0% |             0 | 0%           | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.086% | (CLEM_X60Y416,CLEM_X65Y427)   | wrapper(100%) |            0% |       5.02995 | 93%          | 0%         |  19% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.170% | (CLEM_X59Y417,CLEM_X66Y448)   | wrapper(100%) |            0% |       4.33771 | 81%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.147% | (CLEM_X57Y417,CLEL_R_X68Y436) | wrapper(100%) |            0% |       3.72993 | 69%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.148% | (CLEM_X60Y420,CLEM_X67Y447)   | wrapper(100%) |            0% |        4.4654 | 83%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        87% | (CLEM_X66Y440,CLEM_X66Y440) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y422 | 379             | 494          | 50%                  | wrapper(100%) | Y                   |
| CLEM_X63Y422   | 377             | 494          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X63Y421   | 377             | 495          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y423 | 379             | 493          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X64Y441   | 380             | 475          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y443   | 380             | 473          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y442   | 380             | 474          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y424 | 379             | 492          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y421 | 379             | 495          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X63Y423   | 377             | 493          | 46%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y423   | 377             | 493          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X63Y424   | 377             | 492          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X65Y474   | 384             | 441          | 24%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y473 | 386             | 442          | 24%                  | wrapper(100%) | N                   |
| CLEM_X63Y421   | 377             | 495          | 23%                  | wrapper(100%) | Y                   |
| CLEM_X66Y473   | 389             | 442          | 23%                  | wrapper(100%) | N                   |
| CLEM_X64Y476   | 380             | 439          | 23%                  | wrapper(100%) | N                   |
| CLEM_X63Y425   | 377             | 491          | 23%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y423 | 365             | 493          | 22%                  | wrapper(100%) | Y                   |
| CLEM_X64Y474   | 380             | 441          | 22%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


