// Seed: 179933379
module module_0 ();
  wire id_1;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  module_2();
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2;
  `define pp_1 0
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  assign id_2 = !id_1;
  module_2();
endmodule
