cocci_test_suite() {
	struct cdv_intel_lvds_priv cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 603 */;
	struct gma_connector cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 598 */;
	struct gma_encoder cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 593 */;
	u8 cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 582 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 578 */;
	struct cdv_intel_lvds_priv *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 574 */;
	struct gma_connector *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 573 */;
	u32 cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 56 */;
	struct child_device_config *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 529 */;
	u8 *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 520 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 508 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 495 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 488 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 479 */;
	const struct drm_encoder_helper_funcs *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 472 */;
	uint64_t cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 420 */;
	struct drm_property *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 419 */;
	struct gma_encoder *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 410 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 408 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 392 */;
	struct cdv_intel_lvds_priv {
		uint32_t savePP_ON;
		uint32_t savePP_OFF;
		uint32_t saveLVDS;
		uint32_t savePP_CONTROL;
		uint32_t savePP_CYCLE;
		uint32_t savePFIT_CONTROL;
		uint32_t savePFIT_PGM_RATIOS;
		uint32_t saveBLC_PWM_CTL;
	} cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 39 */;
	struct gma_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 345 */;
	struct psb_intel_mode_device *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 330 */;
	struct drm_psb_private *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 329 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 328 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 326 */;
	void cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 326 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 260 */;
	bool cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 259 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 234 */;
	int cocci_id/* drivers/gpu/drm/gma500/cdv_intel_lvds.c 216 */;
}
