invalid trace: cycle 12's mem port has address 40 (expected 32)
invalid trace: cycle 7 sets reg 0 to 20 (expected 21)
invalid trace: cycle 8 sets reg 0 to 20 (expected 21)
invalid trace: cycle 8 sets reg 2 to 30 (expected 31)
invalid trace: cycle 9 sets reg 0 to 20 (expected 21)
invalid trace: cycle 9 sets reg 2 to 30 (expected 31)
invalid trace: cycle 10 sets reg 0 to 20 (expected 21)
invalid trace: cycle 10 sets reg 2 to 30 (expected 31)
invalid trace: cycle 11 sets reg 0 to 20 (expected 21)
invalid trace: cycle 11 sets reg 2 to 30 (expected 31)
invalid trace: cycle 12 sets reg 2 to 30 (expected 31)
invalid trace: cycle 13 sets reg 2 to 60 (expected 61)
invalid trace: cycle 14 sets reg 2 to 60 (expected 61)
invalid trace: cycle 15 sets reg 2 to 60 (expected 61)
invalid trace: cycle 16 sets reg 2 to 60 (expected 61)
invalid trace: cycle 17 sets reg 2 to 60 (expected 61)
invalid trace: cycle 18 sets reg 2 to 100 (expected 101)
invalid trace: cycle 19 sets reg 2 to 100 (expected 101)
invalid trace: cycle 20 sets reg 2 to 100 (expected 101)
invalid trace: cycle 21 sets reg 2 to 100 (expected 101)
invalid trace: cycle 22 sets reg 2 to 100 (expected 101)
invalid trace: cycle 23 sets reg 2 to 100 (expected 101)
invalid trace: cycle 24 sets reg 2 to 100 (expected 101)
invalid trace: cycle 25 sets reg 2 to 100 (expected 101)
invalid trace: cycle 26 sets reg 2 to 100 (expected 101)
invalid trace: cycle 27 sets reg 0 to 0 (expected 1)
invalid trace: cycle 27 sets reg 2 to 100 (expected 101)
invalid trace: read from 18 on cycle 7 produced 21 (expected 20)
invalid trace: read from 28 on cycle 12 produced 30 (expected 40)
invalid trace: read from 28 on cycle 17 produced 40 (expected 30)
internal evaluator: 779 asserts passed, 30 failed; found 0 bugs; overall status: BAD
