#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 15:32:23 2019
# Process ID: 17112
# Current directory: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13856 C:\Users\ZZ\Documents\Xilinx_Ethernet_1G_ZZ\Ethernet_1G_ZZ.xpr
# Log file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado.log
# Journal file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.xpr
INFO: [Project 1-313] Project file moved from 'Z:/Xilinx_Ethernet_1G_ZZ' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fifo_x' generated file not found 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_x' generated file not found 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_x' generated file not found 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_x' generated file not found 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_x' generated file not found 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 913.746 ; gain = 156.137
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 fifo_x_synth_1
ERROR: [Common 17-69] Command failed:  Run 'fifo_x_synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run fifo_x_synth_1'.
reset_run fifo_x_synth_1
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 fifo_x_synth_1
[Tue Mar  5 15:34:03 2019] Launched fifo_x_synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 989.605 ; gain = 17.973
run 1 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.230 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.230 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Mar  5 15:57:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 15:57:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 16:00:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.637 ; gain = 6.207
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'u1/fifo'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1940.387 ; gain = 917.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.031 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar  5 16:13:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 16:13:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.031 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.066 ; gain = 0.035
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2154.574 ; gain = 0.000
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.730 ; gain = 9.219
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.730 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2164.730 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2164.730 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.730 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2164.730 ; gain = 0.000
run 100 us
run 100 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {4} CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 4 ila_0_synth_1
[Tue Mar  5 17:06:54 2019] Launched ila_0_synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 17:09:10 2019] Launched ila_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/ila_0_synth_1/runme.log
synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 17:09:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 2307.641 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 2307.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2354.723 ; gain = 76.859
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/testbench_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/testbench_top_time_impl.sdf"
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/ip_header_reg\[2\]\[10\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/ip_header_reg\[2\]\[5\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/ip_header_reg\[2\]\[6\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/ip_header_reg\[2\]\[8\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/tx_state_reg\[0\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
WARNING: [Timing 38-5] [SDFWriter-1] Zero Delays will be used for arc D -> Q on instance 'u1/u1/ipsend_inst/tx_state_reg\[2\]' as a valid location was not found for one of the pins. Please check the part and placement setup to ensure placement completes successfully
INFO: [SIM-utils-36] Netlist generated:C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/testbench_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/testbench_top_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/testbench_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFGLUT5_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD10
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD11
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD12
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD13
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD14
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD15
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD16
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD17
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD18
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD19
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD20
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD21
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD22
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD23
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD24
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD25
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD26
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD27
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD28
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD29
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD30
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD31
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD32
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD33
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD34
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD35
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD36
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD37
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD38
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD39
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD40
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD41
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD42
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD43
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD44
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD6
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD7
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD8
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module dbg_hub
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs_7
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem_13
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module dbg_hub_memory
INFO: [VRFC 10-311] analyzing module dbg_hub_memory__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr_18
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_fwft
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as_17
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo_8
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_1
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_10
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_11
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_12
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_2
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_9
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_19
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_20
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_21
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_22
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_4
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_5
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_6
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr_16
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags_15
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as_14
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_x_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_x_compare
INFO: [VRFC 10-311] analyzing module fifo_x_compare_0
INFO: [VRFC 10-311] analyzing module fifo_x_compare_1
INFO: [VRFC 10-311] analyzing module fifo_x_compare_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_x_memory
INFO: [VRFC 10-311] analyzing module fifo_x_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_x_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_x_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_x_wr_pf_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module ila_0_bindec
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_7_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_31
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_39
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_32
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_40
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_41
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_30
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_38
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4_34
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_28
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5_35
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6_36
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7_27
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_29
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay_37
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection_9
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized17
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized18
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_13
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_14
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_19
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_21
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_22
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_23
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_24
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_17
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_20
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_10
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_11
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_12
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_18
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
WARNING: [VRFC 10-2845] overwriting previous definition of module crc [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
WARNING: [VRFC 10-2845] overwriting previous definition of module ethernet_port [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
WARNING: [VRFC 10-2845] overwriting previous definition of module ipsend [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
WARNING: [VRFC 10-2845] overwriting previous definition of module udp [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2365.559 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray__1
Compiling module xil_defaultlib.fifo_x_clk_x_pntrs
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.fifo_x_rd_fwft
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.fifo_x_compare_1
Compiling module xil_defaultlib.fifo_x_compare_2
Compiling module xil_defaultlib.fifo_x_rd_status_flags_as
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.fifo_x_rd_bin_cntr
Compiling module xil_defaultlib.fifo_x_rd_logic
Compiling module xil_defaultlib.fifo_x_wr_pf_as
Compiling module xil_defaultlib.fifo_x_compare
Compiling module xil_defaultlib.fifo_x_compare_0
Compiling module xil_defaultlib.fifo_x_wr_status_flags_as
Compiling module xil_defaultlib.fifo_x_wr_bin_cntr
Compiling module xil_defaultlib.fifo_x_wr_logic
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(IS_RSTRAMB_INVERTED=1'b...
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_width
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.fifo_x_memory
Compiling module xil_defaultlib.fifo_x_fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_x_fifo_generator_top
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2_sy...
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ila_0_bindec
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ila_0_blk_mem_gen_mux__parameter...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.ila_0_blk_mem_gen_top
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_3_6_synth
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_trace_memor...
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6__para...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7_27
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6
Compiling module simprims_ver.SRLC16E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4_34
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_35
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6_36
Compiling module xil_defaultlib.CFGLUT5_UNIQ_BASE_
Compiling module xil_defaultlib.CFGLUT5_HD6
Compiling module xil_defaultlib.CFGLUT5_HD7
Compiling module xil_defaultlib.CFGLUT5_HD8
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.CFGLUT5_HD9
Compiling module xil_defaultlib.CFGLUT5_HD10
Compiling module xil_defaultlib.CFGLUT5_HD11
Compiling module xil_defaultlib.CFGLUT5_HD12
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_cap_sample_...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_28
Compiling module xil_defaultlib.CFGLUT5_HD13
Compiling module xil_defaultlib.CFGLUT5_HD14
Compiling module xil_defaultlib.CFGLUT5_HD15
Compiling module xil_defaultlib.CFGLUT5_HD16
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.CFGLUT5_HD17
Compiling module xil_defaultlib.CFGLUT5_HD18
Compiling module xil_defaultlib.CFGLUT5_HD19
Compiling module xil_defaultlib.CFGLUT5_HD20
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay
Compiling module xil_defaultlib.CFGLUT5_HD21
Compiling module xil_defaultlib.CFGLUT5_HD22
Compiling module xil_defaultlib.CFGLUT5_HD23
Compiling module xil_defaultlib.CFGLUT5_HD24
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.CFGLUT5_HD25
Compiling module xil_defaultlib.CFGLUT5_HD26
Compiling module xil_defaultlib.CFGLUT5_HD27
Compiling module xil_defaultlib.CFGLUT5_HD28
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_cap_window_...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_cap_addrgen
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_cap_ctrl_le...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_xsdbs
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_25
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_24
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_23
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_22
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_21
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_19
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_18
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_16
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_15
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_14
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_13
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_12
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_11
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_26
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_10
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream__p...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_register
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_reset_ctrl
Compiling module xil_defaultlib.CFGLUT5_HD29
Compiling module xil_defaultlib.CFGLUT5_HD30
Compiling module xil_defaultlib.CFGLUT5_HD31
Compiling module xil_defaultlib.CFGLUT5_HD32
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_4
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match
Compiling module xil_defaultlib.CFGLUT5_HD33
Compiling module xil_defaultlib.CFGLUT5_HD34
Compiling module xil_defaultlib.CFGLUT5_HD35
Compiling module xil_defaultlib.CFGLUT5_HD36
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_2
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.CFGLUT5_HD37
Compiling module xil_defaultlib.CFGLUT5_HD38
Compiling module xil_defaultlib.CFGLUT5_HD39
Compiling module xil_defaultlib.CFGLUT5_HD40
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_0
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.CFGLUT5_HD41
Compiling module xil_defaultlib.CFGLUT5_HD42
Compiling module xil_defaultlib.CFGLUT5_HD43
Compiling module xil_defaultlib.CFGLUT5_HD44
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_trig_match
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_trigger
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_generic_memrd
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila_core
Compiling module xil_defaultlib.ila_0_ila_v6_2_7_ila
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/xsim.dir/testbench_top_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim/xsim.dir/testbench_top_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 17:31:31 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 68.086 ; gain = 15.250
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 17:31:31 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2365.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_time_impl -key {Post-Implementation:sim_1:Timing:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2365.559 ; gain = 87.695
run 100 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 17:37:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 17:37:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.117 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.117 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 17:38:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 17:38:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 17:43:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2452.793 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 2481.555 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2481.555 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2482.383 ; gain = 23.773
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Mar  5 18:07:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2524.781 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2524.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.781 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7a100tfgg484-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2591.051 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'u1/fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u1/ila'
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u1/ila UUID: fdbb248f-043c-56eb-b68b-9465180b91f3 
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1/ila/inst'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1/ila/inst'
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1/ila/inst'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1/ila/inst'
Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.457 ; gain = 161.406
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Mar  5 19:23:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar  5 19:24:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 19:24:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2781.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2781.559 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2781.559 ; gain = 13.945
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property strategy Performance_Retiming [get_runs impl_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar  5 19:36:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 19:36:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 2804.234 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 2804.234 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2806.410 ; gain = 13.992
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar  5 19:45:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 19:45:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2825.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2825.078 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.078 ; gain = 8.797
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 19:54:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar  5 20:15:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 20:15:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_design
reset_run impl_1
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 20:17:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 20:17:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
WARNING: [VRFC 10-2369] data object time_counter is already declared [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:78]
ERROR: [VRFC 10-1350] second declaration of time_counter ignored [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:78]
ERROR: [VRFC 10-2787] module ipsend ignored due to previous errors [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:4]
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run fifo_x_synth_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
WARNING: [VRFC 10-2369] data object time_counter is already declared [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:78]
ERROR: [VRFC 10-1350] second declaration of time_counter ignored [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:78]
ERROR: [VRFC 10-2787] module ipsend ignored due to previous errors [C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:4]
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.063 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.063 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2838.063 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Mar  5 20:50:11 2019] Launched fifo_x_synth_1, synth_1...
Run output will be captured here:
fifo_x_synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
synth_1: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 20:50:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 20:53:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 21:01:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 21:01:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 21:19:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 21:19:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 21:31:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 21:31:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  5 22:07:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/synth_1/runme.log
[Tue Mar  5 22:07:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Enable_Reset_Synchronization {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {true} CONFIG.Dout_Reset_Value {00} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_x'...
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
reset_run fifo_x_synth_1
launch_runs -jobs 4 fifo_x_synth_1
[Tue Mar  5 23:15:03 2019] Launched fifo_x_synth_1...
Run output will be captured here: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
"xvhdl --incr --relax -prj testbench_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.063 ; gain = 0.000
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado_pid17112.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado_pid17112.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado_pid17112.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado_pid17112.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 23:16:41 2019...
