\t (00:12:17) allegro 16.6-2015 S064 (v16-6-112FD) Windows 32
\t (00:12:17)     Journal start - Fri Feb 26 15:25:58 2016
\t (00:12:17)         Host=HFP-20120615TNE User=Administrator Pid=1764 CPUs=4
\t (00:12:17) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe -sq
\t (00:12:17) 
\d (00:12:17) Design opened: E:/candence lib/foorprint/MAX17048-TDFN8/max17048-tdfn8.dra
\i (00:12:17) generaledit 
\i (00:12:20) zoom in 1 
\i (00:12:20) setwindow pcb
\i (00:12:20) zoom in 0.3979 -0.1507
\i (00:12:20) trapsize 209
\i (00:12:20) zoom in 1 
\i (00:12:20) setwindow pcb
\i (00:12:20) zoom in 0.3895 -0.1548
\i (00:12:20) trapsize 105
\i (00:12:20) zoom in 1 
\i (00:12:20) setwindow pcb
\i (00:12:20) zoom in 0.3854 -0.1569
\i (00:12:20) trapsize 52
\i (00:12:20) zoom out 1 
\i (00:12:20) setwindow pcb
\i (00:12:20) zoom out 0.3227 -0.0733
\i (00:12:20) trapsize 105
\i (00:12:20) zoom out 1 
\i (00:12:20) setwindow pcb
\i (00:12:20) zoom out 0.3227 -0.0732
\i (00:12:20) trapsize 209
\i (00:12:21) zoom out 1 
\i (00:12:21) setwindow pcb
\i (00:12:21) zoom out 0.3228 -0.0732
\i (00:12:21) trapsize 418
\i (00:12:23) exit 
\t (00:12:26)     Journal end - Fri Feb 26 15:26:07 2016
