#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 15 12:54:21 2024
# Process ID: 8760
# Current directory: C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.runs/synth_1
# Command line: vivado.exe -log counter_3bit_up.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_3bit_up.tcl
# Log file: C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.runs/synth_1/counter_3bit_up.vds
# Journal file: C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.runs/synth_1\vivado.jou
# Running On        :LAPTOP-184GQ99L
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency     :1190 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8361 MB
# Swap memory       :5246 MB
# Total Virtual     :13608 MB
# Available Virtual :2282 MB
#-----------------------------------------------------------
source counter_3bit_up.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 504.816 ; gain = 194.934
Command: synth_design -top counter_3bit_up -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14912
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 962.672 ; gain = 454.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'count' is not allowed [C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/counter_3bit_up.v:30]
INFO: [Synth 8-6157] synthesizing module 'counter_3bit_up' [C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/counter_3bit_up.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_3bit_up' (0#1) [C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.srcs/sources_1/new/counter_3bit_up.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1071.980 ; gain = 564.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1071.980 ; gain = 564.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1071.980 ; gain = 564.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1071.980 ; gain = 564.156
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticpg236-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1245.164 ; gain = 737.340
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1245.164 ; gain = 737.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1245.164 ; gain = 737.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:01:24 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |FDRE |     3|
|6     |IBUF |     3|
|7     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:01:26 . Memory (MB): peak = 1250.277 ; gain = 742.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1250.277 ; gain = 742.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1250.277 ; gain = 742.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1264.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c3dce076
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:02:08 . Memory (MB): peak = 1359.523 ; gain = 854.707
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1359.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spnth/Downloads/Working_Directory/temp/Verilog_Practice_Programs/Verilog_Practice_Programs.runs/synth_1/counter_3bit_up.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1359.523 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file counter_3bit_up_utilization_synth.rpt -pb counter_3bit_up_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 12:57:52 2024...
