                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Oct_18_21:12:42_2021_+0800
top_name: ysyx_210456
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
227821.2  227821.2  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
20831  20831  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210456
Date   : Sat Oct 23 07:45:22 2021
****************************************
    
Number of ports:                         5462
Number of nets:                         25260
Number of cells:                        21349
Number of combinational cells:          16910
Number of sequential cells:              3921
Number of macros/black boxes:               0
Number of buf/inv:                       3993
Number of references:                       5
Combinational area:             127630.933171
Buf/Inv area:                    17786.324739
Noncombinational area:          100190.292995
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                227821.226167
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------
ysyx_210456                       227821.2262    100.0    1230.4920       0.0000  0.0000  ysyx_210456
crossbar                            5976.2913      2.6    2501.3280    3474.9633  0.0000  ysyx_210456_crossbar_0
u_axi_rw                            8551.5832      3.8    6581.4512    1970.1321  0.0000  ysyx_210456_axi_rw_0
u_cpu                             212062.8596     93.1   15563.3703   26114.6721  0.0000  ysyx_210456_cpu_0
u_cpu/Exe_stage                    22544.2271      9.9   22544.2271       0.0000  0.0000  ysyx_210456_exe_stage_0
u_cpu/Id_stage                      4229.3960      1.9    4229.3960       0.0000  0.0000  ysyx_210456_id_stage_0
u_cpu/If_stage                      4597.8712      2.0    2937.0432    1660.8281  0.0000  ysyx_210456_if_stage_0
u_cpu/Mem_stage                     1052.9784      0.5    1052.9784       0.0000  0.0000  ysyx_210456_mem_stage_0
u_cpu/Regfile                     102300.2823     44.9   51606.6998   50693.5825  0.0000  ysyx_210456_regfile_0
u_cpu/Wb_stage                      2509.3968      1.1    2509.3968       0.0000  0.0000  ysyx_210456_wb_stage_0
u_cpu/clint                         9002.0913      4.0    5731.5376    3270.5537  0.0000  ysyx_210456_clint_0
u_cpu/csrs                         24148.5740     10.6   11143.0128   13005.5612  0.0000  ysyx_210456_csrs_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------
Total                                                   127630.9332  100190.2930  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210456
Date   : Sat Oct 23 07:45:20 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_cpu/id_exe_alu_opcode_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/If_stage/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/id_exe_alu_opcode_reg_1_/CK (LVT_DQHDV1)        0.0000    0.0000 #   0.0000 r
  u_cpu/id_exe_alu_opcode_reg_1_/Q (LVT_DQHDV1)         0.1832    0.3096     0.3096 r
  u_cpu/id_exe_alu_opcode[1] (net)              5                 0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (ysyx_210456_exe_stage_0)         0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (net)                             0.0000     0.3096 r
  u_cpu/Exe_stage/U376/I (LVT_INHDV4)                   0.1832    0.0000     0.3096 r
  u_cpu/Exe_stage/U376/ZN (LVT_INHDV4)                  0.1927    0.1616     0.4712 f
  u_cpu/Exe_stage/n2551 (net)                  34                 0.0000     0.4712 f
  u_cpu/Exe_stage/U81/A1 (LVT_NOR2HDV1)                 0.1927    0.0000     0.4712 f
  u_cpu/Exe_stage/U81/ZN (LVT_NOR2HDV1)                 0.1791    0.1412     0.6124 r
  u_cpu/Exe_stage/n3033 (net)                   2                 0.0000     0.6124 r
  u_cpu/Exe_stage/U820/A2 (LVT_NAND3HDV2)               0.1791    0.0000     0.6124 r
  u_cpu/Exe_stage/U820/ZN (LVT_NAND3HDV2)               0.2162    0.1648     0.7772 f
  u_cpu/Exe_stage/n516 (net)                    2                 0.0000     0.7772 f
  u_cpu/Exe_stage/U375/I (LVT_INHDV8)                   0.2162    0.0000     0.7772 f
  u_cpu/Exe_stage/U375/ZN (LVT_INHDV8)                  0.4301    0.2931     1.0703 r
  u_cpu/Exe_stage/n1234 (net)                  66                 0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/A1 (LVT_XOR2HDV1)               0.4301    0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/Z (LVT_XOR2HDV1)                0.0937    0.1781     1.2484 r
  u_cpu/Exe_stage/n1417 (net)                   2                 0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/A1 (LVT_NAND2HDV1)              0.0937    0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/ZN (LVT_NAND2HDV1)              0.1262    0.0872     1.3356 f
  u_cpu/Exe_stage/n1945 (net)                   3                 0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/A2 (LVT_OAI21HDV1)              0.1262    0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/ZN (LVT_OAI21HDV1)              0.1935    0.1444     1.4800 r
  u_cpu/Exe_stage/n1886 (net)                   2                 0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/A1 (LVT_AOI21HDV1)              0.1935    0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/ZN (LVT_AOI21HDV1)              0.1218    0.1072     1.5873 f
  u_cpu/Exe_stage/n1599 (net)                   2                 0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/A1 (LVT_OAI21HDV1)              0.1218    0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/ZN (LVT_OAI21HDV1)              0.1930    0.1403     1.7276 r
  u_cpu/Exe_stage/n1916 (net)                   2                 0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/A1 (LVT_AOI21HDV1)              0.1930    0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/ZN (LVT_AOI21HDV1)              0.1217    0.1072     1.8347 f
  u_cpu/Exe_stage/n1673 (net)                   2                 0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/A1 (LVT_OAI21HDV1)              0.1217    0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/ZN (LVT_OAI21HDV1)              0.1498    0.1159     1.9506 r
  u_cpu/Exe_stage/n1674 (net)                   1                 0.0000     1.9506 r
  u_cpu/Exe_stage/U28/B (LVT_AOI21HDV1)                 0.1498    0.0000     1.9506 r
  u_cpu/Exe_stage/U28/ZN (LVT_AOI21HDV1)                0.1297    0.0679     2.0185 f
  u_cpu/Exe_stage/n1709 (net)                   2                 0.0000     2.0185 f
  u_cpu/Exe_stage/U27/A1 (LVT_OAI21HDV1)                0.1297    0.0000     2.0185 f
  u_cpu/Exe_stage/U27/ZN (LVT_OAI21HDV1)                0.2158    0.1551     2.1736 r
  u_cpu/Exe_stage/n1740 (net)                   2                 0.0000     2.1736 r
  u_cpu/Exe_stage/U26/A1 (LVT_AOI21HDV1)                0.2158    0.0000     2.1736 r
  u_cpu/Exe_stage/U26/ZN (LVT_AOI21HDV1)                0.1347    0.1174     2.2910 f
  u_cpu/Exe_stage/n1774 (net)                   2                 0.0000     2.2910 f
  u_cpu/Exe_stage/U25/A1 (LVT_OAI21HDV1)                0.1347    0.0000     2.2910 f
  u_cpu/Exe_stage/U25/ZN (LVT_OAI21HDV1)                0.2159    0.1564     2.4474 r
  u_cpu/Exe_stage/n1834 (net)                   2                 0.0000     2.4474 r
  u_cpu/Exe_stage/U24/A1 (LVT_AOI21HDV1)                0.2159    0.0000     2.4474 r
  u_cpu/Exe_stage/U24/ZN (LVT_AOI21HDV1)                0.1414    0.1233     2.5708 f
  u_cpu/Exe_stage/n1863 (net)                   2                 0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/A1 (LVT_OAI21HDV2)              0.1414    0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/ZN (LVT_OAI21HDV2)              0.1769    0.1350     2.7058 r
  u_cpu/Exe_stage/n1807 (net)                   2                 0.0000     2.7058 r
  u_cpu/Exe_stage/U23/A1 (LVT_AOI21HDV1)                0.1769    0.0000     2.7058 r
  u_cpu/Exe_stage/U23/ZN (LVT_AOI21HDV1)                0.1331    0.1169     2.8227 f
  u_cpu/Exe_stage/n1976 (net)                   2                 0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/A1 (LVT_OAI21HDV2)              0.1331    0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/ZN (LVT_OAI21HDV2)              0.1761    0.1329     2.9555 r
  u_cpu/Exe_stage/n2005 (net)                   2                 0.0000     2.9555 r
  u_cpu/Exe_stage/U21/A1 (LVT_AOI21HDV1)                0.1761    0.0000     2.9555 r
  u_cpu/Exe_stage/U21/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.0722 f
  u_cpu/Exe_stage/n2055 (net)                   2                 0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/ZN (LVT_OAI21HDV2)              0.1761    0.1329     3.2051 r
  u_cpu/Exe_stage/n2064 (net)                   2                 0.0000     3.2051 r
  u_cpu/Exe_stage/U19/A1 (LVT_AOI21HDV1)                0.1761    0.0000     3.2051 r
  u_cpu/Exe_stage/U19/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.3218 f
  u_cpu/Exe_stage/n2094 (net)                   2                 0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/ZN (LVT_OAI21HDV2)              0.1857    0.1384     3.4601 r
  u_cpu/Exe_stage/n2209 (net)                   2                 0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/A1 (LVT_AOI21HDV2)              0.1857    0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/ZN (LVT_AOI21HDV2)              0.1130    0.1010     3.5612 f
  u_cpu/Exe_stage/n2244 (net)                   2                 0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/A1 (LVT_OAI21HDV2)              0.1130    0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/ZN (LVT_OAI21HDV2)              0.1841    0.1332     3.6943 r
  u_cpu/Exe_stage/n2277 (net)                   2                 0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/A1 (LVT_AOI21HDV2)              0.1841    0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/ZN (LVT_AOI21HDV2)              0.1127    0.1008     3.7951 f
  u_cpu/Exe_stage/n2366 (net)                   2                 0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/A1 (LVT_OAI21HDV2)              0.1127    0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/ZN (LVT_OAI21HDV2)              0.1743    0.1276     3.9227 r
  u_cpu/Exe_stage/n2397 (net)                   2                 0.0000     3.9227 r
  u_cpu/Exe_stage/U18/A1 (LVT_AOI21HDV1)                0.1743    0.0000     3.9227 r
  u_cpu/Exe_stage/U18/ZN (LVT_AOI21HDV1)                0.1262    0.1107     4.0334 f
  u_cpu/Exe_stage/n2458 (net)                   2                 0.0000     4.0334 f
  u_cpu/Exe_stage/U91/A1 (LVT_OAI21HDV1)                0.1262    0.0000     4.0334 f
  u_cpu/Exe_stage/U91/ZN (LVT_OAI21HDV1)                0.2156    0.1542     4.1876 r
  u_cpu/Exe_stage/n2466 (net)                   2                 0.0000     4.1876 r
  u_cpu/Exe_stage/U17/A1 (LVT_AOI21HDV1)                0.2156    0.0000     4.1876 r
  u_cpu/Exe_stage/U17/ZN (LVT_AOI21HDV1)                0.1346    0.1174     4.3050 f
  u_cpu/Exe_stage/n2531 (net)                   2                 0.0000     4.3050 f
  u_cpu/Exe_stage/U92/A1 (LVT_OAI21HDV1)                0.1346    0.0000     4.3050 f
  u_cpu/Exe_stage/U92/ZN (LVT_OAI21HDV1)                0.2296    0.1643     4.4693 r
  u_cpu/Exe_stage/n2540 (net)                   2                 0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/A1 (LVT_AOI21HDV2)              0.2296    0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/ZN (LVT_AOI21HDV2)              0.1220    0.1067     4.5760 f
  u_cpu/Exe_stage/n2579 (net)                   2                 0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/A1 (LVT_OAI21HDV2)              0.1220    0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/ZN (LVT_OAI21HDV2)              0.1848    0.1355     4.7115 r
  u_cpu/Exe_stage/n2615 (net)                   2                 0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/A1 (LVT_AOI21HDV2)              0.1848    0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/ZN (LVT_AOI21HDV2)              0.1084    0.0969     4.8084 f
  u_cpu/Exe_stage/n2657 (net)                   2                 0.0000     4.8084 f
  u_cpu/Exe_stage/U100/A1 (LVT_OAI21HDV1)               0.1084    0.0000     4.8084 f
  u_cpu/Exe_stage/U100/ZN (LVT_OAI21HDV1)               0.1754    0.1275     4.9359 r
  u_cpu/Exe_stage/n3145 (net)                   1                 0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CI (LVT_AD1HDV1)                0.1754    0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CO (LVT_AD1HDV1)                0.1220    0.2072     5.1431 r
  u_cpu/Exe_stage/n2693 (net)                   1                 0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CI (LVT_AD1HDV1)                0.1220    0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CO (LVT_AD1HDV1)                0.1232    0.1964     5.3395 r
  u_cpu/Exe_stage/n2732 (net)                   1                 0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/CI (LVT_AD1HDV1)                0.1232    0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/CO (LVT_AD1HDV1)                0.1208    0.1947     5.5342 r
  u_cpu/Exe_stage/n2736 (net)                   1                 0.0000     5.5342 r
  u_cpu/Exe_stage/U22/A1 (LVT_XOR2HDV1)                 0.1208    0.0000     5.5342 r
  u_cpu/Exe_stage/U22/Z (LVT_XOR2HDV1)                  0.0833    0.1643     5.6984 f
  u_cpu/Exe_stage/n2772 (net)                   1                 0.0000     5.6984 f
  u_cpu/Exe_stage/U3091/A1 (LVT_AOI21HDV2)              0.0833    0.0000     5.6984 f
  u_cpu/Exe_stage/U3091/ZN (LVT_AOI21HDV2)              0.1676    0.1049     5.8033 r
  u_cpu/Exe_stage/n2778 (net)                   2                 0.0000     5.8033 r
  u_cpu/Exe_stage/U345/A2 (LVT_NOR2HDV1)                0.1676    0.0000     5.8033 r
  u_cpu/Exe_stage/U345/ZN (LVT_NOR2HDV1)                0.0966    0.0540     5.8573 f
  u_cpu/Exe_stage/pc_dest[63] (net)             1                 0.0000     5.8573 f
  u_cpu/Exe_stage/pc_dest[63] (ysyx_210456_exe_stage_0)           0.0000     5.8573 f
  u_cpu/exe_pc_dest[63] (net)                                     0.0000     5.8573 f
  u_cpu/U1974/A1 (LVT_IOA21HDV2)                        0.0966    0.0000     5.8573 f
  u_cpu/U1974/ZN (LVT_IOA21HDV2)                        0.0639    0.1298     5.9871 f
  u_cpu/n989 (net)                              1                 0.0000     5.9871 f
  u_cpu/If_stage/pc_dest[63] (ysyx_210456_if_stage_0)             0.0000     5.9871 f
  u_cpu/If_stage/pc_dest[63] (net)                                0.0000     5.9871 f
  u_cpu/If_stage/U131/A2 (LVT_AOI22HDV1)                0.0639    0.0000     5.9871 f
  u_cpu/If_stage/U131/ZN (LVT_AOI22HDV1)                0.1734    0.1393     6.1264 r
  u_cpu/If_stage/n210 (net)                     1                 0.0000     6.1264 r
  u_cpu/If_stage/U132/B (LVT_IOA21HDV1)                 0.1734    0.0000     6.1264 r
  u_cpu/If_stage/U132/ZN (LVT_IOA21HDV1)                0.0699    0.0603     6.1867 f
  u_cpu/If_stage/n75 (net)                      1                 0.0000     6.1867 f
  u_cpu/If_stage/pc_reg_63_/D (LVT_DQHDV1)              0.0699    0.0000     6.1867 f
  data arrival time                                                          6.1867
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/If_stage/pc_reg_63_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.1479     6.2021
  data required time                                                         6.2021
  ------------------------------------------------------------------------------------
  data required time                                                         6.2021
  data arrival time                                                         -6.1867
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0154
  Startpoint: u_cpu/id_exe_alu_opcode_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/exe_mem_alu_result_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/id_exe_alu_opcode_reg_1_/CK (LVT_DQHDV1)        0.0000    0.0000 #   0.0000 r
  u_cpu/id_exe_alu_opcode_reg_1_/Q (LVT_DQHDV1)         0.1832    0.3096     0.3096 r
  u_cpu/id_exe_alu_opcode[1] (net)              5                 0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (ysyx_210456_exe_stage_0)         0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (net)                             0.0000     0.3096 r
  u_cpu/Exe_stage/U376/I (LVT_INHDV4)                   0.1832    0.0000     0.3096 r
  u_cpu/Exe_stage/U376/ZN (LVT_INHDV4)                  0.1927    0.1616     0.4712 f
  u_cpu/Exe_stage/n2551 (net)                  34                 0.0000     0.4712 f
  u_cpu/Exe_stage/U81/A1 (LVT_NOR2HDV1)                 0.1927    0.0000     0.4712 f
  u_cpu/Exe_stage/U81/ZN (LVT_NOR2HDV1)                 0.1791    0.1412     0.6124 r
  u_cpu/Exe_stage/n3033 (net)                   2                 0.0000     0.6124 r
  u_cpu/Exe_stage/U820/A2 (LVT_NAND3HDV2)               0.1791    0.0000     0.6124 r
  u_cpu/Exe_stage/U820/ZN (LVT_NAND3HDV2)               0.2162    0.1648     0.7772 f
  u_cpu/Exe_stage/n516 (net)                    2                 0.0000     0.7772 f
  u_cpu/Exe_stage/U375/I (LVT_INHDV8)                   0.2162    0.0000     0.7772 f
  u_cpu/Exe_stage/U375/ZN (LVT_INHDV8)                  0.4301    0.2931     1.0703 r
  u_cpu/Exe_stage/n1234 (net)                  66                 0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/A1 (LVT_XOR2HDV1)               0.4301    0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/Z (LVT_XOR2HDV1)                0.0937    0.1781     1.2484 r
  u_cpu/Exe_stage/n1417 (net)                   2                 0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/A1 (LVT_NAND2HDV1)              0.0937    0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/ZN (LVT_NAND2HDV1)              0.1262    0.0872     1.3356 f
  u_cpu/Exe_stage/n1945 (net)                   3                 0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/A2 (LVT_OAI21HDV1)              0.1262    0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/ZN (LVT_OAI21HDV1)              0.1935    0.1444     1.4800 r
  u_cpu/Exe_stage/n1886 (net)                   2                 0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/A1 (LVT_AOI21HDV1)              0.1935    0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/ZN (LVT_AOI21HDV1)              0.1218    0.1072     1.5873 f
  u_cpu/Exe_stage/n1599 (net)                   2                 0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/A1 (LVT_OAI21HDV1)              0.1218    0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/ZN (LVT_OAI21HDV1)              0.1930    0.1403     1.7276 r
  u_cpu/Exe_stage/n1916 (net)                   2                 0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/A1 (LVT_AOI21HDV1)              0.1930    0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/ZN (LVT_AOI21HDV1)              0.1217    0.1072     1.8347 f
  u_cpu/Exe_stage/n1673 (net)                   2                 0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/A1 (LVT_OAI21HDV1)              0.1217    0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/ZN (LVT_OAI21HDV1)              0.1498    0.1159     1.9506 r
  u_cpu/Exe_stage/n1674 (net)                   1                 0.0000     1.9506 r
  u_cpu/Exe_stage/U28/B (LVT_AOI21HDV1)                 0.1498    0.0000     1.9506 r
  u_cpu/Exe_stage/U28/ZN (LVT_AOI21HDV1)                0.1297    0.0679     2.0185 f
  u_cpu/Exe_stage/n1709 (net)                   2                 0.0000     2.0185 f
  u_cpu/Exe_stage/U27/A1 (LVT_OAI21HDV1)                0.1297    0.0000     2.0185 f
  u_cpu/Exe_stage/U27/ZN (LVT_OAI21HDV1)                0.2158    0.1551     2.1736 r
  u_cpu/Exe_stage/n1740 (net)                   2                 0.0000     2.1736 r
  u_cpu/Exe_stage/U26/A1 (LVT_AOI21HDV1)                0.2158    0.0000     2.1736 r
  u_cpu/Exe_stage/U26/ZN (LVT_AOI21HDV1)                0.1347    0.1174     2.2910 f
  u_cpu/Exe_stage/n1774 (net)                   2                 0.0000     2.2910 f
  u_cpu/Exe_stage/U25/A1 (LVT_OAI21HDV1)                0.1347    0.0000     2.2910 f
  u_cpu/Exe_stage/U25/ZN (LVT_OAI21HDV1)                0.2159    0.1564     2.4474 r
  u_cpu/Exe_stage/n1834 (net)                   2                 0.0000     2.4474 r
  u_cpu/Exe_stage/U24/A1 (LVT_AOI21HDV1)                0.2159    0.0000     2.4474 r
  u_cpu/Exe_stage/U24/ZN (LVT_AOI21HDV1)                0.1414    0.1233     2.5708 f
  u_cpu/Exe_stage/n1863 (net)                   2                 0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/A1 (LVT_OAI21HDV2)              0.1414    0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/ZN (LVT_OAI21HDV2)              0.1769    0.1350     2.7058 r
  u_cpu/Exe_stage/n1807 (net)                   2                 0.0000     2.7058 r
  u_cpu/Exe_stage/U23/A1 (LVT_AOI21HDV1)                0.1769    0.0000     2.7058 r
  u_cpu/Exe_stage/U23/ZN (LVT_AOI21HDV1)                0.1331    0.1169     2.8227 f
  u_cpu/Exe_stage/n1976 (net)                   2                 0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/A1 (LVT_OAI21HDV2)              0.1331    0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/ZN (LVT_OAI21HDV2)              0.1761    0.1329     2.9555 r
  u_cpu/Exe_stage/n2005 (net)                   2                 0.0000     2.9555 r
  u_cpu/Exe_stage/U21/A1 (LVT_AOI21HDV1)                0.1761    0.0000     2.9555 r
  u_cpu/Exe_stage/U21/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.0722 f
  u_cpu/Exe_stage/n2055 (net)                   2                 0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/ZN (LVT_OAI21HDV2)              0.1761    0.1329     3.2051 r
  u_cpu/Exe_stage/n2064 (net)                   2                 0.0000     3.2051 r
  u_cpu/Exe_stage/U19/A1 (LVT_AOI21HDV1)                0.1761    0.0000     3.2051 r
  u_cpu/Exe_stage/U19/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.3218 f
  u_cpu/Exe_stage/n2094 (net)                   2                 0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/ZN (LVT_OAI21HDV2)              0.1857    0.1384     3.4601 r
  u_cpu/Exe_stage/n2209 (net)                   2                 0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/A1 (LVT_AOI21HDV2)              0.1857    0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/ZN (LVT_AOI21HDV2)              0.1130    0.1010     3.5612 f
  u_cpu/Exe_stage/n2244 (net)                   2                 0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/A1 (LVT_OAI21HDV2)              0.1130    0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/ZN (LVT_OAI21HDV2)              0.1841    0.1332     3.6943 r
  u_cpu/Exe_stage/n2277 (net)                   2                 0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/A1 (LVT_AOI21HDV2)              0.1841    0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/ZN (LVT_AOI21HDV2)              0.1127    0.1008     3.7951 f
  u_cpu/Exe_stage/n2366 (net)                   2                 0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/A1 (LVT_OAI21HDV2)              0.1127    0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/ZN (LVT_OAI21HDV2)              0.1743    0.1276     3.9227 r
  u_cpu/Exe_stage/n2397 (net)                   2                 0.0000     3.9227 r
  u_cpu/Exe_stage/U18/A1 (LVT_AOI21HDV1)                0.1743    0.0000     3.9227 r
  u_cpu/Exe_stage/U18/ZN (LVT_AOI21HDV1)                0.1262    0.1107     4.0334 f
  u_cpu/Exe_stage/n2458 (net)                   2                 0.0000     4.0334 f
  u_cpu/Exe_stage/U91/A1 (LVT_OAI21HDV1)                0.1262    0.0000     4.0334 f
  u_cpu/Exe_stage/U91/ZN (LVT_OAI21HDV1)                0.2156    0.1542     4.1876 r
  u_cpu/Exe_stage/n2466 (net)                   2                 0.0000     4.1876 r
  u_cpu/Exe_stage/U17/A1 (LVT_AOI21HDV1)                0.2156    0.0000     4.1876 r
  u_cpu/Exe_stage/U17/ZN (LVT_AOI21HDV1)                0.1346    0.1174     4.3050 f
  u_cpu/Exe_stage/n2531 (net)                   2                 0.0000     4.3050 f
  u_cpu/Exe_stage/U92/A1 (LVT_OAI21HDV1)                0.1346    0.0000     4.3050 f
  u_cpu/Exe_stage/U92/ZN (LVT_OAI21HDV1)                0.2296    0.1643     4.4693 r
  u_cpu/Exe_stage/n2540 (net)                   2                 0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/A1 (LVT_AOI21HDV2)              0.2296    0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/ZN (LVT_AOI21HDV2)              0.1220    0.1067     4.5760 f
  u_cpu/Exe_stage/n2579 (net)                   2                 0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/A1 (LVT_OAI21HDV2)              0.1220    0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/ZN (LVT_OAI21HDV2)              0.1848    0.1355     4.7115 r
  u_cpu/Exe_stage/n2615 (net)                   2                 0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/A1 (LVT_AOI21HDV2)              0.1848    0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/ZN (LVT_AOI21HDV2)              0.1084    0.0969     4.8084 f
  u_cpu/Exe_stage/n2657 (net)                   2                 0.0000     4.8084 f
  u_cpu/Exe_stage/U100/A1 (LVT_OAI21HDV1)               0.1084    0.0000     4.8084 f
  u_cpu/Exe_stage/U100/ZN (LVT_OAI21HDV1)               0.1754    0.1275     4.9359 r
  u_cpu/Exe_stage/n3145 (net)                   1                 0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CI (LVT_AD1HDV1)                0.1754    0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CO (LVT_AD1HDV1)                0.1220    0.2072     5.1431 r
  u_cpu/Exe_stage/n2693 (net)                   1                 0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CI (LVT_AD1HDV1)                0.1220    0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CO (LVT_AD1HDV1)                0.1232    0.1964     5.3395 r
  u_cpu/Exe_stage/n2732 (net)                   1                 0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/CI (LVT_AD1HDV1)                0.1232    0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/CO (LVT_AD1HDV1)                0.1208    0.1947     5.5342 r
  u_cpu/Exe_stage/n2736 (net)                   1                 0.0000     5.5342 r
  u_cpu/Exe_stage/U22/A1 (LVT_XOR2HDV1)                 0.1208    0.0000     5.5342 r
  u_cpu/Exe_stage/U22/Z (LVT_XOR2HDV1)                  0.0833    0.1643     5.6984 f
  u_cpu/Exe_stage/n2772 (net)                   1                 0.0000     5.6984 f
  u_cpu/Exe_stage/U3091/A1 (LVT_AOI21HDV2)              0.0833    0.0000     5.6984 f
  u_cpu/Exe_stage/U3091/ZN (LVT_AOI21HDV2)              0.1676    0.1049     5.8033 r
  u_cpu/Exe_stage/n2778 (net)                   2                 0.0000     5.8033 r
  u_cpu/Exe_stage/U372/A1 (LVT_OAI211HDV1)              0.1676    0.0000     5.8033 r
  u_cpu/Exe_stage/U372/ZN (LVT_OAI211HDV1)              0.1446    0.0957     5.8991 f
  u_cpu/Exe_stage/alu_result_o[63] (net)        1                 0.0000     5.8991 f
  u_cpu/Exe_stage/alu_result_o[63] (ysyx_210456_exe_stage_0)      0.0000     5.8991 f
  u_cpu/exe_alu_result[63] (net)                                  0.0000     5.8991 f
  u_cpu/U571/B1 (LVT_AO22HDV1)                          0.1446    0.0000     5.8991 f
  u_cpu/U571/Z (LVT_AO22HDV1)                           0.0744    0.2110     6.1101 f
  u_cpu/n911 (net)                              1                 0.0000     6.1101 f
  u_cpu/exe_mem_alu_result_reg_63_/D (LVT_DQHDV1)       0.0744    0.0000     6.1101 f
  data arrival time                                                          6.1101
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/exe_mem_alu_result_reg_63_/CK (LVT_DQHDV1)                0.0000     6.3500 r
  library setup time                                             -0.1489     6.2011
  data required time                                                         6.2011
  ------------------------------------------------------------------------------------
  data required time                                                         6.2011
  data arrival time                                                         -6.1101
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0910
  Startpoint: u_cpu/id_exe_alu_opcode_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/If_stage/pc_reg_62_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/id_exe_alu_opcode_reg_1_/CK (LVT_DQHDV1)        0.0000    0.0000 #   0.0000 r
  u_cpu/id_exe_alu_opcode_reg_1_/Q (LVT_DQHDV1)         0.1832    0.3096     0.3096 r
  u_cpu/id_exe_alu_opcode[1] (net)              5                 0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (ysyx_210456_exe_stage_0)         0.0000     0.3096 r
  u_cpu/Exe_stage/alu_opcode[1] (net)                             0.0000     0.3096 r
  u_cpu/Exe_stage/U376/I (LVT_INHDV4)                   0.1832    0.0000     0.3096 r
  u_cpu/Exe_stage/U376/ZN (LVT_INHDV4)                  0.1927    0.1616     0.4712 f
  u_cpu/Exe_stage/n2551 (net)                  34                 0.0000     0.4712 f
  u_cpu/Exe_stage/U81/A1 (LVT_NOR2HDV1)                 0.1927    0.0000     0.4712 f
  u_cpu/Exe_stage/U81/ZN (LVT_NOR2HDV1)                 0.1791    0.1412     0.6124 r
  u_cpu/Exe_stage/n3033 (net)                   2                 0.0000     0.6124 r
  u_cpu/Exe_stage/U820/A2 (LVT_NAND3HDV2)               0.1791    0.0000     0.6124 r
  u_cpu/Exe_stage/U820/ZN (LVT_NAND3HDV2)               0.2162    0.1648     0.7772 f
  u_cpu/Exe_stage/n516 (net)                    2                 0.0000     0.7772 f
  u_cpu/Exe_stage/U375/I (LVT_INHDV8)                   0.2162    0.0000     0.7772 f
  u_cpu/Exe_stage/U375/ZN (LVT_INHDV8)                  0.4301    0.2931     1.0703 r
  u_cpu/Exe_stage/n1234 (net)                  66                 0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/A1 (LVT_XOR2HDV1)               0.4301    0.0000     1.0703 r
  u_cpu/Exe_stage/U2067/Z (LVT_XOR2HDV1)                0.0937    0.1781     1.2484 r
  u_cpu/Exe_stage/n1417 (net)                   2                 0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/A1 (LVT_NAND2HDV1)              0.0937    0.0000     1.2484 r
  u_cpu/Exe_stage/U2081/ZN (LVT_NAND2HDV1)              0.1262    0.0872     1.3356 f
  u_cpu/Exe_stage/n1945 (net)                   3                 0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/A2 (LVT_OAI21HDV1)              0.1262    0.0000     1.3356 f
  u_cpu/Exe_stage/U2083/ZN (LVT_OAI21HDV1)              0.1935    0.1444     1.4800 r
  u_cpu/Exe_stage/n1886 (net)                   2                 0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/A1 (LVT_AOI21HDV1)              0.1935    0.0000     1.4800 r
  u_cpu/Exe_stage/U2086/ZN (LVT_AOI21HDV1)              0.1218    0.1072     1.5873 f
  u_cpu/Exe_stage/n1599 (net)                   2                 0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/A1 (LVT_OAI21HDV1)              0.1218    0.0000     1.5873 f
  u_cpu/Exe_stage/U2088/ZN (LVT_OAI21HDV1)              0.1930    0.1403     1.7276 r
  u_cpu/Exe_stage/n1916 (net)                   2                 0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/A1 (LVT_AOI21HDV1)              0.1930    0.0000     1.7276 r
  u_cpu/Exe_stage/U2091/ZN (LVT_AOI21HDV1)              0.1217    0.1072     1.8347 f
  u_cpu/Exe_stage/n1673 (net)                   2                 0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/A1 (LVT_OAI21HDV1)              0.1217    0.0000     1.8347 f
  u_cpu/Exe_stage/U2298/ZN (LVT_OAI21HDV1)              0.1498    0.1159     1.9506 r
  u_cpu/Exe_stage/n1674 (net)                   1                 0.0000     1.9506 r
  u_cpu/Exe_stage/U28/B (LVT_AOI21HDV1)                 0.1498    0.0000     1.9506 r
  u_cpu/Exe_stage/U28/ZN (LVT_AOI21HDV1)                0.1297    0.0679     2.0185 f
  u_cpu/Exe_stage/n1709 (net)                   2                 0.0000     2.0185 f
  u_cpu/Exe_stage/U27/A1 (LVT_OAI21HDV1)                0.1297    0.0000     2.0185 f
  u_cpu/Exe_stage/U27/ZN (LVT_OAI21HDV1)                0.2158    0.1551     2.1736 r
  u_cpu/Exe_stage/n1740 (net)                   2                 0.0000     2.1736 r
  u_cpu/Exe_stage/U26/A1 (LVT_AOI21HDV1)                0.2158    0.0000     2.1736 r
  u_cpu/Exe_stage/U26/ZN (LVT_AOI21HDV1)                0.1347    0.1174     2.2910 f
  u_cpu/Exe_stage/n1774 (net)                   2                 0.0000     2.2910 f
  u_cpu/Exe_stage/U25/A1 (LVT_OAI21HDV1)                0.1347    0.0000     2.2910 f
  u_cpu/Exe_stage/U25/ZN (LVT_OAI21HDV1)                0.2159    0.1564     2.4474 r
  u_cpu/Exe_stage/n1834 (net)                   2                 0.0000     2.4474 r
  u_cpu/Exe_stage/U24/A1 (LVT_AOI21HDV1)                0.2159    0.0000     2.4474 r
  u_cpu/Exe_stage/U24/ZN (LVT_AOI21HDV1)                0.1414    0.1233     2.5708 f
  u_cpu/Exe_stage/n1863 (net)                   2                 0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/A1 (LVT_OAI21HDV2)              0.1414    0.0000     2.5708 f
  u_cpu/Exe_stage/U2355/ZN (LVT_OAI21HDV2)              0.1769    0.1350     2.7058 r
  u_cpu/Exe_stage/n1807 (net)                   2                 0.0000     2.7058 r
  u_cpu/Exe_stage/U23/A1 (LVT_AOI21HDV1)                0.1769    0.0000     2.7058 r
  u_cpu/Exe_stage/U23/ZN (LVT_AOI21HDV1)                0.1331    0.1169     2.8227 f
  u_cpu/Exe_stage/n1976 (net)                   2                 0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/A1 (LVT_OAI21HDV2)              0.1331    0.0000     2.8227 f
  u_cpu/Exe_stage/U2547/ZN (LVT_OAI21HDV2)              0.1761    0.1329     2.9555 r
  u_cpu/Exe_stage/n2005 (net)                   2                 0.0000     2.9555 r
  u_cpu/Exe_stage/U21/A1 (LVT_AOI21HDV1)                0.1761    0.0000     2.9555 r
  u_cpu/Exe_stage/U21/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.0722 f
  u_cpu/Exe_stage/n2055 (net)                   2                 0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.0722 f
  u_cpu/Exe_stage/U2610/ZN (LVT_OAI21HDV2)              0.1761    0.1329     3.2051 r
  u_cpu/Exe_stage/n2064 (net)                   2                 0.0000     3.2051 r
  u_cpu/Exe_stage/U19/A1 (LVT_AOI21HDV1)                0.1761    0.0000     3.2051 r
  u_cpu/Exe_stage/U19/ZN (LVT_AOI21HDV1)                0.1330    0.1167     3.3218 f
  u_cpu/Exe_stage/n2094 (net)                   2                 0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/A1 (LVT_OAI21HDV2)              0.1330    0.0000     3.3218 f
  u_cpu/Exe_stage/U2645/ZN (LVT_OAI21HDV2)              0.1857    0.1384     3.4601 r
  u_cpu/Exe_stage/n2209 (net)                   2                 0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/A1 (LVT_AOI21HDV2)              0.1857    0.0000     3.4601 r
  u_cpu/Exe_stage/U2731/ZN (LVT_AOI21HDV2)              0.1130    0.1010     3.5612 f
  u_cpu/Exe_stage/n2244 (net)                   2                 0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/A1 (LVT_OAI21HDV2)              0.1130    0.0000     3.5612 f
  u_cpu/Exe_stage/U2760/ZN (LVT_OAI21HDV2)              0.1841    0.1332     3.6943 r
  u_cpu/Exe_stage/n2277 (net)                   2                 0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/A1 (LVT_AOI21HDV2)              0.1841    0.0000     3.6943 r
  u_cpu/Exe_stage/U2783/ZN (LVT_AOI21HDV2)              0.1127    0.1008     3.7951 f
  u_cpu/Exe_stage/n2366 (net)                   2                 0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/A1 (LVT_OAI21HDV2)              0.1127    0.0000     3.7951 f
  u_cpu/Exe_stage/U2847/ZN (LVT_OAI21HDV2)              0.1743    0.1276     3.9227 r
  u_cpu/Exe_stage/n2397 (net)                   2                 0.0000     3.9227 r
  u_cpu/Exe_stage/U18/A1 (LVT_AOI21HDV1)                0.1743    0.0000     3.9227 r
  u_cpu/Exe_stage/U18/ZN (LVT_AOI21HDV1)                0.1262    0.1107     4.0334 f
  u_cpu/Exe_stage/n2458 (net)                   2                 0.0000     4.0334 f
  u_cpu/Exe_stage/U91/A1 (LVT_OAI21HDV1)                0.1262    0.0000     4.0334 f
  u_cpu/Exe_stage/U91/ZN (LVT_OAI21HDV1)                0.2156    0.1542     4.1876 r
  u_cpu/Exe_stage/n2466 (net)                   2                 0.0000     4.1876 r
  u_cpu/Exe_stage/U17/A1 (LVT_AOI21HDV1)                0.2156    0.0000     4.1876 r
  u_cpu/Exe_stage/U17/ZN (LVT_AOI21HDV1)                0.1346    0.1174     4.3050 f
  u_cpu/Exe_stage/n2531 (net)                   2                 0.0000     4.3050 f
  u_cpu/Exe_stage/U92/A1 (LVT_OAI21HDV1)                0.1346    0.0000     4.3050 f
  u_cpu/Exe_stage/U92/ZN (LVT_OAI21HDV1)                0.2296    0.1643     4.4693 r
  u_cpu/Exe_stage/n2540 (net)                   2                 0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/A1 (LVT_AOI21HDV2)              0.2296    0.0000     4.4693 r
  u_cpu/Exe_stage/U2966/ZN (LVT_AOI21HDV2)              0.1220    0.1067     4.5760 f
  u_cpu/Exe_stage/n2579 (net)                   2                 0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/A1 (LVT_OAI21HDV2)              0.1220    0.0000     4.5760 f
  u_cpu/Exe_stage/U2990/ZN (LVT_OAI21HDV2)              0.1848    0.1355     4.7115 r
  u_cpu/Exe_stage/n2615 (net)                   2                 0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/A1 (LVT_AOI21HDV2)              0.1848    0.0000     4.7115 r
  u_cpu/Exe_stage/U3010/ZN (LVT_AOI21HDV2)              0.1084    0.0969     4.8084 f
  u_cpu/Exe_stage/n2657 (net)                   2                 0.0000     4.8084 f
  u_cpu/Exe_stage/U100/A1 (LVT_OAI21HDV1)               0.1084    0.0000     4.8084 f
  u_cpu/Exe_stage/U100/ZN (LVT_OAI21HDV1)               0.1754    0.1275     4.9359 r
  u_cpu/Exe_stage/n3145 (net)                   1                 0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CI (LVT_AD1HDV1)                0.1754    0.0000     4.9359 r
  u_cpu/Exe_stage/U3252/CO (LVT_AD1HDV1)                0.1220    0.2072     5.1431 r
  u_cpu/Exe_stage/n2693 (net)                   1                 0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CI (LVT_AD1HDV1)                0.1220    0.0000     5.1431 r
  u_cpu/Exe_stage/U3049/CO (LVT_AD1HDV1)                0.1232    0.1964     5.3395 r
  u_cpu/Exe_stage/n2732 (net)                   1                 0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/CI (LVT_AD1HDV1)                0.1232    0.0000     5.3395 r
  u_cpu/Exe_stage/U3067/S (LVT_AD1HDV1)                 0.1286    0.1930     5.5325 f
  u_cpu/Exe_stage/n2726 (net)                   1                 0.0000     5.5325 f
  u_cpu/Exe_stage/U193/A1 (LVT_AOI21HDV1)               0.1286    0.0000     5.5325 f
  u_cpu/Exe_stage/U193/ZN (LVT_AOI21HDV1)               0.2013    0.1348     5.6672 r
  u_cpu/Exe_stage/n2731 (net)                   2                 0.0000     5.6672 r
  u_cpu/Exe_stage/U93/A2 (LVT_NOR2HDV1)                 0.2013    0.0000     5.6672 r
  u_cpu/Exe_stage/U93/ZN (LVT_NOR2HDV1)                 0.0840    0.0546     5.7218 f
  u_cpu/Exe_stage/pc_dest[62] (net)             1                 0.0000     5.7218 f
  u_cpu/Exe_stage/pc_dest[62] (ysyx_210456_exe_stage_0)           0.0000     5.7218 f
  u_cpu/exe_pc_dest[62] (net)                                     0.0000     5.7218 f
  u_cpu/U128/A1 (LVT_IOA21HDV1)                         0.0840    0.0000     5.7218 f
  u_cpu/U128/ZN (LVT_IOA21HDV1)                         0.0745    0.1451     5.8669 f
  u_cpu/n990 (net)                              1                 0.0000     5.8669 f
  u_cpu/If_stage/pc_dest[62] (ysyx_210456_if_stage_0)             0.0000     5.8669 f
  u_cpu/If_stage/pc_dest[62] (net)                                0.0000     5.8669 f
  u_cpu/If_stage/U134/A2 (LVT_AOI22HDV1)                0.0745    0.0000     5.8669 f
  u_cpu/If_stage/U134/ZN (LVT_AOI22HDV1)                0.1726    0.1417     6.0086 r
  u_cpu/If_stage/n214 (net)                     1                 0.0000     6.0086 r
  u_cpu/If_stage/U21/B (LVT_IOA21HDV1)                  0.1726    0.0000     6.0086 r
  u_cpu/If_stage/U21/ZN (LVT_IOA21HDV1)                 0.0699    0.0602     6.0688 f
  u_cpu/If_stage/n77 (net)                      1                 0.0000     6.0688 f
  u_cpu/If_stage/pc_reg_62_/D (LVT_DQHDV1)              0.0699    0.0000     6.0688 f
  data arrival time                                                          6.0688
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/If_stage/pc_reg_62_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.1479     6.2021
  data required time                                                         6.2021
  ------------------------------------------------------------------------------------
  data required time                                                         6.2021
  data arrival time                                                         -6.0688
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.1332
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1363
    Unconnected ports (LINT-28)                                   226
    Feedthrough (LINT-29)                                         808
    Shorted outputs (LINT-31)                                     211
    Constant outputs (LINT-52)                                    118
Cells                                                              19
    Cells do not drive (LINT-1)                                    19
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210456_axi_rw', cell 'C950' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_clint', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_if_stage', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C724' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C725' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C918' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C919' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C920' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C921' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'C922' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_exe_stage', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_regfile', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_regfile', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456_csrs', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210456', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'rw_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_cpu', port 'if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_cpu', port 'if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_cpu', port 'mem_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_cpu', port 'mem_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_id_stage', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_exe_stage', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_mem_stage', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_wb_stage', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_csrs', port 'clint_raise_interruption' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[63]' is connected directly to output port 'data_write_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[62]' is connected directly to output port 'data_write_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[61]' is connected directly to output port 'data_write_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[60]' is connected directly to output port 'data_write_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[59]' is connected directly to output port 'data_write_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[58]' is connected directly to output port 'data_write_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[57]' is connected directly to output port 'data_write_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[56]' is connected directly to output port 'data_write_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[55]' is connected directly to output port 'data_write_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[54]' is connected directly to output port 'data_write_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[53]' is connected directly to output port 'data_write_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[52]' is connected directly to output port 'data_write_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[51]' is connected directly to output port 'data_write_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[50]' is connected directly to output port 'data_write_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[49]' is connected directly to output port 'data_write_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[48]' is connected directly to output port 'data_write_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[47]' is connected directly to output port 'data_write_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[46]' is connected directly to output port 'data_write_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[45]' is connected directly to output port 'data_write_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[44]' is connected directly to output port 'data_write_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[43]' is connected directly to output port 'data_write_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[42]' is connected directly to output port 'data_write_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[41]' is connected directly to output port 'data_write_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[40]' is connected directly to output port 'data_write_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[39]' is connected directly to output port 'data_write_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[38]' is connected directly to output port 'data_write_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[37]' is connected directly to output port 'data_write_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[36]' is connected directly to output port 'data_write_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[35]' is connected directly to output port 'data_write_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[34]' is connected directly to output port 'data_write_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[33]' is connected directly to output port 'data_write_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[32]' is connected directly to output port 'data_write_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[31]' is connected directly to output port 'data_write_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[30]' is connected directly to output port 'data_write_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[29]' is connected directly to output port 'data_write_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[28]' is connected directly to output port 'data_write_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[27]' is connected directly to output port 'data_write_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[26]' is connected directly to output port 'data_write_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[25]' is connected directly to output port 'data_write_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[24]' is connected directly to output port 'data_write_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[23]' is connected directly to output port 'data_write_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[22]' is connected directly to output port 'data_write_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[21]' is connected directly to output port 'data_write_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[20]' is connected directly to output port 'data_write_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[19]' is connected directly to output port 'data_write_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[18]' is connected directly to output port 'data_write_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[17]' is connected directly to output port 'data_write_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[16]' is connected directly to output port 'data_write_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[15]' is connected directly to output port 'data_write_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[14]' is connected directly to output port 'data_write_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[13]' is connected directly to output port 'data_write_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[12]' is connected directly to output port 'data_write_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[11]' is connected directly to output port 'data_write_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[10]' is connected directly to output port 'data_write_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[9]' is connected directly to output port 'data_write_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[8]' is connected directly to output port 'data_write_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[7]' is connected directly to output port 'data_write_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[6]' is connected directly to output port 'data_write_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[5]' is connected directly to output port 'data_write_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[4]' is connected directly to output port 'data_write_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[3]' is connected directly to output port 'data_write_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[2]' is connected directly to output port 'data_write_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[1]' is connected directly to output port 'data_write_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_crossbar', input port 'mem_data_write_i[0]' is connected directly to output port 'data_write_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_if_stage', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[63]' is connected directly to output port 'pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[62]' is connected directly to output port 'pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[61]' is connected directly to output port 'pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[60]' is connected directly to output port 'pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[59]' is connected directly to output port 'pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[58]' is connected directly to output port 'pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[57]' is connected directly to output port 'pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[56]' is connected directly to output port 'pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[55]' is connected directly to output port 'pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[54]' is connected directly to output port 'pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[53]' is connected directly to output port 'pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[52]' is connected directly to output port 'pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[51]' is connected directly to output port 'pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[50]' is connected directly to output port 'pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[49]' is connected directly to output port 'pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[48]' is connected directly to output port 'pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[47]' is connected directly to output port 'pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[46]' is connected directly to output port 'pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[45]' is connected directly to output port 'pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[44]' is connected directly to output port 'pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[43]' is connected directly to output port 'pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[42]' is connected directly to output port 'pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[41]' is connected directly to output port 'pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[40]' is connected directly to output port 'pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[39]' is connected directly to output port 'pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[38]' is connected directly to output port 'pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[37]' is connected directly to output port 'pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[36]' is connected directly to output port 'pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[35]' is connected directly to output port 'pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[34]' is connected directly to output port 'pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[33]' is connected directly to output port 'pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[32]' is connected directly to output port 'pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[31]' is connected directly to output port 'pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[30]' is connected directly to output port 'pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[29]' is connected directly to output port 'pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[28]' is connected directly to output port 'pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[27]' is connected directly to output port 'pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[26]' is connected directly to output port 'pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[25]' is connected directly to output port 'pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[24]' is connected directly to output port 'pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[23]' is connected directly to output port 'pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[22]' is connected directly to output port 'pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[21]' is connected directly to output port 'pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[20]' is connected directly to output port 'pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[19]' is connected directly to output port 'pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[18]' is connected directly to output port 'pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[17]' is connected directly to output port 'pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[16]' is connected directly to output port 'pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[15]' is connected directly to output port 'pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[14]' is connected directly to output port 'pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[13]' is connected directly to output port 'pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[12]' is connected directly to output port 'pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[11]' is connected directly to output port 'pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[10]' is connected directly to output port 'pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[9]' is connected directly to output port 'pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[8]' is connected directly to output port 'pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[7]' is connected directly to output port 'pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[6]' is connected directly to output port 'pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[5]' is connected directly to output port 'pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[4]' is connected directly to output port 'pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[3]' is connected directly to output port 'pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[2]' is connected directly to output port 'pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[1]' is connected directly to output port 'pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_id_stage', input port 'pc_i[0]' is connected directly to output port 'pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[63]' is connected directly to output port 'pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[62]' is connected directly to output port 'pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[61]' is connected directly to output port 'pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[60]' is connected directly to output port 'pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[59]' is connected directly to output port 'pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[58]' is connected directly to output port 'pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[57]' is connected directly to output port 'pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[56]' is connected directly to output port 'pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[55]' is connected directly to output port 'pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[54]' is connected directly to output port 'pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[53]' is connected directly to output port 'pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[52]' is connected directly to output port 'pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[51]' is connected directly to output port 'pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[50]' is connected directly to output port 'pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[49]' is connected directly to output port 'pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[48]' is connected directly to output port 'pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[47]' is connected directly to output port 'pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[46]' is connected directly to output port 'pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[45]' is connected directly to output port 'pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[44]' is connected directly to output port 'pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[43]' is connected directly to output port 'pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[42]' is connected directly to output port 'pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[41]' is connected directly to output port 'pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[40]' is connected directly to output port 'pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[39]' is connected directly to output port 'pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[38]' is connected directly to output port 'pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[37]' is connected directly to output port 'pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[36]' is connected directly to output port 'pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[35]' is connected directly to output port 'pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[34]' is connected directly to output port 'pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[33]' is connected directly to output port 'pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[32]' is connected directly to output port 'pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[31]' is connected directly to output port 'pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[30]' is connected directly to output port 'pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[29]' is connected directly to output port 'pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[28]' is connected directly to output port 'pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[27]' is connected directly to output port 'pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[26]' is connected directly to output port 'pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[25]' is connected directly to output port 'pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[24]' is connected directly to output port 'pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[23]' is connected directly to output port 'pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[22]' is connected directly to output port 'pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[21]' is connected directly to output port 'pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[20]' is connected directly to output port 'pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[19]' is connected directly to output port 'pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[18]' is connected directly to output port 'pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[17]' is connected directly to output port 'pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[16]' is connected directly to output port 'pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[15]' is connected directly to output port 'pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[14]' is connected directly to output port 'pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[13]' is connected directly to output port 'pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[12]' is connected directly to output port 'pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[11]' is connected directly to output port 'pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[10]' is connected directly to output port 'pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[9]' is connected directly to output port 'pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[8]' is connected directly to output port 'pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[7]' is connected directly to output port 'pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[6]' is connected directly to output port 'pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[5]' is connected directly to output port 'pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[4]' is connected directly to output port 'pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[3]' is connected directly to output port 'pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[2]' is connected directly to output port 'pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[1]' is connected directly to output port 'pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'pc_i[0]' is connected directly to output port 'pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_ena_i' is connected directly to output port 'rd_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'l_mem_i' is connected directly to output port 'l_mem_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 's_mem_i' is connected directly to output port 's_mem_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'datasize_i[1]' is connected directly to output port 'datasize_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'datasize_i[0]' is connected directly to output port 'datasize_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'unsigned_load_i' is connected directly to output port 'unsigned_load_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[63]' is connected directly to output port 'rs2_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[62]' is connected directly to output port 'rs2_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[61]' is connected directly to output port 'rs2_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[60]' is connected directly to output port 'rs2_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[59]' is connected directly to output port 'rs2_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[58]' is connected directly to output port 'rs2_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[57]' is connected directly to output port 'rs2_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[56]' is connected directly to output port 'rs2_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[55]' is connected directly to output port 'rs2_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[54]' is connected directly to output port 'rs2_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[53]' is connected directly to output port 'rs2_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[52]' is connected directly to output port 'rs2_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[51]' is connected directly to output port 'rs2_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[50]' is connected directly to output port 'rs2_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[49]' is connected directly to output port 'rs2_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[48]' is connected directly to output port 'rs2_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[47]' is connected directly to output port 'rs2_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[46]' is connected directly to output port 'rs2_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[45]' is connected directly to output port 'rs2_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[44]' is connected directly to output port 'rs2_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[43]' is connected directly to output port 'rs2_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[42]' is connected directly to output port 'rs2_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[41]' is connected directly to output port 'rs2_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[40]' is connected directly to output port 'rs2_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[39]' is connected directly to output port 'rs2_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[38]' is connected directly to output port 'rs2_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[37]' is connected directly to output port 'rs2_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[36]' is connected directly to output port 'rs2_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[35]' is connected directly to output port 'rs2_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[34]' is connected directly to output port 'rs2_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[33]' is connected directly to output port 'rs2_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[32]' is connected directly to output port 'rs2_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[31]' is connected directly to output port 'rs2_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[30]' is connected directly to output port 'rs2_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[29]' is connected directly to output port 'rs2_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[28]' is connected directly to output port 'rs2_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[27]' is connected directly to output port 'rs2_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[26]' is connected directly to output port 'rs2_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[25]' is connected directly to output port 'rs2_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[24]' is connected directly to output port 'rs2_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[23]' is connected directly to output port 'rs2_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[22]' is connected directly to output port 'rs2_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[21]' is connected directly to output port 'rs2_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[20]' is connected directly to output port 'rs2_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[19]' is connected directly to output port 'rs2_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[18]' is connected directly to output port 'rs2_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[17]' is connected directly to output port 'rs2_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[16]' is connected directly to output port 'rs2_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[15]' is connected directly to output port 'rs2_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[14]' is connected directly to output port 'rs2_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[13]' is connected directly to output port 'rs2_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[12]' is connected directly to output port 'rs2_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[11]' is connected directly to output port 'rs2_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[10]' is connected directly to output port 'rs2_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[9]' is connected directly to output port 'rs2_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[8]' is connected directly to output port 'rs2_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[7]' is connected directly to output port 'rs2_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[6]' is connected directly to output port 'rs2_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[5]' is connected directly to output port 'rs2_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[4]' is connected directly to output port 'rs2_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[3]' is connected directly to output port 'rs2_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[2]' is connected directly to output port 'rs2_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[1]' is connected directly to output port 'rs2_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'rs2_data_i[0]' is connected directly to output port 'rs2_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[11]' is connected directly to output port 'csr_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[10]' is connected directly to output port 'csr_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[9]' is connected directly to output port 'csr_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[8]' is connected directly to output port 'csr_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[7]' is connected directly to output port 'csr_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[6]' is connected directly to output port 'csr_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[5]' is connected directly to output port 'csr_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[4]' is connected directly to output port 'csr_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[3]' is connected directly to output port 'csr_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[2]' is connected directly to output port 'csr_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[1]' is connected directly to output port 'csr_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_addr_i[0]' is connected directly to output port 'csr_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_ena_i' is connected directly to output port 'csr_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[63]' is connected directly to output port 'csr_op_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[62]' is connected directly to output port 'csr_op_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[61]' is connected directly to output port 'csr_op_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[60]' is connected directly to output port 'csr_op_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[59]' is connected directly to output port 'csr_op_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[58]' is connected directly to output port 'csr_op_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[57]' is connected directly to output port 'csr_op_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[56]' is connected directly to output port 'csr_op_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[55]' is connected directly to output port 'csr_op_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[54]' is connected directly to output port 'csr_op_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[53]' is connected directly to output port 'csr_op_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[52]' is connected directly to output port 'csr_op_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[51]' is connected directly to output port 'csr_op_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[50]' is connected directly to output port 'csr_op_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[49]' is connected directly to output port 'csr_op_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[48]' is connected directly to output port 'csr_op_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[47]' is connected directly to output port 'csr_op_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[46]' is connected directly to output port 'csr_op_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[45]' is connected directly to output port 'csr_op_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[44]' is connected directly to output port 'csr_op_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[43]' is connected directly to output port 'csr_op_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[42]' is connected directly to output port 'csr_op_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[41]' is connected directly to output port 'csr_op_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[40]' is connected directly to output port 'csr_op_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[39]' is connected directly to output port 'csr_op_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[38]' is connected directly to output port 'csr_op_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[37]' is connected directly to output port 'csr_op_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[36]' is connected directly to output port 'csr_op_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[35]' is connected directly to output port 'csr_op_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[34]' is connected directly to output port 'csr_op_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[33]' is connected directly to output port 'csr_op_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[32]' is connected directly to output port 'csr_op_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[31]' is connected directly to output port 'csr_op_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[30]' is connected directly to output port 'csr_op_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[29]' is connected directly to output port 'csr_op_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[28]' is connected directly to output port 'csr_op_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[27]' is connected directly to output port 'csr_op_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[26]' is connected directly to output port 'csr_op_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[25]' is connected directly to output port 'csr_op_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[24]' is connected directly to output port 'csr_op_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[23]' is connected directly to output port 'csr_op_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[22]' is connected directly to output port 'csr_op_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[21]' is connected directly to output port 'csr_op_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[20]' is connected directly to output port 'csr_op_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[19]' is connected directly to output port 'csr_op_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[18]' is connected directly to output port 'csr_op_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[17]' is connected directly to output port 'csr_op_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[16]' is connected directly to output port 'csr_op_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[15]' is connected directly to output port 'csr_op_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[14]' is connected directly to output port 'csr_op_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[13]' is connected directly to output port 'csr_op_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[12]' is connected directly to output port 'csr_op_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[11]' is connected directly to output port 'csr_op_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[10]' is connected directly to output port 'csr_op_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[9]' is connected directly to output port 'csr_op_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[8]' is connected directly to output port 'csr_op_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[7]' is connected directly to output port 'csr_op_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[6]' is connected directly to output port 'csr_op_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[5]' is connected directly to output port 'csr_op_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[4]' is connected directly to output port 'csr_op_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[3]' is connected directly to output port 'csr_op_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[2]' is connected directly to output port 'csr_op_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[1]' is connected directly to output port 'csr_op_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_op_i[0]' is connected directly to output port 'csr_op_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_mode_i[1]' is connected directly to output port 'csr_mode_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'csr_mode_i[0]' is connected directly to output port 'csr_mode_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'ecall_i' is connected directly to output port 'ecall_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'mret_i' is connected directly to output port 'mret_o'. (LINT-29)
Warning: In design 'ysyx_210456_exe_stage', input port 'time_intr_firstdetect_i' is connected directly to output port 'time_intr_firstdetect_o'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_ena_i' is connected directly to output port 'rd_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'l_mem_i' is connected directly to output port 'load_en_2ram'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 's_mem_i' is connected directly to output port 'save_en_2ram'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'datasize_i[1]' is connected directly to output port 'datasize_2ram[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'datasize_i[0]' is connected directly to output port 'datasize_2ram[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[63]' is connected directly to output port 'data_2ram[63]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[62]' is connected directly to output port 'data_2ram[62]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[61]' is connected directly to output port 'data_2ram[61]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[60]' is connected directly to output port 'data_2ram[60]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[59]' is connected directly to output port 'data_2ram[59]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[58]' is connected directly to output port 'data_2ram[58]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[57]' is connected directly to output port 'data_2ram[57]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[56]' is connected directly to output port 'data_2ram[56]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[55]' is connected directly to output port 'data_2ram[55]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[54]' is connected directly to output port 'data_2ram[54]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[53]' is connected directly to output port 'data_2ram[53]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[52]' is connected directly to output port 'data_2ram[52]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[51]' is connected directly to output port 'data_2ram[51]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[50]' is connected directly to output port 'data_2ram[50]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[49]' is connected directly to output port 'data_2ram[49]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[48]' is connected directly to output port 'data_2ram[48]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[47]' is connected directly to output port 'data_2ram[47]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[46]' is connected directly to output port 'data_2ram[46]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[45]' is connected directly to output port 'data_2ram[45]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[44]' is connected directly to output port 'data_2ram[44]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[43]' is connected directly to output port 'data_2ram[43]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[42]' is connected directly to output port 'data_2ram[42]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[41]' is connected directly to output port 'data_2ram[41]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[40]' is connected directly to output port 'data_2ram[40]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[39]' is connected directly to output port 'data_2ram[39]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[38]' is connected directly to output port 'data_2ram[38]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[37]' is connected directly to output port 'data_2ram[37]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[36]' is connected directly to output port 'data_2ram[36]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[35]' is connected directly to output port 'data_2ram[35]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[34]' is connected directly to output port 'data_2ram[34]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[33]' is connected directly to output port 'data_2ram[33]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[32]' is connected directly to output port 'data_2ram[32]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[31]' is connected directly to output port 'data_2ram[31]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[30]' is connected directly to output port 'data_2ram[30]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[29]' is connected directly to output port 'data_2ram[29]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[28]' is connected directly to output port 'data_2ram[28]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[27]' is connected directly to output port 'data_2ram[27]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[26]' is connected directly to output port 'data_2ram[26]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[25]' is connected directly to output port 'data_2ram[25]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[24]' is connected directly to output port 'data_2ram[24]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[23]' is connected directly to output port 'data_2ram[23]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[22]' is connected directly to output port 'data_2ram[22]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[21]' is connected directly to output port 'data_2ram[21]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[20]' is connected directly to output port 'data_2ram[20]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[19]' is connected directly to output port 'data_2ram[19]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[18]' is connected directly to output port 'data_2ram[18]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[17]' is connected directly to output port 'data_2ram[17]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[16]' is connected directly to output port 'data_2ram[16]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[15]' is connected directly to output port 'data_2ram[15]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[14]' is connected directly to output port 'data_2ram[14]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[13]' is connected directly to output port 'data_2ram[13]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[12]' is connected directly to output port 'data_2ram[12]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[11]' is connected directly to output port 'data_2ram[11]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[10]' is connected directly to output port 'data_2ram[10]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[9]' is connected directly to output port 'data_2ram[9]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[8]' is connected directly to output port 'data_2ram[8]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[7]' is connected directly to output port 'data_2ram[7]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[6]' is connected directly to output port 'data_2ram[6]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[5]' is connected directly to output port 'data_2ram[5]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[4]' is connected directly to output port 'data_2ram[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[3]' is connected directly to output port 'data_2ram[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[2]' is connected directly to output port 'data_2ram[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[1]' is connected directly to output port 'data_2ram[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'rs2_data_i[0]' is connected directly to output port 'data_2ram[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[63]' is connected directly to output port 'addr_2ram[63]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[62]' is connected directly to output port 'addr_2ram[62]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[61]' is connected directly to output port 'addr_2ram[61]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[60]' is connected directly to output port 'addr_2ram[60]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[59]' is connected directly to output port 'addr_2ram[59]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[58]' is connected directly to output port 'addr_2ram[58]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[57]' is connected directly to output port 'addr_2ram[57]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[56]' is connected directly to output port 'addr_2ram[56]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[55]' is connected directly to output port 'addr_2ram[55]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[54]' is connected directly to output port 'addr_2ram[54]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[53]' is connected directly to output port 'addr_2ram[53]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[52]' is connected directly to output port 'addr_2ram[52]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[51]' is connected directly to output port 'addr_2ram[51]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[50]' is connected directly to output port 'addr_2ram[50]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[49]' is connected directly to output port 'addr_2ram[49]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[48]' is connected directly to output port 'addr_2ram[48]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[47]' is connected directly to output port 'addr_2ram[47]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[46]' is connected directly to output port 'addr_2ram[46]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[45]' is connected directly to output port 'addr_2ram[45]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[44]' is connected directly to output port 'addr_2ram[44]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[43]' is connected directly to output port 'addr_2ram[43]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[42]' is connected directly to output port 'addr_2ram[42]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[41]' is connected directly to output port 'addr_2ram[41]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[40]' is connected directly to output port 'addr_2ram[40]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[39]' is connected directly to output port 'addr_2ram[39]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[38]' is connected directly to output port 'addr_2ram[38]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[37]' is connected directly to output port 'addr_2ram[37]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[36]' is connected directly to output port 'addr_2ram[36]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[35]' is connected directly to output port 'addr_2ram[35]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[34]' is connected directly to output port 'addr_2ram[34]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[33]' is connected directly to output port 'addr_2ram[33]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[32]' is connected directly to output port 'addr_2ram[32]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[31]' is connected directly to output port 'addr_2ram[31]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[30]' is connected directly to output port 'addr_2ram[30]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[29]' is connected directly to output port 'addr_2ram[29]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[28]' is connected directly to output port 'addr_2ram[28]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[27]' is connected directly to output port 'addr_2ram[27]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[26]' is connected directly to output port 'addr_2ram[26]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[25]' is connected directly to output port 'addr_2ram[25]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[24]' is connected directly to output port 'addr_2ram[24]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[23]' is connected directly to output port 'addr_2ram[23]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[22]' is connected directly to output port 'addr_2ram[22]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[21]' is connected directly to output port 'addr_2ram[21]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[20]' is connected directly to output port 'addr_2ram[20]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[19]' is connected directly to output port 'addr_2ram[19]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[18]' is connected directly to output port 'addr_2ram[18]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[17]' is connected directly to output port 'addr_2ram[17]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[16]' is connected directly to output port 'addr_2ram[16]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[15]' is connected directly to output port 'addr_2ram[15]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[14]' is connected directly to output port 'addr_2ram[14]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[13]' is connected directly to output port 'addr_2ram[13]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[12]' is connected directly to output port 'addr_2ram[12]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[11]' is connected directly to output port 'addr_2ram[11]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[10]' is connected directly to output port 'addr_2ram[10]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[9]' is connected directly to output port 'addr_2ram[9]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[8]' is connected directly to output port 'addr_2ram[8]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[7]' is connected directly to output port 'addr_2ram[7]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[6]' is connected directly to output port 'addr_2ram[6]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[5]' is connected directly to output port 'addr_2ram[5]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[4]' is connected directly to output port 'addr_2ram[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[3]' is connected directly to output port 'addr_2ram[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[2]' is connected directly to output port 'addr_2ram[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[1]' is connected directly to output port 'addr_2ram[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'alu_result_i[0]' is connected directly to output port 'addr_2ram[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[63]' is connected directly to output port 'pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[62]' is connected directly to output port 'pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[61]' is connected directly to output port 'pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[60]' is connected directly to output port 'pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[59]' is connected directly to output port 'pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[58]' is connected directly to output port 'pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[57]' is connected directly to output port 'pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[56]' is connected directly to output port 'pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[55]' is connected directly to output port 'pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[54]' is connected directly to output port 'pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[53]' is connected directly to output port 'pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[52]' is connected directly to output port 'pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[51]' is connected directly to output port 'pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[50]' is connected directly to output port 'pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[49]' is connected directly to output port 'pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[48]' is connected directly to output port 'pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[47]' is connected directly to output port 'pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[46]' is connected directly to output port 'pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[45]' is connected directly to output port 'pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[44]' is connected directly to output port 'pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[43]' is connected directly to output port 'pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[42]' is connected directly to output port 'pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[41]' is connected directly to output port 'pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[40]' is connected directly to output port 'pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[39]' is connected directly to output port 'pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[38]' is connected directly to output port 'pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[37]' is connected directly to output port 'pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[36]' is connected directly to output port 'pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[35]' is connected directly to output port 'pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[34]' is connected directly to output port 'pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[33]' is connected directly to output port 'pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[32]' is connected directly to output port 'pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[31]' is connected directly to output port 'pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[30]' is connected directly to output port 'pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[29]' is connected directly to output port 'pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[28]' is connected directly to output port 'pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[27]' is connected directly to output port 'pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[26]' is connected directly to output port 'pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[25]' is connected directly to output port 'pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[24]' is connected directly to output port 'pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[23]' is connected directly to output port 'pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[22]' is connected directly to output port 'pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[21]' is connected directly to output port 'pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[20]' is connected directly to output port 'pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[19]' is connected directly to output port 'pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[18]' is connected directly to output port 'pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[17]' is connected directly to output port 'pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[16]' is connected directly to output port 'pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[15]' is connected directly to output port 'pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[14]' is connected directly to output port 'pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[13]' is connected directly to output port 'pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[12]' is connected directly to output port 'pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[11]' is connected directly to output port 'pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[10]' is connected directly to output port 'pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[9]' is connected directly to output port 'pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[8]' is connected directly to output port 'pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[7]' is connected directly to output port 'pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[6]' is connected directly to output port 'pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[5]' is connected directly to output port 'pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[4]' is connected directly to output port 'pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[3]' is connected directly to output port 'pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[2]' is connected directly to output port 'pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[1]' is connected directly to output port 'pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'pc_i[0]' is connected directly to output port 'pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[11]' is connected directly to output port 'csr_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[10]' is connected directly to output port 'csr_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[9]' is connected directly to output port 'csr_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[8]' is connected directly to output port 'csr_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[7]' is connected directly to output port 'csr_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[6]' is connected directly to output port 'csr_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[5]' is connected directly to output port 'csr_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[4]' is connected directly to output port 'csr_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[3]' is connected directly to output port 'csr_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[2]' is connected directly to output port 'csr_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[1]' is connected directly to output port 'csr_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_addr_i[0]' is connected directly to output port 'csr_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_ena_i' is connected directly to output port 'csr_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[63]' is connected directly to output port 'csr_op_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[62]' is connected directly to output port 'csr_op_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[61]' is connected directly to output port 'csr_op_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[60]' is connected directly to output port 'csr_op_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[59]' is connected directly to output port 'csr_op_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[58]' is connected directly to output port 'csr_op_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[57]' is connected directly to output port 'csr_op_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[56]' is connected directly to output port 'csr_op_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[55]' is connected directly to output port 'csr_op_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[54]' is connected directly to output port 'csr_op_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[53]' is connected directly to output port 'csr_op_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[52]' is connected directly to output port 'csr_op_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[51]' is connected directly to output port 'csr_op_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[50]' is connected directly to output port 'csr_op_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[49]' is connected directly to output port 'csr_op_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[48]' is connected directly to output port 'csr_op_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[47]' is connected directly to output port 'csr_op_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[46]' is connected directly to output port 'csr_op_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[45]' is connected directly to output port 'csr_op_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[44]' is connected directly to output port 'csr_op_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[43]' is connected directly to output port 'csr_op_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[42]' is connected directly to output port 'csr_op_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[41]' is connected directly to output port 'csr_op_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[40]' is connected directly to output port 'csr_op_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[39]' is connected directly to output port 'csr_op_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[38]' is connected directly to output port 'csr_op_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[37]' is connected directly to output port 'csr_op_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[36]' is connected directly to output port 'csr_op_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[35]' is connected directly to output port 'csr_op_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[34]' is connected directly to output port 'csr_op_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[33]' is connected directly to output port 'csr_op_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[32]' is connected directly to output port 'csr_op_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[31]' is connected directly to output port 'csr_op_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[30]' is connected directly to output port 'csr_op_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[29]' is connected directly to output port 'csr_op_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[28]' is connected directly to output port 'csr_op_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[27]' is connected directly to output port 'csr_op_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[26]' is connected directly to output port 'csr_op_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[25]' is connected directly to output port 'csr_op_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[24]' is connected directly to output port 'csr_op_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[23]' is connected directly to output port 'csr_op_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[22]' is connected directly to output port 'csr_op_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[21]' is connected directly to output port 'csr_op_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[20]' is connected directly to output port 'csr_op_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[19]' is connected directly to output port 'csr_op_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[18]' is connected directly to output port 'csr_op_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[17]' is connected directly to output port 'csr_op_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[16]' is connected directly to output port 'csr_op_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[15]' is connected directly to output port 'csr_op_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[14]' is connected directly to output port 'csr_op_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[13]' is connected directly to output port 'csr_op_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[12]' is connected directly to output port 'csr_op_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[11]' is connected directly to output port 'csr_op_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[10]' is connected directly to output port 'csr_op_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[9]' is connected directly to output port 'csr_op_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[8]' is connected directly to output port 'csr_op_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[7]' is connected directly to output port 'csr_op_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[6]' is connected directly to output port 'csr_op_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[5]' is connected directly to output port 'csr_op_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[4]' is connected directly to output port 'csr_op_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[3]' is connected directly to output port 'csr_op_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[2]' is connected directly to output port 'csr_op_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[1]' is connected directly to output port 'csr_op_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_op_i[0]' is connected directly to output port 'csr_op_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_mode_i[1]' is connected directly to output port 'csr_mode_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'csr_mode_i[0]' is connected directly to output port 'csr_mode_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'ecall_i' is connected directly to output port 'ecall_o'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'mret_i' is connected directly to output port 'mret_o'. (LINT-29)
Warning: In design 'ysyx_210456_mem_stage', input port 'time_intr_firstdetect_i' is connected directly to output port 'time_intr_firstdetect_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_ena_i' is connected directly to output port 'rd_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_addr_i[4]' is connected directly to output port 'rd_w_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_addr_i[3]' is connected directly to output port 'rd_w_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_addr_i[2]' is connected directly to output port 'rd_w_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_addr_i[1]' is connected directly to output port 'rd_w_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'rd_w_addr_i[0]' is connected directly to output port 'rd_w_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[63]' is connected directly to output port 'pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[62]' is connected directly to output port 'pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[61]' is connected directly to output port 'pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[60]' is connected directly to output port 'pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[59]' is connected directly to output port 'pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[58]' is connected directly to output port 'pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[57]' is connected directly to output port 'pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[56]' is connected directly to output port 'pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[55]' is connected directly to output port 'pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[54]' is connected directly to output port 'pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[53]' is connected directly to output port 'pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[52]' is connected directly to output port 'pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[51]' is connected directly to output port 'pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[50]' is connected directly to output port 'pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[49]' is connected directly to output port 'pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[48]' is connected directly to output port 'pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[47]' is connected directly to output port 'pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[46]' is connected directly to output port 'pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[45]' is connected directly to output port 'pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[44]' is connected directly to output port 'pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[43]' is connected directly to output port 'pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[42]' is connected directly to output port 'pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[41]' is connected directly to output port 'pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[40]' is connected directly to output port 'pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[39]' is connected directly to output port 'pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[38]' is connected directly to output port 'pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[37]' is connected directly to output port 'pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[36]' is connected directly to output port 'pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[35]' is connected directly to output port 'pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[34]' is connected directly to output port 'pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[33]' is connected directly to output port 'pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[32]' is connected directly to output port 'pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[31]' is connected directly to output port 'pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[30]' is connected directly to output port 'pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[29]' is connected directly to output port 'pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[28]' is connected directly to output port 'pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[27]' is connected directly to output port 'pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[26]' is connected directly to output port 'pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[25]' is connected directly to output port 'pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[24]' is connected directly to output port 'pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[23]' is connected directly to output port 'pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[22]' is connected directly to output port 'pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[21]' is connected directly to output port 'pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[20]' is connected directly to output port 'pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[19]' is connected directly to output port 'pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[18]' is connected directly to output port 'pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[17]' is connected directly to output port 'pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[16]' is connected directly to output port 'pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[15]' is connected directly to output port 'pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[14]' is connected directly to output port 'pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[13]' is connected directly to output port 'pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[12]' is connected directly to output port 'pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[11]' is connected directly to output port 'pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[10]' is connected directly to output port 'pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[9]' is connected directly to output port 'pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[8]' is connected directly to output port 'pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[7]' is connected directly to output port 'pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[6]' is connected directly to output port 'pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[5]' is connected directly to output port 'pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[4]' is connected directly to output port 'pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[3]' is connected directly to output port 'pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[2]' is connected directly to output port 'pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[1]' is connected directly to output port 'pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'pc_i[0]' is connected directly to output port 'pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'csr_ena_i' is connected directly to output port 'csr_w_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'csr_ena_i' is connected directly to output port 'csr_r_ena_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'ecall_i' is connected directly to output port 'ecall_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'mret_i' is connected directly to output port 'mret_o'. (LINT-29)
Warning: In design 'ysyx_210456_wb_stage', input port 'time_intr_firstdetect_i' is connected directly to output port 'time_intr_firstdetect_o'. (LINT-29)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[63]' is connected directly to output port 'pc_o[63]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[62]' is connected directly to output port 'pc_o[62]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[61]' is connected directly to output port 'pc_o[61]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[60]' is connected directly to output port 'pc_o[60]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[59]' is connected directly to output port 'pc_o[59]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[58]' is connected directly to output port 'pc_o[58]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[57]' is connected directly to output port 'pc_o[57]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[56]' is connected directly to output port 'pc_o[56]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[55]' is connected directly to output port 'pc_o[55]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[54]' is connected directly to output port 'pc_o[54]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[53]' is connected directly to output port 'pc_o[53]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[52]' is connected directly to output port 'pc_o[52]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[51]' is connected directly to output port 'pc_o[51]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[50]' is connected directly to output port 'pc_o[50]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[49]' is connected directly to output port 'pc_o[49]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[48]' is connected directly to output port 'pc_o[48]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[47]' is connected directly to output port 'pc_o[47]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[46]' is connected directly to output port 'pc_o[46]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[45]' is connected directly to output port 'pc_o[45]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[44]' is connected directly to output port 'pc_o[44]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[43]' is connected directly to output port 'pc_o[43]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[42]' is connected directly to output port 'pc_o[42]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[41]' is connected directly to output port 'pc_o[41]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[40]' is connected directly to output port 'pc_o[40]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[39]' is connected directly to output port 'pc_o[39]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[38]' is connected directly to output port 'pc_o[38]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[37]' is connected directly to output port 'pc_o[37]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[36]' is connected directly to output port 'pc_o[36]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[35]' is connected directly to output port 'pc_o[35]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[34]' is connected directly to output port 'pc_o[34]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[33]' is connected directly to output port 'pc_o[33]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[32]' is connected directly to output port 'pc_o[32]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[31]' is connected directly to output port 'pc_o[31]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[30]' is connected directly to output port 'pc_o[30]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[29]' is connected directly to output port 'pc_o[29]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[28]' is connected directly to output port 'pc_o[28]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[27]' is connected directly to output port 'pc_o[27]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[26]' is connected directly to output port 'pc_o[26]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[25]' is connected directly to output port 'pc_o[25]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[24]' is connected directly to output port 'pc_o[24]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[23]' is connected directly to output port 'pc_o[23]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[22]' is connected directly to output port 'pc_o[22]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[21]' is connected directly to output port 'pc_o[21]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[20]' is connected directly to output port 'pc_o[20]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[19]' is connected directly to output port 'pc_o[19]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[18]' is connected directly to output port 'pc_o[18]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[17]' is connected directly to output port 'pc_o[17]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[16]' is connected directly to output port 'pc_o[16]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[15]' is connected directly to output port 'pc_o[15]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[14]' is connected directly to output port 'pc_o[14]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[13]' is connected directly to output port 'pc_o[13]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[12]' is connected directly to output port 'pc_o[12]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[11]' is connected directly to output port 'pc_o[11]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[10]' is connected directly to output port 'pc_o[10]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[9]' is connected directly to output port 'pc_o[9]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[8]' is connected directly to output port 'pc_o[8]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[7]' is connected directly to output port 'pc_o[7]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[6]' is connected directly to output port 'pc_o[6]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[5]' is connected directly to output port 'pc_o[5]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[4]' is connected directly to output port 'pc_o[4]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[3]' is connected directly to output port 'pc_o[3]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[2]' is connected directly to output port 'pc_o[2]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[1]' is connected directly to output port 'pc_o[1]'. (LINT-31)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_addr[0]' is connected directly to output port 'pc_o[0]'. (LINT-31)
Warning: In design 'ysyx_210456_id_stage', output port 'alu_opcode[7]' is connected directly to output port 'alu_opcode[2]'. (LINT-31)
Warning: In design 'ysyx_210456_id_stage', output port 'alu_opcode[7]' is connected directly to output port 'alu_opcode[3]'. (LINT-31)
Warning: In design 'ysyx_210456_wb_stage', output port 'csr_w_ena_o' is connected directly to output port 'csr_r_ena_o'. (LINT-31)
Warning: In design 'ysyx_210456_csrs', output port 'mtvec_dest[1]' is connected directly to output port 'mtvec_dest[0]'. (LINT-31)
Warning: In design 'ysyx_210456', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210456_if_stage', output port 'inst_size[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_id_stage', output port 'alu_opcode[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_id_stage', output port 'alu_opcode[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_id_stage', output port 'alu_opcode[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_csrs', output port 'mtvec_dest[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210456_csrs', output port 'mtvec_dest[0]' is connected directly to 'logic 0'. (LINT-52)
1
