;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, <0
	JMZ 0, <0
	ADD @-127, 100
	SUB @-127, 100
	SUB 172, @200
	MOV -7, <-20
	SUB @121, 103
	SUB 3, 0
	SPL 0, <0
	MOV 172, @200
	ADD 30, 9
	JMZ -1, @-20
	SUB -0, 4
	SUB @121, 104
	SUB @121, 104
	SUB @121, 104
	SUB @121, 104
	SPL 0, <402
	ADD 30, 9
	SUB @127, 106
	DJN <-1, @-20
	SPL 0, <402
	JMN 1, @-1
	SUB @127, 106
	ADD 210, 60
	SUB 3, 0
	SUB 721, -0
	JMN @12, #200
	MOV -1, <-20
	SPL -201, @-20
	SUB 3, 0
	SPL <121, 106
	SUB 3, 0
	JMZ 0, <0
	SPL -201, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 3, 0
	MOV @121, 104
	SPL 0, <0
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
