-- VHDL for IBM SMS ALD page 14.71.36.1
-- Title: F AR READOUT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/7/2020 11:00:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_36_1_F_AR_READOUT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CE_RO_F_AR:	 in STD_LOGIC;
		PS_F_CYCLE_CTRL:	 in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_STORE_ADDR_REG_OPS_RO_GATE:	 in STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_RO_F_AR:	 out STD_LOGIC);
end ALD_14_71_36_1_F_AR_READOUT_ACC;

architecture behavioral of ALD_14_71_36_1_F_AR_READOUT_ACC is 

	signal OUT_5B_E: STD_LOGIC;
	signal OUT_2B_E: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;

begin

	OUT_5B_E <= NOT(PS_F_CYCLE_CTRL AND PS_F_CH_OVLP_IN_PROCESS AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_2B_E <= NOT(OUT_5B_E AND MV_CE_RO_F_AR AND OUT_3C_D );
	OUT_1B_C <= OUT_2B_E;
	OUT_3C_D <= NOT(PS_STORE_ADDR_REG_OPS_RO_GATE AND PS_F_SYMBOL_OP_MODIFIER );

	PS_RO_F_AR <= OUT_1B_C;


end;
