Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 20 14:15:53 2018
| Host         : DESKTOP-UBGEV9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk100MHz (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.776        0.000                      0                   50        0.178        0.000                      0                   50        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk1/clk1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.776        0.000                      0                   50        0.178        0.000                      0                   50       19.363        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/clk1/inst/clk_in1
  To Clock:  clk1/clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/C
                         clock pessimism              0.530    37.380    
                         clock uncertainty           -0.164    37.216    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    36.692    vga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
                         clock pessimism              0.530    37.380    
                         clock uncertainty           -0.164    37.216    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    36.692    vga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[4]/C
                         clock pessimism              0.530    37.380    
                         clock uncertainty           -0.164    37.216    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    36.692    vga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[5]/C
                         clock pessimism              0.530    37.380    
                         clock uncertainty           -0.164    37.216    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    36.692    vga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[6]/C
                         clock pessimism              0.530    37.380    
                         clock uncertainty           -0.164    37.216    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    36.692    vga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.849ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[1]/C
                         clock pessimism              0.508    37.358    
                         clock uncertainty           -0.164    37.194    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    36.765    vga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.849    

Slack (MET) :             34.849ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[7]/C
                         clock pessimism              0.508    37.358    
                         clock uncertainty           -0.164    37.194    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    36.765    vga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.849    

Slack (MET) :             34.849ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[8]/C
                         clock pessimism              0.508    37.358    
                         clock uncertainty           -0.164    37.194    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    36.765    vga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.849    

Slack (MET) :             34.849ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.251ns (29.359%)  route 3.010ns (70.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -1.867 f  vga1/hcount_reg[3]/Q
                         net (fo=7, routed)           1.424    -0.443    vga1/hcount_reg_n_0_[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.323    -0.120 f  vga1/hcount[0]_i_3/O
                         net (fo=1, routed)           0.582     0.462    vga1/hcount[0]_i_3_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.326     0.788 f  vga1/hcount[0]_i_2/O
                         net (fo=2, routed)           0.431     1.219    vga1/hcount[0]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     1.343 r  vga1/hcount[9]_i_1/O
                         net (fo=9, routed)           0.574     1.916    vga1/hcount[9]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[9]/C
                         clock pessimism              0.508    37.358    
                         clock uncertainty           -0.164    37.194    
    SLICE_X3Y29          FDRE (Setup_fdre_C_R)       -0.429    36.765    vga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 34.849    

Slack (MET) :             35.178ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.993ns (23.977%)  route 3.148ns (76.023%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 36.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -2.345    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.419    -1.926 f  vga1/hcount_reg[1]/Q
                         net (fo=9, routed)           1.147    -0.779    vga1/hcount_reg_n_0_[1]
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.296    -0.483 f  vga1/vcount[9]_i_6/O
                         net (fo=1, routed)           0.495     0.012    vga1/vcount[9]_i_6_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.136 r  vga1/vcount[9]_i_2/O
                         net (fo=11, routed)          1.028     1.164    vga1/vcount[9]_i_2_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.154     1.318 r  vga1/vcount[0]_i_1/O
                         net (fo=1, routed)           0.479     1.797    vga1/vcount[0]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga1/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                   IBUF                         0.000    39.725 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.887    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.669 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.251    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.342 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508    36.850    vga1/clk_out1
    SLICE_X2Y30          FDRE                                         r  vga1/vcount_reg[0]/C
                         clock pessimism              0.507    37.357    
                         clock uncertainty           -0.164    37.193    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)       -0.219    36.974    vga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         36.974    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 35.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.754%)  route 0.074ns (26.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.586    -0.822    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  vga1/hcount_reg[6]/Q
                         net (fo=8, routed)           0.074    -0.583    vga1/hcount_reg_n_0_[6]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.538 r  vga1/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.538    vga1/hcount[9]_i_2_n_0
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.249    vga1/clk_out1
    SLICE_X3Y29          FDRE                                         r  vga1/hcount_reg[9]/C
                         clock pessimism              0.440    -0.809    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.717    vga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X0Y30          FDRE                                         r  vga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  vga1/vcount_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.560    vga1/vcount_reg_n_0_[6]
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.049    -0.511 r  vga1/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.511    vga1/vcount[9]_i_3_n_0
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -1.248    vga1/clk_out1
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[9]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107    -0.701    vga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X0Y30          FDRE                                         r  vga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  vga1/vcount_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.560    vga1/vcount_reg_n_0_[6]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.515 r  vga1/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    vga1/vcount[8]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -1.248    vga1/clk_out1
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[8]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.716    vga1/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X0Y30          FDRE                                         r  vga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  vga1/vcount_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.561    vga1/vcount_reg_n_0_[6]
    SLICE_X1Y30          LUT3 (Prop_lut3_I0_O)        0.045    -0.516 r  vga1/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.516    vga1/vcount[7]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -1.248    vga1/clk_out1
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[7]/C
                         clock pessimism              0.440    -0.808    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.091    -0.717    vga1/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.070%)  route 0.157ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X2Y30          FDRE                                         r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.657 r  vga1/hcount_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.500    vga1/hcount_reg_n_0_[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.455 r  vga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    vga1/hcount[5]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.249    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[5]/C
                         clock pessimism              0.441    -0.808    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.687    vga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/enableVGA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.226ns (61.094%)  route 0.144ns (38.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X1Y30          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.693 f  vga1/vcount_reg[9]/Q
                         net (fo=5, routed)           0.144    -0.549    vga1/vcount_reg_n_0_[9]
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.098    -0.451 r  vga1/enableVGA_i_1/O
                         net (fo=1, routed)           0.000    -0.451    vga1/enableVGA_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  vga1/enableVGA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -1.248    vga1/clk_out1
    SLICE_X2Y30          FDRE                                         r  vga1/enableVGA_reg/C
                         clock pessimism              0.441    -0.807    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120    -0.687    vga1/enableVGA_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.821    vga1/clk_out1
    SLICE_X2Y30          FDRE                                         r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.657 f  vga1/hcount_reg[0]/Q
                         net (fo=10, routed)          0.150    -0.507    vga1/hcount_reg_n_0_[0]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045    -0.462 r  vga1/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    vga1/hcount[0]
    SLICE_X2Y30          FDRE                                         r  vga1/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -1.248    vga1/clk_out1
    SLICE_X2Y30          FDRE                                         r  vga1/hcount_reg[0]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.700    vga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.586    -0.822    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  vga1/hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.459    vga1/hcount_reg_n_0_[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.043    -0.416 r  vga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.416    vga1/hcount[3]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.249    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[3]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131    -0.691    vga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.586    -0.822    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  vga1/hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.459    vga1/hcount_reg_n_0_[2]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.045    -0.414 r  vga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    vga1/hcount[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.249    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[4]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.701    vga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.586    -0.822    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.658 r  vga1/hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.459    vga1/hcount_reg_n_0_[2]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.414 r  vga1/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    vga1/hcount[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100MHz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk1/clk1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -1.249    vga1/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga1/hcount_reg[2]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120    -0.702    vga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk1/clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y30      vga1/enableVGA_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y30      vga1/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y29      vga1/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y29      vga1/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y29      vga1/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y29      vga1/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y29      vga1/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y29      vga1/hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/enableVGA_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/enableVGA_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y29      vga1/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/enableVGA_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/enableVGA_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y30      vga1/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y29      vga1/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y29      vga1/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y29      vga1/hcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk1/clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT



