@ARTICLE{bowman:reasoning,
	AUTHOR = "Mic Bowman and Saumya K. Debray and Larry L. Peterson",
	TITLE = "Reasoning About Naming Systems",
	JOURNAL = "ACM Trans. Program. Lang. Syst.",
	VOLUME = {15},
	NUMBER = {5},
	PAGES = {795-825},
	MONTH = "November",
	YEAR = {1993}	}

@ARTICLE{braams:babel,
	AUTHOR = "Johannes Braams",
	TITLE = "Babel, a Multilingual Style-Option System for Use with LaTeX's Standard Document Styles",
	JOURNAL = {TUGboat},
	VOLUME = {12},
	NUMBER = {2},
	PAGES = {291-301},
	MONTH = "June",
	YEAR = {1991}	}

@INPROCEEDINGS{clark:pct,
	AUTHOR = "Malcolm Clark",
	TITLE = "Post Congress Tristesse",
	BOOKTITLE = "TeX90 Conference Proceedings",
	PAGES = "84-89",
	ORGANIZATION = "TeX Users Group",
	MONTH = "March", 
	YEAR = {1991}	}

@ARTICLE{herlihy:methodology,
	AUTHOR = "Maurice Herlihy",
	TITLE = "A Methodology for Implementing Highly Concurrent
	Data Objects",
	JOURNAL = {ACM Trans. Program. Lang. Syst.},
	VOLUME = {15},
	NUMBER = {5},
	PAGES = {745-770},
	MONTH = "November",
	YEAR = {1993}	}

@BOOK{Lamport:LaTeX,
	AUTHOR = "Leslie Lamport",
	TITLE = "LaTeX User's Guide and Document Reference Manual",
	PUBLISHER = "Addison-Wesley Publishing Company",
	ADDRESS = "Reading, Massachusetts",
	YEAR = "1986"	}

@BOOK{salas:calculus,
	AUTHOR = "S.L. Salas and Einar Hille",
	TITLE = "Calculus: One and Several Variable",
	PUBLISHER = "John Wiley and Sons",
	ADDRESS = "New York",
	YEAR = "1978"	}

@misc{iILO06a,
  author = "{ILOG, Inc}",
  title = "{ILOG CPLEX}: High-performance software for
           mathematical programming and optimization",
  %note = "See \url{http://www.ilog.com/products/cplex/}",
  year = "2006"
}

@inproceedings{Lebedev:2010:MMA:1935936.1936078,
 author = {Lebedev, Ilia and Cheng, Shaoyi and Doupnik, Austin and Martin, James and Fletcher, Christopher and Burke, Daniel and Lin, Mingjie and Wawrzynek, John},
 title = {MARC: A Many-Core Approach to Reconfigurable Computing},
 booktitle = {Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs},
 series = {RECONFIG '10},
 year = {2010},
 isbn = {978-0-7695-4314-7},
 pages = {7--12},
 numpages = {6},
 url = {http://dx.doi.org/10.1109/ReConFig.2010.49},
 doi = {10.1109/ReConFig.2010.49},
 acmid = {1936078},
 keywords = {Reconfigurable Computing, Many-Core, FPGA, Compiler, Performance, Throughput},
} 
%publisher = {IEEE Computer Society},
% address = {Washington, DC, USA},
 




@INPROCEEDINGS{4217338,
author={G. E. Allen and P. E. Zucknick and B. L. Evans},
booktitle={2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07},
title={A Distributed Deadlock Detection and Resolution Algorithm for Process Networks},
year={2007},
volume={2},
pages={II-33-II-36},
keywords={image resolution;data streaming;distributed deadlock detection;dynamic deadlock detection;formal execution properties;process network model;resolution algorithm;run-time deadlock detection;run-time scheduling;signal processing systems;Distributed computing;Dynamic scheduling;Laboratories;Parallel processing;Runtime;Scheduling algorithm;Signal processing;Signal processing algorithms;System recovery;Writing;Kahn process networks;deadlock resolution;distributed computing;dynamic scheduling;signal processing},
doi={10.1109/ICASSP.2007.366165},
ISSN={1520-6149},
month={April},}

@inproceedings{Turjan:2004,
 author = {Turjan, Alexandru and Kienhuis, Bart and Deprettere, Ed},
 title = {Translating Affine Nested-loop Programs to Process Networks},
 booktitle = {Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems},
 series = {CASES '04},
 year = {2004},
 isbn = {1-58113-890-3},
 location = {Washington DC, USA},
 pages = {220--229},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1023833.1023864},
 doi = {10.1145/1023833.1023864},
 acmid = {1023864},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous embedded systems, integer linear programming, process networks},
} 
@ARTICLE{4378214,
author={H. Nikolov and T. Stefanov and E. Deprettere},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={Systematic and Automated Multiprocessor System Design, Programming, and Implementation},
year={2008},
volume={27},
number={3},
pages={542-555},
keywords={discrete wavelet transforms;network synthesis;system-on-chip;automated multiprocessor system design;discrete wavelet transform;embedded systems;motion JPEG encoder;multiprocessor architectures;register transfer level;system-on-chip;Automated Programming of MPSoCs;Automated programming of MultiProcessor Systems-on-Chip (MPSoC);Design Automation for MPSoCs;System-Level Design;design automation for MPSoC;system-level design},
doi={10.1109/TCAD.2007.911337},
ISSN={0278-0070},
month={March},}

@inproceedings{Geilen:2003:REK:1765712.1765736,
 author = {Geilen, Marc and Basten, Twan},
 title = {Requirements on the Execution of Kahn Process Networks},
 booktitle = {Proceedings of the 12th European Conference on Programming},
 series = {ESOP'03},
 year = {2003},
 isbn = {3-540-00886-1},
 location = {Warsaw, Poland},
 pages = {319--334},
 numpages = {16},
 url = {http://dl.acm.org/citation.cfm?id=1765712.1765736},
 acmid = {1765736},
 address = {Berlin, Heidelberg},
 keywords = {Kahn principle, Kahn process networks, deadlock resolution, dynamic scheduling, media processing, multi-processor architectures, signal processing, streaming},
} 
% publisher = {Springer-Verlag},
[download] 

@inproceedings{dswp,
 author = {Ottoni, Guilherme and Rangan, Ram and Stoler, Adam and August, David I.},
 title = {Automatic Thread Extraction with Decoupled Software Pipelining},
 series = {MICRO 38},
 year = {2005},
 isbn = {0-7695-2440-0},
 location = {Barcelona, Spain},
 pages = {105--118},
 numpages = {14},
 url = {http://dx.doi.org/10.1109/MICRO.2005.13},
 doi = {10.1109/MICRO.2005.13},
 acmid = {1100543},
 } 
	

@manual{chips:zynq,
  title         = "Zynq-7000 All Programmable SoC Overview",
  organization  = "Xilinx Inc.",
  year          = "2013"
}	
	
@INPROCEEDINGS{Kock00yapi:application,
    author = {E. A. De Kock and G. Essink and W. J. M. Smits and P. Van Der Wolf},
    title = {YAPI: Application modeling for signal processing systems},
    booktitle = {In Proc. 37th DAC},
    year = {2000},
    pages = {402--405}
}

@inproceedings{c2stream,
 author = {van Haastregt, Sven and Kienhuis, Bart},
 title = {Automated Synthesis of Streaming C Applications to Process Networks in Hardware},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
 series = {DATE '09},
 year = {2009},
 isbn = {978-3-9810801-5-5},
 location = {Nice, France},
 pages = {890--893},
 numpages = {4},
 url = {http://dl.acm.org/citation.cfm?id=1874620.1874837},
 acmid = {1874837},
 
} 
%publisher = {European Design and Automation Association},
 %address = {3001 Leuven, Belgium, Belgium},
@article{mat2pn,
  added-at = {2012-01-25T00:00:00.000+0100},
  author = {Harriss, Tim and Walke, Richard L. and Kienhuis, Bart and Deprettere, Ed F.},
  biburl = {http://www.bibsonomy.org/bibtex/20ba53f8184021130082e7ced9f983f49/dblp},
  ee = {http://dx.doi.org/10.1023/A:1020367508848},
  interhash = {3ff314fa4e537f9cb999af53f3c75047},
  intrahash = {0ba53f8184021130082e7ced9f983f49},
  journal = {Design Autom. for Emb. Sys.},
  keywords = {dblp},
  number = 4,
  pages = {385-403},
  timestamp = {2012-01-25T00:00:00.000+0100},
  title = {Compilation From Matlab to Process Networks Realized in FPGA.},
  volume = 7,
  year = 2002
}


@INPROCEEDINGS{7082747, 
author={Inggs, G. and Fleming, S. and Thomas, D. and Luk, W.}, 
booktitle={FPT, 2014}, 
title={Is high level synthesis ready for business? A computational finance case study}, 
year={2014}, 
month={Dec}, 
pages={12-19}, 
keywords={business data processing;field programmable gate arrays;financial data processing;graphics processing units;high level synthesis;multiprocessing systems;parallel processing;pipeline processing;Altera OpenCL SDK;C-slowing;FPGA;GPU;HLS tools;Maxeler MaxCompiler;Xeon Phi;Xilinx Vivado HLS;business;computational finance;direct source code translation;field programmable gate arrays;financial problem;high level synthesis;optimised multicore CPU implementation;performance expectations;pipeline parallelism;task parallelism;Computational modeling;Field programmable gate arrays;Graphics processing units;Hardware;Optimization;Parallel processing;Pricing}, 
doi={10.1109/FPT.2014.7082747},}

@phdthesis{parks1995bounded,
  title={Bounded scheduling of process networks},
  author={Parks, Thomas M},
  year={1995},
  school={University of California. Berkeley, California}
}


@inproceedings{Lattner:2004:LCF:977395.977673,
 author = {Lattner, Chris and Adve, Vikram},
 title = {LLVM: A Compilation Framework for Lifelong Program Analysis \& Transformation},
 series = {CGO '04},
 year = {2004},
 isbn = {0-7695-2102-9},
 location = {Palo Alto, California},
 pages = {75--},
 url = {http://dl.acm.org/citation.cfm?id=977395.977673},
 acmid = {977673},
} 
@article{doi:10.1137/0204007,
author = {Donald B. Johnson},
title = {Finding All the Elementary Circuits of a Directed Graph},
journal = {SIAM Journal on Computing},
volume = {4},
number = {1},
pages = {77-84},
year = {1975},
doi = {10.1137/0204007},

URL = { 
        http://dx.doi.org/10.1137/0204007
    
},
eprint = { 
        http://dx.doi.org/10.1137/0204007
    
}

}

@article{gilles1974semantics,
  title={The semantics of a simple language for parallel programming},
  author={Gilles, KAHN},
  journal={In Information Processing},
  volume={74},
  pages={471--475},
  year={1974}
}

@article{buck1994ptolemy,
  title={Ptolemy: A framework for simulating and prototyping heterogeneous systems},
  author={Buck, Joseph T and Ha, Soonhoi and Lee, Edward A and Messerschmitt, David G},
  year={1994},
  publisher={Ablex Publishing Corporation}
}
@manual{tools:vivadohls,
  title         = "{Vivado Design Suite} High-level Synthesis ",
  organization  = "Xilinx Inc.",
  year          = "2015"
}
@article{tools:legup,
 author = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Czajkowski, Tomasz and Brown, Stephen D. and Anderson, Jason H.},
 title = {LegUp: An Open-source High-level Synthesis Tool for FPGA-based Processor/Accelerator Systems},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {September 2013},
 volume = {13},
 number = {2},
 month = sep,
 year = {2013},
 issn = {1539-9087},
 pages = {24:1--24:27},
 articleno = {24},
 numpages = {27},
 url = {http://doi.acm.org/10.1145/2514740},
 doi = {10.1145/2514740},
 acmid = {2514740},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGAs, High-level synthesis, field-programmable gate arrays, hardware/software codesign, performance, power, synthesis},
} 
