

================================================================
== Vitis HLS Report for 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'
================================================================
* Date:           Tue Oct 28 17:21:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.647 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2  |    18496|    18496|         1|          1|          1|  18496|       yes|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     242|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     546|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      45|     851|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+-----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------+-----------------+---------+----+---+-----+-----+
    |mux_64_6_32_1_1_U293  |mux_64_6_32_1_1  |        0|   0|  0|  273|    0|
    |mux_64_6_32_1_1_U294  |mux_64_6_32_1_1  |        0|   0|  0|  273|    0|
    +----------------------+-----------------+---------+----+---+-----+-----+
    |Total                 |                 |        0|   0|  0|  546|    0|
    +----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_1786_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln40_fu_1798_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln41_1_fu_2128_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln41_fu_1998_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln42_fu_2122_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln44_1_fu_2048_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln44_fu_2038_p2       |         +|   0|  0|  18|           9|           9|
    |and_ln40_fu_1984_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_1780_p2      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln41_fu_1804_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln42_fu_1978_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln41_fu_2004_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_1_fu_1822_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln40_2_fu_1900_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_3_fu_1990_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln40_fu_1810_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln41_1_fu_2018_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln41_2_fu_2134_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln41_fu_2010_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_1972_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 242|         101|         111|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_440                 |   9|          2|    5|         10|
    |indvar_flatten12_fu_452  |   9|          2|   15|         30|
    |indvar_flatten_fu_444    |   9|          2|   10|         20|
    |j_fu_436                 |   9|          2|    5|         10|
    |out_feat_fu_448          |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_440                 |   5|   0|    5|          0|
    |indvar_flatten12_fu_452  |  15|   0|   15|          0|
    |indvar_flatten_fu_444    |  10|   0|   10|          0|
    |j_fu_436                 |   5|   0|    5|          0|
    |out_feat_fu_448          |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2|  return value|
|empty_63                        |   in|   32|     ap_none|                                                                  empty_63|        scalar|
|empty_64                        |   in|   32|     ap_none|                                                                  empty_64|        scalar|
|empty_65                        |   in|   32|     ap_none|                                                                  empty_65|        scalar|
|empty_66                        |   in|   32|     ap_none|                                                                  empty_66|        scalar|
|empty_67                        |   in|   32|     ap_none|                                                                  empty_67|        scalar|
|empty_68                        |   in|   32|     ap_none|                                                                  empty_68|        scalar|
|empty_69                        |   in|   32|     ap_none|                                                                  empty_69|        scalar|
|empty_70                        |   in|   32|     ap_none|                                                                  empty_70|        scalar|
|empty_71                        |   in|   32|     ap_none|                                                                  empty_71|        scalar|
|empty_72                        |   in|   32|     ap_none|                                                                  empty_72|        scalar|
|empty_73                        |   in|   32|     ap_none|                                                                  empty_73|        scalar|
|empty_74                        |   in|   32|     ap_none|                                                                  empty_74|        scalar|
|empty_75                        |   in|   32|     ap_none|                                                                  empty_75|        scalar|
|empty_76                        |   in|   32|     ap_none|                                                                  empty_76|        scalar|
|empty_77                        |   in|   32|     ap_none|                                                                  empty_77|        scalar|
|empty_78                        |   in|   32|     ap_none|                                                                  empty_78|        scalar|
|empty_79                        |   in|   32|     ap_none|                                                                  empty_79|        scalar|
|empty_80                        |   in|   32|     ap_none|                                                                  empty_80|        scalar|
|empty_81                        |   in|   32|     ap_none|                                                                  empty_81|        scalar|
|empty_82                        |   in|   32|     ap_none|                                                                  empty_82|        scalar|
|empty_83                        |   in|   32|     ap_none|                                                                  empty_83|        scalar|
|empty_84                        |   in|   32|     ap_none|                                                                  empty_84|        scalar|
|empty_85                        |   in|   32|     ap_none|                                                                  empty_85|        scalar|
|empty_86                        |   in|   32|     ap_none|                                                                  empty_86|        scalar|
|empty_87                        |   in|   32|     ap_none|                                                                  empty_87|        scalar|
|empty_88                        |   in|   32|     ap_none|                                                                  empty_88|        scalar|
|empty_89                        |   in|   32|     ap_none|                                                                  empty_89|        scalar|
|empty_90                        |   in|   32|     ap_none|                                                                  empty_90|        scalar|
|empty_91                        |   in|   32|     ap_none|                                                                  empty_91|        scalar|
|empty_92                        |   in|   32|     ap_none|                                                                  empty_92|        scalar|
|empty_93                        |   in|   32|     ap_none|                                                                  empty_93|        scalar|
|empty_94                        |   in|   32|     ap_none|                                                                  empty_94|        scalar|
|empty_95                        |   in|   32|     ap_none|                                                                  empty_95|        scalar|
|empty_96                        |   in|   32|     ap_none|                                                                  empty_96|        scalar|
|empty_97                        |   in|   32|     ap_none|                                                                  empty_97|        scalar|
|empty_98                        |   in|   32|     ap_none|                                                                  empty_98|        scalar|
|empty_99                        |   in|   32|     ap_none|                                                                  empty_99|        scalar|
|empty_100                       |   in|   32|     ap_none|                                                                 empty_100|        scalar|
|empty_101                       |   in|   32|     ap_none|                                                                 empty_101|        scalar|
|empty_102                       |   in|   32|     ap_none|                                                                 empty_102|        scalar|
|empty_103                       |   in|   32|     ap_none|                                                                 empty_103|        scalar|
|empty_104                       |   in|   32|     ap_none|                                                                 empty_104|        scalar|
|empty_105                       |   in|   32|     ap_none|                                                                 empty_105|        scalar|
|empty_106                       |   in|   32|     ap_none|                                                                 empty_106|        scalar|
|empty_107                       |   in|   32|     ap_none|                                                                 empty_107|        scalar|
|empty_108                       |   in|   32|     ap_none|                                                                 empty_108|        scalar|
|empty_109                       |   in|   32|     ap_none|                                                                 empty_109|        scalar|
|empty_110                       |   in|   32|     ap_none|                                                                 empty_110|        scalar|
|empty_111                       |   in|   32|     ap_none|                                                                 empty_111|        scalar|
|empty_112                       |   in|   32|     ap_none|                                                                 empty_112|        scalar|
|empty_113                       |   in|   32|     ap_none|                                                                 empty_113|        scalar|
|empty_114                       |   in|   32|     ap_none|                                                                 empty_114|        scalar|
|empty_115                       |   in|   32|     ap_none|                                                                 empty_115|        scalar|
|empty_116                       |   in|   32|     ap_none|                                                                 empty_116|        scalar|
|empty_117                       |   in|   32|     ap_none|                                                                 empty_117|        scalar|
|empty_118                       |   in|   32|     ap_none|                                                                 empty_118|        scalar|
|empty_119                       |   in|   32|     ap_none|                                                                 empty_119|        scalar|
|empty_120                       |   in|   32|     ap_none|                                                                 empty_120|        scalar|
|empty_121                       |   in|   32|     ap_none|                                                                 empty_121|        scalar|
|empty_122                       |   in|   32|     ap_none|                                                                 empty_122|        scalar|
|empty_123                       |   in|   32|     ap_none|                                                                 empty_123|        scalar|
|empty_124                       |   in|   32|     ap_none|                                                                 empty_124|        scalar|
|empty_125                       |   in|   32|     ap_none|                                                                 empty_125|        scalar|
|empty                           |   in|   32|     ap_none|                                                                     empty|        scalar|
|layer1_output_tile_address0     |  out|    9|   ap_memory|                                                        layer1_output_tile|         array|
|layer1_output_tile_ce0          |  out|    1|   ap_memory|                                                        layer1_output_tile|         array|
|layer1_output_tile_we0          |  out|    1|   ap_memory|                                                        layer1_output_tile|         array|
|layer1_output_tile_d0           |  out|   32|   ap_memory|                                                        layer1_output_tile|         array|
|layer1_output_tile_1_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_1|         array|
|layer1_output_tile_1_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_1|         array|
|layer1_output_tile_1_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_1|         array|
|layer1_output_tile_1_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_1|         array|
|layer1_output_tile_2_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_2|         array|
|layer1_output_tile_2_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_2|         array|
|layer1_output_tile_2_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_2|         array|
|layer1_output_tile_2_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_2|         array|
|layer1_output_tile_3_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_3|         array|
|layer1_output_tile_3_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_3|         array|
|layer1_output_tile_3_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_3|         array|
|layer1_output_tile_3_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_3|         array|
|layer1_output_tile_4_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_4|         array|
|layer1_output_tile_4_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_4|         array|
|layer1_output_tile_4_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_4|         array|
|layer1_output_tile_4_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_4|         array|
|layer1_output_tile_5_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_5|         array|
|layer1_output_tile_5_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_5|         array|
|layer1_output_tile_5_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_5|         array|
|layer1_output_tile_5_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_5|         array|
|layer1_output_tile_6_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_6|         array|
|layer1_output_tile_6_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_6|         array|
|layer1_output_tile_6_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_6|         array|
|layer1_output_tile_6_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_6|         array|
|layer1_output_tile_7_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_7|         array|
|layer1_output_tile_7_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_7|         array|
|layer1_output_tile_7_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_7|         array|
|layer1_output_tile_7_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_7|         array|
|layer1_output_tile_8_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_8|         array|
|layer1_output_tile_8_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_8|         array|
|layer1_output_tile_8_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_8|         array|
|layer1_output_tile_8_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_8|         array|
|layer1_output_tile_9_address0   |  out|    9|   ap_memory|                                                      layer1_output_tile_9|         array|
|layer1_output_tile_9_ce0        |  out|    1|   ap_memory|                                                      layer1_output_tile_9|         array|
|layer1_output_tile_9_we0        |  out|    1|   ap_memory|                                                      layer1_output_tile_9|         array|
|layer1_output_tile_9_d0         |  out|   32|   ap_memory|                                                      layer1_output_tile_9|         array|
|layer1_output_tile_10_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_10|         array|
|layer1_output_tile_10_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_10|         array|
|layer1_output_tile_10_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_10|         array|
|layer1_output_tile_10_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_10|         array|
|layer1_output_tile_11_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_11|         array|
|layer1_output_tile_11_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_11|         array|
|layer1_output_tile_11_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_11|         array|
|layer1_output_tile_11_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_11|         array|
|layer1_output_tile_12_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_12|         array|
|layer1_output_tile_12_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_12|         array|
|layer1_output_tile_12_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_12|         array|
|layer1_output_tile_12_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_12|         array|
|layer1_output_tile_13_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_13|         array|
|layer1_output_tile_13_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_13|         array|
|layer1_output_tile_13_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_13|         array|
|layer1_output_tile_13_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_13|         array|
|layer1_output_tile_14_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_14|         array|
|layer1_output_tile_14_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_14|         array|
|layer1_output_tile_14_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_14|         array|
|layer1_output_tile_14_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_14|         array|
|layer1_output_tile_15_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_15|         array|
|layer1_output_tile_15_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_15|         array|
|layer1_output_tile_15_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_15|         array|
|layer1_output_tile_15_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_15|         array|
|layer1_output_tile_16_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_16|         array|
|layer1_output_tile_16_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_16|         array|
|layer1_output_tile_16_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_16|         array|
|layer1_output_tile_16_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_16|         array|
|layer1_output_tile_17_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_17|         array|
|layer1_output_tile_17_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_17|         array|
|layer1_output_tile_17_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_17|         array|
|layer1_output_tile_17_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_17|         array|
|layer1_output_tile_18_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_18|         array|
|layer1_output_tile_18_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_18|         array|
|layer1_output_tile_18_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_18|         array|
|layer1_output_tile_18_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_18|         array|
|layer1_output_tile_19_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_19|         array|
|layer1_output_tile_19_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_19|         array|
|layer1_output_tile_19_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_19|         array|
|layer1_output_tile_19_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_19|         array|
|layer1_output_tile_20_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_20|         array|
|layer1_output_tile_20_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_20|         array|
|layer1_output_tile_20_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_20|         array|
|layer1_output_tile_20_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_20|         array|
|layer1_output_tile_21_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_21|         array|
|layer1_output_tile_21_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_21|         array|
|layer1_output_tile_21_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_21|         array|
|layer1_output_tile_21_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_21|         array|
|layer1_output_tile_22_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_22|         array|
|layer1_output_tile_22_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_22|         array|
|layer1_output_tile_22_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_22|         array|
|layer1_output_tile_22_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_22|         array|
|layer1_output_tile_23_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_23|         array|
|layer1_output_tile_23_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_23|         array|
|layer1_output_tile_23_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_23|         array|
|layer1_output_tile_23_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_23|         array|
|layer1_output_tile_24_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_24|         array|
|layer1_output_tile_24_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_24|         array|
|layer1_output_tile_24_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_24|         array|
|layer1_output_tile_24_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_24|         array|
|layer1_output_tile_25_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_25|         array|
|layer1_output_tile_25_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_25|         array|
|layer1_output_tile_25_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_25|         array|
|layer1_output_tile_25_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_25|         array|
|layer1_output_tile_26_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_26|         array|
|layer1_output_tile_26_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_26|         array|
|layer1_output_tile_26_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_26|         array|
|layer1_output_tile_26_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_26|         array|
|layer1_output_tile_27_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_27|         array|
|layer1_output_tile_27_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_27|         array|
|layer1_output_tile_27_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_27|         array|
|layer1_output_tile_27_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_27|         array|
|layer1_output_tile_28_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_28|         array|
|layer1_output_tile_28_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_28|         array|
|layer1_output_tile_28_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_28|         array|
|layer1_output_tile_28_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_28|         array|
|layer1_output_tile_29_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_29|         array|
|layer1_output_tile_29_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_29|         array|
|layer1_output_tile_29_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_29|         array|
|layer1_output_tile_29_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_29|         array|
|layer1_output_tile_30_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_30|         array|
|layer1_output_tile_30_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_30|         array|
|layer1_output_tile_30_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_30|         array|
|layer1_output_tile_30_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_30|         array|
|layer1_output_tile_31_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_31|         array|
|layer1_output_tile_31_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_31|         array|
|layer1_output_tile_31_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_31|         array|
|layer1_output_tile_31_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_31|         array|
|layer1_output_tile_32_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_32|         array|
|layer1_output_tile_32_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_32|         array|
|layer1_output_tile_32_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_32|         array|
|layer1_output_tile_32_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_32|         array|
|layer1_output_tile_33_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_33|         array|
|layer1_output_tile_33_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_33|         array|
|layer1_output_tile_33_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_33|         array|
|layer1_output_tile_33_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_33|         array|
|layer1_output_tile_34_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_34|         array|
|layer1_output_tile_34_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_34|         array|
|layer1_output_tile_34_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_34|         array|
|layer1_output_tile_34_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_34|         array|
|layer1_output_tile_35_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_35|         array|
|layer1_output_tile_35_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_35|         array|
|layer1_output_tile_35_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_35|         array|
|layer1_output_tile_35_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_35|         array|
|layer1_output_tile_36_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_36|         array|
|layer1_output_tile_36_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_36|         array|
|layer1_output_tile_36_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_36|         array|
|layer1_output_tile_36_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_36|         array|
|layer1_output_tile_37_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_37|         array|
|layer1_output_tile_37_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_37|         array|
|layer1_output_tile_37_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_37|         array|
|layer1_output_tile_37_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_37|         array|
|layer1_output_tile_38_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_38|         array|
|layer1_output_tile_38_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_38|         array|
|layer1_output_tile_38_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_38|         array|
|layer1_output_tile_38_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_38|         array|
|layer1_output_tile_39_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_39|         array|
|layer1_output_tile_39_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_39|         array|
|layer1_output_tile_39_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_39|         array|
|layer1_output_tile_39_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_39|         array|
|layer1_output_tile_40_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_40|         array|
|layer1_output_tile_40_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_40|         array|
|layer1_output_tile_40_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_40|         array|
|layer1_output_tile_40_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_40|         array|
|layer1_output_tile_41_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_41|         array|
|layer1_output_tile_41_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_41|         array|
|layer1_output_tile_41_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_41|         array|
|layer1_output_tile_41_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_41|         array|
|layer1_output_tile_42_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_42|         array|
|layer1_output_tile_42_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_42|         array|
|layer1_output_tile_42_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_42|         array|
|layer1_output_tile_42_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_42|         array|
|layer1_output_tile_43_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_43|         array|
|layer1_output_tile_43_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_43|         array|
|layer1_output_tile_43_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_43|         array|
|layer1_output_tile_43_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_43|         array|
|layer1_output_tile_44_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_44|         array|
|layer1_output_tile_44_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_44|         array|
|layer1_output_tile_44_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_44|         array|
|layer1_output_tile_44_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_44|         array|
|layer1_output_tile_45_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_45|         array|
|layer1_output_tile_45_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_45|         array|
|layer1_output_tile_45_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_45|         array|
|layer1_output_tile_45_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_45|         array|
|layer1_output_tile_46_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_46|         array|
|layer1_output_tile_46_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_46|         array|
|layer1_output_tile_46_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_46|         array|
|layer1_output_tile_46_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_46|         array|
|layer1_output_tile_47_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_47|         array|
|layer1_output_tile_47_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_47|         array|
|layer1_output_tile_47_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_47|         array|
|layer1_output_tile_47_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_47|         array|
|layer1_output_tile_48_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_48|         array|
|layer1_output_tile_48_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_48|         array|
|layer1_output_tile_48_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_48|         array|
|layer1_output_tile_48_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_48|         array|
|layer1_output_tile_49_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_49|         array|
|layer1_output_tile_49_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_49|         array|
|layer1_output_tile_49_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_49|         array|
|layer1_output_tile_49_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_49|         array|
|layer1_output_tile_50_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_50|         array|
|layer1_output_tile_50_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_50|         array|
|layer1_output_tile_50_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_50|         array|
|layer1_output_tile_50_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_50|         array|
|layer1_output_tile_51_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_51|         array|
|layer1_output_tile_51_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_51|         array|
|layer1_output_tile_51_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_51|         array|
|layer1_output_tile_51_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_51|         array|
|layer1_output_tile_52_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_52|         array|
|layer1_output_tile_52_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_52|         array|
|layer1_output_tile_52_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_52|         array|
|layer1_output_tile_52_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_52|         array|
|layer1_output_tile_53_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_53|         array|
|layer1_output_tile_53_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_53|         array|
|layer1_output_tile_53_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_53|         array|
|layer1_output_tile_53_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_53|         array|
|layer1_output_tile_54_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_54|         array|
|layer1_output_tile_54_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_54|         array|
|layer1_output_tile_54_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_54|         array|
|layer1_output_tile_54_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_54|         array|
|layer1_output_tile_55_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_55|         array|
|layer1_output_tile_55_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_55|         array|
|layer1_output_tile_55_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_55|         array|
|layer1_output_tile_55_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_55|         array|
|layer1_output_tile_56_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_56|         array|
|layer1_output_tile_56_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_56|         array|
|layer1_output_tile_56_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_56|         array|
|layer1_output_tile_56_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_56|         array|
|layer1_output_tile_57_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_57|         array|
|layer1_output_tile_57_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_57|         array|
|layer1_output_tile_57_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_57|         array|
|layer1_output_tile_57_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_57|         array|
|layer1_output_tile_58_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_58|         array|
|layer1_output_tile_58_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_58|         array|
|layer1_output_tile_58_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_58|         array|
|layer1_output_tile_58_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_58|         array|
|layer1_output_tile_59_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_59|         array|
|layer1_output_tile_59_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_59|         array|
|layer1_output_tile_59_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_59|         array|
|layer1_output_tile_59_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_59|         array|
|layer1_output_tile_60_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_60|         array|
|layer1_output_tile_60_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_60|         array|
|layer1_output_tile_60_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_60|         array|
|layer1_output_tile_60_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_60|         array|
|layer1_output_tile_61_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_61|         array|
|layer1_output_tile_61_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_61|         array|
|layer1_output_tile_61_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_61|         array|
|layer1_output_tile_61_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_61|         array|
|layer1_output_tile_62_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_62|         array|
|layer1_output_tile_62_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_62|         array|
|layer1_output_tile_62_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_62|         array|
|layer1_output_tile_62_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_62|         array|
|layer1_output_tile_63_address0  |  out|    9|   ap_memory|                                                     layer1_output_tile_63|         array|
|layer1_output_tile_63_ce0       |  out|    1|   ap_memory|                                                     layer1_output_tile_63|         array|
|layer1_output_tile_63_we0       |  out|    1|   ap_memory|                                                     layer1_output_tile_63|         array|
|layer1_output_tile_63_d0        |  out|   32|   ap_memory|                                                     layer1_output_tile_63|         array|
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

