
---------- Begin Simulation Statistics ----------
final_tick                               513554689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190579                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711684                       # Number of bytes of host memory used
host_op_rate                                   351007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   524.72                       # Real time elapsed on the host
host_tick_rate                              978725505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.513555                       # Number of seconds simulated
sim_ticks                                513554689000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959359                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561374                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565668                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              130                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.271094                       # CPI: cycles per instruction
system.cpu.discardedOps                          3900                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891080                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086119                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169157                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       774332770                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097361                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1027109378                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       252776608                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10495070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10527067                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            511                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230584                       # Transaction distribution
system.membus.trans_dist::CleanEvict              363                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263322                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           801                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15759193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15759193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671661248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671661248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5264123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5264123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5264123                       # Request fanout histogram
system.membus.respLayer1.occupancy        27682410500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31418333500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15791311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673662720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673716032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5231458                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334757376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10495132     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    570      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495702                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10526102500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895446993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            923498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   55                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  57                       # number of overall hits
system.l2.overall_hits::.cpu.data                  55                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263574                       # number of demand (read+write) misses
system.l2.demand_misses::total                5264132                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               558                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263574                       # number of overall misses
system.l2.overall_misses::total               5264132                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423950460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423995719500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45259500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423950460000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423995719500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264244                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264244                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81110.215054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80544.219574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80544.279570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81110.215054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80544.219574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80544.279570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230584                       # number of writebacks
system.l2.writebacks::total                   5230584                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5264123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5264123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371314322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371353875000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371314322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371353875000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71137.589928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70544.237871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70544.300542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71137.589928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70544.237871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70544.300542                       # average overall mshr miss latency
system.l2.replacements                        5231458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 423928123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423928123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80543.832013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80543.832013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371294903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371294903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70543.832013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70543.832013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81110.215054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81110.215054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71137.589928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71137.589928                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.851351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88638.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88638.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19419500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19419500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.827703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79263.265306                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79263.265306                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32511.838448                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264226                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.579787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.713864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32506.544797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22469                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89480290                       # Number of tag accesses
system.l2.tags.data_accesses                 89480290                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336868288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336903872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334757376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334757376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5264123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5230584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5230584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             69290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         655954069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656023359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        69290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      651843675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            651843675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      651843675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            69290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        655954069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307867034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000712870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15544902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4921382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5264123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58091765750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26320615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156794072000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11035.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29785.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4839398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4855075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 323325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       800210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.353910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   746.704438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.249245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16196      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26883      3.36%      5.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40445      5.05%     10.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44039      5.50%     15.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63249      7.90%     23.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36066      4.51%     28.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29139      3.64%     31.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22636      2.83%     34.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       521557     65.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       800210                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       326840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.106098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.605313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326838    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.101228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326464     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              371      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336903872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334755904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336903872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       656.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       651.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  513554665000                       # Total gap between requests
system.mem_ctrls.avgGap                      48934.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336868288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334755904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69289.601988231487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 655954069.187751054764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 651840809.110010862350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16770250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 156777301750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12559045918500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30162.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29785.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2401079.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2855800080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1517893740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18788203140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13648890600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40539195840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122609684700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      93954740160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       293914408260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.313747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 240432063750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17148560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 255974065250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2857706460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1518903210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18797635080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13654637820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40539195840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122637857520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93931015680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       293936951610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.357644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240371329500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17148560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 256034799500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42395326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42395326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42395326                       # number of overall hits
system.cpu.icache.overall_hits::total        42395326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          615                       # number of overall misses
system.cpu.icache.overall_misses::total           615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47420500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47420500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47420500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47420500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42395941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42395941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42395941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42395941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77106.504065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77106.504065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77106.504065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77106.504065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          218                       # number of writebacks
system.cpu.icache.writebacks::total               218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46805500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46805500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76106.504065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76106.504065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76106.504065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76106.504065                       # average overall mshr miss latency
system.cpu.icache.replacements                    218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42395326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42395326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47420500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47420500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42395941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42395941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77106.504065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77106.504065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46805500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46805500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76106.504065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76106.504065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.883937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42395941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68936.489431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.883937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84792497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84792497                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75860571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75860571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75860596                       # number of overall hits
system.cpu.dcache.overall_hits::total        75860596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10524357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10524357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10524379                       # number of overall misses
system.cpu.dcache.overall_misses::total      10524379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 876599520500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 876599520500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 876599520500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 876599520500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83292.453924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83292.453924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83292.279811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83292.279811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262351                       # number of writebacks
system.cpu.dcache.writebacks::total           5262351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260745                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431844596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431844596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431846438500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431846438500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82043.394536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82043.394536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82043.495190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82043.495190                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23586000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23586000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78882.943144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78882.943144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76543.010753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76543.010753                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73817226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73817226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10524058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 876575934500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876575934500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83292.579203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83292.579203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431823240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431823240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82043.686102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82043.686102                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.468085                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.468085                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1842500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1842500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.340426                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.340426                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115156.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115156.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.575436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81124324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412242                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.575436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178033779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178033779                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 513554689000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
