
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -63.23

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[18]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1   26.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input142/A (BUF_X32)
   102  295.38    0.01    0.02    0.46 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.05    0.04    0.50 ^ cs_registers_i.mcycle_counter_i.counter_q[18]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[18]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29111_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.30    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29111_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29111_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.49    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01162_ (net)
                  0.02    0.00    0.07 ^ _26034_/A1 (OAI22_X1)
     1    1.16    0.01    0.01    0.09 v _26034_/ZN (OAI22_X1)
                                         _01828_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1   26.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input142/A (BUF_X32)
   102  295.38    0.01    0.02    0.46 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.02    0.01    0.48 ^ max_length260/A (BUF_X32)
   147  382.15    0.01    0.03    0.51 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.07    0.06    0.56 ^ wire256/A (BUF_X32)
   148  370.54    0.01    0.03    0.60 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.09    0.07    0.66 ^ max_length255/A (BUF_X32)
   106  251.69    0.01    0.04    0.70 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.02    0.01    0.71 ^ wire254/A (BUF_X32)
   165  347.74    0.01    0.02    0.73 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.11    0.09    0.83 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.83   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.03    2.23   library recovery time
                                  2.23   data required time
-----------------------------------------------------------------------------
                                  2.23   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  1.41   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29111_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.22    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29111_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29111_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    1.93    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16161_/A (BUF_X2)
     4   13.78    0.02    0.03    0.12 ^ _16161_/Z (BUF_X2)
                                         _10335_ (net)
                  0.02    0.00    0.12 ^ _16282_/A (BUF_X4)
    10   37.50    0.02    0.04    0.16 ^ _16282_/Z (BUF_X4)
                                         _10456_ (net)
                  0.02    0.00    0.16 ^ _16283_/A (BUF_X8)
    19   62.83    0.02    0.04    0.20 ^ _16283_/Z (BUF_X8)
                                         _10457_ (net)
                  0.02    0.01    0.21 ^ _16285_/A (BUF_X8)
    19   76.75    0.02    0.04    0.25 ^ _16285_/Z (BUF_X8)
                                         _10459_ (net)
                  0.02    0.01    0.26 ^ _17833_/A (BUF_X4)
    10   35.80    0.02    0.04    0.30 ^ _17833_/Z (BUF_X4)
                                         _11937_ (net)
                  0.02    0.00    0.30 ^ _17906_/A (BUF_X4)
    10   41.19    0.02    0.04    0.34 ^ _17906_/Z (BUF_X4)
                                         _12008_ (net)
                  0.03    0.00    0.35 ^ _18455_/S (MUX2_X1)
     1    1.10    0.01    0.06    0.41 v _18455_/Z (MUX2_X1)
                                         _12528_ (net)
                  0.01    0.00    0.41 v _18456_/B (MUX2_X1)
     1    1.02    0.01    0.06    0.46 v _18456_/Z (MUX2_X1)
                                         _12529_ (net)
                  0.01    0.00    0.46 v _18460_/A (MUX2_X1)
     1    3.99    0.01    0.06    0.53 v _18460_/Z (MUX2_X1)
                                         _12533_ (net)
                  0.01    0.00    0.53 v _18461_/A2 (NOR2_X1)
     1    6.19    0.04    0.05    0.58 ^ _18461_/ZN (NOR2_X1)
                                         _12534_ (net)
                  0.04    0.00    0.58 ^ _18462_/A3 (NOR3_X4)
     1    8.85    0.01    0.02    0.60 v _18462_/ZN (NOR3_X4)
                                         _12535_ (net)
                  0.01    0.00    0.60 v _18480_/A (AOI21_X4)
     8   34.82    0.05    0.07    0.67 ^ _18480_/ZN (AOI21_X4)
                                         _12553_ (net)
                  0.05    0.01    0.68 ^ _19901_/A1 (AND2_X1)
     1    6.34    0.02    0.05    0.74 ^ _19901_/ZN (AND2_X1)
                                         _03684_ (net)
                  0.02    0.00    0.74 ^ _19903_/A (AOI21_X4)
     8   19.43    0.01    0.02    0.75 v _19903_/ZN (AOI21_X4)
                                         _03686_ (net)
                  0.02    0.00    0.76 v _19925_/A (CLKBUF_X3)
    10   18.43    0.02    0.05    0.81 v _19925_/Z (CLKBUF_X3)
                                         _03699_ (net)
                  0.02    0.00    0.81 v _20056_/A1 (NOR2_X1)
     1    2.94    0.02    0.03    0.84 ^ _20056_/ZN (NOR2_X1)
                                         _14448_ (net)
                  0.02    0.00    0.84 ^ _29353_/CI (FA_X1)
     1    1.73    0.01    0.09    0.93 v _29353_/S (FA_X1)
                                         _14450_ (net)
                  0.01    0.00    0.93 v _20615_/A (INV_X1)
     1    4.27    0.01    0.02    0.95 ^ _20615_/ZN (INV_X1)
                                         _14451_ (net)
                  0.01    0.00    0.95 ^ _29354_/A (FA_X1)
     1    3.88    0.02    0.09    1.05 v _29354_/S (FA_X1)
                                         _14453_ (net)
                  0.02    0.00    1.05 v _29355_/B (FA_X1)
     1    2.00    0.01    0.12    1.17 ^ _29355_/S (FA_X1)
                                         _14455_ (net)
                  0.01    0.00    1.17 ^ _21147_/A (INV_X1)
     1    3.57    0.01    0.01    1.18 v _21147_/ZN (INV_X1)
                                         _14457_ (net)
                  0.01    0.00    1.18 v _29356_/B (FA_X1)
     1    2.19    0.01    0.12    1.30 ^ _29356_/S (FA_X1)
                                         _14460_ (net)
                  0.01    0.00    1.30 ^ _20616_/A (INV_X1)
     1    3.97    0.01    0.01    1.31 v _20616_/ZN (INV_X1)
                                         _14474_ (net)
                  0.01    0.00    1.31 v _29360_/A (FA_X1)
     1    4.12    0.02    0.12    1.43 ^ _29360_/S (FA_X1)
                                         _14478_ (net)
                  0.02    0.00    1.43 ^ _29361_/A (FA_X1)
     1    1.78    0.01    0.09    1.51 v _29361_/S (FA_X1)
                                         _14481_ (net)
                  0.01    0.00    1.51 v _20941_/A (INV_X1)
     1    3.94    0.01    0.02    1.53 ^ _20941_/ZN (INV_X1)
                                         _15714_ (net)
                  0.01    0.00    1.53 ^ _29726_/A (HA_X1)
     3    9.40    0.06    0.09    1.62 ^ _29726_/S (HA_X1)
                                         _15717_ (net)
                  0.06    0.00    1.62 ^ _21482_/A (OAI21_X2)
     3    6.26    0.02    0.03    1.65 v _21482_/ZN (OAI21_X2)
                                         _04492_ (net)
                  0.02    0.00    1.65 v _21631_/B1 (AOI21_X2)
     4    6.56    0.03    0.04    1.69 ^ _21631_/ZN (AOI21_X2)
                                         _04640_ (net)
                  0.03    0.00    1.69 ^ _21636_/A3 (AND3_X1)
     1    3.22    0.01    0.05    1.74 ^ _21636_/ZN (AND3_X1)
                                         _04645_ (net)
                  0.01    0.00    1.74 ^ _21644_/C1 (AOI211_X2)
     1    4.03    0.01    0.02    1.76 v _21644_/ZN (AOI211_X2)
                                         _04653_ (net)
                  0.01    0.00    1.76 v _21645_/A3 (OR3_X1)
     2    3.36    0.02    0.09    1.84 v _21645_/ZN (OR3_X1)
                                         _04654_ (net)
                  0.02    0.00    1.84 v _21646_/B2 (AOI21_X1)
     3    4.59    0.03    0.05    1.89 ^ _21646_/ZN (AOI21_X1)
                                         _04655_ (net)
                  0.03    0.00    1.89 ^ _21793_/B2 (OAI21_X1)
     2    3.94    0.02    0.03    1.92 v _21793_/ZN (OAI21_X1)
                                         _04801_ (net)
                  0.02    0.00    1.92 v _21794_/B2 (OAI21_X1)
     3    4.45    0.03    0.05    1.97 ^ _21794_/ZN (OAI21_X1)
                                         _04802_ (net)
                  0.03    0.00    1.97 ^ _22107_/B2 (OAI21_X1)
     2    4.28    0.02    0.03    2.00 v _22107_/ZN (OAI21_X1)
                                         _05109_ (net)
                  0.02    0.00    2.00 v _22108_/B (XNOR2_X1)
     1    1.88    0.01    0.04    2.04 v _22108_/ZN (XNOR2_X1)
                                         _05110_ (net)
                  0.01    0.00    2.04 v _22109_/B (MUX2_X1)
     2    4.05    0.01    0.07    2.11 v _22109_/Z (MUX2_X1)
                                         _05111_ (net)
                  0.01    0.00    2.11 v _22110_/B1 (OAI21_X1)
     1    3.66    0.03    0.04    2.15 ^ _22110_/ZN (OAI21_X1)
                                         _05112_ (net)
                  0.03    0.00    2.15 ^ _22111_/A2 (NOR2_X2)
     1   11.50    0.01    0.02    2.17 v _22111_/ZN (NOR2_X2)
                                         _05113_ (net)
                  0.01    0.00    2.17 v _22144_/A2 (NOR4_X2)
     1    5.73    0.05    0.08    2.25 ^ _22144_/ZN (NOR4_X2)
                                         _05146_ (net)
                  0.05    0.00    2.25 ^ _22145_/A2 (OR2_X2)
     4   10.22    0.01    0.04    2.29 ^ _22145_/ZN (OR2_X2)
                                         _05147_ (net)
                  0.01    0.00    2.29 ^ _28009_/A (CLKBUF_X3)
    10   22.04    0.02    0.05    2.34 ^ _28009_/Z (CLKBUF_X3)
                                         _09508_ (net)
                  0.02    0.00    2.34 ^ _28274_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.36 v _28274_/ZN (OAI21_X1)
                                         _02924_ (net)
                  0.01    0.00    2.36 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1   26.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input142/A (BUF_X32)
   102  295.38    0.01    0.02    0.46 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.02    0.01    0.48 ^ max_length260/A (BUF_X32)
   147  382.15    0.01    0.03    0.51 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.07    0.06    0.56 ^ wire256/A (BUF_X32)
   148  370.54    0.01    0.03    0.60 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.09    0.07    0.66 ^ max_length255/A (BUF_X32)
   106  251.69    0.01    0.04    0.70 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.02    0.01    0.71 ^ wire254/A (BUF_X32)
   165  347.74    0.01    0.02    0.73 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.11    0.09    0.83 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.83   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.03    2.23   library recovery time
                                  2.23   data required time
-----------------------------------------------------------------------------
                                  2.23   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  1.41   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29111_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.22    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29111_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29111_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    1.93    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16161_/A (BUF_X2)
     4   13.78    0.02    0.03    0.12 ^ _16161_/Z (BUF_X2)
                                         _10335_ (net)
                  0.02    0.00    0.12 ^ _16282_/A (BUF_X4)
    10   37.50    0.02    0.04    0.16 ^ _16282_/Z (BUF_X4)
                                         _10456_ (net)
                  0.02    0.00    0.16 ^ _16283_/A (BUF_X8)
    19   62.83    0.02    0.04    0.20 ^ _16283_/Z (BUF_X8)
                                         _10457_ (net)
                  0.02    0.01    0.21 ^ _16285_/A (BUF_X8)
    19   76.75    0.02    0.04    0.25 ^ _16285_/Z (BUF_X8)
                                         _10459_ (net)
                  0.02    0.01    0.26 ^ _17833_/A (BUF_X4)
    10   35.80    0.02    0.04    0.30 ^ _17833_/Z (BUF_X4)
                                         _11937_ (net)
                  0.02    0.00    0.30 ^ _17906_/A (BUF_X4)
    10   41.19    0.02    0.04    0.34 ^ _17906_/Z (BUF_X4)
                                         _12008_ (net)
                  0.03    0.00    0.35 ^ _18455_/S (MUX2_X1)
     1    1.10    0.01    0.06    0.41 v _18455_/Z (MUX2_X1)
                                         _12528_ (net)
                  0.01    0.00    0.41 v _18456_/B (MUX2_X1)
     1    1.02    0.01    0.06    0.46 v _18456_/Z (MUX2_X1)
                                         _12529_ (net)
                  0.01    0.00    0.46 v _18460_/A (MUX2_X1)
     1    3.99    0.01    0.06    0.53 v _18460_/Z (MUX2_X1)
                                         _12533_ (net)
                  0.01    0.00    0.53 v _18461_/A2 (NOR2_X1)
     1    6.19    0.04    0.05    0.58 ^ _18461_/ZN (NOR2_X1)
                                         _12534_ (net)
                  0.04    0.00    0.58 ^ _18462_/A3 (NOR3_X4)
     1    8.85    0.01    0.02    0.60 v _18462_/ZN (NOR3_X4)
                                         _12535_ (net)
                  0.01    0.00    0.60 v _18480_/A (AOI21_X4)
     8   34.82    0.05    0.07    0.67 ^ _18480_/ZN (AOI21_X4)
                                         _12553_ (net)
                  0.05    0.01    0.68 ^ _19901_/A1 (AND2_X1)
     1    6.34    0.02    0.05    0.74 ^ _19901_/ZN (AND2_X1)
                                         _03684_ (net)
                  0.02    0.00    0.74 ^ _19903_/A (AOI21_X4)
     8   19.43    0.01    0.02    0.75 v _19903_/ZN (AOI21_X4)
                                         _03686_ (net)
                  0.02    0.00    0.76 v _19925_/A (CLKBUF_X3)
    10   18.43    0.02    0.05    0.81 v _19925_/Z (CLKBUF_X3)
                                         _03699_ (net)
                  0.02    0.00    0.81 v _20056_/A1 (NOR2_X1)
     1    2.94    0.02    0.03    0.84 ^ _20056_/ZN (NOR2_X1)
                                         _14448_ (net)
                  0.02    0.00    0.84 ^ _29353_/CI (FA_X1)
     1    1.73    0.01    0.09    0.93 v _29353_/S (FA_X1)
                                         _14450_ (net)
                  0.01    0.00    0.93 v _20615_/A (INV_X1)
     1    4.27    0.01    0.02    0.95 ^ _20615_/ZN (INV_X1)
                                         _14451_ (net)
                  0.01    0.00    0.95 ^ _29354_/A (FA_X1)
     1    3.88    0.02    0.09    1.05 v _29354_/S (FA_X1)
                                         _14453_ (net)
                  0.02    0.00    1.05 v _29355_/B (FA_X1)
     1    2.00    0.01    0.12    1.17 ^ _29355_/S (FA_X1)
                                         _14455_ (net)
                  0.01    0.00    1.17 ^ _21147_/A (INV_X1)
     1    3.57    0.01    0.01    1.18 v _21147_/ZN (INV_X1)
                                         _14457_ (net)
                  0.01    0.00    1.18 v _29356_/B (FA_X1)
     1    2.19    0.01    0.12    1.30 ^ _29356_/S (FA_X1)
                                         _14460_ (net)
                  0.01    0.00    1.30 ^ _20616_/A (INV_X1)
     1    3.97    0.01    0.01    1.31 v _20616_/ZN (INV_X1)
                                         _14474_ (net)
                  0.01    0.00    1.31 v _29360_/A (FA_X1)
     1    4.12    0.02    0.12    1.43 ^ _29360_/S (FA_X1)
                                         _14478_ (net)
                  0.02    0.00    1.43 ^ _29361_/A (FA_X1)
     1    1.78    0.01    0.09    1.51 v _29361_/S (FA_X1)
                                         _14481_ (net)
                  0.01    0.00    1.51 v _20941_/A (INV_X1)
     1    3.94    0.01    0.02    1.53 ^ _20941_/ZN (INV_X1)
                                         _15714_ (net)
                  0.01    0.00    1.53 ^ _29726_/A (HA_X1)
     3    9.40    0.06    0.09    1.62 ^ _29726_/S (HA_X1)
                                         _15717_ (net)
                  0.06    0.00    1.62 ^ _21482_/A (OAI21_X2)
     3    6.26    0.02    0.03    1.65 v _21482_/ZN (OAI21_X2)
                                         _04492_ (net)
                  0.02    0.00    1.65 v _21631_/B1 (AOI21_X2)
     4    6.56    0.03    0.04    1.69 ^ _21631_/ZN (AOI21_X2)
                                         _04640_ (net)
                  0.03    0.00    1.69 ^ _21636_/A3 (AND3_X1)
     1    3.22    0.01    0.05    1.74 ^ _21636_/ZN (AND3_X1)
                                         _04645_ (net)
                  0.01    0.00    1.74 ^ _21644_/C1 (AOI211_X2)
     1    4.03    0.01    0.02    1.76 v _21644_/ZN (AOI211_X2)
                                         _04653_ (net)
                  0.01    0.00    1.76 v _21645_/A3 (OR3_X1)
     2    3.36    0.02    0.09    1.84 v _21645_/ZN (OR3_X1)
                                         _04654_ (net)
                  0.02    0.00    1.84 v _21646_/B2 (AOI21_X1)
     3    4.59    0.03    0.05    1.89 ^ _21646_/ZN (AOI21_X1)
                                         _04655_ (net)
                  0.03    0.00    1.89 ^ _21793_/B2 (OAI21_X1)
     2    3.94    0.02    0.03    1.92 v _21793_/ZN (OAI21_X1)
                                         _04801_ (net)
                  0.02    0.00    1.92 v _21794_/B2 (OAI21_X1)
     3    4.45    0.03    0.05    1.97 ^ _21794_/ZN (OAI21_X1)
                                         _04802_ (net)
                  0.03    0.00    1.97 ^ _22107_/B2 (OAI21_X1)
     2    4.28    0.02    0.03    2.00 v _22107_/ZN (OAI21_X1)
                                         _05109_ (net)
                  0.02    0.00    2.00 v _22108_/B (XNOR2_X1)
     1    1.88    0.01    0.04    2.04 v _22108_/ZN (XNOR2_X1)
                                         _05110_ (net)
                  0.01    0.00    2.04 v _22109_/B (MUX2_X1)
     2    4.05    0.01    0.07    2.11 v _22109_/Z (MUX2_X1)
                                         _05111_ (net)
                  0.01    0.00    2.11 v _22110_/B1 (OAI21_X1)
     1    3.66    0.03    0.04    2.15 ^ _22110_/ZN (OAI21_X1)
                                         _05112_ (net)
                  0.03    0.00    2.15 ^ _22111_/A2 (NOR2_X2)
     1   11.50    0.01    0.02    2.17 v _22111_/ZN (NOR2_X2)
                                         _05113_ (net)
                  0.01    0.00    2.17 v _22144_/A2 (NOR4_X2)
     1    5.73    0.05    0.08    2.25 ^ _22144_/ZN (NOR4_X2)
                                         _05146_ (net)
                  0.05    0.00    2.25 ^ _22145_/A2 (OR2_X2)
     4   10.22    0.01    0.04    2.29 ^ _22145_/ZN (OR2_X2)
                                         _05147_ (net)
                  0.01    0.00    2.29 ^ _28009_/A (CLKBUF_X3)
    10   22.04    0.02    0.05    2.34 ^ _28009_/Z (CLKBUF_X3)
                                         _09508_ (net)
                  0.02    0.00    2.34 ^ _28274_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.36 v _28274_/ZN (OAI21_X1)
                                         _02924_ (net)
                  0.01    0.00    2.36 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07755386829376221

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3906

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.8804466724395752

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0304

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 588

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16161_/Z (BUF_X2)
   0.04    0.16 ^ _16282_/Z (BUF_X4)
   0.04    0.20 ^ _16283_/Z (BUF_X8)
   0.05    0.25 ^ _16285_/Z (BUF_X8)
   0.05    0.30 ^ _17833_/Z (BUF_X4)
   0.05    0.34 ^ _17906_/Z (BUF_X4)
   0.06    0.41 v _18455_/Z (MUX2_X1)
   0.06    0.46 v _18456_/Z (MUX2_X1)
   0.06    0.53 v _18460_/Z (MUX2_X1)
   0.05    0.58 ^ _18461_/ZN (NOR2_X1)
   0.02    0.60 v _18462_/ZN (NOR3_X4)
   0.07    0.67 ^ _18480_/ZN (AOI21_X4)
   0.07    0.74 ^ _19901_/ZN (AND2_X1)
   0.02    0.75 v _19903_/ZN (AOI21_X4)
   0.05    0.81 v _19925_/Z (CLKBUF_X3)
   0.03    0.84 ^ _20056_/ZN (NOR2_X1)
   0.09    0.93 v _29353_/S (FA_X1)
   0.02    0.95 ^ _20615_/ZN (INV_X1)
   0.09    1.05 v _29354_/S (FA_X1)
   0.12    1.17 ^ _29355_/S (FA_X1)
   0.01    1.18 v _21147_/ZN (INV_X1)
   0.12    1.30 ^ _29356_/S (FA_X1)
   0.01    1.31 v _20616_/ZN (INV_X1)
   0.12    1.43 ^ _29360_/S (FA_X1)
   0.09    1.51 v _29361_/S (FA_X1)
   0.02    1.53 ^ _20941_/ZN (INV_X1)
   0.09    1.62 ^ _29726_/S (HA_X1)
   0.03    1.65 v _21482_/ZN (OAI21_X2)
   0.04    1.69 ^ _21631_/ZN (AOI21_X2)
   0.05    1.74 ^ _21636_/ZN (AND3_X1)
   0.02    1.76 v _21644_/ZN (AOI211_X2)
   0.09    1.84 v _21645_/ZN (OR3_X1)
   0.05    1.89 ^ _21646_/ZN (AOI21_X1)
   0.03    1.92 v _21793_/ZN (OAI21_X1)
   0.05    1.97 ^ _21794_/ZN (OAI21_X1)
   0.03    2.00 v _22107_/ZN (OAI21_X1)
   0.04    2.04 v _22108_/ZN (XNOR2_X1)
   0.07    2.11 v _22109_/Z (MUX2_X1)
   0.04    2.15 ^ _22110_/ZN (OAI21_X1)
   0.02    2.17 v _22111_/ZN (NOR2_X2)
   0.08    2.25 ^ _22144_/ZN (NOR4_X2)
   0.04    2.29 ^ _22145_/ZN (OR2_X2)
   0.05    2.34 ^ _28009_/Z (CLKBUF_X3)
   0.02    2.36 v _28274_/ZN (OAI21_X1)
   0.00    2.36 v gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/D (DFFR_X1)
           2.36   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[765]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.36   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _26034_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.3583

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1994

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.455243

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-02   1.60e-03   1.65e-04   1.36e-02  11.4%
Combinational          5.02e-02   5.43e-02   5.80e-04   1.05e-01  88.2%
Clock                  2.18e-06   4.98e-04   2.96e-08   5.00e-04   0.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.20e-02   5.63e-02   7.44e-04   1.19e-01 100.0%
                          52.0%      47.3%       0.6%
