#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 29 16:41:52 2018
# Process ID: 19864
# Current directory: /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/design_1_FBTA64_theta_0_0.dcp' for cell 'design_1_i/FBTA64_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_acc64_64_mau_0_0/design_1_acc64_64_mau_0_0.dcp' for cell 'design_1_i/acc64_64_mau_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2077.785 ; gain = 485.578 ; free physical = 12264 ; free virtual = 28399
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2077.785 ; gain = 816.746 ; free physical = 12266 ; free virtual = 28401
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.801 ; gain = 32.016 ; free physical = 12258 ; free virtual = 28393

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c346d84b

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2126.801 ; gain = 17.000 ; free physical = 12257 ; free virtual = 28392

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 117af81e6

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 11541db68

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 28 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 129739b41

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 129739b41

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ec2dde6d

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ec2dde6d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394
Ending Logic Optimization Task | Checksum: ec2dde6d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2126.801 ; gain = 0.000 ; free physical = 12259 ; free virtual = 28394

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.346 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: ec2dde6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12247 ; free virtual = 28382
Ending Power Optimization Task | Checksum: ec2dde6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2349.898 ; gain = 223.098 ; free physical = 12253 ; free virtual = 28388

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ec2dde6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12253 ; free virtual = 28388
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12244 ; free virtual = 28379
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 029c5b2e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12244 ; free virtual = 28379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12244 ; free virtual = 28379

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a11ef42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12239 ; free virtual = 28374

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138463ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12235 ; free virtual = 28370

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138463ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12235 ; free virtual = 28370
Phase 1 Placer Initialization | Checksum: 138463ffc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12235 ; free virtual = 28370

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10d321a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12232 ; free virtual = 28368

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12239 ; free virtual = 28374

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13f772589

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12221 ; free virtual = 28357
Phase 2 Global Placement | Checksum: 1a54752b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12221 ; free virtual = 28356

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a54752b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12221 ; free virtual = 28356

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104437d8b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12219 ; free virtual = 28355

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10724bc25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12219 ; free virtual = 28355

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10724bc25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12219 ; free virtual = 28355

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2434c1a1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12235 ; free virtual = 28371

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dc6e5b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28354

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dc6e5b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28354
Phase 3 Detail Placement | Checksum: 1dc6e5b6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28354

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c3a0003a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c3a0003a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12217 ; free virtual = 28353
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.984. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fe1f7a9f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12217 ; free virtual = 28353
Phase 4.1 Post Commit Optimization | Checksum: fe1f7a9f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12217 ; free virtual = 28353

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe1f7a9f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28353

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fe1f7a9f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28353

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: fb4e34ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28353
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb4e34ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12218 ; free virtual = 28353
Ending Placer Task | Checksum: ee1b3990

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12228 ; free virtual = 28364
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12228 ; free virtual = 28364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12222 ; free virtual = 28362
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12213 ; free virtual = 28349
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12225 ; free virtual = 28361
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12225 ; free virtual = 28362
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 540748fa ConstDB: 0 ShapeSum: 9a13f096 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d6c01542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12087 ; free virtual = 28224
Post Restoration Checksum: NetGraph: 3fbba0f NumContArr: d2c45b33 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d6c01542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12087 ; free virtual = 28224

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d6c01542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12071 ; free virtual = 28208

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d6c01542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12071 ; free virtual = 28208
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ecc222c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.929  | TNS=0.000  | WHS=-0.153 | THS=-14.089|

Phase 2 Router Initialization | Checksum: 138e402cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12062 ; free virtual = 28198

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 167363140

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12063 ; free virtual = 28200

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.784  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e5215bf5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28197
Phase 4 Rip-up And Reroute | Checksum: e5215bf5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28197

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11ea58af3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.938  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11ea58af3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ea58af3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
Phase 5 Delay and Skew Optimization | Checksum: 11ea58af3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 128757e76

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.938  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1375d0c8a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
Phase 6 Post Hold Fix | Checksum: 1375d0c8a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.455007 %
  Global Horizontal Routing Utilization  = 0.595588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 131bd4abd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 131bd4abd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e908e4db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.938  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e908e4db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12061 ; free virtual = 28198
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12079 ; free virtual = 28216

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12079 ; free virtual = 28216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2349.898 ; gain = 0.000 ; free physical = 12072 ; free virtual = 28214
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 16:43:36 2018...
