{
  "module_name": "hclge_debugfs.h",
  "hash_id": "135494a6f27544217a87456829ea438fe2893a59f40aa3da92a35ae118c1ceb3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_debugfs.h",
  "human_readable_source": " \n \n\n#ifndef __HCLGE_DEBUGFS_H\n#define __HCLGE_DEBUGFS_H\n\n#include <linux/etherdevice.h>\n#include \"hclge_cmd.h\"\n\n#define HCLGE_DBG_MNG_TBL_MAX\t   64\n\n#define HCLGE_DBG_MNG_VLAN_MASK_B  BIT(0)\n#define HCLGE_DBG_MNG_MAC_MASK_B   BIT(1)\n#define HCLGE_DBG_MNG_ETHER_MASK_B BIT(2)\n#define HCLGE_DBG_MNG_E_TYPE_B\t   BIT(11)\n#define HCLGE_DBG_MNG_DROP_B\t   BIT(13)\n#define HCLGE_DBG_MNG_VLAN_TAG\t   0x0FFF\n#define HCLGE_DBG_MNG_PF_ID\t   0x0007\n#define HCLGE_DBG_MNG_VF_ID\t   0x00FF\n\n \n#define HCLGE_DBG_DFX_BIOS_OFFSET  1\n#define HCLGE_DBG_DFX_SSU_0_OFFSET 2\n#define HCLGE_DBG_DFX_SSU_1_OFFSET 3\n#define HCLGE_DBG_DFX_IGU_OFFSET   4\n#define HCLGE_DBG_DFX_RPU_0_OFFSET 5\n\n#define HCLGE_DBG_DFX_RPU_1_OFFSET 6\n#define HCLGE_DBG_DFX_NCSI_OFFSET  7\n#define HCLGE_DBG_DFX_RTC_OFFSET   8\n#define HCLGE_DBG_DFX_PPP_OFFSET   9\n#define HCLGE_DBG_DFX_RCB_OFFSET   10\n#define HCLGE_DBG_DFX_TQP_OFFSET   11\n\n#define HCLGE_DBG_DFX_SSU_2_OFFSET 12\n\nstruct hclge_qos_pri_map_cmd {\n\tu8 pri0_tc  : 4,\n\t   pri1_tc  : 4;\n\tu8 pri2_tc  : 4,\n\t   pri3_tc  : 4;\n\tu8 pri4_tc  : 4,\n\t   pri5_tc  : 4;\n\tu8 pri6_tc  : 4,\n\t   pri7_tc  : 4;\n\tu8 vlan_pri : 4,\n\t   rev\t    : 4;\n};\n\nstruct hclge_dbg_bitmap_cmd {\n\tunion {\n\t\tu8 bitmap;\n\t\tstruct {\n\t\t\tu8 bit0 : 1,\n\t\t\t   bit1 : 1,\n\t\t\t   bit2 : 1,\n\t\t\t   bit3 : 1,\n\t\t\t   bit4 : 1,\n\t\t\t   bit5 : 1,\n\t\t\t   bit6 : 1,\n\t\t\t   bit7 : 1;\n\t\t};\n\t};\n};\n\nstruct hclge_dbg_reg_common_msg {\n\tint msg_num;\n\tint offset;\n\tenum hclge_opcode_type cmd;\n};\n\nstruct hclge_dbg_tcam_msg {\n\tu8 stage;\n\tu32 loc;\n};\n\n#define\tHCLGE_DBG_MAX_DFX_MSG_LEN\t60\nstruct hclge_dbg_dfx_message {\n\tint flag;\n\tchar message[HCLGE_DBG_MAX_DFX_MSG_LEN];\n};\n\n#define HCLGE_DBG_MAC_REG_TYPE_LEN\t32\nstruct hclge_dbg_reg_type_info {\n\tenum hnae3_dbg_cmd cmd;\n\tconst struct hclge_dbg_dfx_message *dfx_msg;\n\tstruct hclge_dbg_reg_common_msg reg_msg;\n};\n\nstruct hclge_dbg_func {\n\tenum hnae3_dbg_cmd cmd;\n\tint (*dbg_dump)(struct hclge_dev *hdev, char *buf, int len);\n\tint (*dbg_dump_reg)(struct hclge_dev *hdev, enum hnae3_dbg_cmd cmd,\n\t\t\t    char *buf, int len);\n};\n\nstruct hclge_dbg_status_dfx_info {\n\tu32  offset;\n\tchar message[HCLGE_DBG_MAX_DFX_MSG_LEN];\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_bios_common_reg[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"BP_CPU_STATE\"},\n\t{true,\t\"DFX_MSIX_INFO_NIC_0\"},\n\t{true,\t\"DFX_MSIX_INFO_NIC_1\"},\n\t{true,\t\"DFX_MSIX_INFO_NIC_2\"},\n\t{true,\t\"DFX_MSIX_INFO_NIC_3\"},\n\n\t{true,\t\"DFX_MSIX_INFO_ROC_0\"},\n\t{true,\t\"DFX_MSIX_INFO_ROC_1\"},\n\t{true,\t\"DFX_MSIX_INFO_ROC_2\"},\n\t{true,\t\"DFX_MSIX_INFO_ROC_3\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_ssu_reg_0[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"SSU_ETS_PORT_STATUS\"},\n\t{true,\t\"SSU_ETS_TCG_STATUS\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{true,\t\"SSU_BP_STATUS_0\"},\n\n\t{true,\t\"SSU_BP_STATUS_1\"},\n\t{true,\t\"SSU_BP_STATUS_2\"},\n\t{true,\t\"SSU_BP_STATUS_3\"},\n\t{true,\t\"SSU_BP_STATUS_4\"},\n\t{true,\t\"SSU_BP_STATUS_5\"},\n\t{true,\t\"SSU_MAC_TX_PFC_IND\"},\n\n\t{true,\t\"MAC_SSU_RX_PFC_IND\"},\n\t{true,\t\"BTMP_AGEING_ST_B0\"},\n\t{true,\t\"BTMP_AGEING_ST_B1\"},\n\t{true,\t\"BTMP_AGEING_ST_B2\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"FULL_DROP_NUM\"},\n\t{true,\t\"PART_DROP_NUM\"},\n\t{true,\t\"PPP_KEY_DROP_NUM\"},\n\t{true,\t\"PPP_RLT_DROP_NUM\"},\n\t{true,\t\"LO_PRI_UNICAST_RLT_DROP_NUM\"},\n\t{true,\t\"HI_PRI_MULTICAST_RLT_DROP_NUM\"},\n\n\t{true,\t\"LO_PRI_MULTICAST_RLT_DROP_NUM\"},\n\t{true,\t\"NCSI_PACKET_CURR_BUFFER_CNT\"},\n\t{true,\t\"BTMP_AGEING_RLS_CNT_BANK0\"},\n\t{true,\t\"BTMP_AGEING_RLS_CNT_BANK1\"},\n\t{true,\t\"BTMP_AGEING_RLS_CNT_BANK2\"},\n\t{true,\t\"SSU_MB_RD_RLT_DROP_CNT\"},\n\n\t{true,\t\"SSU_PPP_MAC_KEY_NUM_L\"},\n\t{true,\t\"SSU_PPP_MAC_KEY_NUM_H\"},\n\t{true,\t\"SSU_PPP_HOST_KEY_NUM_L\"},\n\t{true,\t\"SSU_PPP_HOST_KEY_NUM_H\"},\n\t{true,\t\"PPP_SSU_MAC_RLT_NUM_L\"},\n\t{true,\t\"PPP_SSU_MAC_RLT_NUM_H\"},\n\n\t{true,\t\"PPP_SSU_HOST_RLT_NUM_L\"},\n\t{true,\t\"PPP_SSU_HOST_RLT_NUM_H\"},\n\t{true,\t\"NCSI_RX_PACKET_IN_CNT_L\"},\n\t{true,\t\"NCSI_RX_PACKET_IN_CNT_H\"},\n\t{true,\t\"NCSI_TX_PACKET_OUT_CNT_L\"},\n\t{true,\t\"NCSI_TX_PACKET_OUT_CNT_H\"},\n\n\t{true,\t\"SSU_KEY_DROP_NUM\"},\n\t{true,\t\"MB_UNCOPY_NUM\"},\n\t{true,\t\"RX_OQ_DROP_PKT_CNT\"},\n\t{true,\t\"TX_OQ_DROP_PKT_CNT\"},\n\t{true,\t\"BANK_UNBALANCE_DROP_CNT\"},\n\t{true,\t\"BANK_UNBALANCE_RX_DROP_CNT\"},\n\n\t{true,\t\"NIC_L2_ERR_DROP_PKT_CNT\"},\n\t{true,\t\"ROC_L2_ERR_DROP_PKT_CNT\"},\n\t{true,\t\"NIC_L2_ERR_DROP_PKT_CNT_RX\"},\n\t{true,\t\"ROC_L2_ERR_DROP_PKT_CNT_RX\"},\n\t{true,\t\"RX_OQ_GLB_DROP_PKT_CNT\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"LO_PRI_UNICAST_CUR_CNT\"},\n\t{true,\t\"HI_PRI_MULTICAST_CUR_CNT\"},\n\t{true,\t\"LO_PRI_MULTICAST_CUR_CNT\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_ssu_reg_1[] = {\n\t{true,\t\"prt_id\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_0\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_1\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_2\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_3\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_4\"},\n\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_5\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_6\"},\n\t{true,\t\"PACKET_TC_CURR_BUFFER_CNT_7\"},\n\t{true,\t\"PACKET_CURR_BUFFER_CNT\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"RX_PACKET_IN_CNT_L\"},\n\t{true,\t\"RX_PACKET_IN_CNT_H\"},\n\t{true,\t\"RX_PACKET_OUT_CNT_L\"},\n\t{true,\t\"RX_PACKET_OUT_CNT_H\"},\n\t{true,\t\"TX_PACKET_IN_CNT_L\"},\n\t{true,\t\"TX_PACKET_IN_CNT_H\"},\n\n\t{true,\t\"TX_PACKET_OUT_CNT_L\"},\n\t{true,\t\"TX_PACKET_OUT_CNT_H\"},\n\t{true,\t\"ROC_RX_PACKET_IN_CNT_L\"},\n\t{true,\t\"ROC_RX_PACKET_IN_CNT_H\"},\n\t{true,\t\"ROC_TX_PACKET_OUT_CNT_L\"},\n\t{true,\t\"ROC_TX_PACKET_OUT_CNT_H\"},\n\n\t{true,\t\"RX_PACKET_TC_IN_CNT_0_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_0_H\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_1_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_1_H\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_2_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_2_H\"},\n\n\t{true,\t\"RX_PACKET_TC_IN_CNT_3_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_3_H\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_4_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_4_H\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_5_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_5_H\"},\n\n\t{true,\t\"RX_PACKET_TC_IN_CNT_6_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_6_H\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_7_L\"},\n\t{true,\t\"RX_PACKET_TC_IN_CNT_7_H\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_0_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_0_H\"},\n\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_1_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_1_H\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_2_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_2_H\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_3_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_3_H\"},\n\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_4_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_4_H\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_5_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_5_H\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_6_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_6_H\"},\n\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_7_L\"},\n\t{true,\t\"RX_PACKET_TC_OUT_CNT_7_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_0_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_0_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_1_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_1_H\"},\n\n\t{true,\t\"TX_PACKET_TC_IN_CNT_2_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_2_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_3_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_3_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_4_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_4_H\"},\n\n\t{true,\t\"TX_PACKET_TC_IN_CNT_5_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_5_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_6_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_6_H\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_7_L\"},\n\t{true,\t\"TX_PACKET_TC_IN_CNT_7_H\"},\n\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_0_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_0_H\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_1_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_1_H\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_2_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_2_H\"},\n\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_3_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_3_H\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_4_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_4_H\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_5_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_5_H\"},\n\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_6_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_6_H\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_7_L\"},\n\t{true,\t\"TX_PACKET_TC_OUT_CNT_7_H\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_ssu_reg_2[] = {\n\t{true,\t\"OQ_INDEX\"},\n\t{true,\t\"QUEUE_CNT\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_igu_egu_reg[] = {\n\t{true,\t\"prt_id\"},\n\t{true,\t\"IGU_RX_ERR_PKT\"},\n\t{true,\t\"IGU_RX_NO_SOF_PKT\"},\n\t{true,\t\"EGU_TX_1588_SHORT_PKT\"},\n\t{true,\t\"EGU_TX_1588_PKT\"},\n\t{true,\t\"EGU_TX_ERR_PKT\"},\n\n\t{true,\t\"IGU_RX_OUT_L2_PKT\"},\n\t{true,\t\"IGU_RX_OUT_L3_PKT\"},\n\t{true,\t\"IGU_RX_OUT_L4_PKT\"},\n\t{true,\t\"IGU_RX_IN_L2_PKT\"},\n\t{true,\t\"IGU_RX_IN_L3_PKT\"},\n\t{true,\t\"IGU_RX_IN_L4_PKT\"},\n\n\t{true,\t\"IGU_RX_EL3E_PKT\"},\n\t{true,\t\"IGU_RX_EL4E_PKT\"},\n\t{true,\t\"IGU_RX_L3E_PKT\"},\n\t{true,\t\"IGU_RX_L4E_PKT\"},\n\t{true,\t\"IGU_RX_ROCEE_PKT\"},\n\t{true,\t\"IGU_RX_OUT_UDP0_PKT\"},\n\n\t{true,\t\"IGU_RX_IN_UDP0_PKT\"},\n\t{true,\t\"IGU_MC_CAR_DROP_PKT_L\"},\n\t{true,\t\"IGU_MC_CAR_DROP_PKT_H\"},\n\t{true,\t\"IGU_BC_CAR_DROP_PKT_L\"},\n\t{true,\t\"IGU_BC_CAR_DROP_PKT_H\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"IGU_RX_OVERSIZE_PKT_L\"},\n\t{true,\t\"IGU_RX_OVERSIZE_PKT_H\"},\n\t{true,\t\"IGU_RX_UNDERSIZE_PKT_L\"},\n\t{true,\t\"IGU_RX_UNDERSIZE_PKT_H\"},\n\t{true,\t\"IGU_RX_OUT_ALL_PKT_L\"},\n\t{true,\t\"IGU_RX_OUT_ALL_PKT_H\"},\n\n\t{true,\t\"IGU_TX_OUT_ALL_PKT_L\"},\n\t{true,\t\"IGU_TX_OUT_ALL_PKT_H\"},\n\t{true,\t\"IGU_RX_UNI_PKT_L\"},\n\t{true,\t\"IGU_RX_UNI_PKT_H\"},\n\t{true,\t\"IGU_RX_MULTI_PKT_L\"},\n\t{true,\t\"IGU_RX_MULTI_PKT_H\"},\n\n\t{true,\t\"IGU_RX_BROAD_PKT_L\"},\n\t{true,\t\"IGU_RX_BROAD_PKT_H\"},\n\t{true,\t\"EGU_TX_OUT_ALL_PKT_L\"},\n\t{true,\t\"EGU_TX_OUT_ALL_PKT_H\"},\n\t{true,\t\"EGU_TX_UNI_PKT_L\"},\n\t{true,\t\"EGU_TX_UNI_PKT_H\"},\n\n\t{true,\t\"EGU_TX_MULTI_PKT_L\"},\n\t{true,\t\"EGU_TX_MULTI_PKT_H\"},\n\t{true,\t\"EGU_TX_BROAD_PKT_L\"},\n\t{true,\t\"EGU_TX_BROAD_PKT_H\"},\n\t{true,\t\"IGU_TX_KEY_NUM_L\"},\n\t{true,\t\"IGU_TX_KEY_NUM_H\"},\n\n\t{true,\t\"IGU_RX_NON_TUN_PKT_L\"},\n\t{true,\t\"IGU_RX_NON_TUN_PKT_H\"},\n\t{true,\t\"IGU_RX_TUN_PKT_L\"},\n\t{true,\t\"IGU_RX_TUN_PKT_H\"},\n\t{false,\t\"Reserved\"},\n\t{false,\t\"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_rpu_reg_0[] = {\n\t{true, \"tc_queue_num\"},\n\t{true, \"FSM_DFX_ST0\"},\n\t{true, \"FSM_DFX_ST1\"},\n\t{true, \"RPU_RX_PKT_DROP_CNT\"},\n\t{true, \"BUF_WAIT_TIMEOUT\"},\n\t{true, \"BUF_WAIT_TIMEOUT_QID\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_rpu_reg_1[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"FIFO_DFX_ST0\"},\n\t{true,\t\"FIFO_DFX_ST1\"},\n\t{true,\t\"FIFO_DFX_ST2\"},\n\t{true,\t\"FIFO_DFX_ST3\"},\n\t{true,\t\"FIFO_DFX_ST4\"},\n\n\t{true,\t\"FIFO_DFX_ST5\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_ncsi_reg[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"NCSI_EGU_TX_FIFO_STS\"},\n\t{true,\t\"NCSI_PAUSE_STATUS\"},\n\t{true,\t\"NCSI_RX_CTRL_DMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_RX_CTRL_SMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_RX_CTRL_CKS_ERR_CNT\"},\n\n\t{true,\t\"NCSI_RX_CTRL_PKT_CNT\"},\n\t{true,\t\"NCSI_RX_PT_DMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_RX_PT_SMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_RX_PT_PKT_CNT\"},\n\t{true,\t\"NCSI_RX_FCS_ERR_CNT\"},\n\t{true,\t\"NCSI_TX_CTRL_DMAC_ERR_CNT\"},\n\n\t{true,\t\"NCSI_TX_CTRL_SMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_TX_CTRL_PKT_CNT\"},\n\t{true,\t\"NCSI_TX_PT_DMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_TX_PT_SMAC_ERR_CNT\"},\n\t{true,\t\"NCSI_TX_PT_PKT_CNT\"},\n\t{true,\t\"NCSI_TX_PT_PKT_TRUNC_CNT\"},\n\n\t{true,\t\"NCSI_TX_PT_PKT_ERR_CNT\"},\n\t{true,\t\"NCSI_TX_CTRL_PKT_ERR_CNT\"},\n\t{true,\t\"NCSI_RX_CTRL_PKT_TRUNC_CNT\"},\n\t{true,\t\"NCSI_RX_CTRL_PKT_CFLIT_CNT\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"NCSI_MAC_RX_OCTETS_OK\"},\n\t{true,\t\"NCSI_MAC_RX_OCTETS_BAD\"},\n\t{true,\t\"NCSI_MAC_RX_UC_PKTS\"},\n\t{true,\t\"NCSI_MAC_RX_MC_PKTS\"},\n\t{true,\t\"NCSI_MAC_RX_BC_PKTS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_64OCTETS\"},\n\n\t{true,\t\"NCSI_MAC_RX_PKTS_65TO127OCTETS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_128TO255OCTETS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_255TO511OCTETS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_512TO1023OCTETS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_1024TO1518OCTETS\"},\n\t{true,\t\"NCSI_MAC_RX_PKTS_1519TOMAXOCTETS\"},\n\n\t{true,\t\"NCSI_MAC_RX_FCS_ERRORS\"},\n\t{true,\t\"NCSI_MAC_RX_LONG_ERRORS\"},\n\t{true,\t\"NCSI_MAC_RX_JABBER_ERRORS\"},\n\t{true,\t\"NCSI_MAC_RX_RUNT_ERR_CNT\"},\n\t{true,\t\"NCSI_MAC_RX_SHORT_ERR_CNT\"},\n\t{true,\t\"NCSI_MAC_RX_FILT_PKT_CNT\"},\n\n\t{true,\t\"NCSI_MAC_RX_OCTETS_TOTAL_FILT\"},\n\t{true,\t\"NCSI_MAC_TX_OCTETS_OK\"},\n\t{true,\t\"NCSI_MAC_TX_OCTETS_BAD\"},\n\t{true,\t\"NCSI_MAC_TX_UC_PKTS\"},\n\t{true,\t\"NCSI_MAC_TX_MC_PKTS\"},\n\t{true,\t\"NCSI_MAC_TX_BC_PKTS\"},\n\n\t{true,\t\"NCSI_MAC_TX_PKTS_64OCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_PKTS_65TO127OCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_PKTS_128TO255OCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_PKTS_256TO511OCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_PKTS_512TO1023OCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_PKTS_1024TO1518OCTETS\"},\n\n\t{true,\t\"NCSI_MAC_TX_PKTS_1519TOMAXOCTETS\"},\n\t{true,\t\"NCSI_MAC_TX_UNDERRUN\"},\n\t{true,\t\"NCSI_MAC_TX_CRC_ERROR\"},\n\t{true,\t\"NCSI_MAC_TX_PAUSE_FRAMES\"},\n\t{true,\t\"NCSI_MAC_RX_PAD_PKTS\"},\n\t{true,\t\"NCSI_MAC_RX_PAUSE_FRAMES\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_rtc_reg[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_0\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_1\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_2\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_3\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_4\"},\n\n\t{true,\t\"LGE_IGU_AFIFO_DFX_5\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_6\"},\n\t{true,\t\"LGE_IGU_AFIFO_DFX_7\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_0\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_1\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_2\"},\n\n\t{true,\t\"LGE_EGU_AFIFO_DFX_3\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_4\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_5\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_6\"},\n\t{true,\t\"LGE_EGU_AFIFO_DFX_7\"},\n\t{true,\t\"CGE_IGU_AFIFO_DFX_0\"},\n\n\t{true,\t\"CGE_IGU_AFIFO_DFX_1\"},\n\t{true,\t\"CGE_EGU_AFIFO_DFX_0\"},\n\t{true,\t\"CGE_EGU_AFIFO_DFX_1\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_ppp_reg[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"DROP_FROM_PRT_PKT_CNT\"},\n\t{true,\t\"DROP_FROM_HOST_PKT_CNT\"},\n\t{true,\t\"DROP_TX_VLAN_PROC_CNT\"},\n\t{true,\t\"DROP_MNG_CNT\"},\n\t{true,\t\"DROP_FD_CNT\"},\n\n\t{true,\t\"DROP_NO_DST_CNT\"},\n\t{true,\t\"DROP_MC_MBID_FULL_CNT\"},\n\t{true,\t\"DROP_SC_FILTERED\"},\n\t{true,\t\"PPP_MC_DROP_PKT_CNT\"},\n\t{true,\t\"DROP_PT_CNT\"},\n\t{true,\t\"DROP_MAC_ANTI_SPOOF_CNT\"},\n\n\t{true,\t\"DROP_IG_VFV_CNT\"},\n\t{true,\t\"DROP_IG_PRTV_CNT\"},\n\t{true,\t\"DROP_CNM_PFC_PAUSE_CNT\"},\n\t{true,\t\"DROP_TORUS_TC_CNT\"},\n\t{true,\t\"DROP_TORUS_LPBK_CNT\"},\n\t{true,\t\"PPP_HFS_STS\"},\n\n\t{true,\t\"PPP_MC_RSLT_STS\"},\n\t{true,\t\"PPP_P3U_STS\"},\n\t{true,\t\"PPP_RSLT_DESCR_STS\"},\n\t{true,\t\"PPP_UMV_STS_0\"},\n\t{true,\t\"PPP_UMV_STS_1\"},\n\t{true,\t\"PPP_VFV_STS\"},\n\n\t{true,\t\"PPP_GRO_KEY_CNT\"},\n\t{true,\t\"PPP_GRO_INFO_CNT\"},\n\t{true,\t\"PPP_GRO_DROP_CNT\"},\n\t{true,\t\"PPP_GRO_OUT_CNT\"},\n\t{true,\t\"PPP_GRO_KEY_MATCH_DATA_CNT\"},\n\t{true,\t\"PPP_GRO_KEY_MATCH_TCAM_CNT\"},\n\n\t{true,\t\"PPP_GRO_INFO_MATCH_CNT\"},\n\t{true,\t\"PPP_GRO_FREE_ENTRY_CNT\"},\n\t{true,\t\"PPP_GRO_INNER_DFX_SIGNAL\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\n\t{true,\t\"GET_RX_PKT_CNT_L\"},\n\t{true,\t\"GET_RX_PKT_CNT_H\"},\n\t{true,\t\"GET_TX_PKT_CNT_L\"},\n\t{true,\t\"GET_TX_PKT_CNT_H\"},\n\t{true,\t\"SEND_UC_PRT2HOST_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_PRT2HOST_PKT_CNT_H\"},\n\n\t{true,\t\"SEND_UC_PRT2PRT_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_PRT2PRT_PKT_CNT_H\"},\n\t{true,\t\"SEND_UC_HOST2HOST_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_HOST2HOST_PKT_CNT_H\"},\n\t{true,\t\"SEND_UC_HOST2PRT_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_HOST2PRT_PKT_CNT_H\"},\n\n\t{true,\t\"SEND_MC_FROM_PRT_CNT_L\"},\n\t{true,\t\"SEND_MC_FROM_PRT_CNT_H\"},\n\t{true,\t\"SEND_MC_FROM_HOST_CNT_L\"},\n\t{true,\t\"SEND_MC_FROM_HOST_CNT_H\"},\n\t{true,\t\"SSU_MC_RD_CNT_L\"},\n\t{true,\t\"SSU_MC_RD_CNT_H\"},\n\n\t{true,\t\"SSU_MC_DROP_CNT_L\"},\n\t{true,\t\"SSU_MC_DROP_CNT_H\"},\n\t{true,\t\"SSU_MC_RD_PKT_CNT_L\"},\n\t{true,\t\"SSU_MC_RD_PKT_CNT_H\"},\n\t{true,\t\"PPP_MC_2HOST_PKT_CNT_L\"},\n\t{true,\t\"PPP_MC_2HOST_PKT_CNT_H\"},\n\n\t{true,\t\"PPP_MC_2PRT_PKT_CNT_L\"},\n\t{true,\t\"PPP_MC_2PRT_PKT_CNT_H\"},\n\t{true,\t\"NTSNOS_PKT_CNT_L\"},\n\t{true,\t\"NTSNOS_PKT_CNT_H\"},\n\t{true,\t\"NTUP_PKT_CNT_L\"},\n\t{true,\t\"NTUP_PKT_CNT_H\"},\n\n\t{true,\t\"NTLCL_PKT_CNT_L\"},\n\t{true,\t\"NTLCL_PKT_CNT_H\"},\n\t{true,\t\"NTTGT_PKT_CNT_L\"},\n\t{true,\t\"NTTGT_PKT_CNT_H\"},\n\t{true,\t\"RTNS_PKT_CNT_L\"},\n\t{true,\t\"RTNS_PKT_CNT_H\"},\n\n\t{true,\t\"RTLPBK_PKT_CNT_L\"},\n\t{true,\t\"RTLPBK_PKT_CNT_H\"},\n\t{true,\t\"NR_PKT_CNT_L\"},\n\t{true,\t\"NR_PKT_CNT_H\"},\n\t{true,\t\"RR_PKT_CNT_L\"},\n\t{true,\t\"RR_PKT_CNT_H\"},\n\n\t{true,\t\"MNG_TBL_HIT_CNT_L\"},\n\t{true,\t\"MNG_TBL_HIT_CNT_H\"},\n\t{true,\t\"FD_TBL_HIT_CNT_L\"},\n\t{true,\t\"FD_TBL_HIT_CNT_H\"},\n\t{true,\t\"FD_LKUP_CNT_L\"},\n\t{true,\t\"FD_LKUP_CNT_H\"},\n\n\t{true,\t\"BC_HIT_CNT_L\"},\n\t{true,\t\"BC_HIT_CNT_H\"},\n\t{true,\t\"UM_TBL_UC_HIT_CNT_L\"},\n\t{true,\t\"UM_TBL_UC_HIT_CNT_H\"},\n\t{true,\t\"UM_TBL_MC_HIT_CNT_L\"},\n\t{true,\t\"UM_TBL_MC_HIT_CNT_H\"},\n\n\t{true,\t\"UM_TBL_VMDQ1_HIT_CNT_L\"},\n\t{true,\t\"UM_TBL_VMDQ1_HIT_CNT_H\"},\n\t{true,\t\"MTA_TBL_HIT_CNT_L\"},\n\t{true,\t\"MTA_TBL_HIT_CNT_H\"},\n\t{true,\t\"FWD_BONDING_HIT_CNT_L\"},\n\t{true,\t\"FWD_BONDING_HIT_CNT_H\"},\n\n\t{true,\t\"PROMIS_TBL_HIT_CNT_L\"},\n\t{true,\t\"PROMIS_TBL_HIT_CNT_H\"},\n\t{true,\t\"GET_TUNL_PKT_CNT_L\"},\n\t{true,\t\"GET_TUNL_PKT_CNT_H\"},\n\t{true,\t\"GET_BMC_PKT_CNT_L\"},\n\t{true,\t\"GET_BMC_PKT_CNT_H\"},\n\n\t{true,\t\"SEND_UC_PRT2BMC_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_PRT2BMC_PKT_CNT_H\"},\n\t{true,\t\"SEND_UC_HOST2BMC_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_HOST2BMC_PKT_CNT_H\"},\n\t{true,\t\"SEND_UC_BMC2HOST_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_BMC2HOST_PKT_CNT_H\"},\n\n\t{true,\t\"SEND_UC_BMC2PRT_PKT_CNT_L\"},\n\t{true,\t\"SEND_UC_BMC2PRT_PKT_CNT_H\"},\n\t{true,\t\"PPP_MC_2BMC_PKT_CNT_L\"},\n\t{true,\t\"PPP_MC_2BMC_PKT_CNT_H\"},\n\t{true,\t\"VLAN_MIRR_CNT_L\"},\n\t{true,\t\"VLAN_MIRR_CNT_H\"},\n\n\t{true,\t\"IG_MIRR_CNT_L\"},\n\t{true,\t\"IG_MIRR_CNT_H\"},\n\t{true,\t\"EG_MIRR_CNT_L\"},\n\t{true,\t\"EG_MIRR_CNT_H\"},\n\t{true,\t\"RX_DEFAULT_HOST_HIT_CNT_L\"},\n\t{true,\t\"RX_DEFAULT_HOST_HIT_CNT_H\"},\n\n\t{true,\t\"LAN_PAIR_CNT_L\"},\n\t{true,\t\"LAN_PAIR_CNT_H\"},\n\t{true,\t\"UM_TBL_MC_HIT_PKT_CNT_L\"},\n\t{true,\t\"UM_TBL_MC_HIT_PKT_CNT_H\"},\n\t{true,\t\"MTA_TBL_HIT_PKT_CNT_L\"},\n\t{true,\t\"MTA_TBL_HIT_PKT_CNT_H\"},\n\n\t{true,\t\"PROMIS_TBL_HIT_PKT_CNT_L\"},\n\t{true,\t\"PROMIS_TBL_HIT_PKT_CNT_H\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_rcb_reg[] = {\n\t{false, \"Reserved\"},\n\t{true,\t\"FSM_DFX_ST0\"},\n\t{true,\t\"FSM_DFX_ST1\"},\n\t{true,\t\"FSM_DFX_ST2\"},\n\t{true,\t\"FIFO_DFX_ST0\"},\n\t{true,\t\"FIFO_DFX_ST1\"},\n\n\t{true,\t\"FIFO_DFX_ST2\"},\n\t{true,\t\"FIFO_DFX_ST3\"},\n\t{true,\t\"FIFO_DFX_ST4\"},\n\t{true,\t\"FIFO_DFX_ST5\"},\n\t{true,\t\"FIFO_DFX_ST6\"},\n\t{true,\t\"FIFO_DFX_ST7\"},\n\n\t{true,\t\"FIFO_DFX_ST8\"},\n\t{true,\t\"FIFO_DFX_ST9\"},\n\t{true,\t\"FIFO_DFX_ST10\"},\n\t{true,\t\"FIFO_DFX_ST11\"},\n\t{true,\t\"Q_CREDIT_VLD_0\"},\n\t{true,\t\"Q_CREDIT_VLD_1\"},\n\n\t{true,\t\"Q_CREDIT_VLD_2\"},\n\t{true,\t\"Q_CREDIT_VLD_3\"},\n\t{true,\t\"Q_CREDIT_VLD_4\"},\n\t{true,\t\"Q_CREDIT_VLD_5\"},\n\t{true,\t\"Q_CREDIT_VLD_6\"},\n\t{true,\t\"Q_CREDIT_VLD_7\"},\n\n\t{true,\t\"Q_CREDIT_VLD_8\"},\n\t{true,\t\"Q_CREDIT_VLD_9\"},\n\t{true,\t\"Q_CREDIT_VLD_10\"},\n\t{true,\t\"Q_CREDIT_VLD_11\"},\n\t{true,\t\"Q_CREDIT_VLD_12\"},\n\t{true,\t\"Q_CREDIT_VLD_13\"},\n\n\t{true,\t\"Q_CREDIT_VLD_14\"},\n\t{true,\t\"Q_CREDIT_VLD_15\"},\n\t{true,\t\"Q_CREDIT_VLD_16\"},\n\t{true,\t\"Q_CREDIT_VLD_17\"},\n\t{true,\t\"Q_CREDIT_VLD_18\"},\n\t{true,\t\"Q_CREDIT_VLD_19\"},\n\n\t{true,\t\"Q_CREDIT_VLD_20\"},\n\t{true,\t\"Q_CREDIT_VLD_21\"},\n\t{true,\t\"Q_CREDIT_VLD_22\"},\n\t{true,\t\"Q_CREDIT_VLD_23\"},\n\t{true,\t\"Q_CREDIT_VLD_24\"},\n\t{true,\t\"Q_CREDIT_VLD_25\"},\n\n\t{true,\t\"Q_CREDIT_VLD_26\"},\n\t{true,\t\"Q_CREDIT_VLD_27\"},\n\t{true,\t\"Q_CREDIT_VLD_28\"},\n\t{true,\t\"Q_CREDIT_VLD_29\"},\n\t{true,\t\"Q_CREDIT_VLD_30\"},\n\t{true,\t\"Q_CREDIT_VLD_31\"},\n\n\t{true,\t\"GRO_BD_SERR_CNT\"},\n\t{true,\t\"GRO_CONTEXT_SERR_CNT\"},\n\t{true,\t\"RX_STASH_CFG_SERR_CNT\"},\n\t{true,\t\"AXI_RD_FBD_SERR_CNT\"},\n\t{true,\t\"GRO_BD_MERR_CNT\"},\n\t{true,\t\"GRO_CONTEXT_MERR_CNT\"},\n\n\t{true,\t\"RX_STASH_CFG_MERR_CNT\"},\n\t{true,\t\"AXI_RD_FBD_MERR_CNT\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n\t{false, \"Reserved\"},\n};\n\nstatic const struct hclge_dbg_dfx_message hclge_dbg_tqp_reg[] = {\n\t{true, \"q_num\"},\n\t{true, \"RCB_CFG_RX_RING_TAIL\"},\n\t{true, \"RCB_CFG_RX_RING_HEAD\"},\n\t{true, \"RCB_CFG_RX_RING_FBDNUM\"},\n\t{true, \"RCB_CFG_RX_RING_OFFSET\"},\n\t{true, \"RCB_CFG_RX_RING_FBDOFFSET\"},\n\n\t{true, \"RCB_CFG_RX_RING_PKTNUM_RECORD\"},\n\t{true, \"RCB_CFG_TX_RING_TAIL\"},\n\t{true, \"RCB_CFG_TX_RING_HEAD\"},\n\t{true, \"RCB_CFG_TX_RING_FBDNUM\"},\n\t{true, \"RCB_CFG_TX_RING_OFFSET\"},\n\t{true, \"RCB_CFG_TX_RING_EBDNUM\"},\n};\n\n#define HCLGE_DBG_INFO_LEN\t\t\t256\n#define HCLGE_DBG_VLAN_FLTR_INFO_LEN\t\t256\n#define HCLGE_DBG_VLAN_OFFLOAD_INFO_LEN\t\t512\n#define HCLGE_DBG_ID_LEN\t\t\t16\n#define HCLGE_DBG_ITEM_NAME_LEN\t\t\t32\n#define HCLGE_DBG_DATA_STR_LEN\t\t\t32\n#define HCLGE_DBG_TM_INFO_LEN\t\t\t256\n\n#define HCLGE_BILLION_NANO_SECONDS\t1000000000\n\nstruct hclge_dbg_item {\n\tchar name[HCLGE_DBG_ITEM_NAME_LEN];\n\tu16 interval;  \n};\n\nstruct hclge_dbg_vlan_cfg {\n\tu16 pvid;\n\tu8 accept_tag1;\n\tu8 accept_tag2;\n\tu8 accept_untag1;\n\tu8 accept_untag2;\n\tu8 insert_tag1;\n\tu8 insert_tag2;\n\tu8 shift_tag;\n\tu8 strip_tag1;\n\tu8 strip_tag2;\n\tu8 drop_tag1;\n\tu8 drop_tag2;\n\tu8 pri_only1;\n\tu8 pri_only2;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}