{
  "module_name": "virtgpu_drm.h",
  "hash_id": "bb76abaa3e03d81bde557ab552b5e5f34f8041670f2f88dcd4770f3d7513ae61",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/virtgpu_drm.h",
  "human_readable_source": " \n#ifndef VIRTGPU_DRM_H\n#define VIRTGPU_DRM_H\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n#define DRM_VIRTGPU_MAP         0x01\n#define DRM_VIRTGPU_EXECBUFFER  0x02\n#define DRM_VIRTGPU_GETPARAM    0x03\n#define DRM_VIRTGPU_RESOURCE_CREATE 0x04\n#define DRM_VIRTGPU_RESOURCE_INFO     0x05\n#define DRM_VIRTGPU_TRANSFER_FROM_HOST 0x06\n#define DRM_VIRTGPU_TRANSFER_TO_HOST 0x07\n#define DRM_VIRTGPU_WAIT     0x08\n#define DRM_VIRTGPU_GET_CAPS  0x09\n#define DRM_VIRTGPU_RESOURCE_CREATE_BLOB 0x0a\n#define DRM_VIRTGPU_CONTEXT_INIT 0x0b\n\n#define VIRTGPU_EXECBUF_FENCE_FD_IN\t0x01\n#define VIRTGPU_EXECBUF_FENCE_FD_OUT\t0x02\n#define VIRTGPU_EXECBUF_RING_IDX\t0x04\n#define VIRTGPU_EXECBUF_FLAGS  (\\\n\t\tVIRTGPU_EXECBUF_FENCE_FD_IN |\\\n\t\tVIRTGPU_EXECBUF_FENCE_FD_OUT |\\\n\t\tVIRTGPU_EXECBUF_RING_IDX |\\\n\t\t0)\n\nstruct drm_virtgpu_map {\n\t__u64 offset;  \n\t__u32 handle;\n\t__u32 pad;\n};\n\n#define VIRTGPU_EXECBUF_SYNCOBJ_RESET\t\t0x01\n#define VIRTGPU_EXECBUF_SYNCOBJ_FLAGS ( \\\n\t\tVIRTGPU_EXECBUF_SYNCOBJ_RESET | \\\n\t\t0)\nstruct drm_virtgpu_execbuffer_syncobj {\n\t__u32 handle;\n\t__u32 flags;\n\t__u64 point;\n};\n\n \nstruct drm_virtgpu_execbuffer {\n\t__u32 flags;\n\t__u32 size;\n\t__u64 command;  \n\t__u64 bo_handles;\n\t__u32 num_bo_handles;\n\t__s32 fence_fd;  \n\t__u32 ring_idx;  \n\t__u32 syncobj_stride;  \n\t__u32 num_in_syncobjs;\n\t__u32 num_out_syncobjs;\n\t__u64 in_syncobjs;\n\t__u64 out_syncobjs;\n};\n\n#define VIRTGPU_PARAM_3D_FEATURES 1  \n#define VIRTGPU_PARAM_CAPSET_QUERY_FIX 2  \n#define VIRTGPU_PARAM_RESOURCE_BLOB 3  \n#define VIRTGPU_PARAM_HOST_VISIBLE 4  \n#define VIRTGPU_PARAM_CROSS_DEVICE 5  \n#define VIRTGPU_PARAM_CONTEXT_INIT 6  \n#define VIRTGPU_PARAM_SUPPORTED_CAPSET_IDs 7  \n\nstruct drm_virtgpu_getparam {\n\t__u64 param;\n\t__u64 value;\n};\n\n \n \nstruct drm_virtgpu_resource_create {\n\t__u32 target;\n\t__u32 format;\n\t__u32 bind;\n\t__u32 width;\n\t__u32 height;\n\t__u32 depth;\n\t__u32 array_size;\n\t__u32 last_level;\n\t__u32 nr_samples;\n\t__u32 flags;\n\t__u32 bo_handle;  \n\t__u32 res_handle;   \n\t__u32 size;         \n\t__u32 stride;       \n};\n\nstruct drm_virtgpu_resource_info {\n\t__u32 bo_handle;\n\t__u32 res_handle;\n\t__u32 size;\n\t__u32 blob_mem;\n};\n\nstruct drm_virtgpu_3d_box {\n\t__u32 x;\n\t__u32 y;\n\t__u32 z;\n\t__u32 w;\n\t__u32 h;\n\t__u32 d;\n};\n\nstruct drm_virtgpu_3d_transfer_to_host {\n\t__u32 bo_handle;\n\tstruct drm_virtgpu_3d_box box;\n\t__u32 level;\n\t__u32 offset;\n\t__u32 stride;\n\t__u32 layer_stride;\n};\n\nstruct drm_virtgpu_3d_transfer_from_host {\n\t__u32 bo_handle;\n\tstruct drm_virtgpu_3d_box box;\n\t__u32 level;\n\t__u32 offset;\n\t__u32 stride;\n\t__u32 layer_stride;\n};\n\n#define VIRTGPU_WAIT_NOWAIT 1  \nstruct drm_virtgpu_3d_wait {\n\t__u32 handle;  \n\t__u32 flags;\n};\n\nstruct drm_virtgpu_get_caps {\n\t__u32 cap_set_id;\n\t__u32 cap_set_ver;\n\t__u64 addr;\n\t__u32 size;\n\t__u32 pad;\n};\n\nstruct drm_virtgpu_resource_create_blob {\n#define VIRTGPU_BLOB_MEM_GUEST             0x0001\n#define VIRTGPU_BLOB_MEM_HOST3D            0x0002\n#define VIRTGPU_BLOB_MEM_HOST3D_GUEST      0x0003\n\n#define VIRTGPU_BLOB_FLAG_USE_MAPPABLE     0x0001\n#define VIRTGPU_BLOB_FLAG_USE_SHAREABLE    0x0002\n#define VIRTGPU_BLOB_FLAG_USE_CROSS_DEVICE 0x0004\n\t \n\t__u32 blob_mem;\n\t__u32 blob_flags;\n\t__u32 bo_handle;\n\t__u32 res_handle;\n\t__u64 size;\n\n\t \n\t__u32 pad;\n\t__u32 cmd_size;\n\t__u64 cmd;\n\t__u64 blob_id;\n};\n\n#define VIRTGPU_CONTEXT_PARAM_CAPSET_ID       0x0001\n#define VIRTGPU_CONTEXT_PARAM_NUM_RINGS       0x0002\n#define VIRTGPU_CONTEXT_PARAM_POLL_RINGS_MASK 0x0003\nstruct drm_virtgpu_context_set_param {\n\t__u64 param;\n\t__u64 value;\n};\n\nstruct drm_virtgpu_context_init {\n\t__u32 num_params;\n\t__u32 pad;\n\n\t \n\t__u64 ctx_set_params;\n};\n\n \n#define VIRTGPU_EVENT_FENCE_SIGNALED 0x90000000\n\n#define DRM_IOCTL_VIRTGPU_MAP \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_MAP, struct drm_virtgpu_map)\n\n#define DRM_IOCTL_VIRTGPU_EXECBUFFER \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\\\n\t\tstruct drm_virtgpu_execbuffer)\n\n#define DRM_IOCTL_VIRTGPU_GETPARAM \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_GETPARAM,\\\n\t\tstruct drm_virtgpu_getparam)\n\n#define DRM_IOCTL_VIRTGPU_RESOURCE_CREATE\t\t\t\\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_RESOURCE_CREATE,\t\\\n\t\tstruct drm_virtgpu_resource_create)\n\n#define DRM_IOCTL_VIRTGPU_RESOURCE_INFO \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_RESOURCE_INFO, \\\n\t\t struct drm_virtgpu_resource_info)\n\n#define DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_TRANSFER_FROM_HOST,\t\\\n\t\tstruct drm_virtgpu_3d_transfer_from_host)\n\n#define DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_TRANSFER_TO_HOST,\t\\\n\t\tstruct drm_virtgpu_3d_transfer_to_host)\n\n#define DRM_IOCTL_VIRTGPU_WAIT\t\t\t\t\\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_WAIT,\t\\\n\t\tstruct drm_virtgpu_3d_wait)\n\n#define DRM_IOCTL_VIRTGPU_GET_CAPS \\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_GET_CAPS, \\\n\tstruct drm_virtgpu_get_caps)\n\n#define DRM_IOCTL_VIRTGPU_RESOURCE_CREATE_BLOB\t\t\t\t\\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_RESOURCE_CREATE_BLOB,\t\\\n\t\tstruct drm_virtgpu_resource_create_blob)\n\n#define DRM_IOCTL_VIRTGPU_CONTEXT_INIT\t\t\t\t\t\\\n\tDRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_CONTEXT_INIT,\t\t\\\n\t\tstruct drm_virtgpu_context_init)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}