// These settings override both User and Default settings for the SystemVerilog syntax
{
    "tab_size": 2
}
