Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:315]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
