Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Dec 29 15:53:33 2015
| Host         : WK114 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.899     -109.625                     24                 6608        0.013        0.000                      0                 6608        3.000        0.000                       0                  2206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                    {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         12.804        0.000                      0                  220        0.053        0.000                      0                  220       15.686        0.000                       0                   237  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       11.424        0.000                      0                   46        0.280        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                   -4.899     -109.625                     24                 6333        0.013        0.000                      0                 6333        3.750        0.000                       0                  1926  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            clk_out1_design_1_clk_wiz_1_0                clk_out1_design_1_clk_wiz_1_0                      6.894        0.000                      0                    8        0.787        0.000                      0                    8  
**async_default**                            design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.816        0.000                      0                    1        0.630        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.804ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.834ns  (logic 1.064ns (27.750%)  route 2.770ns (72.250%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 36.385 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.821    22.635    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I2_O)        0.149    22.784 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.802    23.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.332    23.918 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.918    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X57Y39         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.451    36.385    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y39         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.343    36.728    
                         clock uncertainty           -0.035    36.693    
    SLICE_X57Y39         FDCE (Setup_fdce_C_D)        0.029    36.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                 12.804    

Slack (MET) :             13.031ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.608ns  (logic 0.831ns (23.034%)  route 2.777ns (76.966%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.821    22.635    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0
    SLICE_X57Y38         LUT4 (Prop_lut4_I2_O)        0.124    22.759 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.808    23.567    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I1_O)        0.124    23.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.691    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X57Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.450    36.384    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.343    36.727    
                         clock uncertainty           -0.035    36.692    
    SLICE_X57Y38         FDCE (Setup_fdce_C_D)        0.031    36.723    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -23.691    
  -------------------------------------------------------------------
                         slack                                 13.031    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.366ns  (logic 0.707ns (21.002%)  route 2.659ns (78.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.512    23.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y39         LUT3 (Prop_lut3_I2_O)        0.124    23.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1_n_0
    SLICE_X51Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.450    36.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.330    36.714    
                         clock uncertainty           -0.035    36.679    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)        0.031    36.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -23.450    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.934ns (31.107%)  route 2.069ns (68.893%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 19.716 - 16.667 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.851 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.634     3.485    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X59Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.456     3.941 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/Q
                         net (fo=15, routed)          1.087     5.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.152     5.180 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.436     5.616    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.326     5.942 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.545     6.488    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    18.176    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.267 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.448    19.716    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.330    20.046    
                         clock uncertainty           -0.035    20.010    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.202    19.808    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         19.808    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.458ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.166ns  (logic 0.707ns (22.332%)  route 2.459ns (77.668%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.311    23.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y39         LUT4 (Prop_lut4_I3_O)        0.124    23.249 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1_n_0
    SLICE_X51Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.450    36.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.330    36.714    
                         clock uncertainty           -0.035    36.679    
    SLICE_X51Y39         FDCE (Setup_fdce_C_D)        0.029    36.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.708    
                         arrival time                         -23.249    
  -------------------------------------------------------------------
                         slack                                 13.458    

Slack (MET) :             13.511ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.161ns  (logic 0.707ns (22.369%)  route 2.454ns (77.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.306    23.120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.244 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1_n_0
    SLICE_X52Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.450    36.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.330    36.714    
                         clock uncertainty           -0.035    36.679    
    SLICE_X52Y39         FDCE (Setup_fdce_C_D)        0.077    36.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -23.244    
  -------------------------------------------------------------------
                         slack                                 13.511    

Slack (MET) :             13.616ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.008ns  (logic 0.707ns (23.507%)  route 2.301ns (76.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.153    22.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y38         LUT3 (Prop_lut3_I2_O)        0.124    23.091 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.091    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1_n_0
    SLICE_X53Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.449    36.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)        0.029    36.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -23.091    
  -------------------------------------------------------------------
                         slack                                 13.616    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.036ns  (logic 0.735ns (24.213%)  route 2.301ns (75.787%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.153    22.967    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y38         LUT4 (Prop_lut4_I3_O)        0.152    23.119 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1_n_0
    SLICE_X53Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.449    36.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)        0.075    36.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.753    
                         arrival time                         -23.119    
  -------------------------------------------------------------------
                         slack                                 13.634    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.019ns  (logic 0.707ns (23.421%)  route 2.312ns (76.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          1.164    22.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.102 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.102    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1_n_0
    SLICE_X52Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.450    36.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.330    36.714    
                         clock uncertainty           -0.035    36.679    
    SLICE_X52Y39         FDCE (Setup_fdce_C_D)        0.081    36.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -23.102    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.875ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.801ns  (logic 0.707ns (25.245%)  route 2.094ns (74.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.517 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.566    20.084    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X57Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.459    20.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=3, routed)           1.147    21.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    21.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=10, routed)          0.946    22.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.124    22.884 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.884    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1_n_0
    SLICE_X52Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.449    36.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X52Y38         FDCE (Setup_fdce_C_D)        0.081    36.759    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                         -22.884    
  -------------------------------------------------------------------
                         slack                                 13.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.555     1.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.249     1.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[17]
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.827     1.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.118     1.549    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.070     1.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.664%)  route 0.244ns (63.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.558     1.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     1.426 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.244     1.670    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[14]
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.827     1.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.118     1.549    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.066     1.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.223%)  route 0.246ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.556     1.283    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.128     1.411 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.246     1.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[5]
    SLICE_X35Y30         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.821     1.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y30         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.118     1.543    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.018     1.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.556     1.283    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     1.424 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.310     1.734    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[1]
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.827     1.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.118     1.549    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.070     1.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.594     1.321    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X61Y43         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.141     1.462 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.518    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X61Y43         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.864     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X61Y43         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.383     1.321    
    SLICE_X61Y43         FDPE (Hold_fdpe_C_D)         0.075     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.594     1.321    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X61Y43         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.462 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X60Y43         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.864     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X60Y43         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.370     1.334    
    SLICE_X60Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.449    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.592     1.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X61Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141     1.460 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/Q
                         net (fo=2, routed)           0.098     1.558    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg_n_0_[10]
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.603 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X60Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.862     1.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X60Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                         clock pessimism             -0.370     1.332    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.120     1.452    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.593     1.320    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X59Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.101     1.562    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_9_n_0
    SLICE_X61Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.863     1.703    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X61Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/C
                         clock pessimism             -0.367     1.336    
    SLICE_X61Y42         FDCE (Hold_fdce_C_D)         0.070     1.406    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.594     1.321    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X61Y43         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.128     1.449 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.566    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X60Y43         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.864     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X60Y43         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.370     1.334    
    SLICE_X60Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.787%)  route 0.121ns (46.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.592     1.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X59Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.141     1.460 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/Q
                         net (fo=3, routed)           0.121     1.581    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X61Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.862     1.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X61Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/C
                         clock pessimism             -0.367     1.335    
    SLICE_X61Y38         FDCE (Hold_fdce_C_D)         0.075     1.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y41   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y42   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X60Y41   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y42   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y40   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y46   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y43   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y40   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y40   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y40   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y40   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y40   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.958ns  (logic 1.126ns (22.711%)  route 3.832ns (77.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.235    25.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.444    36.497    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.353    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    36.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -25.186    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.963ns  (logic 1.126ns (22.686%)  route 3.837ns (77.313%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 36.495 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.240    25.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.442    36.495    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y31         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.353    36.848    
                         clock uncertainty           -0.035    36.813    
    SLICE_X50Y31         FDCE (Setup_fdce_C_CE)      -0.169    36.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                         -25.191    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.958ns  (logic 1.126ns (22.711%)  route 3.832ns (77.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.235    25.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.444    36.497    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.353    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X50Y32         FDCE (Setup_fdce_C_CE)      -0.169    36.646    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.646    
                         arrival time                         -25.186    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.764ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.657ns  (logic 1.126ns (24.178%)  route 3.531ns (75.822%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.934    24.885    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.447    36.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.353    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X50Y35         FDCE (Setup_fdce_C_CE)      -0.169    36.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.649    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 11.764    

Slack (MET) :             11.764ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.657ns  (logic 1.126ns (24.178%)  route 3.531ns (75.822%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.934    24.885    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.447    36.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.353    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X50Y35         FDCE (Setup_fdce_C_CE)      -0.169    36.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.649    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 11.764    

Slack (MET) :             11.764ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.657ns  (logic 1.126ns (24.178%)  route 3.531ns (75.822%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.934    24.885    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.447    36.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.353    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X50Y35         FDCE (Setup_fdce_C_CE)      -0.169    36.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.649    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 11.764    

Slack (MET) :             12.014ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.374ns  (logic 1.126ns (25.746%)  route 3.248ns (74.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.650    24.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.449    36.502    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.353    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X51Y38         FDCE (Setup_fdce_C_CE)      -0.205    36.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -24.601    
  -------------------------------------------------------------------
                         slack                                 12.014    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.224ns  (logic 1.126ns (26.654%)  route 3.098ns (73.346%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.328    23.157 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.670    23.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.501    24.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.448    36.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.353    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.205    36.614    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.614    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.376ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.007ns  (logic 1.356ns (33.844%)  route 2.651ns (66.156%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.354    23.183 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.165    23.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.328    23.676 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.559    24.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.444    36.497    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.353    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X48Y33         FDCE (Setup_fdce_C_CE)      -0.205    36.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 12.376    

Slack (MET) :             12.376ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.007ns  (logic 1.356ns (33.844%)  route 2.651ns (66.156%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.568    20.228    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.524    20.752 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=6, routed)           0.917    21.668    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X56Y38         LUT3 (Prop_lut3_I2_O)        0.150    21.818 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=5, routed)           1.010    22.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X54Y37         LUT4 (Prop_lut4_I2_O)        0.354    23.183 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.165    23.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X54Y37         LUT5 (Prop_lut5_I4_O)        0.328    23.676 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.559    24.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    34.962    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.444    36.497    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.353    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X48Y33         FDCE (Setup_fdce_C_CE)      -0.205    36.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 12.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.374    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     1.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.700    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.745 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.374    
    SLICE_X58Y38         FDCE (Hold_fdce_C_D)         0.091     1.465    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.374    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y39         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.141     1.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.187     1.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.747 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X58Y39         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y39         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.374    
    SLICE_X58Y39         FDCE (Hold_fdce_C_D)         0.091     1.465    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.995%)  route 0.167ns (42.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757     0.757    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.374    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.128     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.669    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.102     1.771 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.374    
    SLICE_X58Y38         FDCE (Hold_fdce_C_D)         0.107     1.481    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.892%)  route 0.494ns (72.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.344ns = ( 18.011 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.562    18.011    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.146    18.157 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=17, routed)          0.305    18.462    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X57Y36         LUT1 (Prop_lut1_I0_O)        0.045    18.507 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.188    18.696    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X55Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.011    
    SLICE_X55Y36         FDCE (Hold_fdce_C_D)         0.077    18.088    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.088    
                         arrival time                          18.696    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.678ns  (logic 0.191ns (28.180%)  route 0.487ns (71.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.213    18.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.047    
    SLICE_X56Y36         FDCE (Hold_fdce_C_CE)       -0.012    18.035    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          18.688    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.678ns  (logic 0.191ns (28.180%)  route 0.487ns (71.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.213    18.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.047    
    SLICE_X56Y36         FDCE (Hold_fdce_C_CE)       -0.012    18.035    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          18.688    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.678ns  (logic 0.191ns (28.180%)  route 0.487ns (71.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.213    18.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.047    
    SLICE_X56Y36         FDCE (Hold_fdce_C_CE)       -0.012    18.035    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          18.688    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.678ns  (logic 0.191ns (28.180%)  route 0.487ns (71.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.213    18.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.047    
    SLICE_X56Y36         FDCE (Hold_fdce_C_CE)       -0.012    18.035    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.035    
                         arrival time                          18.688    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.191ns (25.053%)  route 0.571ns (74.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 18.407 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.772    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.835    18.407    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.050    
    SLICE_X56Y38         FDCE (Hold_fdce_C_CE)       -0.012    18.038    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.038    
                         arrival time                          18.772    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.191ns (25.053%)  route 0.571ns (74.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 18.407 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.274    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X56Y36         LUT5 (Prop_lut5_I0_O)        0.045    18.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.772    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.835    18.407    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y38         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.050    
    SLICE_X56Y38         FDCE (Hold_fdce_C_CE)       -0.012    18.038    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.038    
                         arrival time                          18.772    
  -------------------------------------------------------------------
                         slack                                  0.734    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y39   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y36   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y37   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y39   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y31   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y32   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y37   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y36   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y36   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y36   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y36   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           24  Failing Endpoints,  Worst Slack       -4.899ns,  Total Violation     -109.625ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.722ns  (logic 8.183ns (55.583%)  route 6.539ns (44.417%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.642    11.608    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16/O
                         net (fo=1, routed)           0.000    11.732    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.521 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_15/O[2]
                         net (fo=1, routed)           0.599    13.120    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.302    13.422 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_2/O
                         net (fo=1, routed)           0.282    13.705    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_2_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124    13.829 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    13.829    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[22]
    SLICE_X51Y50         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.440     8.488    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X51Y50         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.485     8.973    
                         clock uncertainty           -0.074     8.898    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.031     8.929    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.762ns  (logic 8.279ns (56.082%)  route 6.483ns (43.918%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.642    11.608    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16/O
                         net (fo=1, routed)           0.000    11.732    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.616 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_15/O[1]
                         net (fo=1, routed)           0.664    13.280    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X56Y52         LUT6 (Prop_lut6_I3_O)        0.303    13.583 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_2/O
                         net (fo=1, routed)           0.162    13.745    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_2_n_0
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.869 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_1/O
                         net (fo=1, routed)           0.000    13.869    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[21]
    SLICE_X56Y52         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X56Y52         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.081     8.980    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.602ns  (logic 7.974ns (54.610%)  route 6.628ns (45.390%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.642    11.608    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16/O
                         net (fo=1, routed)           0.000    11.732    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.312 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.679    12.991    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[2]
    SLICE_X56Y51         LUT6 (Prop_lut6_I3_O)        0.302    13.293 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[18]_i_2/O
                         net (fo=1, routed)           0.291    13.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[18]_i_2_n_0
    SLICE_X57Y51         LUT3 (Prop_lut3_I2_O)        0.124    13.708 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[18]_i_1/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[18]
    SLICE_X57Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X57Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[18]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.031     8.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[18]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.775ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.599ns  (logic 8.261ns (56.585%)  route 6.338ns (43.415%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.642    11.608    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16/O
                         net (fo=1, routed)           0.000    11.732    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.595 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_15/O[3]
                         net (fo=1, routed)           0.529    13.124    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[7]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.306    13.430 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_5/O
                         net (fo=1, routed)           0.151    13.582    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_5_n_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.706 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.000    13.706    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[23]
    SLICE_X57Y52         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X57Y52         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031     8.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.706    
  -------------------------------------------------------------------
                         slack                                 -4.775    

Slack (VIOLATED) :        -4.756ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.672ns  (logic 8.261ns (56.306%)  route 6.411ns (43.694%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[9]
                         net (fo=2, routed)           0.664    11.630    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[1]
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.754 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_16/O
                         net (fo=1, routed)           0.000    11.754    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.304 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_13_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.617 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.444    13.061    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[7]
    SLICE_X51Y44         LUT5 (Prop_lut5_I2_O)        0.306    13.367 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5/O
                         net (fo=1, routed)           0.287    13.654    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    13.778    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[15]
    SLICE_X53Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.455     8.504    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X53Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.029     9.022    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                 -4.756    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.659ns  (logic 8.279ns (56.477%)  route 6.380ns (43.523%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[9]
                         net (fo=2, routed)           0.664    11.630    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[1]
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.754 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_16/O
                         net (fo=1, routed)           0.000    11.754    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.304 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_13_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.638 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.549    13.187    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[5]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.303    13.490 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_2/O
                         net (fo=1, routed)           0.151    13.642    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_2_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.766 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    13.766    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[13]
    SLICE_X53Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.455     8.504    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X53Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.031     9.024    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.731ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.601ns  (logic 8.163ns (55.909%)  route 6.438ns (44.091%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.623     6.473    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.597 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.713     7.310    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[8]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.966 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.642    11.608    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16/O
                         net (fo=1, routed)           0.000    11.732    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_16_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_9_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.504 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.615    13.119    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[4]
    SLICE_X56Y51         LUT6 (Prop_lut6_I3_O)        0.299    13.418 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_2/O
                         net (fo=1, routed)           0.165    13.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_2_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I2_O)        0.124    13.707 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_1/O
                         net (fo=1, routed)           0.000    13.707    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[20]
    SLICE_X56Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X56Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.077     8.976    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 -4.731    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.498ns  (logic 8.015ns (55.285%)  route 6.483ns (44.715%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.607     6.458    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.582 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_4/O
                         net (fo=6, routed)           0.799     7.380    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[7]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    11.036 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/P[9]
                         net (fo=2, routed)           0.626    11.662    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out1[1]
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.786 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6/O
                         net (fo=1, routed)           0.000    11.786    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.319 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.538 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.771    13.309    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0[4]
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.295    13.604 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[4]_i_1/O
                         net (fo=1, routed)           0.000    13.604    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[4]
    SLICE_X57Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X57Y51         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[4]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029     8.928    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[4]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 8.041ns (55.365%)  route 6.483ns (44.635%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.607     6.458    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.582 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_4/O
                         net (fo=6, routed)           0.799     7.380    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[7]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    11.036 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/P[9]
                         net (fo=2, routed)           0.626    11.662    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out1[1]
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.786 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6/O
                         net (fo=1, routed)           0.000    11.786    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.319 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.558 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.771    13.329    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0[6]
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.301    13.630 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_1/O
                         net (fo=1, routed)           0.000    13.630    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[6]
    SLICE_X54Y53         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.439     8.487    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/C
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081     8.978    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.650ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 8.130ns (56.167%)  route 6.345ns (43.833%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.573    -0.894    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y44         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[1]/Q
                         net (fo=26, routed)          0.925     0.550    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/Q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121/O
                         net (fo=2, routed)           0.653     1.327    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_121_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.451 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_125_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.001 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76/CO[3]
                         net (fo=1, routed)           0.000     2.001    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_76_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.314 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59/O[3]
                         net (fo=6, routed)           1.007     3.321    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_59_n_4
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.306     3.627 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77/O
                         net (fo=1, routed)           0.472     4.099    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_77_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.223 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.000     4.223    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.599 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.599    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_25_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.922 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O[1]
                         net (fo=3, routed)           0.623     5.544    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4[13]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.306     5.850 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24/O
                         net (fo=7, routed)           0.607     6.458    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_24_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.582 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_4/O
                         net (fo=6, routed)           0.799     7.380    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/chroma[7]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    11.036 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/P[9]
                         net (fo=2, routed)           0.626    11.662    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out1[1]
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.786 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6/O
                         net (fo=1, routed)           0.000    11.786    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[3]_i_6_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.319 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_2_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.642 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.633    13.275    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0[5]
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.306    13.581 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[5]_i_1/O
                         net (fo=1, routed)           0.000    13.581    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[5]
    SLICE_X57Y50         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.441     8.489    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X57Y50         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[5]/C
                         clock pessimism              0.485     8.974    
                         clock uncertainty           -0.074     8.899    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.032     8.931    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 -4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.558    -0.589    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X35Y56         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.206    -0.242    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][2]
    SLICE_X37Y57         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.826    -0.828    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070    -0.255    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.675%)  route 0.221ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y52         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.221    -0.237    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[29]
    SLICE_X47Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.837    -0.818    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X47Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[2]/C
                         clock pessimism              0.508    -0.310    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.018    -0.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.168%)  route 0.418ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.560    -0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.418    -0.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X38Y41         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.833    -0.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y41         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.503    -0.319    
    SLICE_X38Y41         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y48     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.395%)  route 2.010ns (77.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.501     1.674    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y55         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.580ns (23.683%)  route 1.869ns (76.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.360     1.533    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y56         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y56         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.580ns (23.683%)  route 1.869ns (76.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.760    -4.038 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.563    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.551    -0.916    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.509     1.049    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.124     1.173 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.360     1.533    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y56         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025     5.555 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.957    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        1.435     8.483    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y56         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.564     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X47Y56         FDCE (Recov_fdce_C_CLR)     -0.405     8.568    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.209ns (28.611%)  route 0.521ns (71.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.128     0.144    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y56         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y56         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.209ns (28.611%)  route 0.521ns (71.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.128     0.144    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y56         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y56         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.646%)  route 0.575ns (73.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.283    -1.586 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.173    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.561    -0.586    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.393    -0.029    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.016 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_3/O
                         net (fo=8, routed)           0.182     0.198    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X47Y55         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.056    -2.131 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.684    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1925, routed)        0.830    -0.825    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X47Y55         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X47Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.841    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.816ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.058ns  (logic 0.583ns (28.328%)  route 1.475ns (71.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 53.167 - 50.000 ) 
    Source Clock Delay      (SCD):    3.556ns = ( 20.223 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.897    18.563    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.563    20.223    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.459    20.682 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.947    21.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X55Y36         LUT5 (Prop_lut5_I4_O)        0.124    21.753 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.528    22.281    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X55Y36         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.629    51.628    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.719 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.447    53.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.367    53.534    
                         clock uncertainty           -0.035    53.498    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.402    53.096    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.096    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 30.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.039%)  route 0.370ns (65.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.757    17.423    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.449 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.561    18.010    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y33         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.198    18.354    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.045    18.399 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.173    18.571    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X55Y36         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.543    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.572 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832    18.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y36         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.026    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.085    17.941    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.941    
                         arrival time                          18.571    
  -------------------------------------------------------------------
                         slack                                  0.630    





