/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 312 544)
	(text "DATA_IN_VAR_RPI" (rect 5 0 102 12)(font "Arial" ))
	(text "inst" (rect 8 512 20 524)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "ADC_U4[11..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "ADC_U4[11..0]" (rect 21 27 84 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ADC_U8[11..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "ADC_U8[11..0]" (rect 21 43 83 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "ADC_U9[11..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "ADC_U9[11..0]" (rect 21 59 83 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "QE_CW" (rect 0 0 37 12)(font "Arial" ))
		(text "QE_CW" (rect 21 75 58 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "QE_CCW" (rect 0 0 44 12)(font "Arial" ))
		(text "QE_CCW" (rect 21 91 65 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "QE_COUNTER[31..0]" (rect 0 0 93 12)(font "Arial" ))
		(text "QE_COUNTER[31..0]" (rect 21 107 114 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "QE_SPEED[31..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "QE_SPEED[31..0]" (rect 21 123 97 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "QES_CW" (rect 0 0 43 12)(font "Arial" ))
		(text "QES_CW" (rect 21 139 64 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "QES_CCW" (rect 0 0 50 12)(font "Arial" ))
		(text "QES_CCW" (rect 21 155 71 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "QES_COUNTER[31..0]" (rect 0 0 99 12)(font "Arial" ))
		(text "QES_COUNTER[31..0]" (rect 21 171 120 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "FPGA_TO_RPI_15" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_TO_RPI_15" (rect 21 187 103 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "FPGA_TO_RPI_14" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_14" (rect 21 203 104 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 1))
	)
	(port
		(pt 0 224)
		(input)
		(text "FPGA_TO_RPI_13" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_TO_RPI_13" (rect 21 219 103 231)(font "Arial" ))
		(line (pt 0 224)(pt 16 224)(line_width 1))
	)
	(port
		(pt 0 240)
		(input)
		(text "FPGA_TO_RPI_12" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_TO_RPI_12" (rect 21 235 103 247)(font "Arial" ))
		(line (pt 0 240)(pt 16 240)(line_width 1))
	)
	(port
		(pt 0 256)
		(input)
		(text "FPGA_TO_RPI_11" (rect 0 0 81 12)(font "Arial" ))
		(text "FPGA_TO_RPI_11" (rect 21 251 102 263)(font "Arial" ))
		(line (pt 0 256)(pt 16 256)(line_width 1))
	)
	(port
		(pt 0 272)
		(input)
		(text "FPGA_TO_RPI_10" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_TO_RPI_10" (rect 21 267 103 279)(font "Arial" ))
		(line (pt 0 272)(pt 16 272)(line_width 1))
	)
	(port
		(pt 0 288)
		(input)
		(text "FPGA_TO_RPI_09" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_09" (rect 21 283 104 295)(font "Arial" ))
		(line (pt 0 288)(pt 16 288)(line_width 1))
	)
	(port
		(pt 0 304)
		(input)
		(text "FPGA_TO_RPI_08" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_08" (rect 21 299 104 311)(font "Arial" ))
		(line (pt 0 304)(pt 16 304)(line_width 1))
	)
	(port
		(pt 0 320)
		(input)
		(text "FPGA_TO_RPI_07" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_07" (rect 21 315 104 327)(font "Arial" ))
		(line (pt 0 320)(pt 16 320)(line_width 1))
	)
	(port
		(pt 0 336)
		(input)
		(text "FPGA_TO_RPI_06" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_06" (rect 21 331 104 343)(font "Arial" ))
		(line (pt 0 336)(pt 16 336)(line_width 1))
	)
	(port
		(pt 0 352)
		(input)
		(text "FPGA_TO_RPI_05" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_05" (rect 21 347 104 359)(font "Arial" ))
		(line (pt 0 352)(pt 16 352)(line_width 1))
	)
	(port
		(pt 0 368)
		(input)
		(text "FPGA_TO_RPI_04" (rect 0 0 84 12)(font "Arial" ))
		(text "FPGA_TO_RPI_04" (rect 21 363 105 375)(font "Arial" ))
		(line (pt 0 368)(pt 16 368)(line_width 1))
	)
	(port
		(pt 0 384)
		(input)
		(text "FPGA_TO_RPI_03" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_03" (rect 21 379 104 391)(font "Arial" ))
		(line (pt 0 384)(pt 16 384)(line_width 1))
	)
	(port
		(pt 0 400)
		(input)
		(text "FPGA_TO_RPI_02" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_02" (rect 21 395 104 407)(font "Arial" ))
		(line (pt 0 400)(pt 16 400)(line_width 1))
	)
	(port
		(pt 0 416)
		(input)
		(text "FPGA_TO_RPI_01" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_TO_RPI_01" (rect 21 411 103 423)(font "Arial" ))
		(line (pt 0 416)(pt 16 416)(line_width 1))
	)
	(port
		(pt 0 432)
		(input)
		(text "FPGA_TO_RPI_00" (rect 0 0 83 12)(font "Arial" ))
		(text "FPGA_TO_RPI_00" (rect 21 427 104 439)(font "Arial" ))
		(line (pt 0 432)(pt 16 432)(line_width 1))
	)
	(port
		(pt 0 448)
		(input)
		(text "FPGA_TO_RPI_16BIT_1[15..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "FPGA_TO_RPI_16BIT_1[15..0]" (rect 21 443 150 455)(font "Arial" ))
		(line (pt 0 448)(pt 16 448)(line_width 3))
	)
	(port
		(pt 0 464)
		(input)
		(text "FPGA_TO_RPI_16BIT_2[15..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "FPGA_TO_RPI_16BIT_2[15..0]" (rect 21 459 151 471)(font "Arial" ))
		(line (pt 0 464)(pt 16 464)(line_width 3))
	)
	(port
		(pt 0 480)
		(input)
		(text "FPGA_TO_RPI_16BIT_3[15..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "FPGA_TO_RPI_16BIT_3[15..0]" (rect 21 475 151 487)(font "Arial" ))
		(line (pt 0 480)(pt 16 480)(line_width 3))
	)
	(port
		(pt 0 496)
		(input)
		(text "FPGA_TO_RPI_16BIT_4[15..0]" (rect 0 0 132 12)(font "Arial" ))
		(text "FPGA_TO_RPI_16BIT_4[15..0]" (rect 21 491 153 503)(font "Arial" ))
		(line (pt 0 496)(pt 16 496)(line_width 3))
	)
	(port
		(pt 296 32)
		(output)
		(text "DATA[255..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "DATA[255..0]" (rect 216 27 275 39)(font "Arial" ))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 512)(line_width 1))
	)
)
