{
    "myIndexTitle": "Homepage",
    "myJob": "Post Doc at LIP, Lyon",
    "myHome": "Home",
    "myPublications": "Publications",
    "myTeaching": "Teaching",
    "myPersonal": "Personal",
    "myAbout": "About",
    "myDefense": "Details on my PhD",
    "myHereLink": "here",
    "myResume": "My resume",
    "myCode": "Sources are available",
    "myPoweredBy": "Powered by",
    "myEducation": "Education",
    "myPhDShort": "PhD Thesis",
    "myPhD": "PhD thesis prepared at TIMA laboratory, in the System Level Synthesis (SLS) team." ,
    "myPhDTopic": "Topic:",
    "myPhDTitle": "\"Leveraging Hardware Construction Languages for Flexible Design Space Exploration on FPGA\"",
    "myEnsimag": "Engineering Degree in Computer Science and Applied Mathematics",
    "myMajor": "Major in Embedded Software and Systems",
    "myCySec": "Master in CyberSecurity",
    "myBio": "Biography",
    "myBioContent": "I’ve been a PhD student at TIMA-SLS from October, 2018 to March, 2022, after graduating from Grenoble INP - Ensimag, where I studied Embedded Systems and Software, and Université Grenoble Alpes, where I studied CyberSecurity.\n My PhD researches were directed by Frédéric Rousseau and supervised by Olivier Muller, and aimed at using the emerging paradigm of Hardware Construction Languages to build a flexible exploration methodology, along with a PoC framework based on Chisel.",
    "myPostDoc": "Since March 2022, I'm a post doc at LIP laboratory (Lyon), in the CASH team. I'm working on formal verification of electronical circuits at transistor level.",
    "myUsefulLinks": "Useful links:",
    "mySlsSite": "SLS team website",
    "myCashSite": "CASH team website",
    "myProjects": "Projects",
    "myLink": "Link",
    "myQece": "Framework which allows the users to define adaptable estimation methodologies for digital circuits, and flexible design space exploration strategies.",
    "myQeceBenchmark": "Benchmark of FPGA representative applications, used to demonstrate the usability of QECE on various use cases.",
    "myHomepage": "Sources of this webpage",
    "myThesisTemplateName": "PhD manuscript",
    "myThesisTemplate": "LaTeX sources for the generation of my PhD dissertation.",
    "myThematics": "Topics",
    "myDSE": "Design Space Exploration",
    "myInternationalProceedings": "International Conferences and Workshops",
    "myTeachingTitle": "Teaching",
    "myTeachingTraining": "Pedagogical training",
    "myLabelRes": "Label «Research and Teaching at University»",
    "myLabelResContent": "Set of classes which aims to train students to the professor job. A dissertation on this training and on my teaching experience can be found",
    "myLabelResAdditional": " (in French)",
    "myLabelResSite": "Training website (in French).",
    "myTeachingExperience": "Teaching experience",
    "myEnsimagClasses": "Basics on computer architectures and digital design\nProcessor programming (MIPS/RISC-V assembly)\nC programming project (building a graphic library).",
    "myPolytechClasses": "UNIX project: how to use the system primitives to program a mail Client through explicit synchronization.",
    "myPersonalTitle": "Personal",
    "myTODO": "Whoops... There is nothing here !",
    "myNow": "now",
    "myExperience": "Professional Experience",
    "myPostDocShort": "Post doctoral searcher\nFormal verification of electrical rules at transistor level",
    "myPhDLong": "PhD Thesis\nHardware Construction Language based design methodology for FPGA circuits",
    "myMonths": "months",
    "myEdifixio": "End of Study Project (internship)\nWeb security",
    "myGermany": "Germany",
    "mySAP": "Engineering internship\nData science",
    "myMatooma": "Internship & fixed-term job\nWeb development and database management"
}
