// Seed: 162481393
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    output supply1 id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9,
    input wire id_10,
    output tri id_11,
    input supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri1 id_16,
    output tri0 id_17,
    output supply1 id_18,
    input wand id_19
);
  assign id_18 = id_13 && 1;
endmodule
module module_1 (
    input tri0 id_0,
    inout supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8
    , id_19,
    output supply1 id_9,
    input wand id_10
    , id_20, id_21,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    output wor id_17
);
  wire id_22;
  module_0(
      id_3,
      id_10,
      id_1,
      id_2,
      id_0,
      id_2,
      id_4,
      id_11,
      id_7,
      id_9,
      id_0,
      id_1,
      id_10,
      id_0,
      id_8,
      id_15,
      id_4,
      id_5,
      id_16,
      id_10
  );
endmodule
