<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_pclk_syncs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_pclk_syncs'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_pclk_syncs')">gem_pclk_syncs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.75</td>
<td class="s6 cl rt"><a href="mod1151.html#Line" > 67.57</a></td>
<td class="s3 cl rt"><a href="mod1151.html#Cond" > 36.61</a></td>
<td class="s1 cl rt"><a href="mod1151.html#Toggle" > 10.84</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1151.html#Branch" > 55.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_pclk_syncs.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_pclk_syncs.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1151.html#inst_tag_157813"  onclick="showContent('inst_tag_157813')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_pclk_syncs'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1151.html" >gem_pclk_syncs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>185</td><td>125</td><td>67.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>900</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>995</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1043</td><td>27</td><td>14</td><td>51.85</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1091</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1113</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1162</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1250</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1309</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1486</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1519</td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1555</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1584</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1670</td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1706</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1735</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1798</td><td>41</td><td>25</td><td>60.98</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1885</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1908</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2024</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2082</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
899                        begin
900        1/1               if (~n_preset)
901        1/1                 rx_status_wr_tog   &lt;= 1'b0;
902                          else
903                            begin
904                              // send toggle back to RX block
905        1/1                   if (ok_to_update_rx_stats)
906        1/1                     rx_status_wr_tog &lt;= ~rx_status_wr_tog;
907                              else
908        1/1                     rx_status_wr_tog &lt;= rx_status_wr_tog;
909                            end
910                        end
911                     
912                     
913                     
914                        // drive pclk pulses to the registers block to set or increment status/stats
915                        // when both the DMA and MAC have completed
916                        // Handshaking delay ensures that sync1 signals are stable by the time
917                        // they are enabled by the all_done signal
918                        assign rx_bytes_pclk      = rx_bytes_in_frame   &amp; {14{ok_to_update_rx_stats}};
919                        assign rx_broadcast_pclk  = rx_broadcast_frame  &amp; ok_to_update_rx_stats;
920                        assign rx_multicast_pclk  = rx_multicast_frame  &amp; ok_to_update_rx_stats;
921                        assign rx_align_err_pclk  = rx_align_error      &amp; ok_to_update_rx_stats;
922                        assign rx_crc_err_pclk    = rx_crc_error        &amp; ok_to_update_rx_stats;
923                        assign rx_short_err_pclk  = rx_short_error      &amp; ok_to_update_rx_stats;
924                        assign rx_long_err_pclk   = rx_long_error       &amp; ok_to_update_rx_stats;
925                        assign rx_jabber_err_pclk = rx_jabber_error     &amp; ok_to_update_rx_stats;
926                        assign rx_symbol_err_pclk = rx_symbol_error     &amp; ok_to_update_rx_stats;
927                        assign rx_pause_ok_pclk   = rx_pause_frame      &amp; ok_to_update_rx_stats;
928                        assign rx_pause_nz_pclk   = rx_pause_nonzero    &amp; ok_to_update_rx_stats;
929                        assign rx_length_err_pclk = rx_length_error     &amp; ok_to_update_rx_stats;
930                        assign rx_ip_ck_err_pclk  = rx_ip_ck_error      &amp; ok_to_update_rx_stats;
931                        assign rx_tcp_ck_err_pclk = rx_tcp_ck_error     &amp; ok_to_update_rx_stats;
932                        assign rx_udp_ck_err_pclk = rx_udp_ck_error     &amp; ok_to_update_rx_stats;
933                     
934                        generate if (p_edma_rx_pkt_buffer == 1'b1) begin : gen_rx_pkt_buffer
935                          wire          rx_pkt_dbuff_overflow_tog;
936                          wire          rx_pkt_dbuff_overflow_pclk;
937                          edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_dma_pkt_flushed (
938                             .clk      (pclk),
939                             .reset_n  (n_preset),
940                             .din      (rx_dma_pkt_flushed),
941                             .rise_edge(),
942                             .fall_edge(),
943                             .any_edge (rx_dma_pkt_flushed_pclk));
944                     
945                          edma_sync_toggle_detect i_edma_sync_toggle_detect_frame_flushed (
946                             .clk      (pclk),
947                             .reset_n  (n_preset),
948                             .din      (frame_flushed_tog),
949                             .rise_edge(),
950                             .fall_edge(),
951                             .any_edge (frame_flushed_pclk));
952                     
953                          edma_toggle_generate #(.DIN_W(1)) i_edma_toggle_gen_rx_pbuf_overflow (
954                           .clk    (rx_clk),
955                           .reset_n(n_rxreset),
956                           .din    (rx_pkt_dbuff_overflow),
957                           .dout   (rx_pkt_dbuff_overflow_tog));
958                     
959                          edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_pbuf_overflow (
960                             .clk      (pclk),
961                             .reset_n  (n_preset),
962                             .din      (rx_pkt_dbuff_overflow_tog),
963                             .rise_edge(),
964                             .fall_edge(),
965                             .any_edge (rx_pkt_dbuff_overflow_pclk));
966                     
967                          assign rx_overflow_pclk    = (rx_overflow &amp; ok_to_update_rx_stats) | rx_pkt_dbuff_overflow_pclk;
968                       end else begin : gen_no_rx_pkt_buffer
969                          assign rx_dma_pkt_flushed_pclk       = 1'b0;
970                          assign frame_flushed_pclk            = 1'b0;
971                          assign rx_overflow_pclk              = (rx_overflow &amp; ok_to_update_rx_stats);
972                       end
973                       endgenerate
974                     
975                     //------------------------------------------------------------------------------
976                     // TX MAC to Register end of frame synchronisation
977                     //------------------------------------------------------------------------------
978                     
979                        // detect both edges of tx_end_tog and use for sampling status.
980                        // Once the MAC has finished with a frame and the registers
981                        // block has sampled it, then toggle tx_status_wr_tog.
982                        // Also toggled when a collision occurs.
983                     
984                        edma_sync_toggle_detect i_edma_sync_toggle_detect_tx_end_tog (
985                          .clk      (pclk),
986                          .reset_n  (n_preset),
987                          .din      (tx_end_tog),
988                          .rise_edge(),
989                          .fall_edge(),
990                          .any_edge (tx_end_frame_pulse)
991                        );
992                     
993                        always@(posedge pclk or negedge n_preset)
994                        begin
995        1/1               if (~n_preset)
996        1/1                 tx_status_wr_tog &lt;= 1'b0;
997                          else
998                            begin
999                              // send toggle back to TX block
1000       1/1                   if ((p_edma_tx_pkt_buffer == 1'b1 &amp;&amp; tx_end_frame_pulse)     |
1001                                 (p_edma_tx_pkt_buffer == 1'b0 &amp;&amp; ok_to_update_tx_stats)  |
1002                                  tx_coll_occ_pclk)
1003       1/1                     tx_status_wr_tog &lt;= ~tx_status_wr_tog;
1004                             else
1005       1/1                     tx_status_wr_tog &lt;= tx_status_wr_tog;
1006                           end
1007                       end
1008                    
1009                       // drive pclk pulses to the registers block to set or increment status/stats
1010                       // when both the DMA and MAC have completed
1011                       // Handshaking delay ensures that sync1 signals are stable by the time
1012                       // they are enabled by the all_done signal
1013                       // Note that when the pbuf is enabled, then we want to just create
1014                       // the MAC versions here for all except underrun, late col and toomanyretries
1015                       // When gem_host_if_soft_select is defined the soft_config_fifo_en signal selects
1016                       // the correct signal for the selected dma or ext_fifo_interface port
1017                       // otherwise fix the connections.
1018                    
1019                      reg    [13:0] tx_bytes_pclk;           // Number of bytes in frame txed OK
1020                      reg           tx_broadcast_pclk;       // pclk pulse for broadcast txed OK
1021                      reg           tx_multicast_pclk;       // pclk pulse for multicast txed OK
1022                      reg           tx_late_col_mac_pclk;    // pclk pulse on late collision
1023                      reg           tx_single_col_pclk;      // pclk pulse when frame eventually
1024                                                             // txed OK but had a single collision.
1025                      reg           tx_multi_col_pclk;       // pclk pulse when frame eventually
1026                                                             // txed OK but had multiple collisions
1027                      reg           tx_late_col_pclk;        // pclk pulse on late collision frame.
1028                      reg           tx_deferred_pclk;        // pclk pulse if frame was deferred.
1029                      reg           tx_crs_err_pclk;         // pclk pulse if frame had crs error.
1030                      wire          tx_coll_occ_pclk;        // pclk pulse if frame had a collision
1031                      reg           tx_toomanyretry_pclk;    // pclk pulse if frame had too many
1032                                                             // retries.
1033                      wire          tx_pause_zero_pclk;      // pclk pulse when pause timer reaches
1034                                                             // zero or zero pause frame rxed.
1035                      reg           tx_pause_ok_pclk;        // pclk pulse for 802.3 pause frame
1036                                                             // txed OK
1037                      reg           tx_pfc_pause_ok_pclk;    // pclk pulse for PFC pause frame
1038                                                             // txed OK
1039                      reg    [15:0] tx_pause_time_pclk;      // Pause timer value synced to pclk.
1040                      reg           tx_underrun_pclk;        // pclk pulse when tx underrun occured
1041                      always @(*)
1042                      begin
1043       1/1              if (p_edma_tx_pkt_buffer == 1'b1)
1044                        begin
1045       1/1                tx_bytes_pclk        = tx_bytes_in_frame &amp; {14{ok_to_update_tx_stats}};
1046       1/1                tx_broadcast_pclk    = soft_config_fifo_en ? (tx_broadcast_frame    &amp; ok_to_update_tx_stats)  :(tx_broadcast_frame   &amp; tx_end_frame_pulse);
1047       1/1                tx_multicast_pclk    = soft_config_fifo_en ? (tx_multicast_frame    &amp; ok_to_update_tx_stats)  :(tx_multicast_frame   &amp; tx_end_frame_pulse);
1048       1/1                tx_single_col_pclk   = soft_config_fifo_en ? (tx_single_coll_frame  &amp; ok_to_update_tx_stats)  :(tx_single_coll_frame  &amp; tx_end_frame_pulse);
1049       1/1                tx_multi_col_pclk    = soft_config_fifo_en ? (tx_multi_coll_frame   &amp; ok_to_update_tx_stats)  :(tx_multi_coll_frame   &amp; tx_end_frame_pulse);
1050       1/1                tx_deferred_pclk     = soft_config_fifo_en ? (tx_deferred_tx_frame  &amp; ok_to_update_tx_stats)  :(tx_deferred_tx_frame    &amp; tx_end_frame_pulse);
1051       1/1                tx_crs_err_pclk      = soft_config_fifo_en ? (tx_crs_error_frame    &amp; ok_to_update_tx_stats)  :(tx_crs_error_frame     &amp; tx_end_frame_pulse);
1052       1/1                tx_pause_ok_pclk     = soft_config_fifo_en ? (tx_pause_frame_txed   &amp; ok_to_update_tx_stats)  :(tx_pause_frame_txed    &amp; tx_end_frame_pulse);
1053       1/1                tx_pfc_pause_ok_pclk = soft_config_fifo_en ? (tx_pfc_pause_frame_txed &amp; ok_to_update_tx_stats):(tx_pfc_pause_frame_txed &amp; tx_end_frame_pulse);
1054       1/1                tx_late_col_mac_pclk = soft_config_fifo_en ? (tx_late_coll_frame   &amp; ok_to_update_tx_stats)   :(tx_late_coll_frame  &amp; tx_end_frame_pulse);
1055       1/1                tx_late_col_pclk     = soft_config_fifo_en ? (tx_late_coll_frame   &amp; ok_to_update_tx_stats)   :(tx_dma_late_col &amp; update_tx_dma_status);
1056       1/1                tx_toomanyretry_pclk = soft_config_fifo_en ? (tx_too_many_retries  &amp; ok_to_update_tx_stats)   :(tx_dma_toomanyretry  &amp; update_tx_dma_status);
1057       1/1                tx_underrun_pclk     = soft_config_fifo_en ? (tx_underflow_frame   &amp; ok_to_update_tx_stats)   :(tx_dma_underflow  &amp; update_tx_dma_status);
1058                        end
1059                        else
1060                        begin
1061       <font color = "red">0/1     ==>        tx_bytes_pclk        = tx_bytes_in_frame;</font>
1062       <font color = "red">0/1     ==>        tx_broadcast_pclk    = tx_broadcast_frame      &amp; ok_to_update_tx_stats;</font>
1063       <font color = "red">0/1     ==>        tx_multicast_pclk    = tx_multicast_frame      &amp; ok_to_update_tx_stats;</font>
1064       <font color = "red">0/1     ==>        tx_single_col_pclk   = tx_single_coll_frame    &amp; ok_to_update_tx_stats;</font>
1065       <font color = "red">0/1     ==>        tx_multi_col_pclk    = tx_multi_coll_frame     &amp; ok_to_update_tx_stats;</font>
1066       <font color = "red">0/1     ==>        tx_deferred_pclk     = tx_deferred_tx_frame    &amp; ok_to_update_tx_stats;</font>
1067       <font color = "red">0/1     ==>        tx_crs_err_pclk      = tx_crs_error_frame      &amp; ok_to_update_tx_stats;</font>
1068       <font color = "red">0/1     ==>        tx_pause_ok_pclk     = tx_pause_frame_txed     &amp; ok_to_update_tx_stats;</font>
1069       <font color = "red">0/1     ==>        tx_pfc_pause_ok_pclk = tx_pfc_pause_frame_txed &amp; ok_to_update_tx_stats;</font>
1070       <font color = "red">0/1     ==>        tx_late_col_mac_pclk = tx_late_coll_frame      &amp; ok_to_update_tx_stats;</font>
1071       <font color = "red">0/1     ==>        tx_late_col_pclk     = tx_late_coll_frame      &amp; ok_to_update_tx_stats;</font>
1072       <font color = "red">0/1     ==>        tx_toomanyretry_pclk = tx_too_many_retries     &amp; ok_to_update_tx_stats;</font>
1073       <font color = "red">0/1     ==>        tx_underrun_pclk     = tx_underflow_frame      &amp; ok_to_update_tx_stats;</font>
1074                        end
1075                      end
1076                    
1077                    
1078                    //------------------------------------------------------------------------------
1079                    // Other TX/RX MAC to Register synchronisation
1080                    //------------------------------------------------------------------------------
1081                    
1082                       // synchronise pause_time_tog signal from the TX block to pclk
1083                       cdnsdru_datasync_v1 i_cdnsdru_datasync_v1_tx_pause_time_tog (
1084                          .clk(pclk),
1085                          .reset_n(n_preset),
1086                          .din(tx_pause_time_tog),
1087                          .dout(tx_pause_tog_sync));
1088                    
1089                       always@(posedge pclk or negedge n_preset)
1090                       begin
1091       1/1                if (~n_preset)
1092                             begin
1093       1/1                      tx_pause_tog_del   &lt;= 1'b0;
1094                             end
1095                          else
1096                             begin
1097       1/1                      tx_pause_tog_del   &lt;= tx_pause_tog_sync;
1098                             end
1099                       end
1100                    
1101                       // detect edge on pause_time_tog signal from the TX block to pclk
1102                       assign tx_pause_tog_edge = tx_pause_tog_sync ^ tx_pause_tog_del;
1103                    
1104                    
1105                       // assign detected tx_pause_time_tog to acknowledge signal. This is used by
1106                       // the TX block to know when it is safe to send a new tx_pause_time_tog.
1107                       assign tx_pause_tog_ack = tx_pause_tog_del;
1108                    
1109                    
1110                       // synchronise pause_time signal from the rx block to pclk
1111                       always@(posedge pclk or negedge n_preset)
1112                       begin
1113       1/1                if (~n_preset)
1114                             begin
1115       1/1                      tx_pause_time_pclk  &lt;= 16'h0000;
1116                             end
1117                          else
1118                             begin
1119                                // sample synchronising flop when edge detected on handshake
1120       1/1                      if (tx_pause_tog_edge)
1121       <font color = "red">0/1     ==>                 tx_pause_time_pclk  &lt;= tx_pause_time;</font>
1122                                else
1123       1/1                         tx_pause_time_pclk  &lt;= tx_pause_time_pclk;
1124                             end
1125                       end
1126                    
1127                       // detect when tx_pause time has just decremented to zero
1128                       assign tx_pause_zero_pclk = tx_pause_tog_edge &amp;
1129                                                   (tx_pause_time == 16'h0000);
1130                    
1131                    
1132                    
1133                    
1134                       // synchronise tx_coll_occured signal from the tx block to pclk and detect
1135                       // the leading edge
1136                       edma_sync_toggle_detect i_edma_sync_toggle_detect_tx_coll_occured (
1137                          .clk(pclk),
1138                          .reset_n(n_preset),
1139                          .din(tx_coll_occured),
1140                          .rise_edge(tx_coll_occ_pclk),
1141                          .fall_edge(),
1142                          .any_edge());
1143                    
1144                    
1145                    
1146                    //------------------------------------------------------------------------------
1147                    // DMA RX to register block end of frame synchronisation
1148                    //------------------------------------------------------------------------------
1149                    
1150                       // synchronise rx_dma_stable_tog and generate pulse for registers
1151                       // update and toggle back to hclk domain
1152                       edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_dma_stable_tog (
1153                          .clk(pclk),
1154                          .reset_n(n_preset),
1155                          .din(rx_dma_stable_tog),
1156                          .rise_edge(),
1157                          .fall_edge(),
1158                          .any_edge(update_rx_dma_status));
1159                    
1160                       always@(posedge pclk or negedge n_preset)
1161                       begin
1162       1/1                if (~n_preset)
1163                             begin
1164       1/1                      rx_dma_stat_capt_tog &lt;= 1'b0;
1165                             end
1166                          else
1167                             begin
1168                    
1169                                // send toggle back to DMA RX block
1170       1/1                      if ((p_edma_rx_pkt_buffer == 1'b1 &amp;&amp; update_rx_dma_status) ||
1171                                    (p_edma_rx_pkt_buffer == 1'b0 &amp;&amp; ok_to_update_rx_stats))
1172       1/1                         rx_dma_stat_capt_tog &lt;= ~rx_dma_stat_capt_tog;
1173                                else
1174       1/1                         rx_dma_stat_capt_tog &lt;= rx_dma_stat_capt_tog;
1175                             end
1176                       end
1177                    
1178                       // drive pclk pulses to the registers block to set or increment status/stats
1179                       // when both the DMA and MAC have completed
1180                       // Handshaking delay ensures that sync1 signals are stable by the time
1181                       // they are enabled by the all_done signal
1182                       assign rx_resource_err_pclk = rx_dma_resource_err &amp; update_rx_dma_status;
1183                       assign rx_hresp_notok_pclk  = rx_dma_hresp_notok &amp; update_rx_dma_status;
1184                       assign rx_dma_int_queue_pclk  = rx_dma_int_queue &amp; {4{update_rx_dma_status}};
1185                    
1186                       // synchronise rx_dma_buff_not_rdy signal from the dma block to pclk and
1187                       // detect the leading edge
1188                       edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_dma_buff_not_rdy (
1189                          .clk(pclk),
1190                          .reset_n(n_preset),
1191                          .din(rx_dma_buff_not_rdy),
1192                          .rise_edge(rx_buff_not_rdy_pclk_int),
1193                          .fall_edge(),
1194                          .any_edge());
1195                    
1196                      // the following is required to remove a CDC issue
1197                      generate if (p_edma_rx_pkt_buffer == 0) begin : gen_rx_buff_not_rdy_leg
1198                        reg rx_buff_not_rdy_pclk_r;
1199                        always@(posedge pclk or negedge n_preset)
1200                        begin
1201                          if (~n_preset)
1202                             rx_buff_not_rdy_pclk_r &lt;= 1'b0;
1203                          else
1204                             rx_buff_not_rdy_pclk_r &lt;= rx_buff_not_rdy_pclk_int;
1205                        end
1206                        assign rx_buff_not_rdy_pclk = rx_buff_not_rdy_pclk_r;
1207                      end else begin : gen_rx_buff_not_rdy_pbuf
1208                        assign rx_buff_not_rdy_pclk = rx_buff_not_rdy_pclk_int;
1209                      end
1210                      endgenerate
1211                    
1212                    generate if (p_edma_axi == 1'b1) begin : gen_axi
1213                       // Sync Major error
1214                       edma_sync_toggle_detect #(
1215                          .DIN_W(3)
1216                       ) i_edma_sync_toggle_detect_disable (
1217                          .clk(pclk),
1218                          .reset_n(n_preset),
1219                          .din({disable_tx,disable_rx,axi_tx_frame_too_large}),
1220                          .rise_edge({disable_tx_pclk,disable_rx_pclk,tx_frame_too_large_pclk}),
1221                          .fall_edge(),
1222                          .any_edge());
1223                    
1224                      cdnsdru_datasync_v1 i_edma_sync_axi_xaction_out (.clk(pclk),.reset_n(n_preset),.din(axi_xaction_out),.dout(axi_xaction_out_pclk));
1225                    
1226                    end else begin : gen_no_axi
1227                      assign disable_tx_pclk         = 1'b0;
1228                      assign disable_rx_pclk         = 1'b0;
1229                      assign tx_frame_too_large_pclk = 1'b0;
1230                      assign axi_xaction_out_pclk    = 1'b0;
1231                    end
1232                    endgenerate
1233                    
1234                    //------------------------------------------------------------------------------
1235                    // DMA TX to register block end of frame synchronisation
1236                    //------------------------------------------------------------------------------
1237                    
1238                       // synchronise tx_dma_stable_tog and generate pulse for registers
1239                       // update and toggle back to hclk domain
1240                       edma_sync_toggle_detect i_edma_sync_toggle_detect_tx_dma_stable_tog (
1241                          .clk(pclk),
1242                          .reset_n(n_preset),
1243                          .din(tx_dma_stable_tog),
1244                          .rise_edge(),
1245                          .fall_edge(),
1246                          .any_edge(update_tx_dma_status));
1247                    
1248                       always@(posedge pclk or negedge n_preset)
1249                       begin
1250       1/1                 if (~n_preset)
1251                             begin
1252       1/1                      tx_dma_stat_capt_tog &lt;= 1'b0;
1253                             end
1254                          else
1255                             begin
1256                                // send toggle back to DMA RX block
1257       1/1                      if ((p_edma_tx_pkt_buffer == 1'b1 &amp;&amp; update_tx_dma_status) ||
1258                                    (p_edma_tx_pkt_buffer == 1'b0 &amp;&amp; ok_to_update_tx_stats))
1259       1/1                         tx_dma_stat_capt_tog &lt;= ~tx_dma_stat_capt_tog;
1260                                else
1261       1/1                         tx_dma_stat_capt_tog &lt;= tx_dma_stat_capt_tog;
1262                             end
1263                       end
1264                    
1265                    
1266                    
1267                       // drive pclk pulses to the registers block to set or increment status/stats
1268                       // when both the DMA and MAC have completed.
1269                       // Handshaking delay ensures that sync1 signals are stable by the time
1270                       // they are enabled by the all_done signal
1271                       assign tx_buffers_ex_pclk    = tx_dma_buffers_ex  &amp; update_tx_dma_status;
1272                       assign tx_buff_ex_mid_pclk   = tx_dma_buff_ex_mid &amp; update_tx_dma_status;
1273                       assign tx_hresp_notok_pclk   = tx_dma_hresp_notok &amp; update_tx_dma_status;
1274                       assign tx_dma_int_queue_pclk = tx_dma_int_queue   &amp; {4{update_tx_dma_status}};
1275                    
1276                    
1277                       // synchronise tx_go signal from the dma block to pclk
1278                       cdnsdru_datasync_v1 i_cdnsdru_datasync_v1_tx_dma_go (
1279                          .clk(pclk),
1280                          .reset_n(n_preset),
1281                          .din(tx_dma_go),
1282                          .dout(tx_go_pclk));
1283                    
1284                    
1285                    //------------------------------------------------------------------------------
1286                    // Descriptor queue pointer synchonisation for reading during debug
1287                    //------------------------------------------------------------------------------
1288                    
1289                       // Descriptor queue pointer synchonisation for reading during debug.
1290                       // These buses are generated in HCLK and synchronised into PCLK
1291                       // using handshaking.
1292                       // These registers are only for test purposes, and hence will only be read
1293                       // at the end of a test when the source is stable.
1294                       // If new queue value is written, the pclk value is updated immediately
1295                       // so that it may be read back in next APB read.
1296                    
1297                       edma_sync_toggle_detect #(
1298                          .DIN_W(2)
1299                       ) i_edma_sync_toggle_detect_dma_descr_ptr_tog (
1300                          .clk(pclk),
1301                          .reset_n(n_preset),
1302                          .din({tx_dma_descr_ptr_tog,rx_dma_descr_ptr_tog}),
1303                          .rise_edge(),
1304                          .fall_edge(),
1305                          .any_edge({tx_dma_descr_ptr_tog_edge,rx_dma_descr_ptr_tog_edge}));
1306                    
1307                       always@(posedge pclk or negedge n_preset)
1308                       begin
1309       1/1                if (~n_preset)
1310                             begin
1311       1/1                      tx_dma_descr_ptr_pclk      &lt;= 32'd0;
1312       1/1                      rx_dma_descr_ptr_pclk      &lt;= 32'd0;
1313       1/1                      new_transmit_q_ptr_d1      &lt;= 1'b0;
1314       1/1                      new_receive_q_ptr_d1       &lt;= 1'b0;
1315                             end
1316                          else
1317                             begin
1318                    
1319                                // detect toggle signals to update counts from hclk
1320                    
1321       1/1                      new_receive_q_ptr_d1       &lt;= new_receive_q_ptr;
1322       1/1                      new_transmit_q_ptr_d1      &lt;= new_transmit_q_ptr;
1323                    
1324                    
1325                                // If new transmit queue pointer written, update with new value
1326       1/1                      if (new_transmit_q_ptr ^ new_transmit_q_ptr_d1)
1327       1/1                         tx_dma_descr_ptr_pclk  &lt;= tx_dma_descr_base_addr;
1328                    
1329                                // If new update seen then load new value
1330       1/1                      else if (tx_dma_descr_ptr_tog_edge)
1331       1/1                         tx_dma_descr_ptr_pclk  &lt;= tx_dma_descr_ptr;
                        MISSING_ELSE
1332                    
1333                    
1334                                // If new receive queue pointer written, update with new value
1335       1/1                      if (new_receive_q_ptr ^ new_receive_q_ptr_d1)
1336       1/1                         rx_dma_descr_ptr_pclk  &lt;= rx_dma_descr_base_addr;
1337                    
1338                                // If new update seen then load new value
1339       1/1                      else if (rx_dma_descr_ptr_tog_edge)
1340       1/1                         rx_dma_descr_ptr_pclk  &lt;= rx_dma_descr_ptr;
                        MISSING_ELSE
1341                    
1342                             end
1343                       end
1344                    
1345                    
1346                    
1347                    //------------------------------------------------------------------------------
1348                    // TX complete OK logic
1349                    //------------------------------------------------------------------------------
1350                    
1351                      generate if (p_edma_ext_fifo_interface == 1'b1 || p_edma_tx_pkt_buffer == 1'b1) begin : gen_trigger_update_tx
1352                        assign ok_to_update_tx_stats = tx_end_frame_pulse;
1353                      end else begin : gen_trigger_update_legacy
1354                         // Detect when TX MAC finishes and store until TX DMA finishes. Only expect
1355                         // TX DMA to finish if not a pause frame.
1356                         reg  tx_done_pclk;            // MAC TX completed
1357                         always@(posedge pclk or negedge n_preset)
1358                         begin
1359                            if (~n_preset)
1360                               begin
1361                                  tx_done_pclk &lt;= 1'b0;
1362                               end
1363                            else
1364                               begin
1365                                  // Store that MAC has completed, when still waiting for
1366                                  // DMA to complete. Only set if expecting DMA to complete.
1367                                  if (tx_end_frame_pulse &amp; ~tx_pause_frame_txed &amp;
1368                                      ~tx_pfc_pause_frame_txed &amp;
1369                                      ~update_tx_dma_status)
1370                                     tx_done_pclk &lt;= 1'b1;
1371                    
1372                                  // Reset MAC done stored once DMA is complete.
1373                                  else if (update_tx_dma_status)
1374                                     tx_done_pclk &lt;= 1'b0;
1375                    
1376                                  // Else maintain value
1377                                  else
1378                                     tx_done_pclk &lt;= tx_done_pclk;
1379                               end
1380                         end
1381                    
1382                         // detect when both the MAC and DMA have finished
1383                         // Force completion if not expecting DMA to finish.
1384                         // Not expecting to see a MAC finish if buffers exhausted is seen since
1385                         // no data is sent to the MAC.
1386                    
1387                         assign ok_to_update_tx_stats =   ((update_tx_dma_status |
1388                                                           ((tx_pause_frame_txed|tx_pfc_pause_frame_txed)&amp; tx_end_frame_pulse)) &amp;
1389                                                            (tx_end_frame_pulse | tx_done_pclk | (tx_dma_buffers_ex &amp; update_tx_dma_status)));
1390                      end
1391                      endgenerate
1392                    
1393                       // Identify when just MAC is done.
1394                       // In legacy DMA modes, we use the legacy DMA here ...
1395                       assign tx_mac_ok_pclk =(p_edma_tx_pkt_buffer == 1 || p_edma_ext_fifo_interface == 1)
1396                                                        ? tx_frame_txed_ok &amp; tx_end_frame_pulse       // tx_end_frame_pulse is pclk qualifier
1397                                                        : (tx_dma_complete_ok &amp; update_tx_dma_status);
1398                    
1399                       // signal TX OK when both MAC and DMA are both done and OK.
1400                       assign tx_ok_pclk     = ((p_edma_ext_fifo_interface == 1) | soft_config_fifo_en)
1401                                                              ? tx_mac_ok_pclk
1402                                                              : (tx_dma_complete_ok &amp; update_tx_dma_status);
1403                    
1404                    
1405                    //------------------------------------------------------------------------------
1406                    // RX complete OK logic
1407                    //------------------------------------------------------------------------------
1408                      generate if (p_edma_ext_fifo_interface == 1'b1) begin : gen_rx_fifo_trig
1409                        assign ok_to_update_rx_stats = rx_end_frame_pulse;
1410                        assign rx_ok_pclk  = rx_frame_rxed_ok &amp; rx_end_frame_pulse;
1411                        assign rx_mac_ok_pclk = rx_ok_pclk;
1412                      end else if (p_edma_rx_pkt_buffer == 1) begin : gen_rx_pbuf_trig
1413                          assign ok_to_update_rx_stats = rx_end_frame_pulse;
1414                    
1415                          // signal RX OK when both MAC and DMA are both done and OK
1416                          assign rx_ok_pclk     = soft_config_fifo_en ? (rx_frame_rxed_ok &amp; rx_end_frame_pulse) : (rx_dma_complete_ok &amp; update_rx_dma_status);
1417                          assign rx_mac_ok_pclk = soft_config_fifo_en ?  rx_ok_pclk : (rx_frame_rxed_ok &amp; rx_end_frame_pulse);
1418                      end else begin : gen_rx_legacy_trig
1419                        reg           rx_done_pclk;            // MAC TX completed
1420                        assign rx_mac_ok_pclk = rx_ok_pclk;
1421                        // Detect when RX MAC finishes and store until RX DMA finishes. Only expect
1422                        // RX DMA to finish if frame is OK'ed by RX MAC.
1423                        always@(posedge pclk or negedge n_preset)
1424                        begin
1425                           if (~n_preset)
1426                              begin
1427                                 rx_done_pclk &lt;= 1'b0;
1428                              end
1429                           else
1430                              begin
1431                                 // Store that MAC has completed, when still waiting for
1432                                 // DMA to complete. Only set if expecting DMA to complete.
1433                                 if (rx_end_frame_pulse &amp; rx_frame_rxed_ok &amp; ~update_rx_dma_status)
1434                                    rx_done_pclk &lt;= 1'b1;
1435                    
1436                                 // Reset MAC done stored once DMA is complete.
1437                                 else if (update_rx_dma_status)
1438                                    rx_done_pclk &lt;= 1'b0;
1439                    
1440                                 // Else maintain value
1441                                 else
1442                                    rx_done_pclk &lt;= rx_done_pclk;
1443                              end
1444                        end
1445                    
1446                        // Detect when both the MAC and DMA have finished
1447                        // Force completion if not expecting DMA to finish.
1448                        assign ok_to_update_rx_stats = ((update_rx_dma_status |
1449                                                         (~rx_frame_rxed_ok &amp; rx_end_frame_pulse)) &amp;
1450                                                         (rx_end_frame_pulse | rx_done_pclk));
1451                    
1452                        // signal RX OK when both MAC and DMA are both done and OK
1453                        assign rx_ok_pclk = (rx_frame_rxed_ok &amp; rx_dma_complete_ok &amp; ok_to_update_rx_stats);
1454                    
1455                      end
1456                      endgenerate
1457                    
1458                    //------------------------------------------------------------------------------
1459                    // Interrupt moderation stuff
1460                    //------------------------------------------------------------------------------
1461                      // With interrupt moderation receive and transmit interrupts are not generated
1462                      // immediately a frame is transmitted or received. Instead when a receive or
1463                      // transmit event occurs a timer is started and the interrupt is asserted
1464                      // after it times out. This limits the frequency with which the CPU receives
1465                      // interrupts. This means the CPU only has to process transmit and receive
1466                      // traffic periodically. This is useful in high traffic environments. It is
1467                      // less useful in low traffic environments where a single packet will incur
1468                      // the full timer latency.
1469                      //
1470                      // The timer counts an integer number of 800ns periods. 800 nanoseconds is
1471                      // the clock period for 10M SGMII mode operation.
1472                      //
1473                      // For both receive and transmit events these 800 nanoseconds will be counted
1474                      // in the tx_clk domain.
1475                    
1476                    
1477                      // Transmit interrupt moderation
1478                      // first generate tx_clk timed transmit event pulse tx_ok_txclk
1479                    
1480                      // Use same end of frame event for both FIFO and DMA configs. It is OK to generate this immediately
1481                      // at end of frame because the interrupt moderation functionality will have already delayed
1482                      // CPU activity so there is no need to wait for DMA complete indication
1483                      reg  tx_frame_txed_ok_del;
1484                      always@(posedge tx_clk or negedge n_txreset)
1485                        begin
1486       1/1                if(~n_txreset)
1487       1/1                   tx_frame_txed_ok_del &lt;= 1'b0;
1488                          else
1489       1/1                   tx_frame_txed_ok_del &lt;= tx_frame_txed_ok;
1490                        end
1491                    
1492                      assign tx_ok_txclk = (tx_frame_txed_ok &amp; ~tx_frame_txed_ok_del);
1493                    
1494                    
1495                       // speed_mode[3:0] indicates {two_pt_five_gig, tbi, gigabit, 100M}
1496                       // ie speed and interface selected.
1497                       // Can be decoded as follows:
1498                       //  bits- 2 1 0              function
1499                       //  ------------------------------------------------
1500                       //        1 1 x      1000 Mbits/s using TBI interface    125Mhz tx_clk
1501                       //        0 1 x      1000 Mbits/s using GMII interface   125Mhz tx_clk
1502                       //        0 0 1       100 Mbits/s using MII interface     25Mhz tx_clk
1503                       //        1 0 1       100 Mbits/s using SGMII interface 12.5Mhz tx_clk
1504                       //        0 0 0        10 Mbits/s using MII interface    2.5Mhz tx_clk
1505                       //        1 0 0        10 Mbits/s using SGMII interface 1.25Mhz tx_clk
1506                    
1507                      // clks_in_800 is assigned with one less than the total number of clock periods in 800 ns
1508                      // speed_mode is assumed static so does not need synchronization to tx_clk
1509                      assign clks_in_800 = (speed_mode[3])         ? 8'd249:  // 312.5MHz tx_clk (3.2ns period)
1510                                           (speed_mode[1])         ? 8'd99:   // 125MHz tx_clk (8ns period)
1511                                           (speed_mode == 4'b0001) ? 8'd19:   // 25Mhz tx_clk (40ns period)
1512                                           (speed_mode == 4'b0101) ? 8'd09:   // 12.5Mhz tx_clk (80ns period)
1513                                           (speed_mode == 4'b0000) ? 8'd01:   // 2.5Mhz tx_clk (400ns period)
1514                                                                     8'd00;   // 1.25MHz tx_clk (800ns period)
1515                    
1516                        // perform the time-based moderation
1517                        always@(posedge tx_clk or negedge n_txreset)
1518                        begin
1519       1/1                 if (~n_txreset)
1520                              begin
1521       1/1                       tx_cnt_800 &lt;= 8'h00;
1522       1/1                       tx_int_mod &lt;= 8'h00;
1523                              end
1524       1/1                 else if ((tx_int_moderation == 8'h00) || tx_th_mod_complete)
1525                              // no interrupt moderation when tx_int_moderation is zero and reset if thresh-hold based moderation completes
1526                              begin
1527       1/1                       tx_cnt_800 &lt;= 8'h00;
1528       1/1                       tx_int_mod &lt;= 8'h00;
1529                              end
1530       <font color = "red">0/1     ==>         else if ((tx_cnt_800 == clks_in_800) &amp;&amp; (tx_int_mod != 8'h00))</font>
1531                              // count down tx_int_mod every 800 nanoseconds and assert tx_tb_mod_complete when it reaches zero
1532                              begin
1533       <font color = "red">0/1     ==>               tx_cnt_800 &lt;= 8'h00;</font>
1534       <font color = "red">0/1     ==>               tx_int_mod &lt;= tx_int_mod - 1'b1;</font>
1535                              end
1536       <font color = "red">0/1     ==>         else if ((tx_ok_txclk) &amp;&amp; (tx_int_mod == 8'h00))</font>
1537                              // set tx_int_mod to value in tx_int_moderation on transmit event
1538                              begin
1539       <font color = "red">0/1     ==>               tx_cnt_800 &lt;= 8'h00;</font>
1540       <font color = "red">0/1     ==>               tx_int_mod &lt;= tx_int_moderation;</font>
1541                              end
1542       <font color = "red">0/1     ==>         else if (tx_int_mod != 8'h00)</font>
1543                              begin
1544       <font color = "red">0/1     ==>               tx_cnt_800 &lt;= tx_cnt_800 + 1'b1;</font>
1545       <font color = "red">0/1     ==>               tx_int_mod &lt;= tx_int_mod;</font>
1546                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1547                        end
1548                        // signal completion on condition that decrements tx_int_mod to zero
1549                        assign tx_tb_mod_complete = (tx_cnt_800 == clks_in_800) &amp;&amp; (tx_int_mod == 8'h01);
1550                    
1551                    
1552                        // perform the thresh-hold based moderation
1553                        always@(posedge tx_clk or negedge n_txreset)
1554                        begin
1555       1/1                 if (~n_txreset)
1556                              begin
1557       1/1                       tx_int_mod_th &lt;= 8'h00;
1558                              end
1559       1/1                 else if ((tx_int_mod_thresh == 8'h00) || tx_tb_mod_complete)
1560                              // no interrupt moderation when tx_int_mod_thresh is zero and reset if time-based moderation completes
1561                              begin
1562       1/1                       tx_int_mod_th &lt;= 8'h00;
1563                              end
1564       <font color = "red">0/1     ==>         else if ((tx_ok_txclk) &amp;&amp; (tx_int_mod_th != 8'h00))</font>
1565                              // count down tx_int_mod_th with every transmit interrupt and assert tx_th_mod_complete when it reaches zero
1566                              begin
1567       <font color = "red">0/1     ==>               tx_int_mod_th &lt;= tx_int_mod_th - 1'b1;</font>
1568                              end
1569       <font color = "red">0/1     ==>         else if ((tx_ok_txclk) &amp;&amp; (tx_int_mod_th == 8'h00))</font>
1570                              // set tx_int_mod_th to value in tx_int_mod_thresh on transmit event
1571                              begin
1572       <font color = "red">0/1     ==>               tx_int_mod_th &lt;= tx_int_mod_thresh - 1'b1;  // needs to be one less because we have already transmitted a frame</font>
1573                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1574                        end
1575                        // signal completion on condition that decrements tx_int_mod_th to zero
1576                        assign tx_th_mod_complete = (tx_ok_txclk) &amp;&amp; (tx_int_mod_th == 8'h01);
1577                    
1578                    
1579                        // generate the toggle signal if either time-based or thresh-hold based moderation completes
1580                        // note tx_tb_mod_complete and tx_th_mod_complete reset each other's moderation so although it is possible for them to
1581                        // occur simulataneously they cannot occur close together
1582                        always@(posedge tx_clk or negedge n_txreset)
1583                        begin
1584       1/1                 if (~n_txreset)
1585                              begin
1586       1/1                       tx_ok_mod_tog &lt;= 1'b0;
1587                              end
1588       1/1                 else if (tx_tb_mod_complete || tx_th_mod_complete)
1589                              // generate toggle
1590                              begin
1591       <font color = "red">0/1     ==>               tx_ok_mod_tog &lt;= ~tx_ok_mod_tog;</font>
1592                              end
1593                           else
1594                              begin
1595       1/1                       tx_ok_mod_tog &lt;= tx_ok_mod_tog;
1596                              end
1597                        end
1598                    
1599                        // generate pclk timed pulse when tx_ok_mod_tog toggles
1600                        edma_sync_toggle_detect i_edma_sync_toggle_detect_tx_ok_mod_pulse (
1601                          .clk(pclk),
1602                          .reset_n(n_preset),
1603                          .din(tx_ok_mod_tog),
1604                          .rise_edge(),
1605                          .fall_edge(),
1606                          .any_edge(tx_ok_mod_pulse));
1607                    
1608                        // generate tx_ok_mod_pclk which goes to gem_registers to assert the transmit interrupt
1609                        // note thresh-hold of one means you need an interrupt with every transmitted frame - this is not detected by the code above because one less is loaded
1610                        // also when threshold is set to one time based moderation is blocked
1611                        assign tx_ok_mod_pclk = ((int_moderation[31:16] == 16'h0000)  | (tx_int_mod_thresh == 8'h01)) ? tx_ok_pclk : tx_ok_mod_pulse;
1612                    
1613                    
1614                        // Receive interrupt moderation
1615                        // first generate tx_clk timed receive event pulse rx_ok_txclk
1616                        generate if ((p_edma_ext_fifo_interface == 1'b1)||(p_edma_rx_pkt_buffer == 1'b0)) begin: gen_rx_ok_legacydma_or_fifo
1617                          // synchronise rx complete to tx_clk - rx_frame_rxed_ok is assumed to be static
1618                          wire rx_end_frame_pulse_txclk;
1619                          edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_end_tog_tx (
1620                            .clk      (tx_clk),
1621                            .reset_n  (n_txreset),
1622                            .din      (rx_end_tog),
1623                            .rise_edge(),
1624                            .fall_edge(),
1625                            .any_edge (rx_end_frame_pulse_txclk)
1626                          );
1627                    
1628                          assign rx_ok_txclk = rx_frame_rxed_ok &amp; rx_end_frame_pulse_txclk;
1629                    
1630                        end else begin: gen_rx_ok_pbuf_dma
1631                    
1632                          // synchronise dma complete to tx_clk
1633                          wire rx_dma_stable_pulse;
1634                          edma_sync_toggle_detect i_edma_sync_toggle_rx_dma_stable_pulse (
1635                            .clk      (tx_clk),
1636                            .reset_n  (n_txreset),
1637                            .din      (rx_dma_stable_tog),
1638                            .rise_edge(),
1639                            .fall_edge(),
1640                            .any_edge (rx_dma_stable_pulse)
1641                          );
1642                    
1643                          if (p_edma_host_if_soft_select == 1'b1) begin: gen_rx_end_frame_pulse_txclk
1644                            // synchronise rx complete to tx_clk - rx_frame_rxed_ok is assumed to be static
1645                            // Note: if p_edma_host_if_soft_select is zero, soft_config_fifo_en is forced to zero too
1646                            // so if we hadn't created another if..else.. the signal rx_end_frame_pulse_txclk would be unused
1647                            // in all the configs with no soft if selection, resulting in a Black Box in syn2pnr LEC reports.
1648                            wire rx_end_frame_pulse_txclk;
1649                            edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_end_tog_tx (
1650                              .clk      (tx_clk),
1651                              .reset_n  (n_txreset),
1652                              .din      (rx_end_tog),
1653                              .rise_edge(),
1654                              .fall_edge(),
1655                              .any_edge (rx_end_frame_pulse_txclk)
1656                            );
1657                    
1658                            assign rx_ok_txclk = soft_config_fifo_en ? (rx_frame_rxed_ok &amp; rx_end_frame_pulse_txclk)
1659                                                                     : (rx_dma_stable_pulse);
1660                          end else begin: no_gen_rx_end_frame_pulse_txclk
1661                            assign rx_ok_txclk = rx_dma_stable_pulse;
1662                          end
1663                    
1664                        end
1665                        endgenerate
1666                    
1667                        // perform the time-based moderation
1668                        always@(posedge tx_clk or negedge n_txreset)
1669                        begin
1670       1/1                 if (~n_txreset)
1671                              begin
1672       1/1                       rx_cnt_800 &lt;= 8'h00;
1673       1/1                       rx_int_mod &lt;= 8'h00;
1674                              end
1675       1/1                 else if ((rx_int_moderation == 8'h00) || rx_th_mod_complete)
1676                              // no interrupt moderation when rx_int_moderation is zero and reset if thresh-hold based moderation completes
1677                              begin
1678       1/1                       rx_cnt_800 &lt;= 8'h00;
1679       1/1                       rx_int_mod &lt;= 8'h00;
1680                              end
1681       <font color = "red">0/1     ==>         else if ((rx_cnt_800 == clks_in_800) &amp;&amp; (rx_int_mod != 8'h00))</font>
1682                              // count down rx_int_mod every 800 nanoseconds and toggle rx_tb_mod_complete when it reaches zero
1683                              begin
1684       <font color = "red">0/1     ==>               rx_cnt_800 &lt;= 8'h00;</font>
1685       <font color = "red">0/1     ==>               rx_int_mod &lt;= rx_int_mod - 1'b1;</font>
1686                              end
1687       <font color = "red">0/1     ==>         else if ((rx_ok_txclk) &amp;&amp; (rx_int_mod == 8'h00))</font>
1688                              // set rx_int_mod to value in rx_int_moderation on receive event
1689                              begin
1690       <font color = "red">0/1     ==>               rx_cnt_800 &lt;= 8'h00;</font>
1691       <font color = "red">0/1     ==>               rx_int_mod &lt;= rx_int_moderation;</font>
1692                              end
1693       <font color = "red">0/1     ==>         else if (rx_int_mod != 8'h00)</font>
1694                              begin
1695       <font color = "red">0/1     ==>               rx_cnt_800 &lt;= rx_cnt_800 + 1'b1;</font>
1696       <font color = "red">0/1     ==>               rx_int_mod &lt;= rx_int_mod;</font>
1697                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1698                        end
1699                        // signal completion on condition that decrements rx_int_mod to zero
1700                        assign rx_tb_mod_complete = (rx_cnt_800 == clks_in_800) &amp;&amp; (rx_int_mod == 8'h01);
1701                    
1702                    
1703                        // perform the thresh-hold based moderation
1704                        always@(posedge tx_clk or negedge n_txreset)
1705                        begin
1706       1/1                 if (~n_txreset)
1707                              begin
1708       1/1                       rx_int_mod_th &lt;= 8'h00;
1709                              end
1710       1/1                 else if ((rx_int_mod_thresh == 8'h00) || rx_tb_mod_complete)
1711                              // no interrupt moderation when rx_int_mod_thresh is zero and reset if time-based moderation completes
1712                              begin
1713       1/1                       rx_int_mod_th &lt;= 8'h00;
1714                              end
1715       <font color = "red">0/1     ==>         else if ((rx_ok_txclk) &amp;&amp; (rx_int_mod_th != 8'h00))</font>
1716                              // count down rx_int_mod_th with every receive interrupt and assert rx_th_mod_complete when it reaches zero
1717                              begin
1718       <font color = "red">0/1     ==>               rx_int_mod_th &lt;= rx_int_mod_th - 1'b1;</font>
1719                              end
1720       <font color = "red">0/1     ==>         else if ((rx_ok_txclk) &amp;&amp; (rx_int_mod_th == 8'h00))</font>
1721                              // set rx_int_mod_th to value in rx_int_mod_thresh on receive event
1722                              begin
1723       <font color = "red">0/1     ==>               rx_int_mod_th &lt;= rx_int_mod_thresh - 1'b1;  // needs to be one less because we have already received a frame</font>
1724                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1725                        end
1726                        // signal completion on condition that decrements rx_int_mod_th to zero
1727                        assign rx_th_mod_complete = (rx_ok_txclk) &amp;&amp; (rx_int_mod_th == 8'h01);
1728                    
1729                    
1730                        // generate the toggle signal if either time-based or thresh-hold based moderation completes
1731                        // note rx_tb_mod_complete and rx_th_mod_complete reset each other's moderation so although it is possible for them to
1732                        // occur simulataneously they cannot occur close together
1733                        always@(posedge tx_clk or negedge n_txreset)
1734                        begin
1735       1/1                 if (~n_txreset)
1736                              begin
1737       1/1                       rx_ok_mod_tog &lt;= 1'b0;
1738                              end
1739       1/1                 else if (rx_tb_mod_complete || rx_th_mod_complete)
1740                              // generate toggle
1741                              begin
1742       <font color = "red">0/1     ==>               rx_ok_mod_tog &lt;= ~rx_ok_mod_tog;</font>
1743                              end
1744                           else
1745                              begin
1746       1/1                       rx_ok_mod_tog &lt;= rx_ok_mod_tog;
1747                              end
1748                        end
1749                    
1750                        // generate pclk timed pulse when rx_ok_mod_tog toggles
1751                        edma_sync_toggle_detect i_edma_sync_toggle_detect_rx_ok_mod_pulse (
1752                          .clk      (pclk),
1753                          .reset_n  (n_preset),
1754                          .din      (rx_ok_mod_tog),
1755                          .rise_edge(),
1756                          .fall_edge(),
1757                          .any_edge (rx_ok_mod_pulse)
1758                        );
1759                    
1760                        // generate rx_ok_mod_pclk which goes to gem_registers to assert the receive interrupt
1761                        // note thresh-hold of one means you need an interrupt with every receive frame  this is not detected by the code above because one less is loaded
1762                        // also when threshold is set to one time based moderation is blocked
1763                        assign rx_ok_mod_pclk = ((int_moderation[15:0] == 16'h0000) | (rx_int_mod_thresh == 8'h01)) ? rx_ok_pclk : rx_ok_mod_pulse;
1764                    
1765                    
1766                    
1767                    //------------------------------------------------------------------------------
1768                    // Precision time protocol signals for IEEE 1588 support
1769                    //------------------------------------------------------------------------------
1770                    
1771                       // RX sof sync_frame delay_req pdelay_req ad pdelay_resp synchronisation
1772                       edma_sync_toggle_detect # (
1773                          .DIN_W(4)
1774                       ) i_edma_sync_toggle_detect_rx_ptp (
1775                          .clk(pclk),
1776                          .reset_n(n_preset),
1777                          .din(      {sync_frame_rx,      delay_req_rx,      pdelay_req_rx,      pdelay_resp_rx}),
1778                          .rise_edge({sync_frame_rx_pulse,delay_req_rx_pulse,pdelay_req_rx_pulse,pdelay_resp_rx_pulse}),
1779                          .fall_edge(),
1780                          .any_edge());
1781                    
1782                    
1783                       // TX sof sync_frame delay_req pdelay_req ad pdelay_resp synchronisation
1784                       edma_sync_toggle_detect # (
1785                          .DIN_W(4)
1786                       ) i_edma_sync_toggle_detect_tx_ptp (
1787                          .clk(pclk),
1788                          .reset_n(n_preset),
1789                          .din(      {sync_frame_tx,      delay_req_tx,      pdelay_req_tx,      pdelay_resp_tx}),
1790                          .rise_edge({sync_frame_tx_pulse,delay_req_tx_pulse,pdelay_req_tx_pulse,pdelay_resp_tx_pulse}),
1791                          .fall_edge(),
1792                          .any_edge());
1793                    
1794                    
1795                       // PTP event frame rx and tx interrupts
1796                       always@(posedge pclk or negedge n_preset)
1797                       begin
1798       1/1                if (~n_preset)
1799                             begin
1800       1/1                      ptp_sync_tx_int      &lt;= 1'b0;
1801       1/1                      ptp_del_tx_int       &lt;= 1'b0;
1802       1/1                      ptp_pdel_req_tx_int  &lt;= 1'b0;
1803       1/1                      ptp_pdel_resp_tx_int &lt;= 1'b0;
1804       1/1                      ptp_sync_rx_int      &lt;= 1'b0;
1805       1/1                      ptp_del_rx_int       &lt;= 1'b0;
1806       1/1                      ptp_pdel_req_rx_int  &lt;= 1'b0;
1807       1/1                      ptp_pdel_resp_rx_int &lt;= 1'b0;
1808                             end
1809                          else
1810                             begin
1811                                // interrupt signals are set with rising edge of sync_frame_tx,
1812                                // sync_frame_rx, delay_req_tx or delay_req_rx, reset after ahp read
1813                                // interrupt status register
1814       1/1                      if (sync_frame_tx_pulse)
1815       <font color = "red">0/1     ==>                 ptp_sync_tx_int &lt;= 1'b1;</font>
1816       1/1                      else if (ptp_sync_tx_int)
1817       <font color = "red">0/1     ==>                 ptp_sync_tx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1818                    
1819       1/1                      if (delay_req_tx_pulse)
1820       <font color = "red">0/1     ==>                 ptp_del_tx_int &lt;= 1'b1;</font>
1821       1/1                      else if (ptp_del_tx_int)
1822       <font color = "red">0/1     ==>                 ptp_del_tx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1823       1/1                      if (sync_frame_rx_pulse)
1824       <font color = "red">0/1     ==>                 ptp_sync_rx_int &lt;= 1'b1;</font>
1825       1/1                      else if (ptp_sync_rx_int)
1826       <font color = "red">0/1     ==>                 ptp_sync_rx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1827                    
1828       1/1                      if (delay_req_rx_pulse)
1829       <font color = "red">0/1     ==>                 ptp_del_rx_int &lt;= 1'b1;</font>
1830       1/1                      else if (ptp_del_rx_int)
1831       <font color = "red">0/1     ==>                 ptp_del_rx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1832                    
1833                                // interrupt signals are set with rising edge of pdelay_req_tx,
1834                                // pdelay_req_rx, pdelay_resp_tx or pdelay_resp_rx, reset after
1835                                // ahp read interrupt status register
1836       1/1                      if (pdelay_req_tx_pulse)
1837       <font color = "red">0/1     ==>                 ptp_pdel_req_tx_int &lt;= 1'b1;</font>
1838       1/1                      else if (ptp_pdel_req_tx_int)
1839       <font color = "red">0/1     ==>                 ptp_pdel_req_tx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1840                    
1841       1/1                      if (pdelay_resp_tx_pulse)
1842       <font color = "red">0/1     ==>                 ptp_pdel_resp_tx_int &lt;= 1'b1;</font>
1843       1/1                      else if (ptp_pdel_resp_tx_int)
1844       <font color = "red">0/1     ==>                 ptp_pdel_resp_tx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1845                    
1846       1/1                      if (pdelay_req_rx_pulse)
1847       <font color = "red">0/1     ==>                 ptp_pdel_req_rx_int &lt;= 1'b1;</font>
1848       1/1                      else if (ptp_pdel_req_rx_int)
1849       <font color = "red">0/1     ==>                 ptp_pdel_req_rx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1850                    
1851       1/1                      if (pdelay_resp_rx_pulse)
1852       <font color = "red">0/1     ==>                 ptp_pdel_resp_rx_int &lt;= 1'b1;</font>
1853       1/1                      else if (ptp_pdel_resp_rx_int)
1854       <font color = "red">0/1     ==>                 ptp_pdel_resp_rx_int &lt;= 1'b0;</font>
                        MISSING_ELSE
1855                             end
1856                       end
1857                    
1858                      generate if (p_edma_tsu == 1'b1) begin : gen_tsu_specific
1859                       assign ptp_rx_time_load    = delay_req_rx_pulse | sync_frame_rx_pulse;
1860                    
1861                       // used to set peer received interrupts and to load timer value to peer
1862                       // event frame received register, assert on rising edge
1863                    
1864                       assign ptp_rx_ptime_load = pdelay_req_rx_pulse | pdelay_resp_rx_pulse;
1865                    
1866                       // used to set PTP transmitted interrupts and to cature timer and to
1867                       // load value to PTP event frame transmitted register, assert on rising edge
1868                       assign ptp_tx_time_load    = delay_req_tx_pulse | sync_frame_tx_pulse;
1869                    
1870                    
1871                       // used to set peer transmitted interrupts and to load timer value to peer
1872                       // event frame transmitted register, assert on rising edge
1873                       assign ptp_tx_ptime_load = pdelay_req_tx_pulse | pdelay_resp_tx_pulse;
1874                    
1875                    
1876                    
1877                        // synchronization of TSU timer comparison valid
1878                        // used to set TSU timer comparison valid interrupt
1879                        // eth_1696 fix
1880                        // First stage changes tsu_timer_cmp_val from tsu_clk timed pulse to a toggle by inverting tsu_timer_cmp_tog when tsu_timer_cmp_val is pulsed high
1881                        // In second stage, move timer_cmp_val_pulse from rise_edge to any_edge
1882                        assign tsu_timer_cmp_tog_cmb = tsu_timer_cmp_val ? (~tsu_timer_cmp_tog) : tsu_timer_cmp_tog;
1883                        always@(posedge tsu_clk or negedge n_tsureset)
1884                        begin
1885       1/1                 if (~n_tsureset)
1886                              begin
1887       1/1                       tsu_timer_cmp_tog &lt;= 1'b0;
1888                              end
1889                           else
1890                              begin
1891       1/1                       tsu_timer_cmp_tog &lt;= tsu_timer_cmp_tog_cmb;
1892                              end
1893                        end
1894                    
1895                        edma_sync_toggle_detect i_edma_sync_toggle_detect_tsu_timer_cmp_val (
1896                           .clk(pclk),
1897                           .reset_n(n_preset),
1898                           .din(tsu_timer_cmp_tog),
1899                           .rise_edge(),
1900                           .fall_edge(),
1901                           .any_edge(timer_cmp_val_pulse));
1902                    
1903                    
1904                        reg timer_cmp_val_int_r;
1905                        // TSU timer comparison valid interrupt
1906                        always@(posedge pclk or negedge n_preset)
1907                        begin
1908       1/1                 if (~n_preset)
1909                              begin
1910       1/1                       timer_cmp_val_int_r   &lt;= 1'b0;
1911                              end
1912                           else
1913                              begin
1914                                 // interrupt signal is set with rising edge of tsu_timer_cmp_val,
1915       1/1                       if (timer_cmp_val_pulse)
1916       <font color = "red">0/1     ==>                  timer_cmp_val_int_r &lt;= 1'b1;</font>
1917       1/1                       else if (timer_cmp_val_int)
1918       <font color = "red">0/1     ==>                  timer_cmp_val_int_r &lt;= 1'b0;</font>
                        MISSING_ELSE
1919                              end
1920                        end
1921                        assign timer_cmp_val_int = timer_cmp_val_int_r;
1922                    
1923                    
1924                        if (p_edma_tsu_clk == 1'b1) begin : gen_tsu_clk_specific
1925                          // Timer seconds increment synchronisation
1926                          edma_sync_toggle_detect # (
1927                             .DIN_W(1)
1928                          ) i_edma_sync_toggle_detect_timer_tsu (
1929                             .clk(pclk),
1930                             .reset_n(n_preset),
1931                             .din({timer_strobe}),
1932                             .rise_edge({timer_str_sync}),
1933                             .fall_edge(),
1934                             .any_edge());
1935                    
1936                          edma_sync_toggle_detect # (
1937                             .DIN_W(1)
1938                          ) i_edma_sync_toggle_detect_sec_int_tsu (
1939                             .clk(pclk),
1940                             .reset_n(n_preset),
1941                             .din(tsu_sec_incr),
1942                             .rise_edge(),
1943                             .fall_edge(),
1944                             .any_edge(tsu_incr_sec_int));
1945                    
1946                    /*
1947                          // time at sof which will be sampled using sync_frame_tx to gem_registers
1948                          localparam p_tsu_has_par = ((p_edma_asf_dap_prot == 1) || (p_edma_asf_csr_prot == 1));
1949                          localparam p_tsu_xfer_w  = (p_tsu_has_par &gt; 0) ? 88  : 78;
1950                    
1951                          wire  [p_tsu_xfer_w-1:0]  tsu_bus_src,  tsu_bus_pclk;
1952                    
1953                          if (p_tsu_has_par &gt; 0) begin : gen_tsu_has_par
1954                            assign tsu_bus_src              = {tsu_timer_cnt_par[11:2],tsu_timer_cnt[93:16]};
1955                            assign {tsu_timer_cnt_par_pclk,
1956                                    tsu_timer_cnt_pclk}     = tsu_bus_pclk;
1957                          end else begin : gen_tsu_has_no_par
1958                            assign tsu_bus_src              = tsu_timer_cnt[93:16];
1959                            assign tsu_timer_cnt_par_pclk   = 10'h000;
1960                            assign tsu_timer_cnt_pclk       = tsu_bus_pclk;
1961                          end
1962                    
1963                          // Synchronise to pclk and generate valid pulse.
1964                          // The output is not registered as gem_reg_tsu will sample the result
1965                          // on tsu_timer_cnt_pclk_valid.
1966                          gem_bus_sync #(
1967                            .p_dwidth (p_tsu_xfer_w),
1968                            .p_reg_out(0)
1969                          ) i_sync_tsu_bus_pclk (
1970                            .src_clk      (tsu_clk),
1971                            .src_rst_n    (n_tsureset),
1972                            .dest_clk     (pclk),
1973                            .dest_rst_n   (n_preset),
1974                            .src_data     (tsu_bus_src),
1975                            .src_xfer_en  (1'b1),
1976                            .src_data_last(),
1977                            .src_rdy      (),
1978                            .dest_data    (tsu_bus_pclk),
1979                            .dest_val     (tsu_timer_cnt_pclk_vld)
1980                          );
1981                    */
1982                          //
1983                          // time at sof which will be sampled using sync_frame_tx to gem_registers
1984                          wire tsu_timer_fifo_full,tsu_timer_fifo_empty;
1985                          edma_gen_async_fifo #(.DATA_W (88),
1986                                               .ADDR_W (0),
1987                                               .DEPTH  (1)
1988                                              )
1989                                              i_tsu_cnt2pclk_bndry (
1990                           .clk_push   (tsu_clk),
1991                           .clk_pop    (pclk),
1992                           .rst_push_n (n_tsureset),
1993                           .rst_pop_n  (n_preset),
1994                    
1995                           // Push Interface
1996                           .push           (~tsu_timer_fifo_full),             // Push Data to the FIFO
1997                           .pushd          ({tsu_timer_cnt_par[11:2],          // TODO replace with above
1998                                            tsu_timer_cnt[93:16]}),            // Push Data
1999                           .push_full      (tsu_timer_fifo_full),              // Full (push side)
2000                           .push_overflow  (),                                 // Overflow
2001                           .push_size      (),                                 // Number of entries (push side) in FIFO
2002                    
2003                           // Pop Interface
2004                           .pop            (~tsu_timer_fifo_empty),            // Pop Data from the FIFO
2005                           .popd           ({tsu_timer_cnt_par_pclk,
2006                                            tsu_timer_cnt_pclk}),              // Pop Data
2007                           .pop_empty      (tsu_timer_fifo_empty),             // Empty (pop side)
2008                           .pop_underflow  (),
2009                           .pop_size       ()                                  // Number of entries (push side) in FIFO
2010                          );
2011                          assign tsu_timer_cnt_pclk_vld = ~tsu_timer_fifo_empty;
2012                        end else begin : gen_no_tsu_clk
2013                           reg tsu_sec_incr_reg;        // sync tsu_sec_incr to pclk
2014                           // used to set PTP received interrupts and to capture timer and load
2015                           // value to PTP event frame received register, assert on rising edge
2016                    
2017                          assign tsu_timer_cnt_pclk_vld = 1'b1;
2018                          assign tsu_timer_cnt_pclk     = tsu_timer_cnt[93:16];
2019                          assign tsu_timer_cnt_par_pclk = tsu_timer_cnt_par[11:2];
2020                    
2021                           // Timer seconds increment synchronisation
2022                           always@(posedge pclk or negedge n_preset)
2023                           begin
2024       1/1                    if (~n_preset)
2025                                 begin
2026       1/1                          tsu_sec_incr_reg   &lt;= 1'b0;
2027                                 end
2028                              else
2029                                 begin
2030       1/1                          tsu_sec_incr_reg   &lt;= tsu_sec_incr;
2031                                 end
2032                           end
2033                    
2034                           // used to set Timer seconds increment interrupt assert, on rising edge
2035                           assign tsu_incr_sec_int = tsu_sec_incr ^ tsu_sec_incr_reg;
2036                           assign timer_str_sync   = timer_strobe;
2037                        end // gen_no_tsu_clk_specific
2038                      end else begin : gen_no_tsu_specific
2039                        assign tsu_incr_sec_int       = 1'b0;
2040                        assign ptp_rx_time_load       = 1'b0;
2041                        assign ptp_tx_time_load       = 1'b0;
2042                        assign ptp_tx_ptime_load      = 1'b0;
2043                        assign ptp_rx_ptime_load      = 1'b0;
2044                        assign timer_cmp_val_int      = 1'b0;
2045                        assign tsu_timer_cnt_pclk_vld = 1'b0;
2046                        assign tsu_timer_cnt_pclk     = {78{1'b0}};
2047                        assign tsu_timer_cnt_par_pclk = 10'h000;
2048                        assign timer_str_sync         = 1'b0;
2049                      end
2050                      endgenerate
2051                    
2052                       //-----------------------------------------
2053                       //----- synchronise pfc_negotiate    ------
2054                       //-----------------------------------------
2055                       cdnsdru_datasync_v1 i_cdnsdru_datasync_v1_pfc_negotiate (
2056                          .clk(pclk),
2057                          .reset_n(n_preset),
2058                          .din(pfc_negotiate),
2059                          .dout(pfc_negotiate_pclk));
2060                    
2061                       //-----------------------------------------
2062                       //----- synchronise rx_pfc_paused    ------
2063                       //-----------------------------------------
2064                       cdnsdru_datasync_v1 #(
2065                          .CDNSDRU_DATASYNC_DIN_W(8)
2066                       ) i_cdnsdru_datasync_v1_rx_pfc_paused (
2067                          .clk(pclk),
2068                          .reset_n(n_preset),
2069                          .din(rx_pfc_paused),
2070                          .dout(rx_pfc_paused_pclk));
2071                    
2072                       //-----------------------------------------
2073                       //----- synchronise lpi_indicate    ------
2074                       //-----------------------------------------
2075                       cdnsdru_datasync_v1 i_cdnsdru_datasync_v1_lpi_indicate (
2076                          .clk(pclk),
2077                          .reset_n(n_preset),
2078                          .din(lpi_indicate),
2079                          .dout(lpi_indicate_pclk));
2080                       always@(posedge pclk or negedge n_preset)
2081                       begin
2082       1/1                if (~n_preset)
2083                             begin
2084       1/1                      lpi_indicate_del   &lt;= 1'b0;
2085                             end
2086                          else
2087                             begin
2088       1/1                      lpi_indicate_del   &lt;= lpi_indicate_pclk;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1151.html" >gem_pclk_syncs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>112</td><td>41</td><td>36.61</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>112</td><td>41</td><td>36.61</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1046
 EXPRESSION (soft_config_fifo_en ? ((tx_broadcast_frame &amp; ok_to_update_tx_stats)) : ((tx_broadcast_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1047
 EXPRESSION (soft_config_fifo_en ? ((tx_multicast_frame &amp; ok_to_update_tx_stats)) : ((tx_multicast_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1048
 EXPRESSION (soft_config_fifo_en ? ((tx_single_coll_frame &amp; ok_to_update_tx_stats)) : ((tx_single_coll_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1049
 EXPRESSION (soft_config_fifo_en ? ((tx_multi_coll_frame &amp; ok_to_update_tx_stats)) : ((tx_multi_coll_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1050
 EXPRESSION (soft_config_fifo_en ? ((tx_deferred_tx_frame &amp; ok_to_update_tx_stats)) : ((tx_deferred_tx_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1051
 EXPRESSION (soft_config_fifo_en ? ((tx_crs_error_frame &amp; ok_to_update_tx_stats)) : ((tx_crs_error_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1052
 EXPRESSION (soft_config_fifo_en ? ((tx_pause_frame_txed &amp; ok_to_update_tx_stats)) : ((tx_pause_frame_txed &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1053
 EXPRESSION (soft_config_fifo_en ? ((tx_pfc_pause_frame_txed &amp; ok_to_update_tx_stats)) : ((tx_pfc_pause_frame_txed &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1054
 EXPRESSION (soft_config_fifo_en ? ((tx_late_coll_frame &amp; ok_to_update_tx_stats)) : ((tx_late_coll_frame &amp; tx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1055
 EXPRESSION (soft_config_fifo_en ? ((tx_late_coll_frame &amp; ok_to_update_tx_stats)) : ((tx_dma_late_col &amp; update_tx_dma_status)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1056
 EXPRESSION (soft_config_fifo_en ? ((tx_too_many_retries &amp; ok_to_update_tx_stats)) : ((tx_dma_toomanyretry &amp; update_tx_dma_status)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1057
 EXPRESSION (soft_config_fifo_en ? ((tx_underflow_frame &amp; ok_to_update_tx_stats)) : ((tx_dma_underflow &amp; update_tx_dma_status)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1170
 EXPRESSION (((p_edma_rx_pkt_buffer == 1'b1) &amp;&amp; update_rx_dma_status) || (((p_edma_rx_pkt_buffer == 1'b0) &amp;&amp; ok_to_update_rx_stats)))
             ----------------------------1---------------------------    -----------------------------2-----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1170
 SUB-EXPRESSION ((p_edma_rx_pkt_buffer == 1'b1) &amp;&amp; update_rx_dma_status)
                 ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1257
 EXPRESSION (((p_edma_tx_pkt_buffer == 1'b1) &amp;&amp; update_tx_dma_status) || (((p_edma_tx_pkt_buffer == 1'b0) &amp;&amp; ok_to_update_tx_stats)))
             ----------------------------1---------------------------    -----------------------------2-----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1257
 SUB-EXPRESSION ((p_edma_tx_pkt_buffer == 1'b1) &amp;&amp; update_tx_dma_status)
                 ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1400
 EXPRESSION ((((p_edma_ext_fifo_interface == 1'b1) | soft_config_fifo_en)) ? tx_mac_ok_pclk : ((tx_dma_complete_ok &amp; update_tx_dma_status)))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1416
 EXPRESSION (soft_config_fifo_en ? ((rx_frame_rxed_ok &amp; rx_end_frame_pulse)) : ((rx_dma_complete_ok &amp; update_rx_dma_status)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1417
 EXPRESSION (soft_config_fifo_en ? rx_ok_pclk : ((rx_frame_rxed_ok &amp; rx_end_frame_pulse)))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1509
 EXPRESSION 
 Number  Term
      1  speed_mode[3] ? 8'd249 : (speed_mode[1] ? 8'd99 : ((speed_mode == 4'b1) ? 8'd19 : ((speed_mode == 4'b0101) ? 8'd9 : ((speed_mode == 4'b0) ? 8'b1 : 8'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1509
 SUB-EXPRESSION (speed_mode[1] ? 8'd99 : ((speed_mode == 4'b1) ? 8'd19 : ((speed_mode == 4'b0101) ? 8'd9 : ((speed_mode == 4'b0) ? 8'b1 : 8'b0))))
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1509
 SUB-EXPRESSION ((speed_mode == 4'b1) ? 8'd19 : ((speed_mode == 4'b0101) ? 8'd9 : ((speed_mode == 4'b0) ? 8'b1 : 8'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1509
 SUB-EXPRESSION ((speed_mode == 4'b0101) ? 8'd9 : ((speed_mode == 4'b0) ? 8'b1 : 8'b0))
                 -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1509
 SUB-EXPRESSION ((speed_mode == 4'b0) ? 8'b1 : 8'b0)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1524
 EXPRESSION ((tx_int_moderation == 8'b0) || tx_th_mod_complete)
             -------------1-------------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1530
 EXPRESSION ((tx_cnt_800 == clks_in_800) &amp;&amp; (tx_int_mod != 8'b0))
             -------------1-------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1536
 EXPRESSION (tx_ok_txclk &amp;&amp; (tx_int_mod == 8'b0))
             -----1-----    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1549
 EXPRESSION ((tx_cnt_800 == clks_in_800) &amp;&amp; (tx_int_mod == 8'b1))
             -------------1-------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1559
 EXPRESSION ((tx_int_mod_thresh == 8'b0) || tx_tb_mod_complete)
             -------------1-------------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1564
 EXPRESSION (tx_ok_txclk &amp;&amp; (tx_int_mod_th != 8'b0))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1569
 EXPRESSION (tx_ok_txclk &amp;&amp; (tx_int_mod_th == 8'b0))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1576
 EXPRESSION (tx_ok_txclk &amp;&amp; (tx_int_mod_th == 8'b1))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1588
 EXPRESSION (tx_tb_mod_complete || tx_th_mod_complete)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1611
 EXPRESSION ((((int_moderation[31:16] == 16'b0) | (tx_int_mod_thresh == 8'b1))) ? tx_ok_pclk : tx_ok_mod_pulse)
             ---------------------------------1--------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1675
 EXPRESSION ((rx_int_moderation == 8'b0) || rx_th_mod_complete)
             -------------1-------------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1681
 EXPRESSION ((rx_cnt_800 == clks_in_800) &amp;&amp; (rx_int_mod != 8'b0))
             -------------1-------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1687
 EXPRESSION (rx_ok_txclk &amp;&amp; (rx_int_mod == 8'b0))
             -----1-----    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1700
 EXPRESSION ((rx_cnt_800 == clks_in_800) &amp;&amp; (rx_int_mod == 8'b1))
             -------------1-------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1710
 EXPRESSION ((rx_int_mod_thresh == 8'b0) || rx_tb_mod_complete)
             -------------1-------------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1715
 EXPRESSION (rx_ok_txclk &amp;&amp; (rx_int_mod_th != 8'b0))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1720
 EXPRESSION (rx_ok_txclk &amp;&amp; (rx_int_mod_th == 8'b0))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1727
 EXPRESSION (rx_ok_txclk &amp;&amp; (rx_int_mod_th == 8'b1))
             -----1-----    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1739
 EXPRESSION (rx_tb_mod_complete || rx_th_mod_complete)
             ---------1--------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1763
 EXPRESSION ((((int_moderation[15:0] == 16'b0) | (rx_int_mod_thresh == 8'b1))) ? rx_ok_pclk : rx_ok_mod_pulse)
             --------------------------------1--------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1882
 EXPRESSION (tsu_timer_cmp_val ? ((~tsu_timer_cmp_tog)) : tsu_timer_cmp_tog)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2244
 EXPRESSION (sel_dpram_fill_lvl_dbg[0] ? gen_tx_pkt_buffer.tx_dpram_fill_lvl_pad_pclk : rx_dpram_fill_lvl_pad_pclk)
             ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1151.html" >gem_pclk_syncs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">230</td>
<td class="rt">28</td>
<td class="rt">12.17 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1734</td>
<td class="rt">188</td>
<td class="rt">10.84 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">867</td>
<td class="rt">114</td>
<td class="rt">13.15 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">867</td>
<td class="rt">74</td>
<td class="rt">8.54  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">230</td>
<td class="rt">28</td>
<td class="rt">12.17 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1734</td>
<td class="rt">188</td>
<td class="rt">10.84 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">867</td>
<td class="rt">114</td>
<td class="rt">13.15 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">867</td>
<td class="rt">74</td>
<td class="rt">8.54  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_tsureset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_txreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_hreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_rxreset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ext_interrupt_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mdio_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mdio_in_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_end_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_status_wr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_end_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_status_wr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_tog_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_frame_txed_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_in_frame[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_in_frame[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_in_frame[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_bytes_in_frame[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_broadcast_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_multicast_frame</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_single_coll_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_multi_coll_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_late_coll_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_deferred_tx_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_crs_error_frame</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_coll_occured</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_time[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_time_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_frame_txed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pfc_pause_frame_txed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_frame_rxed_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_bytes_in_frame[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_bytes_in_frame[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_broadcast_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_multicast_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_align_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_crc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_short_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_long_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_jabber_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_symbol_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pause_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pause_nonzero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_length_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ip_ck_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_tcp_ck_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_udp_ck_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_pkt_flushed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pkt_dbuff_overflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_overflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pfc_negotiate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pfc_paused[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lpi_indicate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wol</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_to_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_rogue_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_ooo_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frer_err_upd_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_stable_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_stat_capt_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_stable_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_stat_capt_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_complete_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_buffers_ex</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_buff_ex_mid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_go</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_hresp_notok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_late_col</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_toomanyretry</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_underflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_too_many_retries</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_underflow_frame</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_complete_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_buff_not_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_resource_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_hresp_notok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_tx_frame_too_large</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_xaction_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>disable_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_frame_too_large_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_xaction_out_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>disable_tx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>disable_rx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dpram_fill_lvl_dbg[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dpram_fill_lvl_dbg[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_dbg[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_dbg[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sel_dpram_fill_lvl_dbg[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dpram_fill_lvl_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dpram_fill_lvl_pad_pclk[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bytes_pclk[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bytes_pclk[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bytes_pclk[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_bytes_pclk[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_broadcast_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_multicast_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_single_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_multi_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_late_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_deferred_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_crs_err_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_coll_occ_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_toomanyretry_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_zero_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pfc_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_pause_time_pclk[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_underrun_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_buffers_ex_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_buff_ex_mid_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_int_queue_pclk[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_go_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_mac_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_late_col_mac_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ok_to_update_rx_stats</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_mac_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bytes_pclk[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_bytes_pclk[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_broadcast_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_multicast_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_align_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_crc_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_short_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_long_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_jabber_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_symbol_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pause_nz_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_length_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_ip_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_tcp_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_udp_ck_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_overflow_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pfc_negotiate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_pfc_paused_pclk[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_buff_not_rdy_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_resource_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_int_queue_pclk[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_pkt_flushed_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lpi_indicate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lpi_indicate_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wol_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_to_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_rogue_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_ooo_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frer_err_upd_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>speed_mode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>speed_mode[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_moderation[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>new_receive_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_descr_ptr_pclk[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>new_transmit_q_ptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr_pclk[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr_pclk[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr_pclk[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_dma_descr_ptr_pclk[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ext_interrupt_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sync_frame_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>delay_req_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pdelay_req_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pdelay_resp_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sync_frame_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>delay_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pdelay_req_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pdelay_resp_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_sync_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_del_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_pdel_req_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_pdel_resp_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_sync_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_del_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_pdel_req_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_pdel_resp_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_sec_incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cmp_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_incr_sec_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_rx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_tx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_tx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ptp_rx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>timer_cmp_val_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_cnt[93:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_par[11:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_cnt_par_pclk[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk_vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>timer_strobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>timer_str_sync</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>soft_config_fifo_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_clr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_clr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_corr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_uncorr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_err_addr[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_corr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_uncorr_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_err_addr[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_sram_corr_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_corr_fault_stats_upd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_corr_fault_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_uncorr_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_sram_uncorr_fault_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_txclk_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_txclk_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_rxclk_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_rxclk_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_dma_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_dma_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_dma_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_dma_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_tsu_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_tsu_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_tx_sched_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_integrity_tx_sched_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_host_trans_to_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_host_trans_to_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_rdata_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>asf_dap_rdata_err_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frame_flushed_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>frame_flushed_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>scr_excess_rate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scr_excess_rate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>link_fault_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>link_fault_status_pclk[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1151.html" >gem_pclk_syncs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">134</td>
<td class="rt">75</td>
<td class="rt">55.97 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1400</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1509</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1611</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1763</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1416</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1417</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1882</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2244</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">900</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">995</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">1043</td>
<td class="rt">25</td>
<td class="rt">12</td>
<td class="rt">48.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1091</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1113</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1309</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1486</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1519</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">1555</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1584</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1670</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">1706</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1798</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2082</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1885</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1908</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2024</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1400          assign tx_ok_pclk     = ((p_edma_ext_fifo_interface == 1) | soft_config_fifo_en)
                                                                                              
1401                                                 ? tx_mac_ok_pclk
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1509         assign clks_in_800 = (speed_mode[3])         ? 8'd249:  // 312.5MHz tx_clk (3.2ns period)
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
1510                              (speed_mode[1])         ? 8'd99:   // 125MHz tx_clk (8ns period)
                                                          <font color = "red">-2-</font>  
                                                          <font color = "red">==></font>  
1511                              (speed_mode == 4'b0001) ? 8'd19:   // 25Mhz tx_clk (40ns period)
                                                          <font color = "green">-3-</font>  
                                                          <font color = "green">==></font>  
1512                              (speed_mode == 4'b0101) ? 8'd09:   // 12.5Mhz tx_clk (80ns period)
                                                          <font color = "red">-4-</font>  
                                                          <font color = "red">==></font>  
1513                              (speed_mode == 4'b0000) ? 8'd01:   // 2.5Mhz tx_clk (400ns period)
                                                          <font color = "red">-5-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1611           assign tx_ok_mod_pclk = ((int_moderation[31:16] == 16'h0000)  | (tx_int_mod_thresh == 8'h01)) ? tx_ok_pclk : tx_ok_mod_pulse;
                                                                                                             <font color = "red">-1-</font>  
                                                                                                             <font color = "green">==></font>  
                                                                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1763           assign rx_ok_mod_pclk = ((int_moderation[15:0] == 16'h0000) | (rx_int_mod_thresh == 8'h01)) ? rx_ok_pclk : rx_ok_mod_pulse;
                                                                                                           <font color = "red">-1-</font>  
                                                                                                           <font color = "green">==></font>  
                                                                                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1416             assign rx_ok_pclk     = soft_config_fifo_en ? (rx_frame_rxed_ok & rx_end_frame_pulse) : (rx_dma_complete_ok & update_rx_dma_status);
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1417             assign rx_mac_ok_pclk = soft_config_fifo_en ?  rx_ok_pclk : (rx_frame_rxed_ok & rx_end_frame_pulse);
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1882           assign tsu_timer_cmp_tog_cmb = tsu_timer_cmp_val ? (~tsu_timer_cmp_tog) : tsu_timer_cmp_tog;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2244           assign dpram_fill_lvl_pclk  = sel_dpram_fill_lvl_dbg[0] ? tx_dpram_fill_lvl_pad_pclk
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
900             if (~n_preset)
                <font color = "green">-1-</font>  
901               rx_status_wr_tog   <= 1'b0;
           <font color = "green">       ==></font>
902             else
903               begin
904                 // send toggle back to RX block
905                 if (ok_to_update_rx_stats)
                    <font color = "green">-2-</font>  
906                   rx_status_wr_tog <= ~rx_status_wr_tog;
           <font color = "green">           ==></font>
907                 else
908                   rx_status_wr_tog <= rx_status_wr_tog;
           <font color = "green">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
995             if (~n_preset)
                <font color = "green">-1-</font>  
996               tx_status_wr_tog <= 1'b0;
           <font color = "green">       ==></font>
997             else
998               begin
999                 // send toggle back to TX block
1000                if ((p_edma_tx_pkt_buffer == 1'b1 && tx_end_frame_pulse)     |
                    <font color = "green">-2-</font>  
1001                    (p_edma_tx_pkt_buffer == 1'b0 && ok_to_update_tx_stats)  |
1002                     tx_coll_occ_pclk)
1003                  tx_status_wr_tog <= ~tx_status_wr_tog;
           <font color = "green">           ==></font>
1004                else
1005                  tx_status_wr_tog <= tx_status_wr_tog;
           <font color = "green">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1043           if (p_edma_tx_pkt_buffer == 1'b1)
               <font color = "red">-1-</font>  
1044           begin
1045             tx_bytes_pclk        = tx_bytes_in_frame & {14{ok_to_update_tx_stats}};
1046             tx_broadcast_pclk    = soft_config_fifo_en ? (tx_broadcast_frame    & ok_to_update_tx_stats)  :(tx_broadcast_frame   & tx_end_frame_pulse);
                                                            <font color = "red">-2-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1047             tx_multicast_pclk    = soft_config_fifo_en ? (tx_multicast_frame    & ok_to_update_tx_stats)  :(tx_multicast_frame   & tx_end_frame_pulse);
                                                            <font color = "red">-3-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1048             tx_single_col_pclk   = soft_config_fifo_en ? (tx_single_coll_frame  & ok_to_update_tx_stats)  :(tx_single_coll_frame  & tx_end_frame_pulse);
                                                            <font color = "red">-4-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1049             tx_multi_col_pclk    = soft_config_fifo_en ? (tx_multi_coll_frame   & ok_to_update_tx_stats)  :(tx_multi_coll_frame   & tx_end_frame_pulse);
                                                            <font color = "red">-5-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1050             tx_deferred_pclk     = soft_config_fifo_en ? (tx_deferred_tx_frame  & ok_to_update_tx_stats)  :(tx_deferred_tx_frame    & tx_end_frame_pulse);
                                                            <font color = "red">-6-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1051             tx_crs_err_pclk      = soft_config_fifo_en ? (tx_crs_error_frame    & ok_to_update_tx_stats)  :(tx_crs_error_frame     & tx_end_frame_pulse);
                                                            <font color = "red">-7-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1052             tx_pause_ok_pclk     = soft_config_fifo_en ? (tx_pause_frame_txed   & ok_to_update_tx_stats)  :(tx_pause_frame_txed    & tx_end_frame_pulse);
                                                            <font color = "red">-8-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1053             tx_pfc_pause_ok_pclk = soft_config_fifo_en ? (tx_pfc_pause_frame_txed & ok_to_update_tx_stats):(tx_pfc_pause_frame_txed & tx_end_frame_pulse);
                                                            <font color = "red">-9-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1054             tx_late_col_mac_pclk = soft_config_fifo_en ? (tx_late_coll_frame   & ok_to_update_tx_stats)   :(tx_late_coll_frame  & tx_end_frame_pulse);
                                                            <font color = "red">-10-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1055             tx_late_col_pclk     = soft_config_fifo_en ? (tx_late_coll_frame   & ok_to_update_tx_stats)   :(tx_dma_late_col & update_tx_dma_status);
                                                            <font color = "red">-11-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1056             tx_toomanyretry_pclk = soft_config_fifo_en ? (tx_too_many_retries  & ok_to_update_tx_stats)   :(tx_dma_toomanyretry  & update_tx_dma_status);
                                                            <font color = "red">-12-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1057             tx_underrun_pclk     = soft_config_fifo_en ? (tx_underflow_frame   & ok_to_update_tx_stats)   :(tx_dma_underflow  & update_tx_dma_status);
                                                            <font color = "red">-13-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
1058           end
1059           else
1060           begin
1061             tx_bytes_pclk        = tx_bytes_in_frame;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1091             if (~n_preset)
                 <font color = "green">-1-</font>  
1092                begin
1093                   tx_pause_tog_del   <= 1'b0;
           <font color = "green">            ==></font>
1094                end
1095             else
1096                begin
1097                   tx_pause_tog_del   <= tx_pause_tog_sync;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1113             if (~n_preset)
                 <font color = "green">-1-</font>  
1114                begin
1115                   tx_pause_time_pclk  <= 16'h0000;
           <font color = "green">            ==></font>
1116                end
1117             else
1118                begin
1119                   // sample synchronising flop when edge detected on handshake
1120                   if (tx_pause_tog_edge)
                       <font color = "red">-2-</font>  
1121                      tx_pause_time_pclk  <= tx_pause_time;
           <font color = "red">               ==></font>
1122                   else
1123                      tx_pause_time_pclk  <= tx_pause_time_pclk;
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1162             if (~n_preset)
                 <font color = "green">-1-</font>  
1163                begin
1164                   rx_dma_stat_capt_tog <= 1'b0;
           <font color = "green">            ==></font>
1165                end
1166             else
1167                begin
1168       
1169                   // send toggle back to DMA RX block
1170                   if ((p_edma_rx_pkt_buffer == 1'b1 && update_rx_dma_status) ||
                       <font color = "green">-2-</font>  
1171                       (p_edma_rx_pkt_buffer == 1'b0 && ok_to_update_rx_stats))
1172                      rx_dma_stat_capt_tog <= ~rx_dma_stat_capt_tog;
           <font color = "green">               ==></font>
1173                   else
1174                      rx_dma_stat_capt_tog <= rx_dma_stat_capt_tog;
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1250              if (~n_preset)
                  <font color = "green">-1-</font>  
1251                begin
1252                   tx_dma_stat_capt_tog <= 1'b0;
           <font color = "green">            ==></font>
1253                end
1254             else
1255                begin
1256                   // send toggle back to DMA RX block
1257                   if ((p_edma_tx_pkt_buffer == 1'b1 && update_tx_dma_status) ||
                       <font color = "green">-2-</font>  
1258                       (p_edma_tx_pkt_buffer == 1'b0 && ok_to_update_tx_stats))
1259                      tx_dma_stat_capt_tog <= ~tx_dma_stat_capt_tog;
           <font color = "green">               ==></font>
1260                   else
1261                      tx_dma_stat_capt_tog <= tx_dma_stat_capt_tog;
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1309             if (~n_preset)
                 <font color = "green">-1-</font>  
1310                begin
1311                   tx_dma_descr_ptr_pclk      <= 32'd0;
           <font color = "green">            ==></font>
1312                   rx_dma_descr_ptr_pclk      <= 32'd0;
1313                   new_transmit_q_ptr_d1      <= 1'b0;
1314                   new_receive_q_ptr_d1       <= 1'b0;
1315                end
1316             else
1317                begin
1318       
1319                   // detect toggle signals to update counts from hclk
1320       
1321                   new_receive_q_ptr_d1       <= new_receive_q_ptr;
1322                   new_transmit_q_ptr_d1      <= new_transmit_q_ptr;
1323       
1324       
1325                   // If new transmit queue pointer written, update with new value
1326                   if (new_transmit_q_ptr ^ new_transmit_q_ptr_d1)
                       <font color = "green">-2-</font>  
1327                      tx_dma_descr_ptr_pclk  <= tx_dma_descr_base_addr;
           <font color = "green">               ==></font>
1328       
1329                   // If new update seen then load new value
1330                   else if (tx_dma_descr_ptr_tog_edge)
                            <font color = "green">-3-</font>  
1331                      tx_dma_descr_ptr_pclk  <= tx_dma_descr_ptr;
           <font color = "green">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1332       
1333       
1334                   // If new receive queue pointer written, update with new value
1335                   if (new_receive_q_ptr ^ new_receive_q_ptr_d1)
                       <font color = "green">-4-</font>  
1336                      rx_dma_descr_ptr_pclk  <= rx_dma_descr_base_addr;
           <font color = "green">               ==></font>
1337       
1338                   // If new update seen then load new value
1339                   else if (rx_dma_descr_ptr_tog_edge)
                            <font color = "green">-5-</font>  
1340                      rx_dma_descr_ptr_pclk  <= rx_dma_descr_ptr;
           <font color = "green">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1486             if(~n_txreset)
                 <font color = "green">-1-</font>  
1487                tx_frame_txed_ok_del <= 1'b0;
           <font color = "green">         ==></font>
1488             else
1489                tx_frame_txed_ok_del <= tx_frame_txed_ok;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1519              if (~n_txreset)
                  <font color = "green">-1-</font>  
1520                 begin
1521                    tx_cnt_800 <= 8'h00;
           <font color = "green">             ==></font>
1522                    tx_int_mod <= 8'h00;
1523                 end
1524              else if ((tx_int_moderation == 8'h00) || tx_th_mod_complete)
                       <font color = "red">-2-</font>  
1525                 // no interrupt moderation when tx_int_moderation is zero and reset if thresh-hold based moderation completes
1526                 begin
1527                    tx_cnt_800 <= 8'h00;
           <font color = "green">             ==></font>
1528                    tx_int_mod <= 8'h00;
1529                 end
1530              else if ((tx_cnt_800 == clks_in_800) && (tx_int_mod != 8'h00))
                       <font color = "red">-3-</font>  
1531                 // count down tx_int_mod every 800 nanoseconds and assert tx_tb_mod_complete when it reaches zero
1532                 begin
1533                    tx_cnt_800 <= 8'h00;
           <font color = "red">             ==></font>
1534                    tx_int_mod <= tx_int_mod - 1'b1;
1535                 end
1536              else if ((tx_ok_txclk) && (tx_int_mod == 8'h00))
                       <font color = "red">-4-</font>  
1537                 // set tx_int_mod to value in tx_int_moderation on transmit event
1538                 begin
1539                    tx_cnt_800 <= 8'h00;
           <font color = "red">             ==></font>
1540                    tx_int_mod <= tx_int_moderation;
1541                 end
1542              else if (tx_int_mod != 8'h00)
                       <font color = "red">-5-</font>  
1543                 begin
1544                    tx_cnt_800 <= tx_cnt_800 + 1'b1;
           <font color = "red">             ==></font>
1545                    tx_int_mod <= tx_int_mod;
1546                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1555              if (~n_txreset)
                  <font color = "green">-1-</font>  
1556                 begin
1557                    tx_int_mod_th <= 8'h00;
           <font color = "green">             ==></font>
1558                 end
1559              else if ((tx_int_mod_thresh == 8'h00) || tx_tb_mod_complete)
                       <font color = "red">-2-</font>  
1560                 // no interrupt moderation when tx_int_mod_thresh is zero and reset if time-based moderation completes
1561                 begin
1562                    tx_int_mod_th <= 8'h00;
           <font color = "green">             ==></font>
1563                 end
1564              else if ((tx_ok_txclk) && (tx_int_mod_th != 8'h00))
                       <font color = "red">-3-</font>  
1565                 // count down tx_int_mod_th with every transmit interrupt and assert tx_th_mod_complete when it reaches zero
1566                 begin
1567                    tx_int_mod_th <= tx_int_mod_th - 1'b1;
           <font color = "red">             ==></font>
1568                 end
1569              else if ((tx_ok_txclk) && (tx_int_mod_th == 8'h00))
                       <font color = "red">-4-</font>  
1570                 // set tx_int_mod_th to value in tx_int_mod_thresh on transmit event
1571                 begin
1572                    tx_int_mod_th <= tx_int_mod_thresh - 1'b1;  // needs to be one less because we have already transmitted a frame
           <font color = "red">             ==></font>
1573                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1584              if (~n_txreset)
                  <font color = "green">-1-</font>  
1585                 begin
1586                    tx_ok_mod_tog <= 1'b0;
           <font color = "green">             ==></font>
1587                 end
1588              else if (tx_tb_mod_complete || tx_th_mod_complete)
                       <font color = "red">-2-</font>  
1589                 // generate toggle
1590                 begin
1591                    tx_ok_mod_tog <= ~tx_ok_mod_tog;
           <font color = "red">             ==></font>
1592                 end
1593              else
1594                 begin
1595                    tx_ok_mod_tog <= tx_ok_mod_tog;
           <font color = "green">             ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1670              if (~n_txreset)
                  <font color = "green">-1-</font>  
1671                 begin
1672                    rx_cnt_800 <= 8'h00;
           <font color = "green">             ==></font>
1673                    rx_int_mod <= 8'h00;
1674                 end
1675              else if ((rx_int_moderation == 8'h00) || rx_th_mod_complete)
                       <font color = "red">-2-</font>  
1676                 // no interrupt moderation when rx_int_moderation is zero and reset if thresh-hold based moderation completes
1677                 begin
1678                    rx_cnt_800 <= 8'h00;
           <font color = "green">             ==></font>
1679                    rx_int_mod <= 8'h00;
1680                 end
1681              else if ((rx_cnt_800 == clks_in_800) && (rx_int_mod != 8'h00))
                       <font color = "red">-3-</font>  
1682                 // count down rx_int_mod every 800 nanoseconds and toggle rx_tb_mod_complete when it reaches zero
1683                 begin
1684                    rx_cnt_800 <= 8'h00;
           <font color = "red">             ==></font>
1685                    rx_int_mod <= rx_int_mod - 1'b1;
1686                 end
1687              else if ((rx_ok_txclk) && (rx_int_mod == 8'h00))
                       <font color = "red">-4-</font>  
1688                 // set rx_int_mod to value in rx_int_moderation on receive event
1689                 begin
1690                    rx_cnt_800 <= 8'h00;
           <font color = "red">             ==></font>
1691                    rx_int_mod <= rx_int_moderation;
1692                 end
1693              else if (rx_int_mod != 8'h00)
                       <font color = "red">-5-</font>  
1694                 begin
1695                    rx_cnt_800 <= rx_cnt_800 + 1'b1;
           <font color = "red">             ==></font>
1696                    rx_int_mod <= rx_int_mod;
1697                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1706              if (~n_txreset)
                  <font color = "green">-1-</font>  
1707                 begin
1708                    rx_int_mod_th <= 8'h00;
           <font color = "green">             ==></font>
1709                 end
1710              else if ((rx_int_mod_thresh == 8'h00) || rx_tb_mod_complete)
                       <font color = "red">-2-</font>  
1711                 // no interrupt moderation when rx_int_mod_thresh is zero and reset if time-based moderation completes
1712                 begin
1713                    rx_int_mod_th <= 8'h00;
           <font color = "green">             ==></font>
1714                 end
1715              else if ((rx_ok_txclk) && (rx_int_mod_th != 8'h00))
                       <font color = "red">-3-</font>  
1716                 // count down rx_int_mod_th with every receive interrupt and assert rx_th_mod_complete when it reaches zero
1717                 begin
1718                    rx_int_mod_th <= rx_int_mod_th - 1'b1;
           <font color = "red">             ==></font>
1719                 end
1720              else if ((rx_ok_txclk) && (rx_int_mod_th == 8'h00))
                       <font color = "red">-4-</font>  
1721                 // set rx_int_mod_th to value in rx_int_mod_thresh on receive event
1722                 begin
1723                    rx_int_mod_th <= rx_int_mod_thresh - 1'b1;  // needs to be one less because we have already received a frame
           <font color = "red">             ==></font>
1724                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1735              if (~n_txreset)
                  <font color = "green">-1-</font>  
1736                 begin
1737                    rx_ok_mod_tog <= 1'b0;
           <font color = "green">             ==></font>
1738                 end
1739              else if (rx_tb_mod_complete || rx_th_mod_complete)
                       <font color = "red">-2-</font>  
1740                 // generate toggle
1741                 begin
1742                    rx_ok_mod_tog <= ~rx_ok_mod_tog;
           <font color = "red">             ==></font>
1743                 end
1744              else
1745                 begin
1746                    rx_ok_mod_tog <= rx_ok_mod_tog;
           <font color = "green">             ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1798             if (~n_preset)
                 <font color = "green">-1-</font>  
1799                begin
1800                   ptp_sync_tx_int      <= 1'b0;
           <font color = "green">            ==></font>
1801                   ptp_del_tx_int       <= 1'b0;
1802                   ptp_pdel_req_tx_int  <= 1'b0;
1803                   ptp_pdel_resp_tx_int <= 1'b0;
1804                   ptp_sync_rx_int      <= 1'b0;
1805                   ptp_del_rx_int       <= 1'b0;
1806                   ptp_pdel_req_rx_int  <= 1'b0;
1807                   ptp_pdel_resp_rx_int <= 1'b0;
1808                end
1809             else
1810                begin
1811                   // interrupt signals are set with rising edge of sync_frame_tx,
1812                   // sync_frame_rx, delay_req_tx or delay_req_rx, reset after ahp read
1813                   // interrupt status register
1814                   if (sync_frame_tx_pulse)
                       <font color = "red">-2-</font>  
1815                      ptp_sync_tx_int <= 1'b1;
           <font color = "red">               ==></font>
1816                   else if (ptp_sync_tx_int)
                            <font color = "red">-3-</font>  
1817                      ptp_sync_tx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1818       
1819                   if (delay_req_tx_pulse)
                       <font color = "red">-4-</font>  
1820                      ptp_del_tx_int <= 1'b1;
           <font color = "red">               ==></font>
1821                   else if (ptp_del_tx_int)
                            <font color = "red">-5-</font>  
1822                      ptp_del_tx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1823                   if (sync_frame_rx_pulse)
                       <font color = "red">-6-</font>  
1824                      ptp_sync_rx_int <= 1'b1;
           <font color = "red">               ==></font>
1825                   else if (ptp_sync_rx_int)
                            <font color = "red">-7-</font>  
1826                      ptp_sync_rx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1827       
1828                   if (delay_req_rx_pulse)
                       <font color = "red">-8-</font>  
1829                      ptp_del_rx_int <= 1'b1;
           <font color = "red">               ==></font>
1830                   else if (ptp_del_rx_int)
                            <font color = "red">-9-</font>  
1831                      ptp_del_rx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1832       
1833                   // interrupt signals are set with rising edge of pdelay_req_tx,
1834                   // pdelay_req_rx, pdelay_resp_tx or pdelay_resp_rx, reset after
1835                   // ahp read interrupt status register
1836                   if (pdelay_req_tx_pulse)
                       <font color = "red">-10-</font>  
1837                      ptp_pdel_req_tx_int <= 1'b1;
           <font color = "red">               ==></font>
1838                   else if (ptp_pdel_req_tx_int)
                            <font color = "red">-11-</font>  
1839                      ptp_pdel_req_tx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1840       
1841                   if (pdelay_resp_tx_pulse)
                       <font color = "red">-12-</font>  
1842                      ptp_pdel_resp_tx_int <= 1'b1;
           <font color = "red">               ==></font>
1843                   else if (ptp_pdel_resp_tx_int)
                            <font color = "red">-13-</font>  
1844                      ptp_pdel_resp_tx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1845       
1846                   if (pdelay_req_rx_pulse)
                       <font color = "red">-14-</font>  
1847                      ptp_pdel_req_rx_int <= 1'b1;
           <font color = "red">               ==></font>
1848                   else if (ptp_pdel_req_rx_int)
                            <font color = "red">-15-</font>  
1849                      ptp_pdel_req_rx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
1850       
1851                   if (pdelay_resp_rx_pulse)
                       <font color = "red">-16-</font>  
1852                      ptp_pdel_resp_rx_int <= 1'b1;
           <font color = "red">               ==></font>
1853                   else if (ptp_pdel_resp_rx_int)
                            <font color = "red">-17-</font>  
1854                      ptp_pdel_resp_rx_int <= 1'b0;
           <font color = "red">               ==></font>
                          MISSING_ELSE
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2082             if (~n_preset)
                 <font color = "green">-1-</font>  
2083                begin
2084                   lpi_indicate_del   <= 1'b0;
           <font color = "green">            ==></font>
2085                end
2086             else
2087                begin
2088                   lpi_indicate_del   <= lpi_indicate_pclk;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1885              if (~n_tsureset)
                  <font color = "green">-1-</font>  
1886                 begin
1887                    tsu_timer_cmp_tog <= 1'b0;
           <font color = "green">             ==></font>
1888                 end
1889              else
1890                 begin
1891                    tsu_timer_cmp_tog <= tsu_timer_cmp_tog_cmb;
           <font color = "green">             ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1908              if (~n_preset)
                  <font color = "green">-1-</font>  
1909                 begin
1910                    timer_cmp_val_int_r   <= 1'b0;
           <font color = "green">             ==></font>
1911                 end
1912              else
1913                 begin
1914                    // interrupt signal is set with rising edge of tsu_timer_cmp_val,
1915                    if (timer_cmp_val_pulse)
                        <font color = "red">-2-</font>  
1916                       timer_cmp_val_int_r <= 1'b1;
           <font color = "red">                ==></font>
1917                    else if (timer_cmp_val_int)
                             <font color = "red">-3-</font>  
1918                       timer_cmp_val_int_r <= 1'b0;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2024                 if (~n_preset)
                     <font color = "green">-1-</font>  
2025                    begin
2026                       tsu_sec_incr_reg   <= 1'b0;
           <font color = "green">                ==></font>
2027                    end
2028                 else
2029                    begin
2030                       tsu_sec_incr_reg   <= tsu_sec_incr;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_pclk_syncs">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
