/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  reg [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[38] ? in_data[53] : in_data[73];
  assign celloutsig_0_7z = celloutsig_0_2z ? celloutsig_0_0z : _00_;
  assign celloutsig_0_1z = in_data[7] ? in_data[43] : celloutsig_0_0z;
  assign celloutsig_1_9z = celloutsig_1_3z[1] ? celloutsig_1_1z : celloutsig_1_8z[6];
  assign celloutsig_1_12z = in_data[133] ? celloutsig_1_0z : celloutsig_1_4z[1];
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_0z } + { in_data[168:166], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z + celloutsig_1_3z;
  reg [14:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 15'h0000;
    else _09_ <= { in_data[24:11], celloutsig_0_1z };
  assign { _01_[14:5], _00_, _01_[3:0] } = _09_;
  assign celloutsig_1_2z = in_data[160:156] / { 1'h1, in_data[124:123], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[106:101], celloutsig_1_1z } / { 1'h1, celloutsig_1_4z[2:1], celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_12z } / { 1'h1, celloutsig_1_8z[9:7], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[76:71] === _01_[11:6];
  assign celloutsig_0_4z = _01_[9:6] && in_data[84:81];
  assign celloutsig_0_13z = { celloutsig_0_8z[2:1], celloutsig_0_11z, celloutsig_0_6z } && { celloutsig_0_12z[3:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = ! { in_data[150:142], celloutsig_1_15z };
  assign celloutsig_0_2z = ! in_data[59:42];
  assign celloutsig_1_1z = { in_data[184:162], celloutsig_1_0z, celloutsig_1_0z } < { in_data[190:168], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_2z[3:1], celloutsig_1_1z } < { in_data[99:97], celloutsig_1_9z };
  assign celloutsig_0_11z = celloutsig_0_7z & ~(celloutsig_0_7z);
  assign celloutsig_1_0z = in_data[109] & ~(in_data[98]);
  assign celloutsig_1_16z = celloutsig_1_0z & ~(celloutsig_1_15z);
  assign celloutsig_0_9z = { celloutsig_0_5z[11:3], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } != { in_data[89:73], celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4], celloutsig_1_4z } != celloutsig_1_2z;
  assign celloutsig_0_5z = - { _01_[12:5], _00_, _01_[3:1], celloutsig_0_4z };
  assign celloutsig_0_8z = - in_data[20:17];
  assign celloutsig_1_11z = ^ { celloutsig_1_4z[1], celloutsig_1_3z };
  assign celloutsig_1_14z = ^ in_data[152:114];
  assign celloutsig_1_15z = ^ celloutsig_1_4z[2:0];
  assign celloutsig_0_12z = { _01_[6:5], _00_, _01_[3], celloutsig_0_0z } >>> { _01_[9:6], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[132:127], celloutsig_1_5z } >>> { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } - { celloutsig_1_2z[3:0], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_5z[10:0], celloutsig_0_6z } - { _01_[8:5], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_6z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_6z = { celloutsig_1_5z[6:2], celloutsig_1_2z, celloutsig_1_1z };
  assign _01_[4] = _00_;
  assign { out_data[144:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
