Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 17 05:22:53 2023
| Host         : H370HD3 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_zedboard_timing_summary_routed.rpt -pb top_zedboard_timing_summary_routed.pb -rpx top_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zedboard
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.685        0.000                      0                10586        0.076        0.000                      0                10586        3.000        0.000                       0                  2500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_main_clk       {0.000 10.000}     20.000          50.000          
  clkfbout_main_clk  {0.000 10.000}     20.000          50.000          
  pixelclk_main_clk  {0.000 21.053}     42.105          23.750          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_main_clk             3.685        0.000                      0                 6877        0.140        0.000                      0                 6877        9.020        0.000                       0                  2337  
  clkfbout_main_clk                                                                                                                                                   17.845        0.000                       0                     3  
  pixelclk_main_clk       28.974        0.000                      0                 1544        0.076        0.000                      0                 1544       20.553        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_main_clk       clk_main_clk             8.326        0.000                      0                 2165        0.764        0.000                      0                 2165  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   U_main_clk/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_clk
  To Clock:  clk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 0.670ns (4.397%)  route 14.569ns (95.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         12.083    20.654    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.619    25.102    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.381    
                         clock uncertainty           -0.097    25.284    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.339    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.339    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        15.106ns  (logic 0.670ns (4.435%)  route 14.436ns (95.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 25.103 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         11.950    20.521    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y0          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.620    25.103    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.340    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                         -20.521    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.697ns  (logic 0.670ns (4.559%)  route 14.027ns (95.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 25.098 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         11.542    20.113    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.615    25.098    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.377    
                         clock uncertainty           -0.097    25.280    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.335    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.335    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 0.670ns (4.587%)  route 13.936ns (95.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 25.093 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         11.451    20.022    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.610    25.093    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.372    
                         clock uncertainty           -0.097    25.275    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.330    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.330    
                         arrival time                         -20.022    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.400ns  (logic 0.670ns (4.653%)  route 13.730ns (95.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 25.088 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         11.245    19.816    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.605    25.088    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.367    
                         clock uncertainty           -0.097    25.270    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.325    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                         -19.816    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x22/data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.931ns  (logic 4.445ns (29.771%)  route 10.486ns (70.229%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.930     5.693    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.147 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.897    10.043    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[71].ram.ram_douta[4]
    SLICE_X32Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.167 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.167    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20_n_0
    SLICE_X32Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    10.414 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.414    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X32Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    10.512 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.279    12.792    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.319    13.111 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    13.323 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.456    15.779    u_top_core/u_top_execute/data[11]_i_5_0[6]
    SLICE_X87Y77         LUT6 (Prop_lut6_I2_O)        0.299    16.078 r  u_top_core/u_top_execute/data[7]_i_11/O
                         net (fo=1, routed)           0.405    16.483    u_top_core/u_top_execute/data[7]_i_11_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.607 r  u_top_core/u_top_execute/data[7]_i_6/O
                         net (fo=2, routed)           0.781    17.388    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X87Y73         LUT5 (Prop_lut5_I4_O)        0.118    17.506 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=2, routed)           0.470    17.976    u_top_core/u_top_execute/func_mem_out_return[1]
    SLICE_X88Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.302 r  u_top_core/u_top_execute/data[31]_i_3/O
                         net (fo=1, routed)           0.541    18.844    u_top_core/u_top_memoryaccess/func_mem_out_return[2]
    SLICE_X90Y71         LUT6 (Prop_lut6_I2_O)        0.124    18.968 r  u_top_core/u_top_memoryaccess/data[31]_i_2/O
                         net (fo=31, routed)          1.656    20.624    u_top_core/u_register_file/x22/rddata_wr[31]
    SLICE_X56Y75         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.523    25.005    u_top_core/u_register_file/x22/CLK
    SLICE_X56Y75         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[31]/C
                         clock pessimism              0.294    25.299    
                         clock uncertainty           -0.097    25.202    
    SLICE_X56Y75         FDCE (Setup_fdce_C_D)       -0.061    25.141    u_top_core/u_register_file/x22/data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.141    
                         arrival time                         -20.624    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x31/data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.821ns  (logic 4.445ns (29.991%)  route 10.376ns (70.009%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 24.934 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.930     5.693    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.147 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.897    10.043    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[71].ram.ram_douta[4]
    SLICE_X32Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.167 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.167    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20_n_0
    SLICE_X32Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    10.414 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.414    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X32Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    10.512 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.279    12.792    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.319    13.111 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    13.323 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.456    15.779    u_top_core/u_top_execute/data[11]_i_5_0[6]
    SLICE_X87Y77         LUT6 (Prop_lut6_I2_O)        0.299    16.078 r  u_top_core/u_top_execute/data[7]_i_11/O
                         net (fo=1, routed)           0.405    16.483    u_top_core/u_top_execute/data[7]_i_11_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.607 r  u_top_core/u_top_execute/data[7]_i_6/O
                         net (fo=2, routed)           0.781    17.388    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X87Y73         LUT5 (Prop_lut5_I4_O)        0.118    17.506 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=2, routed)           0.470    17.976    u_top_core/u_top_execute/func_mem_out_return[1]
    SLICE_X88Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.302 r  u_top_core/u_top_execute/data[31]_i_3/O
                         net (fo=1, routed)           0.541    18.844    u_top_core/u_top_memoryaccess/func_mem_out_return[2]
    SLICE_X90Y71         LUT6 (Prop_lut6_I2_O)        0.124    18.968 r  u_top_core/u_top_memoryaccess/data[31]_i_2/O
                         net (fo=31, routed)          1.547    20.514    u_top_core/u_register_file/x31/rddata_wr[31]
    SLICE_X53Y74         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.452    24.934    u_top_core/u_register_file/x31/CLK
    SLICE_X53Y74         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[31]/C
                         clock pessimism              0.294    25.228    
                         clock uncertainty           -0.097    25.131    
    SLICE_X53Y74         FDCE (Setup_fdce_C_D)       -0.067    25.064    u_top_core/u_register_file/x31/data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -20.514    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.864ns  (logic 4.445ns (29.905%)  route 10.419ns (70.095%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.930     5.693    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.147 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.897    10.043    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[71].ram.ram_douta[4]
    SLICE_X32Y108        LUT6 (Prop_lut6_I1_O)        0.124    10.167 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.167    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_20_n_0
    SLICE_X32Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    10.414 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.414    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X32Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    10.512 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.279    12.792    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.319    13.111 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    13.323 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           2.456    15.779    u_top_core/u_top_execute/data[11]_i_5_0[6]
    SLICE_X87Y77         LUT6 (Prop_lut6_I2_O)        0.299    16.078 r  u_top_core/u_top_execute/data[7]_i_11/O
                         net (fo=1, routed)           0.405    16.483    u_top_core/u_top_execute/data[7]_i_11_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.607 r  u_top_core/u_top_execute/data[7]_i_6/O
                         net (fo=2, routed)           0.781    17.388    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X87Y73         LUT5 (Prop_lut5_I4_O)        0.118    17.506 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=2, routed)           0.470    17.976    u_top_core/u_top_execute/func_mem_out_return[1]
    SLICE_X88Y73         LUT6 (Prop_lut6_I0_O)        0.326    18.302 r  u_top_core/u_top_execute/data[31]_i_3/O
                         net (fo=1, routed)           0.541    18.844    u_top_core/u_top_memoryaccess/func_mem_out_return[2]
    SLICE_X90Y71         LUT6 (Prop_lut6_I2_O)        0.124    18.968 r  u_top_core/u_top_memoryaccess/data[31]_i_2/O
                         net (fo=31, routed)          1.589    20.556    u_top_core/u_register_file/x16/rddata_wr[31]
    SLICE_X57Y75         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.523    25.005    u_top_core/u_register_file/x16/CLK
    SLICE_X57Y75         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[31]/C
                         clock pessimism              0.294    25.299    
                         clock uncertainty           -0.097    25.202    
    SLICE_X57Y75         FDCE (Setup_fdce_C_D)       -0.058    25.144    u_top_core/u_register_file/x16/data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.144    
                         arrival time                         -20.556    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.310ns  (logic 0.670ns (4.682%)  route 13.640ns (95.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 25.091 - 20.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.653     5.415    u_top_core/u_top_execute/CLK
    SLICE_X46Y57         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     5.933 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=97, routed)          2.485     8.419    u_top_core/u_top_execute/D[16]
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.152     8.571 r  u_top_core/u_top_execute/U_ram_i_32/O
                         net (fo=88, routed)         11.155    19.726    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.608    25.091    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.370    
                         clock uncertainty           -0.097    25.273    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.945    24.328    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.328    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.751ns  (logic 4.244ns (28.771%)  route 10.507ns (71.229%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.930     5.693    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.147 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.055    10.202    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[71].ram.ram_douta[8]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    10.326 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    10.326    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_20_n_0
    SLICE_X32Y111        MUXF7 (Prop_muxf7_I1_O)      0.247    10.573 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.573    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_9_n_0
    SLICE_X32Y111        MUXF8 (Prop_muxf8_I0_O)      0.098    10.671 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.486    13.157    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.319    13.476 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.476    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X32Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    13.685 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.285    15.970    u_top_core/u_top_execute/data[11]_i_5_0[10]
    SLICE_X91Y73         LUT6 (Prop_lut6_I4_O)        0.297    16.267 r  u_top_core/u_top_execute/data[11]_i_7/O
                         net (fo=1, routed)           0.403    16.670    u_top_core/u_top_execute/data[11]_i_7_n_0
    SLICE_X91Y73         LUT5 (Prop_lut5_I0_O)        0.124    16.794 r  u_top_core/u_top_execute/data[11]_i_5/O
                         net (fo=2, routed)           0.617    17.411    u_top_core/u_top_execute/data[11]_i_5_n_0
    SLICE_X90Y74         LUT4 (Prop_lut4_I2_O)        0.124    17.535 r  u_top_core/u_top_execute/data[3]_i_6/O
                         net (fo=1, routed)           0.524    18.059    u_top_core/u_top_execute/data[3]_i_6_n_0
    SLICE_X88Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.183 r  u_top_core/u_top_execute/data[3]_i_2/O
                         net (fo=1, routed)           0.806    18.989    u_top_core/u_top_memoryaccess/data_reg[3]
    SLICE_X87Y61         LUT5 (Prop_lut5_I2_O)        0.124    19.113 r  u_top_core/u_top_memoryaccess/data[3]_i_1/O
                         net (fo=31, routed)          1.331    20.444    u_top_core/u_register_file/x16/rddata_wr[3]
    SLICE_X65Y54         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.544    25.026    u_top_core/u_register_file/x16/CLK
    SLICE_X65Y54         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[3]/C
                         clock pessimism              0.294    25.320    
                         clock uncertainty           -0.097    25.223    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)       -0.103    25.120    u_top_core/u_register_file/x16/data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                  4.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_top_core/u_top_fetch/program_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_fetch/latch_fetch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.583     1.530    u_top_core/u_top_fetch/CLK
    SLICE_X85Y61         FDCE                                         r  u_top_core/u_top_fetch/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_top_core/u_top_fetch/program_counter_reg[0]/Q
                         net (fo=1, routed)           0.058     1.729    u_top_core/u_top_fetch/program_counter[0]
    SLICE_X84Y61         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.852     2.046    u_top_core/u_top_fetch/CLK
    SLICE_X84Y61         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[0]/C
                         clock pessimism             -0.503     1.543    
    SLICE_X84Y61         FDCE (Hold_fdce_C_D)         0.046     1.589    u_top_core/u_top_fetch/latch_fetch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.938%)  route 0.111ns (44.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.578     1.525    u_top_core/u_top_execute/CLK
    SLICE_X81Y68         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  u_top_core/u_top_execute/latch_execute_reg[121]/Q
                         net (fo=1, routed)           0.111     1.777    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[100]
    SLICE_X82Y68         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.845     2.039    u_top_core/u_top_memoryaccess/CLK
    SLICE_X82Y68         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[121]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X82Y68         FDCE (Hold_fdce_C_D)         0.076     1.634    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.703%)  route 0.112ns (44.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.578     1.525    u_top_core/u_top_execute/CLK
    SLICE_X81Y68         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  u_top_core/u_top_execute/latch_execute_reg[120]/Q
                         net (fo=1, routed)           0.112     1.778    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[99]
    SLICE_X82Y67         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.846     2.040    u_top_core/u_top_memoryaccess/CLK
    SLICE_X82Y67         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[120]/C
                         clock pessimism             -0.481     1.559    
    SLICE_X82Y67         FDCE (Hold_fdce_C_D)         0.076     1.635    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_reg_gpio/U_reg00/register_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.769%)  route 0.093ns (33.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.577     1.524    U_localbus/U_top_gpio/U_reg_gpio/U_reg00/CLK
    SLICE_X83Y80         FDCE                                         r  U_localbus/U_top_gpio/U_reg_gpio/U_reg00/register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.141     1.665 f  U_localbus/U_top_gpio/U_reg_gpio/U_reg00/register_reg[2]/Q
                         net (fo=14, routed)          0.093     1.758    U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/Q[2]
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count[2]_i_1__2_n_0
    SLICE_X82Y80         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.844     2.038    U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/CLK
    SLICE_X82Y80         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count_reg[2]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X82Y80         FDCE (Hold_fdce_C_D)         0.120     1.657    U_localbus/U_top_gpio/U_fnc_gpio/DeigtalFilter[3].U_dfilter/flt_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_top_core/u_instruction_decode/u_o8/buffer_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.606     1.553    u_top_core/u_instruction_decode/u_o8/CLK
    SLICE_X91Y60         FDCE                                         r  u_top_core/u_instruction_decode/u_o8/buffer_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  u_top_core/u_instruction_decode/u_o8/buffer_reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.807    u_top_core/u_top_execute/latch_execute_reg[127]_0[27]
    SLICE_X93Y60         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.876     2.070    u_top_core/u_top_execute/CLK
    SLICE_X93Y60         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[62]/C
                         clock pessimism             -0.481     1.589    
    SLICE_X93Y60         FDCE (Hold_fdce_C_D)         0.070     1.659    u_top_core/u_top_execute/latch_execute_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_csr/U_reg341/register_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.582     1.529    u_top_core/u_top_memoryaccess/CLK
    SLICE_X84Y62         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[64]/Q
                         net (fo=3, routed)           0.066     1.736    u_top_core/u_top_memoryaccess/alu_out_mw[0]
    SLICE_X85Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  u_top_core/u_top_memoryaccess/register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    u_top_core/u_top_csr/U_reg341/register_reg[31]_0[0]
    SLICE_X85Y62         FDCE                                         r  u_top_core/u_top_csr/U_reg341/register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.850     2.044    u_top_core/u_top_csr/U_reg341/CLK
    SLICE_X85Y62         FDCE                                         r  u_top_core/u_top_csr/U_reg341/register_reg[0]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X85Y62         FDCE (Hold_fdce_C_D)         0.091     1.633    u_top_core/u_top_csr/U_reg341/register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.600     1.547    clk
    SLICE_X95Y70         FDSE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y70         FDSE (Prop_fdse_C_Q)         0.141     1.688 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.099     1.786    cnt[0]
    SLICE_X94Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    p_1_in[5]
    SLICE_X94Y70         FDSE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.868     2.062    clk
    SLICE_X94Y70         FDSE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.502     1.560    
    SLICE_X94Y70         FDSE (Hold_fdse_C_D)         0.121     1.681    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.877%)  route 0.495ns (75.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.557     1.504    u_top_core/u_top_execute/CLK
    SLICE_X42Y58         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  u_top_core/u_top_execute/latch_execute_reg[67]/Q
                         net (fo=133, routed)         0.495     2.163    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y12         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.884     2.079    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     1.827    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.010    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.802%)  route 0.126ns (47.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.578     1.525    u_top_core/u_instruction_decode/u_o3/CLK
    SLICE_X83Y68         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[28]/Q
                         net (fo=8, routed)           0.126     1.792    u_top_core/u_top_execute/latch_execute_reg[127]_0[89]
    SLICE_X81Y68         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X81Y68         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[124]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X81Y68         FDCE (Hold_fdce_C_D)         0.076     1.634    u_top_core/u_top_execute/latch_execute_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.581     1.528    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/CLK
    SLICE_X88Y84         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDCE (Prop_fdce_C_Q)         0.128     1.656 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[1]/Q
                         net (fo=1, routed)           0.059     1.715    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[1]
    SLICE_X89Y84         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.849     2.043    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/CLK
    SLICE_X89Y84         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[1]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X89Y84         FDCE (Hold_fdce_C_D)         0.016     1.557    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y13    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y14    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y6     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y8     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X96Y70    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X96Y70    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X95Y70    cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X95Y70    cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X96Y70    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X96Y70    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X95Y70    cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X95Y70    cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X94Y70    cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk
  To Clock:  clkfbout_main_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   U_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelclk_main_clk
  To Clock:  pixelclk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.974ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 0.456ns (3.717%)  route 11.813ns (96.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 47.120 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/Q
                         net (fo=105, routed)        11.813    17.751    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.532    47.120    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.400    
                         clock uncertainty           -0.109    47.290    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.724    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.724    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 28.974    

Slack (MET) :             29.174ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        12.069ns  (logic 0.456ns (3.778%)  route 11.613ns (96.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 47.120 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)        11.613    17.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.532    47.120    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.400    
                         clock uncertainty           -0.109    47.290    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.724    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.724    
                         arrival time                         -17.550    
  -------------------------------------------------------------------
                         slack                                 29.174    

Slack (MET) :             29.308ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 0.456ns (3.822%)  route 11.475ns (96.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 47.116 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/Q
                         net (fo=105, routed)        11.475    17.413    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    47.116    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.396    
                         clock uncertainty           -0.109    47.286    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.720    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.720    
                         arrival time                         -17.413    
  -------------------------------------------------------------------
                         slack                                 29.308    

Slack (MET) :             29.508ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.731ns  (logic 0.456ns (3.887%)  route 11.275ns (96.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 47.116 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)        11.275    17.212    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    47.116    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.396    
                         clock uncertainty           -0.109    47.286    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.720    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.720    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 29.508    

Slack (MET) :             29.518ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.725ns  (logic 0.456ns (3.889%)  route 11.269ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 47.120 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y52         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/Q
                         net (fo=105, routed)        11.269    17.207    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.532    47.120    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.400    
                         clock uncertainty           -0.109    47.290    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.724    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.724    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 29.518    

Slack (MET) :             29.641ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 0.456ns (3.933%)  route 11.137ns (96.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 47.111 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/Q
                         net (fo=105, routed)        11.137    17.075    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.523    47.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.391    
                         clock uncertainty           -0.109    47.281    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.715    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.715    
                         arrival time                         -17.075    
  -------------------------------------------------------------------
                         slack                                 29.641    

Slack (MET) :             29.841ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.393ns  (logic 0.456ns (4.003%)  route 10.937ns (95.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 47.111 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)        10.937    16.874    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.523    47.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.391    
                         clock uncertainty           -0.109    47.281    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.715    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.715    
                         arrival time                         -16.874    
  -------------------------------------------------------------------
                         slack                                 29.841    

Slack (MET) :             29.852ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 0.456ns (4.005%)  route 10.931ns (95.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 47.116 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y52         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[9]/Q
                         net (fo=105, routed)        10.931    16.869    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.528    47.116    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.396    
                         clock uncertainty           -0.109    47.286    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.720    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.720    
                         arrival time                         -16.869    
  -------------------------------------------------------------------
                         slack                                 29.852    

Slack (MET) :             29.976ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 0.456ns (4.051%)  route 10.799ns (95.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 47.108 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/Q
                         net (fo=105, routed)        10.799    16.737    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.520    47.108    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.388    
                         clock uncertainty           -0.109    47.278    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.712    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.712    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                 29.976    

Slack (MET) :             30.176ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 0.456ns (4.125%)  route 10.599ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 47.108 - 42.105 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.719     5.481    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.456     5.937 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)        10.599    16.536    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.520    47.108    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.388    
                         clock uncertainty           -0.109    47.278    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.712    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.712    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                 30.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.390%)  route 0.253ns (57.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X63Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[6]/Q
                         net (fo=7, routed)           0.253     1.923    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount[6]
    SLICE_X63Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.968 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.968    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/p_0_in[7]
    SLICE_X63Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.852     2.046    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X63Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[7]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.891    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.735%)  route 0.453ns (76.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y51         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/Q
                         net (fo=105, routed)         0.453     2.123    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.839%)  route 0.281ns (60.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.584     1.531    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X63Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/Q
                         net (fo=9, routed)           0.281     1.953    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount[5]
    SLICE_X63Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.998 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.998    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/p_0_in[8]
    SLICE_X63Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.851     2.045    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X63Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[8]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.092     1.890    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.023%)  route 0.471ns (76.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/Q
                         net (fo=105, routed)         0.471     2.141    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.370%)  route 0.489ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y51         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/Q
                         net (fo=106, routed)         0.489     2.159    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.358%)  route 0.490ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y52         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[1]/Q
                         net (fo=105, routed)         0.490     2.160    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[1]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.076%)  route 0.452ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y52         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.128     1.657 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/Q
                         net (fo=105, routed)         0.452     2.109    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     1.967    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.203%)  route 0.494ns (77.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)         0.494     2.164    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.982%)  route 0.500ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X65Y51         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/Q
                         net (fo=105, routed)         0.500     2.170    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[11]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.820%)  route 0.505ns (78.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.582     1.529    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X64Y50         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/Q
                         net (fo=105, routed)         0.505     2.175    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk_main_clk
Waveform(ns):       { 0.000 21.053 }
Period(ns):         42.105
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y13    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y14    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y6     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y8     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X2Y0     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X2Y1     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       42.105      117.895    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X65Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X65Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y53    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y53    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X65Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X65Y51    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X64Y52    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y53    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y53    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_clk
  To Clock:  clk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x7/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        11.052ns  (logic 0.773ns (6.994%)  route 10.279ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.434    16.587    u_top_core/u_register_file/x7/data_reg[31]_2
    SLICE_X55Y56         FDCE                                         f  u_top_core/u_register_file/x7/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.539    25.021    u_top_core/u_register_file/x7/CLK
    SLICE_X55Y56         FDCE                                         r  u_top_core/u_register_file/x7/data_reg[7]/C
                         clock pessimism              0.394    25.415    
                         clock uncertainty           -0.097    25.318    
    SLICE_X55Y56         FDCE (Recov_fdce_C_CLR)     -0.405    24.913    u_top_core/u_register_file/x7/data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.913    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x8/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        11.052ns  (logic 0.773ns (6.994%)  route 10.279ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.434    16.587    u_top_core/u_register_file/x8/data_reg[31]_0
    SLICE_X54Y56         FDCE                                         f  u_top_core/u_register_file/x8/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.539    25.021    u_top_core/u_register_file/x8/CLK
    SLICE_X54Y56         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[8]/C
                         clock pessimism              0.394    25.415    
                         clock uncertainty           -0.097    25.318    
    SLICE_X54Y56         FDCE (Recov_fdce_C_CLR)     -0.319    24.999    u_top_core/u_register_file/x8/data_reg[8]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 0.773ns (7.129%)  route 10.069ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 24.949 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.224    16.378    u_top_core/u_register_file/x12/data_reg[31]_0
    SLICE_X52Y59         FDCE                                         f  u_top_core/u_register_file/x12/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.467    24.949    u_top_core/u_register_file/x12/CLK
    SLICE_X52Y59         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[13]/C
                         clock pessimism              0.394    25.343    
                         clock uncertainty           -0.097    25.246    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.405    24.841    u_top_core/u_register_file/x12/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.841    
                         arrival time                         -16.378    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.773ns (7.084%)  route 10.138ns (92.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.293    16.447    u_top_core/u_register_file/x19/data_reg[31]_0
    SLICE_X55Y57         FDCE                                         f  u_top_core/u_register_file/x19/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.538    25.020    u_top_core/u_register_file/x19/CLK
    SLICE_X55Y57         FDCE                                         r  u_top_core/u_register_file/x19/data_reg[13]/C
                         clock pessimism              0.394    25.414    
                         clock uncertainty           -0.097    25.317    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    24.912    u_top_core/u_register_file/x19/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.773ns (7.084%)  route 10.138ns (92.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.293    16.447    u_top_core/u_register_file/x19/data_reg[31]_0
    SLICE_X55Y57         FDCE                                         f  u_top_core/u_register_file/x19/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.538    25.020    u_top_core/u_register_file/x19/CLK
    SLICE_X55Y57         FDCE                                         r  u_top_core/u_register_file/x19/data_reg[7]/C
                         clock pessimism              0.394    25.414    
                         clock uncertainty           -0.097    25.317    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    24.912    u_top_core/u_register_file/x19/data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.773ns (7.084%)  route 10.138ns (92.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.293    16.447    u_top_core/u_register_file/x19/data_reg[31]_0
    SLICE_X55Y57         FDCE                                         f  u_top_core/u_register_file/x19/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.538    25.020    u_top_core/u_register_file/x19/CLK
    SLICE_X55Y57         FDCE                                         r  u_top_core/u_register_file/x19/data_reg[8]/C
                         clock pessimism              0.394    25.414    
                         clock uncertainty           -0.097    25.317    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    24.912    u_top_core/u_register_file/x19/data_reg[8]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x26/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 0.773ns (7.132%)  route 10.065ns (92.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 24.949 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.220    16.374    u_top_core/u_register_file/x26/data_reg[31]_0
    SLICE_X53Y59         FDCE                                         f  u_top_core/u_register_file/x26/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.467    24.949    u_top_core/u_register_file/x26/CLK
    SLICE_X53Y59         FDCE                                         r  u_top_core/u_register_file/x26/data_reg[13]/C
                         clock pessimism              0.394    25.343    
                         clock uncertainty           -0.097    25.246    
    SLICE_X53Y59         FDCE (Recov_fdce_C_CLR)     -0.405    24.841    u_top_core/u_register_file/x26/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.841    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x31/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.773ns (7.084%)  route 10.138ns (92.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.293    16.447    u_top_core/u_register_file/x31/data_reg[31]_2
    SLICE_X54Y57         FDCE                                         f  u_top_core/u_register_file/x31/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.538    25.020    u_top_core/u_register_file/x31/CLK
    SLICE_X54Y57         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[13]/C
                         clock pessimism              0.394    25.414    
                         clock uncertainty           -0.097    25.317    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    24.998    u_top_core/u_register_file/x31/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.998    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x31/data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 0.773ns (7.084%)  route 10.138ns (92.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.293    16.447    u_top_core/u_register_file/x31/data_reg[31]_2
    SLICE_X54Y57         FDCE                                         f  u_top_core/u_register_file/x31/data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.538    25.020    u_top_core/u_register_file/x31/CLK
    SLICE_X54Y57         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[14]/C
                         clock pessimism              0.394    25.414    
                         clock uncertainty           -0.097    25.317    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    24.998    u_top_core/u_register_file/x31/data_reg[14]
  -------------------------------------------------------------------
                         required time                         24.998    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.599ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x6/data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 0.773ns (7.171%)  route 10.007ns (92.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 25.022 - 20.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.773     5.535    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.478     6.013 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.859    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.295     7.154 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        9.162    16.315    u_top_core/u_register_file/x6/data_reg[31]_0
    SLICE_X56Y54         FDCE                                         f  u_top_core/u_register_file/x6/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        1.540    25.022    u_top_core/u_register_file/x6/CLK
    SLICE_X56Y54         FDCE                                         r  u_top_core/u_register_file/x6/data_reg[4]/C
                         clock pessimism              0.394    25.416    
                         clock uncertainty           -0.097    25.319    
    SLICE_X56Y54         FDCE (Recov_fdce_C_CLR)     -0.405    24.914    u_top_core/u_register_file/x6/data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.914    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                  8.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.767%)  route 0.483ns (66.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.198     2.274    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y72         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.865     2.059    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y72         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[10]/C
                         clock pessimism             -0.481     1.578    
    SLICE_X92Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.511    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.767%)  route 0.483ns (66.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.198     2.274    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y72         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.865     2.059    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y72         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[11]/C
                         clock pessimism             -0.481     1.578    
    SLICE_X92Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.511    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.767%)  route 0.483ns (66.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.198     2.274    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y72         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.865     2.059    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y72         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[8]/C
                         clock pessimism             -0.481     1.578    
    SLICE_X92Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.511    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.767%)  route 0.483ns (66.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.198     2.274    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y72         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.865     2.059    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y72         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[9]/C
                         clock pessimism             -0.481     1.578    
    SLICE_X92Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.511    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.821%)  route 0.504ns (67.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.219     2.295    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y71         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.866     2.060    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y71         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[4]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.512    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.821%)  route 0.504ns (67.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.219     2.295    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y71         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.866     2.060    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y71         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[5]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.512    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.821%)  route 0.504ns (67.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.219     2.295    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y71         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.866     2.060    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y71         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[6]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.512    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.821%)  route 0.504ns (67.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.219     2.295    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y71         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.866     2.060    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y71         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[7]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.512    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.246ns (29.954%)  route 0.575ns (70.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.291     2.367    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y70         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.867     2.061    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y70         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]/C
                         clock pessimism             -0.481     1.580    
    SLICE_X92Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.246ns (29.954%)  route 0.575ns (70.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.599     1.546    clk
    SLICE_X94Y71         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.978    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X94Y71         LUT1 (Prop_lut1_I0_O)        0.098     2.076 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2206, routed)        0.291     2.367    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[0]_1
    SLICE_X92Y70         FDCE                                         f  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2335, routed)        0.867     2.061    U_localbus/U_top_timer/U_fnc_timer/CLK
    SLICE_X92Y70         FDCE                                         r  U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[1]/C
                         clock pessimism             -0.481     1.580    
    SLICE_X92Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.513    U_localbus/U_top_timer/U_fnc_timer/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.854    





