// Seed: 1452854944
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    input id_7
    , id_38,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11
    , id_39,
    output logic id_12,
    input id_13,
    input logic id_14,
    output logic id_15,
    input logic id_16,
    input logic id_17,
    output logic id_18,
    output logic id_19,
    output id_20,
    input id_21,
    input id_22,
    input logic id_23,
    input logic id_24,
    input logic id_25,
    output id_26,
    input id_27,
    input id_28,
    input id_29,
    input logic id_30,
    output id_31,
    input id_32,
    output logic id_33,
    output logic id_34,
    input id_35,
    output logic id_36,
    input logic id_37
);
  logic id_40;
  type_61(
      1, id_14, id_6 ? 1 ? id_4 : id_34 : 1, id_17 + ~1
  );
  assign id_34 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout id_16;
  inout id_15;
  inout id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      id_71,
      id_72,
      id_73,
      id_74,
      id_75,
      id_76,
      id_77,
      id_78,
      id_79,
      id_80,
      id_81,
      id_82,
      id_83,
      id_84,
      id_85,
      id_86,
      id_87,
      id_88,
      id_89,
      id_90,
      id_91,
      id_92;
  defparam id_93.id_94 = id_12 ? id_89 : 'b0;
  logic id_95;
  type_99 id_96 (
      .id_0(1'd0),
      .id_1(1),
      .id_2(),
      .id_3(id_1)
  );
endmodule
