$date
	Sun Oct 23 00:16:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623080
b1010 !
1"
#623082
b1010 &
b1010 %
1$
#623083
0"
#623086
b101 &
b101 %
#623090
b10000 &
b10000 %
#623094
b1000 &
b1000 %
#623098
b100 &
b100 %
#623102
b10 &
b10 %
#623106
b1 &
b1 %
1#
#623110
b0 &
0#
b0 %
0$
#1646113
b1011 !
1"
#1646114
b1011 &
b1011 %
1$
#1646115
0"
#1646118
b100010 &
b100010 %
#1646122
b10001 &
b10001 %
#1646126
b110100 &
b110100 %
#1646130
b11010 &
b11010 %
#1646134
b1101 &
b1101 %
#1646138
b101000 &
b101000 %
#1646142
b10100 &
b10100 %
#1646146
b1010 &
b1010 %
#1646150
b101 &
b101 %
#1646154
b10000 &
b10000 %
#1646158
b1000 &
b1000 %
#1646162
b100 &
b100 %
#1646166
b10 &
b10 %
#1646170
b1 &
b1 %
1#
#1646174
b0 &
0#
b0 %
0$
#2659778
b1011 &
b1011 %
1$
1"
#2659779
0"
#2659782
b100010 &
b100010 %
#2659786
b10001 &
b10001 %
#2659790
b110100 &
b110100 %
#2659794
b11010 &
b11010 %
#2659798
b1101 &
b1101 %
#2659802
b101000 &
b101000 %
#2659806
b10100 &
b10100 %
#2659810
b1010 &
b1010 %
#2659814
b101 &
b101 %
#2659818
b10000 &
b10000 %
#2659822
b1000 &
b1000 %
#2659826
b100 &
b100 %
#2659830
b10 &
b10 %
#2659834
b1 &
b1 %
1#
#2659838
b0 &
0#
b0 %
0$
#4500012
