

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_52'
================================================================
* Date:           Tue Mar  4 14:23:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.267 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 6 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_17 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 7 'alloca' 'temp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_18 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 8 'alloca' 'temp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_19 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 9 'alloca' 'temp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_20 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 10 'alloca' 'temp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_21 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 11 'alloca' 'temp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_22 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 12 'alloca' 'temp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_23 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 13 'alloca' 'temp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_38023_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_38023"   --->   Operation 14 'read' 'mux_case_38023_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_27919_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_27919"   --->   Operation 15 'read' 'mux_case_27919_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_17815_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_17815"   --->   Operation 16 'read' 'mux_case_17815_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_07711_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_07711"   --->   Operation 17 'read' 'mux_case_07711_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k_9"   --->   Operation 18 'read' 'k_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln161_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln161"   --->   Operation 19 'read' 'zext_ln161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_78_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_78"   --->   Operation 20 'read' 'temp_78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_79_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_79"   --->   Operation 21 'read' 'temp_79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_80_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_80"   --->   Operation 22 'read' 'temp_80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_81_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_81"   --->   Operation 23 'read' 'temp_81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_82_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_82"   --->   Operation 24 'read' 'temp_82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_83"   --->   Operation 25 'read' 'temp_83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_84_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_84"   --->   Operation 26 'read' 'temp_84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_85_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_85"   --->   Operation 27 'read' 'temp_85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln161_cast = zext i2 %zext_ln161_read"   --->   Operation 28 'zext' 'zext_ln161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_85_read, i32 %temp_23" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 29 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_84_read, i32 %temp_22" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 30 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_83_read, i32 %temp_21" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 31 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_82_read, i32 %temp_20" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 32 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_81_read, i32 %temp_19" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 33 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_80_read, i32 %temp_18" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 34 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_79_read, i32 %temp_17" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 35 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_78_read, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 36 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln147 = store i3 %zext_ln161_cast, i3 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 37 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_9_read, i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 38 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body55.161"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_3 = load i3 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 40 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %j_3, i32 2" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %tmp, void %while.body55.161.split, void %VITIS_LOOP_167_61.loopexit.exitStub" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 42 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 43 'load' 'k_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_hept.h:162]   --->   Operation 44 'specpipeline' 'specpipeline_ln162' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 45 'specloopname' 'specloopname_ln161' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i3 %j_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 46 'trunc' 'trunc_ln147' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %k_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 47 'trunc' 'trunc_ln147_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln163 = add i3 %j_3, i3 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 48 'add' 'add_ln163' <Predicate = (!tmp)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.45ns)   --->   "%temp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %mux_case_07711_read, i2 1, i32 %mux_case_17815_read, i2 2, i32 %mux_case_27919_read, i2 3, i32 %mux_case_38023_read, i32 0, i2 %trunc_ln147" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 49 'sparsemux' 'temp_24' <Predicate = (!tmp)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.88ns)   --->   "%k_3 = add i32 %k_load, i32 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 50 'add' 'k_3' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%switch_ln163 = switch i3 %trunc_ln147_2, void %arrayidx61.159.case.7, i3 0, void %while.body55.161.split.arrayidx61.159.exit_crit_edge18, i3 1, void %arrayidx61.159.case.1, i3 2, void %arrayidx61.159.case.2, i3 3, void %arrayidx61.159.case.3, i3 4, void %arrayidx61.159.case.4, i3 5, void %arrayidx61.159.case.5, i3 6, void %while.body55.161.split.arrayidx61.159.exit_crit_edge" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 51 'switch' 'switch_ln163' <Predicate = (!tmp)> <Delay = 0.67>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_22" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 52 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 6)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 53 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_21" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 54 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 5)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 55 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 5)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_20" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 56 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 4)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 57 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_19" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 58 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 3)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 59 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_18" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 60 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 2)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 61 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_17" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 62 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 1)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 63 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 64 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 0)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 65 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_24, i32 %temp_23" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 66 'store' 'store_ln136' <Predicate = (!tmp & trunc_ln147_2 == 7)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln163 = br void %arrayidx61.159.exit" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 67 'br' 'br_ln163' <Predicate = (!tmp & trunc_ln147_2 == 7)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln147 = store i3 %add_ln163, i3 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 68 'store' 'store_ln147' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_3, i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 69 'store' 'store_ln147' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln161 = br void %while.body55.161" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 70 'br' 'br_ln161' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp_load = load i32 %temp"   --->   Operation 71 'load' 'temp_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%temp_17_load = load i32 %temp_17"   --->   Operation 72 'load' 'temp_17_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%temp_18_load = load i32 %temp_18"   --->   Operation 73 'load' 'temp_18_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%temp_19_load = load i32 %temp_19"   --->   Operation 74 'load' 'temp_19_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%temp_20_load = load i32 %temp_20"   --->   Operation 75 'load' 'temp_20_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%temp_21_load = load i32 %temp_21"   --->   Operation 76 'load' 'temp_21_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%temp_22_load = load i32 %temp_22"   --->   Operation 77 'load' 'temp_22_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%temp_23_load = load i32 %temp_23"   --->   Operation 78 'load' 'temp_23_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_102_out, i32 %temp_23_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_101_out, i32 %temp_22_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_100_out, i32 %temp_21_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_99_out, i32 %temp_20_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_98_out, i32 %temp_19_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_97_out, i32 %temp_18_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_96_out, i32 %temp_17_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_95_out, i32 %temp_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_78]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln161]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_07711]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_17815]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_27919]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_38023]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_102_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_101_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_100_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_99_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_98_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_97_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_96_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                   (alloca      ) [ 011]
j                   (alloca      ) [ 011]
temp                (alloca      ) [ 011]
temp_17             (alloca      ) [ 011]
temp_18             (alloca      ) [ 011]
temp_19             (alloca      ) [ 011]
temp_20             (alloca      ) [ 011]
temp_21             (alloca      ) [ 011]
temp_22             (alloca      ) [ 011]
temp_23             (alloca      ) [ 011]
mux_case_38023_read (read        ) [ 011]
mux_case_27919_read (read        ) [ 011]
mux_case_17815_read (read        ) [ 011]
mux_case_07711_read (read        ) [ 011]
k_9_read            (read        ) [ 000]
zext_ln161_read     (read        ) [ 000]
temp_78_read        (read        ) [ 000]
temp_79_read        (read        ) [ 000]
temp_80_read        (read        ) [ 000]
temp_81_read        (read        ) [ 000]
temp_82_read        (read        ) [ 000]
temp_83_read        (read        ) [ 000]
temp_84_read        (read        ) [ 000]
temp_85_read        (read        ) [ 000]
zext_ln161_cast     (zext        ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln136         (store       ) [ 000]
store_ln147         (store       ) [ 000]
store_ln147         (store       ) [ 000]
br_ln0              (br          ) [ 000]
j_3                 (load        ) [ 000]
tmp                 (bitselect   ) [ 011]
br_ln161            (br          ) [ 000]
k_load              (load        ) [ 000]
specpipeline_ln162  (specpipeline) [ 000]
specloopname_ln161  (specloopname) [ 000]
trunc_ln147         (trunc       ) [ 000]
trunc_ln147_2       (trunc       ) [ 011]
add_ln163           (add         ) [ 000]
temp_24             (sparsemux   ) [ 000]
k_3                 (add         ) [ 000]
switch_ln163        (switch      ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln136         (store       ) [ 000]
br_ln163            (br          ) [ 000]
store_ln147         (store       ) [ 000]
store_ln147         (store       ) [ 000]
br_ln161            (br          ) [ 000]
temp_load           (load        ) [ 000]
temp_17_load        (load        ) [ 000]
temp_18_load        (load        ) [ 000]
temp_19_load        (load        ) [ 000]
temp_20_load        (load        ) [ 000]
temp_21_load        (load        ) [ 000]
temp_22_load        (load        ) [ 000]
temp_23_load        (load        ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
write_ln0           (write       ) [ 000]
ret_ln0             (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_85">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_85"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_84">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_84"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_83">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_83"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_82">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_82"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_81">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_81"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_80">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_80"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp_79">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_79"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp_78">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_78"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln161">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_case_07711">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_07711"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_case_17815">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_17815"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_case_27919">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_27919"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_case_38023">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_38023"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="temp_102_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_102_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp_101_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_101_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="temp_100_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_100_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="temp_99_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_99_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="temp_98_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_98_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="temp_97_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_97_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="temp_96_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_96_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="temp_95_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_95_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="k_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_17_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_17/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="temp_18_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_18/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="temp_19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="temp_20_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_20/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_21_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_21/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_22_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_22/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_23_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_23/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mux_case_38023_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_38023_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mux_case_27919_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_27919_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mux_case_17815_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_17815_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mux_case_07711_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_07711_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_9_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_9_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln161_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln161_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp_78_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_78_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp_79_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_79_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="temp_80_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_80_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="temp_81_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_81_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="temp_82_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_82_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="temp_83_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_83_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="temp_84_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_84_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="temp_85_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_85_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln0_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln0_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln0_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln0_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln0_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln0_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln0_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln0_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln161_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln136_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln136_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln136_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln136_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln136_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln136_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln136_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln136_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln147_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln147_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_3_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="k_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln147_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln147_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln163_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="temp_24_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="1"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="0" index="4" bw="32" slack="1"/>
<pin id="362" dir="0" index="5" bw="2" slack="0"/>
<pin id="363" dir="0" index="6" bw="32" slack="1"/>
<pin id="364" dir="0" index="7" bw="1" slack="0"/>
<pin id="365" dir="0" index="8" bw="32" slack="1"/>
<pin id="366" dir="0" index="9" bw="1" slack="0"/>
<pin id="367" dir="0" index="10" bw="2" slack="0"/>
<pin id="368" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="temp_24/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="k_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln136_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln136_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln136_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln136_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln136_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="1"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln136_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln136_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln136_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln147_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln147_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="temp_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="temp_17_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_17_load/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="temp_18_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_18_load/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="temp_19_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_19_load/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="temp_20_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_20_load/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="temp_21_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_21_load/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="temp_22_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_22_load/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="temp_23_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_23_load/2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="k_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="471" class="1005" name="j_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="478" class="1005" name="temp_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="485" class="1005" name="temp_17_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_17 "/>
</bind>
</comp>

<comp id="492" class="1005" name="temp_18_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_18 "/>
</bind>
</comp>

<comp id="499" class="1005" name="temp_19_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_19 "/>
</bind>
</comp>

<comp id="506" class="1005" name="temp_20_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_20 "/>
</bind>
</comp>

<comp id="513" class="1005" name="temp_21_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_21 "/>
</bind>
</comp>

<comp id="520" class="1005" name="temp_22_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_22 "/>
</bind>
</comp>

<comp id="527" class="1005" name="temp_23_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_23 "/>
</bind>
</comp>

<comp id="534" class="1005" name="mux_case_38023_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_38023_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="mux_case_27919_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_27919_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="mux_case_17815_read_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_17815_read "/>
</bind>
</comp>

<comp id="549" class="1005" name="mux_case_07711_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mux_case_07711_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="92" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="92" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="92" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="92" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="92" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="164" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="212" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="206" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="200" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="194" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="188" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="182" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="176" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="170" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="274" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="328" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="356" pin=5"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="356" pin=7"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="356" pin=9"/></net>

<net id="375"><net_src comp="342" pin="1"/><net_sink comp="356" pin=10"/></net>

<net id="380"><net_src comp="339" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="356" pin="11"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="356" pin="11"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="356" pin="11"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="356" pin="11"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="356" pin="11"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="356" pin="11"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="356" pin="11"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="356" pin="11"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="350" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="376" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="467"><net_src comp="94" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="474"><net_src comp="98" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="481"><net_src comp="102" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="488"><net_src comp="106" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="495"><net_src comp="110" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="502"><net_src comp="114" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="509"><net_src comp="118" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="516"><net_src comp="122" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="523"><net_src comp="126" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="530"><net_src comp="130" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="537"><net_src comp="134" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="356" pin=8"/></net>

<net id="542"><net_src comp="140" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="547"><net_src comp="146" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="552"><net_src comp="152" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="356" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_102_out | {2 }
	Port: temp_101_out | {2 }
	Port: temp_100_out | {2 }
	Port: temp_99_out | {2 }
	Port: temp_98_out | {2 }
	Port: temp_97_out | {2 }
	Port: temp_96_out | {2 }
	Port: temp_95_out | {2 }
 - Input state : 
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_85 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_84 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_83 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_82 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_81 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_80 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_79 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : temp_78 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : zext_ln161 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : k_9 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : mux_case_07711 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : mux_case_17815 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : mux_case_27919 | {1 }
	Port: merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52 : mux_case_38023 | {1 }
  - Chain level:
	State 1
		store_ln147 : 1
	State 2
		tmp : 1
		br_ln161 : 2
		trunc_ln147 : 1
		trunc_ln147_2 : 1
		add_ln163 : 1
		temp_24 : 2
		k_3 : 1
		switch_ln163 : 2
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln136 : 3
		store_ln147 : 2
		store_ln147 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln163_fu_350        |    0    |    10   |
|          |            k_3_fu_376           |    0    |    39   |
|----------|---------------------------------|---------|---------|
| sparsemux|          temp_24_fu_356         |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          | mux_case_38023_read_read_fu_134 |    0    |    0    |
|          | mux_case_27919_read_read_fu_140 |    0    |    0    |
|          | mux_case_17815_read_read_fu_146 |    0    |    0    |
|          | mux_case_07711_read_read_fu_152 |    0    |    0    |
|          |       k_9_read_read_fu_158      |    0    |    0    |
|          |   zext_ln161_read_read_fu_164   |    0    |    0    |
|   read   |     temp_78_read_read_fu_170    |    0    |    0    |
|          |     temp_79_read_read_fu_176    |    0    |    0    |
|          |     temp_80_read_read_fu_182    |    0    |    0    |
|          |     temp_81_read_read_fu_188    |    0    |    0    |
|          |     temp_82_read_read_fu_194    |    0    |    0    |
|          |     temp_83_read_read_fu_200    |    0    |    0    |
|          |     temp_84_read_read_fu_206    |    0    |    0    |
|          |     temp_85_read_read_fu_212    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      write_ln0_write_fu_218     |    0    |    0    |
|          |      write_ln0_write_fu_225     |    0    |    0    |
|          |      write_ln0_write_fu_232     |    0    |    0    |
|   write  |      write_ln0_write_fu_239     |    0    |    0    |
|          |      write_ln0_write_fu_246     |    0    |    0    |
|          |      write_ln0_write_fu_253     |    0    |    0    |
|          |      write_ln0_write_fu_260     |    0    |    0    |
|          |      write_ln0_write_fu_267     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |      zext_ln161_cast_fu_274     |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_331           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln147_fu_342       |    0    |    0    |
|          |       trunc_ln147_2_fu_346      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    69   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         j_reg_471         |    3   |
|         k_reg_464         |   32   |
|mux_case_07711_read_reg_549|   32   |
|mux_case_17815_read_reg_544|   32   |
|mux_case_27919_read_reg_539|   32   |
|mux_case_38023_read_reg_534|   32   |
|      temp_17_reg_485      |   32   |
|      temp_18_reg_492      |   32   |
|      temp_19_reg_499      |   32   |
|      temp_20_reg_506      |   32   |
|      temp_21_reg_513      |   32   |
|      temp_22_reg_520      |   32   |
|      temp_23_reg_527      |   32   |
|        temp_reg_478       |   32   |
+---------------------------+--------+
|           Total           |   419  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   69   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   419  |    -   |
+-----------+--------+--------+
|   Total   |   419  |   69   |
+-----------+--------+--------+
