{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631654190683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631654190683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 00:16:30 2021 " "Processing started: Wed Sep 15 00:16:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631654190683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654190683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654190683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631654191043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631654191043 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper.v(49) " "Verilog HDL Module Instantiation warning at wrapper.v(49): ignored dangling comma in List of Port Connections" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1631654197993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631654197993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654197993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/strobe_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/strobe_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_generator " "Found entity 1: strobe_generator" {  } { { "../common/strobe_generator.v" "" { Text "E:/projects/circuits/demo/common/strobe_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631654197993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654197993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../common/SEG7_LUT.v" "" { Text "E:/projects/circuits/demo/common/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631654197997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../common/clk_divider.v" "" { Text "E:/projects/circuits/demo/common/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631654197997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"parameter\";  expecting a direction design.sv(48) " "Verilog HDL syntax error at design.sv(48) near text: \"parameter\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" design.sv(49) " "Verilog HDL syntax error at design.sv(49) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "rst design.sv(56) " "Verilog HDL Module Declaration error at design.sv(56): port \"rst\" is declared more than once" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 56 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "start design.sv(58) " "Verilog HDL Module Declaration error at design.sv(58): port \"start\" is declared more than once" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 58 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ptr_seq_gen design.sv(40) " "Ignored design unit \"ptr_seq_gen\" at design.sv(40) due to previous errors" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 40 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ptr_seq_gen design.sv(85) " "Ignored design unit \"ptr_seq_gen\" at design.sv(85) due to previous errors" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 85 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "req_gen design.sv(157) " "Ignored design unit \"req_gen\" at design.sv(157) due to previous errors" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step1/V/design.sv" 157 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/design.sv 0 0 " "Found 0 design units, including 0 entities, in source file v/design.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654197997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631654198064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 15 00:16:38 2021 " "Processing ended: Wed Sep 15 00:16:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631654198064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631654198064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631654198064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654198064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 9 s 2 s " "Quartus Prime Flow was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631654198652 ""}
