

================================================================
== Vitis HLS Report for 'topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4'
================================================================
* Date:           Mon Nov 27 17:34:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        topKQueryScores
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_3_VITIS_LOOP_27_4  |        ?|        ?|        72|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 3, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max_score = alloca i32 1"   --->   Operation 75 'alloca' 'max_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%max_index = alloca i32 1"   --->   Operation 76 'alloca' 'max_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 77 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 78 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 79 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln34_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln34_1"   --->   Operation 81 'read' 'trunc_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%topK_indices_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %topK_indices"   --->   Operation 82 'read' 'topK_indices_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mul_ln34_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %mul_ln34"   --->   Operation 83 'read' 'mul_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i40 0, i40 %indvar_flatten"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 4294967295, i32 %max_index"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 4294967295, i32 %max_score"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i40 %indvar_flatten" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 90 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_eq  i40 %indvar_flatten_load, i40 %mul_ln34_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 93 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.96ns)   --->   "%add_ln24 = add i40 %indvar_flatten_load, i40 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 94 'add' 'add_ln24' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc37, void %for.end39.loopexit.exitStub" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 95 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 96 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 97 'load' 'i_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.58ns)   --->   "%icmp_ln27 = icmp_eq  i8 %j_load, i8 238" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 98 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.30ns)   --->   "%select_ln24 = select i1 %icmp_ln27, i8 0, i8 %j_load" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 99 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.87ns)   --->   "%add_ln24_1 = add i31 %i_load, i31 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 100 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.25ns)   --->   "%select_ln24_3 = select i1 %icmp_ln27, i31 %add_ln24_1, i31 %i_load" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 101 'select' 'select_ln24_3' <Predicate = (!icmp_ln24)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln28_cast = zext i8 %select_ln24" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 102 'zext' 'trunc_ln28_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%query_scores_addr = getelementptr i32 %query_scores, i64 0, i64 %trunc_ln28_cast" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 103 'getelementptr' 'query_scores_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.19ns)   --->   "%query_scores_load = load i8 %query_scores_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 104 'load' 'query_scores_load' <Predicate = (!icmp_ln24)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 238> <RAM>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln27 = add i8 %select_ln24, i8 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 105 'add' 'add_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%ifzero = icmp_eq  i8 %add_ln27, i8 238" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 106 'icmp' 'ifzero' <Predicate = (!icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %ifzero, void %ifFalse, void %ifTrue" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 107 'br' 'br_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i31 %select_ln24_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 108 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln34, i2 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 109 'bitconcatenate' 'trunc_ln34_2' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln34_1 = add i3 %trunc_ln34_2, i3 %trunc_ln34_1_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 110 'add' 'add_ln34_1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i3 %add_ln34_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 111 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.59ns)   --->   "%shl_ln34 = shl i8 15, i8 %zext_ln34_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 112 'shl' 'shl_ln34' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%max_score_load = load i32 %max_score" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 113 'load' 'max_score_load' <Predicate = (!icmp_ln24 & !icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.22ns)   --->   "%select_ln24_2 = select i1 %icmp_ln27, i32 4294967295, i32 %max_score_load" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 114 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/2] (1.19ns)   --->   "%query_scores_load = load i8 %query_scores_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 115 'load' 'query_scores_load' <Predicate = (!icmp_ln24)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 238> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %select_ln24_3, i2 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i33 %shl_ln1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 117 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.14ns)   --->   "%add_ln34 = add i64 %zext_ln34_2, i64 %topK_indices_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 118 'add' 'add_ln34' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln34, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 119 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln24 = store i40 %add_ln24, i40 %indvar_flatten" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 120 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln24 = store i31 %select_ln24_3, i31 %i" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 121 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %j" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:27]   --->   Operation 122 'store' 'store_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%max_index_load = load i32 %max_index" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 123 'load' 'max_index_load' <Predicate = (!icmp_ln24 & !icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_3_VITIS_LOOP_27_4_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node max_index_1)   --->   "%select_ln24_1 = select i1 %icmp_ln27, i32 4294967295, i32 %max_index_load" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24]   --->   Operation 125 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:25]   --->   Operation 127 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp_slt  i32 %select_ln24_2, i32 %query_scores_load" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.22ns)   --->   "%max_score_1 = select i1 %icmp_ln28, i32 %query_scores_load, i32 %select_ln24_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 129 'select' 'max_score_1' <Predicate = (!icmp_ln24)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node max_index_1)   --->   "%zext_ln28 = zext i8 %select_ln24" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 130 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.22ns) (out node of the LUT)   --->   "%max_index_1 = select i1 %icmp_ln28, i32 %zext_ln28, i32 %select_ln24_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 131 'select' 'max_index_1' <Predicate = (!icmp_ln24)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %max_index_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 132 'zext' 'zext_ln34' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln34_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln34_1, i3 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 133 'bitconcatenate' 'shl_ln34_2' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i6 %shl_ln34_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 134 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.05ns)   --->   "%shl_ln34_1 = shl i64 %zext_ln34, i64 %zext_ln34_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 135 'shl' 'shl_ln34_1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i61 %trunc_ln1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 136 'sext' 'sext_ln34' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln34" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 137 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.43ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 138 'writereq' 'empty' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%query_scores_addr_1 = getelementptr i32 %query_scores, i64 0, i64 %zext_ln34" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:35]   --->   Operation 139 'getelementptr' 'query_scores_addr_1' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.19ns)   --->   "%store_ln35 = store i32 4294967295, i8 %query_scores_addr_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:35]   --->   Operation 140 'store' 'store_ln35' <Predicate = (!icmp_ln24 & ifzero)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 238> <RAM>
ST_4 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln28 = store i32 %max_index_1, i32 %max_index" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 141 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_4 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln28 = store i32 %max_score_1, i32 %max_score" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 144 [1/1] (2.43ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %shl_ln34_1, i8 %shl_ln34" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 144 'write' 'write_ln34' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 145 [68/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 145 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 146 [67/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 146 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 147 [66/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 147 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 148 [65/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 148 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 149 [64/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 149 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 150 [63/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 150 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 151 [62/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 151 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 152 [61/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 152 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 153 [60/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 153 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 154 [59/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 154 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 155 [58/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 155 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 156 [57/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 156 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 157 [56/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 157 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 158 [55/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 158 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 159 [54/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 159 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 160 [53/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 160 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 161 [52/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 161 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 162 [51/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 162 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 163 [50/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 163 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 164 [49/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 164 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 165 [48/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 165 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 166 [47/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 166 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 167 [46/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 167 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 168 [45/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 168 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 169 [44/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 169 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 170 [43/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 170 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 171 [42/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 171 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 172 [41/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 172 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 173 [40/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 173 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 174 [39/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 174 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 175 [38/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 175 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 176 [37/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 176 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 177 [36/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 177 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 178 [35/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 178 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 179 [34/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 179 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 180 [33/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 180 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 181 [32/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 181 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 182 [31/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 182 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 183 [30/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 183 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 184 [29/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 184 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 185 [28/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 185 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 186 [27/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 186 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 187 [26/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 187 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 188 [25/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 188 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 189 [24/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 189 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 190 [23/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 190 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 191 [22/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 191 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 192 [21/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 192 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 193 [20/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 193 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 194 [19/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 194 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 195 [18/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 195 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 196 [17/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 196 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 197 [16/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 197 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 198 [15/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 198 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 199 [14/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 199 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 200 [13/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 200 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 201 [12/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 201 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 202 [11/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 202 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 203 [10/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 203 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 204 [9/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 204 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 205 [8/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 205 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 206 [7/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 206 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 207 [6/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 207 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 208 [5/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 208 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 209 [4/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 209 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 214 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 210 [3/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 210 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 211 [2/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 211 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 212 [1/68] (2.43ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 212 'writeresp' 'empty_23' <Predicate = (ifzero)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 213 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [15]  (0.387 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'load' operation ('i_load', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24) on local variable 'i' [32]  (0 ns)
	'add' operation ('add_ln24_1', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24) [38]  (0.874 ns)
	'select' operation ('select_ln24_3', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:24) [39]  (0.251 ns)
	'add' operation ('add_ln34_1', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [59]  (0.572 ns)
	'shl' operation ('shl_ln34', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [61]  (0.592 ns)
	blocking operation 0.00269 ns on control path)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('query_scores_load', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:28) on array 'query_scores' [44]  (1.2 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [67]  (0 ns)
	bus request operation ('empty', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [68]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln34', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [69]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_23', /home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) on port 'gmem' (/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34) [70]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
