# vsim -modelsimini C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/modelsim/modelsim.ini -wlf C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.firing_time_generator_vunit_tb.f1df24dd273b9e105cc500e737cc04af61c674c29/modelsim/vsim.wlf -quiet -t ps -onfinish stop testbench_lib.firing_time_generator_vunit_tb(tb) -L vunit_lib -L design_lib -L testbench_lib -g/firing_time_generator_vunit_tb/runner_cfg="active python runner : true,enabled_test_cases : ftg_check_reset_values,output path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.firing_time_generator_vunit_tb.f1df24dd273b9e105cc500e737cc04af61c674c29/,tb path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/test_benches/,use_color : true" 
# Start time: 21:53:47 on Feb 08,2022
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(115): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(118): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(115): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-8523) Cannot reference the signal "/firing_time_generator_vunit_tb/firing_time_generator_tb_inst/sim_Sector" before it has been elaborated.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(118): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-8523) Cannot reference the signal "/firing_time_generator_vunit_tb/firing_time_generator_tb_inst/state" before it has been elaborated.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: Design size of 22094 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - -------------------------------------------------------------------------------- (firing_time_generator_vunit_tb.vhd:184)
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - TEST CASE: switches_off_output_check (firing_time_generator_vunit_tb.vhd:185)
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - -------------------------------------------------------------------------------- (firing_time_generator_vunit_tb.vhd:186)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - fire_u equals 1 (firing_time_generator_vunit_tb.vhd:189)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - fire_v equals 1 (firing_time_generator_vunit_tb.vhd:190)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - fire_w equals 1 (firing_time_generator_vunit_tb.vhd:191)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - fire_time_done equals 0 (firing_time_generator_vunit_tb.vhd:192)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - spy_sim_sector equals 0 (firing_time_generator_vunit_tb.vhd:193)
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - spy_state is IDLE (firing_time_generator_vunit_tb.vhd:194)
#         [22;96;49m10001 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - ==== TEST CASE FINISHED ===== (firing_time_generator_vunit_tb.vhd:196)
# Break in Subprogram stop at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
