```verilog
module top_module ( input a, input b, output out );
    // Instantiate mod_a
    mod_a instance_mod_a (
        .in1(a),
        .in2(b),
        .out(out)
    );
endmodule

module mod_a ( input in1, input in2, output out );
    // Internal logic for mod_a goes here
    assign out = in1 & in2; // Example logic, can be different
endmodule
```
