{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 19:20:48 2019 " "Info: Processing started: Wed Jul 17 19:20:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bench_canal_tx -c bench_canal_tx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bench_canal_tx -c bench_canal_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_entity.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entity-amux " "Info: Found design unit 1: mux_entity-amux" {  } { { "mux_entity.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/mux_entity.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_entity " "Info: Found entity 1: mux_entity" {  } { { "mux_entity.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/mux_entity.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenceur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequenceur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequenceur-asequenceur " "Info: Found design unit 1: sequenceur-asequenceur" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sequenceur " "Info: Found entity 1: sequenceur" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file C2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-AC2 " "Info: Found design unit 1: C2-AC2" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Info: Found entity 1: C2" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file C3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-AC3 " "Info: Found design unit 1: C3-AC3" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Info: Found entity 1: C3" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canal_tx .vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file canal_tx .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 canal_tx-acanal_tx " "Info: Found design unit 1: canal_tx-acanal_tx" {  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 canal_tx " "Info: Found entity 1: canal_tx" {  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo_128x8.vhd " "Warning: Can't analyze file -- file C:/Users/zakar/Desktop/benchPLEASEWORK/fifo_128x8.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file manchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester-bhv " "Info: Found design unit 1: manchester-bhv" {  } { { "manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/manchester.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester " "Info: Found entity 1: manchester" {  } { { "manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/manchester.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester_comb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file manchester_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester_comb-arch " "Info: Found design unit 1: manchester_comb-arch" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/manchester_comb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester_comb " "Info: Found entity 1: manchester_comb" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/manchester_comb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-amux " "Info: Found design unit 1: mux-amux" {  } { { "mux.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_emetteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p_emetteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_emetteur-ap_emetteur " "Info: Found design unit 1: p_emetteur-ap_emetteur" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 p_emetteur " "Info: Found entity 1: p_emetteur" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "R_dec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file R_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-areg1 " "Info: Found design unit 1: reg1-areg1" {  } { { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Info: Found entity 1: reg1" {  } { { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4-Areg4 " "Info: Found design unit 1: Reg4-Areg4" {  } { { "Reg4.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/Reg4.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Info: Found entity 1: Reg4" {  } { { "Reg4.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/Reg4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegH.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegH-aRegH " "Info: Found design unit 1: RegH-aRegH" {  } { { "RegH.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegH.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegH " "Info: Found entity 1: RegH" {  } { { "RegH.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegH.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegL-aRegL " "Info: Found design unit 1: RegL-aRegL" {  } { { "RegL.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegL.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegL " "Info: Found entity 1: RegL" {  } { { "RegL.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegOut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegOut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegOut-areg_dec_Tx " "Info: Found design unit 1: RegOut-areg_dec_Tx" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegOut " "Info: Found entity 1: RegOut" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench_canal_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bench_canal_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bench_canal_tx-bhv " "Info: Found design unit 1: bench_canal_tx-bhv" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bench_canal_tx " "Info: Found entity 1: bench_canal_tx" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_manchester.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decod_manchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_manchester-bhv " "Info: Found design unit 1: decod_manchester-bhv" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod_manchester " "Info: Found entity 1: decod_manchester" {  } { { "decod_manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_generator-bhv " "Info: Found design unit 1: data_generator-bhv" {  } { { "data_generator.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/data_generator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_generator " "Info: Found entity 1: data_generator" {  } { { "data_generator.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/data_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bench_canal_tx " "Info: Elaborating entity \"bench_canal_tx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inc bench_canal_tx.vhd(85) " "Warning (10492): VHDL Process Statement warning at bench_canal_tx.vhd(85): signal \"inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc bench_canal_tx.vhd(78) " "Warning (10631): VHDL Process Statement warning at bench_canal_tx.vhd(78): inferring latch(es) for signal or variable \"inc\", which holds its previous value in one or more paths through the process" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc bench_canal_tx.vhd(78) " "Info (10041): Inferred latch for \"inc\" at bench_canal_tx.vhd(78)" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_generator data_generator:comp1 " "Info: Elaborating entity \"data_generator\" for hierarchy \"data_generator:comp1\"" {  } { { "bench_canal_tx.vhd" "comp1" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 data_generator.vhd(22) " "Warning (10036): Verilog HDL or VHDL warning at data_generator.vhd(22): object \"r1\" assigned a value but never read" {  } { { "data_generator.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/data_generator.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canal_tx canal_tx:comp2 " "Info: Elaborating entity \"canal_tx\" for hierarchy \"canal_tx:comp2\"" {  } { { "bench_canal_tx.vhd" "comp2" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo canal_tx:comp2\|fifo:U1 " "Info: Elaborating entity \"fifo\" for hierarchy \"canal_tx:comp2\|fifo:U1\"" {  } { { "canal_tx .vhd" "U1" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/fifo.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7p21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_7p21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7p21 " "Info: Found entity 1: scfifo_7p21" {  } { { "db/scfifo_7p21.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/scfifo_7p21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7p21 canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated " "Info: Elaborating entity \"scfifo_7p21\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/backup/quart/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ev21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ev21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ev21 " "Info: Found entity 1: a_dpfifo_ev21" {  } { { "db/a_dpfifo_ev21.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_dpfifo_ev21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ev21 canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo " "Info: Elaborating entity \"a_dpfifo_ev21\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\"" {  } { { "db/scfifo_7p21.tdf" "dpfifo" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/scfifo_7p21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Info: Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|a_fefifo_76e:fifo_state " "Info: Elaborating entity \"a_fefifo_76e\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_ev21.tdf" "fifo_state" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_dpfifo_ev21.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Info: Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_pj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Info: Elaborating entity \"cntr_pj7\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Info: Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/dpram_st01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram " "Info: Elaborating entity \"dpram_st01\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_ev21.tdf" "FIFOram" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_dpfifo_ev21.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Info: Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_0sj1\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_st01.tdf" "altsyncram2" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/dpram_st01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Info: Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_djb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|cntr_djb:rd_ptr_count " "Info: Elaborating entity \"cntr_djb\" for hierarchy \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ev21.tdf" "rd_ptr_count" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/a_dpfifo_ev21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester canal_tx:comp2\|manchester:U2 " "Info: Elaborating entity \"manchester\" for hierarchy \"canal_tx:comp2\|manchester:U2\"" {  } { { "canal_tx .vhd" "U2" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 canal_tx:comp2\|reg1:U3 " "Info: Elaborating entity \"reg1\" for hierarchy \"canal_tx:comp2\|reg1:U3\"" {  } { { "canal_tx .vhd" "U3" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_emetteur canal_tx:comp2\|p_emetteur:U4 " "Info: Elaborating entity \"p_emetteur\" for hierarchy \"canal_tx:comp2\|p_emetteur:U4\"" {  } { { "canal_tx .vhd" "U4" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux canal_tx:comp2\|mux:U5 " "Info: Elaborating entity \"mux\" for hierarchy \"canal_tx:comp2\|mux:U5\"" {  } { { "canal_tx .vhd" "U5" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegOut canal_tx:comp2\|RegOut:U6 " "Info: Elaborating entity \"RegOut\" for hierarchy \"canal_tx:comp2\|RegOut:U6\"" {  } { { "canal_tx .vhd" "U6" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C3 canal_tx:comp2\|C3:U7 " "Info: Elaborating entity \"C3\" for hierarchy \"canal_tx:comp2\|C3:U7\"" {  } { { "canal_tx .vhd" "U7" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2 canal_tx:comp2\|C2:U8 " "Info: Elaborating entity \"C2\" for hierarchy \"canal_tx:comp2\|C2:U8\"" {  } { { "canal_tx .vhd" "U8" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 226 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegL canal_tx:comp2\|RegL:U9 " "Info: Elaborating entity \"RegL\" for hierarchy \"canal_tx:comp2\|RegL:U9\"" {  } { { "canal_tx .vhd" "U9" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 228 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegH canal_tx:comp2\|RegH:U10 " "Info: Elaborating entity \"RegH\" for hierarchy \"canal_tx:comp2\|RegH:U10\"" {  } { { "canal_tx .vhd" "U10" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4 canal_tx:comp2\|Reg4:U11 " "Info: Elaborating entity \"Reg4\" for hierarchy \"canal_tx:comp2\|Reg4:U11\"" {  } { { "canal_tx .vhd" "U11" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceur canal_tx:comp2\|sequenceur:U12 " "Info: Elaborating entity \"sequenceur\" for hierarchy \"canal_tx:comp2\|sequenceur:U12\"" {  } { { "canal_tx .vhd" "U12" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_manchester decod_manchester:comp3 " "Info: Elaborating entity \"decod_manchester\" for hierarchy \"decod_manchester:comp3\"" {  } { { "bench_canal_tx.vhd" "comp3" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "canal_tx:comp2\|RegOut:U6\|Container\[1455\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"canal_tx:comp2\|RegOut:U6\|Container\[1455\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1454 " "Info: Parameter TAP_DISTANCE set to 1454" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Info: Parameter WIDTH set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RegOut.vhd" "Container\[1455\]~0" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 17 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0 " "Info: Elaborated megafunction instantiation \"canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0 " "Info: Instantiated megafunction \"canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 1454 " "Info: Parameter \"TAP_DISTANCE\" = \"1454\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Info: Parameter \"WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Info: Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k6b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6b1 " "Info: Found entity 1: altsyncram_k6b1" {  } { { "db/altsyncram_k6b1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_k6b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Info: Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_tqf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Info: Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Info: Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "416 " "Info: Implemented 416 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 19:20:59 2019 " "Info: Processing ended: Wed Jul 17 19:20:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 19:21:00 2019 " "Info: Processing started: Wed Jul 17 19:21:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "bench_canal_tx EP2C50F484C8 " "Info: Selected device EP2C50F484C8 for design \"bench_canal_tx\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Info: Device EP2C35F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Info: Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "recu " "Info: Pin recu not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { recu } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 17 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { recu } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|Tx " "Info: Destination node canal_tx:comp2\|RegOut:U6\|Tx" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Info: Destination node comb~2" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Info: Destination node comb~3" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|sof " "Info: Destination node canal_tx:comp2\|RegOut:U6\|sof" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|sof } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|eof~2 " "Info: Destination node canal_tx:comp2\|RegOut:U6\|eof~2" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|eof~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|p_emetteur:U4\|pr~2 " "Info: Destination node canal_tx:comp2\|p_emetteur:U4\|pr~2" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|p_emetteur:U4|pr~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "canal_tx:comp2\|sequenceur:U12\|etat.m0  " "Info: Automatically promoted node canal_tx:comp2\|sequenceur:U12\|etat.m0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|sequenceur:U12\|etat_suiv.m1~0 " "Info: Destination node canal_tx:comp2\|sequenceur:U12\|etat_suiv.m1~0" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|etat_suiv.m1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|sequenceur:U12\|RAZ2Out " "Info: Destination node canal_tx:comp2\|sequenceur:U12\|RAZ2Out" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 26 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|RAZ2Out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C3:U7\|C3eq14 " "Info: Destination node canal_tx:comp2\|C3:U7\|C3eq14" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C3:U7|C3eq14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|sequenceur:U12\|Selector0~0 " "Info: Destination node canal_tx:comp2\|sequenceur:U12\|Selector0~0" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 73 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C3:U7\|C3eq13 " "Info: Destination node canal_tx:comp2\|C3:U7\|C3eq13" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C3:U7|C3eq13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|etat.m0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "canal_tx:comp2\|sequenceur:U12\|RAZ2Out  " "Info: Automatically promoted node canal_tx:comp2\|sequenceur:U12\|RAZ2Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C2:U8\|C2EQF " "Info: Destination node canal_tx:comp2\|C2:U8\|C2EQF" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C2:U8|C2EQF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C2:U8\|C2EQ144 " "Info: Destination node canal_tx:comp2\|C2:U8\|C2EQ144" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C2:U8|C2EQ144 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 26 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|RAZ2Out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 35 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 32 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 35 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 register canal_tx:comp2\|reg1:U3\|Container\[15\] -5.68 ns " "Info: Slack time is -5.68 ns between source memory \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3\" and destination register \"canal_tx:comp2\|reg1:U3\|Container\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.568 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.568 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.965 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 434 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 434; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.666 ns) 2.965 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 3 REG Unassigned 2 " "Info: 3: + IC(1.310 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { clk~clkctrl canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 51.26 % ) " "Info: Total cell delay = 1.520 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.445 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.965 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 434 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 434; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.666 ns) 2.965 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 3 REG Unassigned 2 " "Info: 3: + IC(1.310 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { clk~clkctrl canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 51.26 % ) " "Info: Total cell delay = 1.520 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.445 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.177 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 434 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 434; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.878 ns) 3.177 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 3 MEM Unassigned 1 " "Info: 3: + IC(1.310 ns) + CELL(0.878 ns) = 3.177 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk~clkctrl canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 54.52 % ) " "Info: Total cell delay = 1.732 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.445 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.177 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 434 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 434; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.878 ns) 3.177 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 3 MEM Unassigned 1 " "Info: 3: + IC(1.310 ns) + CELL(0.878 ns) = 3.177 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk~clkctrl canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 54.52 % ) " "Info: Total cell delay = 1.732 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.445 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.248 ns - Longest memory register " "Info: - Longest memory to register delay is 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] 2 MEM Unassigned 4 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = Unassigned; Fanout = 4; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.537 ns) 4.734 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell 3 COMB Unassigned 1 " "Info: 3: + IC(0.439 ns) + CELL(0.537 ns) = 4.734 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.460 ns) 6.248 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 4 REG Unassigned 2 " "Info: 4: + IC(1.054 ns) + CELL(0.460 ns) = 6.248 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.755 ns ( 76.10 % ) " "Info: Total cell delay = 4.755 ns ( 76.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 23.90 % ) " "Info: Total interconnect delay = 1.493 ns ( 23.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.248 ns memory register " "Info: Estimated most critical path is memory to register delay of 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 1 MEM M4K_X43_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X43_Y16; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] 2 MEM M4K_X43_Y16 4 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X43_Y16; Fanout = 4; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.537 ns) 4.734 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell 3 COMB LAB_X44_Y16 1 " "Info: 3: + IC(0.439 ns) + CELL(0.537 ns) = 4.734 ns; Loc. = LAB_X44_Y16; Fanout = 1; COMB Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.460 ns) 6.248 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 4 REG LAB_X42_Y16 2 " "Info: 4: + IC(1.054 ns) + CELL(0.460 ns) = 6.248 ns; Loc. = LAB_X42_Y16; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.755 ns ( 76.10 % ) " "Info: Total cell delay = 4.755 ns ( 76.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 23.90 % ) " "Info: Total interconnect delay = 1.493 ns ( 23.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y11 X45_Y21 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y11 to location X45_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "recu 0 " "Info: Pin \"recu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.fit.smsg " "Info: Generated suppressed messages file C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Info: Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 19:21:14 2019 " "Info: Processing ended: Wed Jul 17 19:21:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 19:21:15 2019 " "Info: Processing started: Wed Jul 17 19:21:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 19:21:22 2019 " "Info: Processing ended: Wed Jul 17 19:21:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 19:21:23 2019 " "Info: Processing started: Wed Jul 17 19:21:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inc " "Warning: Node \"inc\" is a latch" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/backup/quart/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register canal_tx:comp2\|sequenceur:U12\|etat.m2 register canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 122.28 MHz 8.178 ns Internal " "Info: Clock \"clk\" has Internal fmax of 122.28 MHz between source register \"canal_tx:comp2\|sequenceur:U12\|etat.m2\" and destination register \"canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]\" (period= 8.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.825 ns + Longest register register " "Info: + Longest register to register delay is 3.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|sequenceur:U12\|etat.m2 1 REG LCFF_X42_Y17_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N19; Fanout = 5; REG Node = 'canal_tx:comp2\|sequenceur:U12\|etat.m2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.651 ns) 1.784 ns canal_tx:comp2\|sequenceur:U12\|WideOr8~1 2 COMB LCCOMB_X42_Y17_N26 39 " "Info: 2: + IC(1.133 ns) + CELL(0.651 ns) = 1.784 ns; Loc. = LCCOMB_X42_Y17_N26; Fanout = 39; COMB Node = 'canal_tx:comp2\|sequenceur:U12\|WideOr8~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 2.358 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|counter_reg_bit8a\[10\]~0 3 COMB LCCOMB_X42_Y17_N12 11 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 2.358 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 11; COMB Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|counter_reg_bit8a\[10\]~0'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 93 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.855 ns) 3.825 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 4 REG LCFF_X41_Y17_N23 2 " "Info: 4: + IC(0.612 ns) + CELL(0.855 ns) = 3.825 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 2; REG Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 44.76 % ) " "Info: Total cell delay = 1.712 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 55.24 % ) " "Info: Total interconnect delay = 2.113 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 {} canal_tx:comp2|sequenceur:U12|WideOr8~1 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 1.133ns 0.368ns 0.612ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.190 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\] 3 REG LCFF_X41_Y17_N23 2 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 2; REG Node = 'canal_tx:comp2\|RegOut:U6\|altshift_taps:Container_rtl_0\|shift_taps_e4n:auto_generated\|cntr_jah:cntr3\|pre_hazard\[10\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.190 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|sequenceur:U12\|etat.m2 3 REG LCFF_X42_Y17_N19 5 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X42_Y17_N19; Fanout = 5; REG Node = 'canal_tx:comp2\|sequenceur:U12\|etat.m2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sequenceur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/sequenceur.vhd" 40 -1 0 } } { "db/cntr_jah.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/cntr_jah.tdf" 99 12 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 canal_tx:comp2|sequenceur:U12|WideOr8~1 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { canal_tx:comp2|sequenceur:U12|etat.m2 {} canal_tx:comp2|sequenceur:U12|WideOr8~1 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|counter_reg_bit8a[10]~0 {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 1.133ns 0.368ns 0.612ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|altshift_taps:Container_rtl_0|shift_taps_e4n:auto_generated|cntr_jah:cntr3|pre_hazard[10] {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|sequenceur:U12|etat.m2 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|sequenceur:U12|etat.m2 {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "canal_tx:comp2\|p_emetteur:U4\|pr reset clk 2.131 ns register " "Info: tsu for register \"canal_tx:comp2\|p_emetteur:U4\|pr\" (data pin = \"reset\", clock pin = \"clk\") is 2.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.361 ns + Longest pin register " "Info: + Longest pin to register delay is 5.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.651 ns) 5.253 ns canal_tx:comp2\|p_emetteur:U4\|pr~2 2 COMB LCCOMB_X42_Y17_N20 1 " "Info: 2: + IC(3.512 ns) + CELL(0.651 ns) = 5.253 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'canal_tx:comp2\|p_emetteur:U4\|pr~2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.361 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X42_Y17_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 5.361 ns; Loc. = LCFF_X42_Y17_N21; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 34.49 % ) " "Info: Total cell delay = 1.849 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.512 ns ( 65.51 % ) " "Info: Total interconnect delay = 3.512 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~2 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.512ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.190 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 3.190 ns canal_tx:comp2\|p_emetteur:U4\|pr 3 REG LCFF_X42_Y17_N21 2 " "Info: 3: + IC(1.297 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X42_Y17_N21; Fanout = 2; REG Node = 'canal_tx:comp2\|p_emetteur:U4\|pr'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.05 % ) " "Info: Total cell delay = 1.756 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset canal_tx:comp2|p_emetteur:U4|pr~2 canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} canal_tx:comp2|p_emetteur:U4|pr~2 {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 3.512ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk clk~clkctrl canal_tx:comp2|p_emetteur:U4|pr } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|p_emetteur:U4|pr {} } { 0.000ns 0.000ns 0.137ns 1.297ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk recu data_16\[7\] 13.082 ns register " "Info: tco from clock \"clk\" to destination pin \"recu\" through register \"data_16\[7\]\" is 13.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.208 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.666 ns) 3.208 ns data_16\[7\] 3 REG LCFF_X35_Y22_N25 2 " "Info: 3: + IC(1.315 ns) + CELL(0.666 ns) = 3.208 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 2; REG Node = 'data_16\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { clk~clkctrl data_16[7] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.74 % ) " "Info: Total cell delay = 1.756 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 45.26 % ) " "Info: Total interconnect delay = 1.452 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl data_16[7] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[7] {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.570 ns + Longest register pin " "Info: + Longest register to pin delay is 9.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_16\[7\] 1 REG LCFF_X35_Y22_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N25; Fanout = 2; REG Node = 'data_16\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_16[7] } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.370 ns) 0.831 ns decod_manchester:comp3\|dataout\[3\] 2 COMB LCCOMB_X35_Y22_N10 2 " "Info: 2: + IC(0.461 ns) + CELL(0.370 ns) = 0.831 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'decod_manchester:comp3\|dataout\[3\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { data_16[7] decod_manchester:comp3|dataout[3] } "NODE_NAME" } } { "decod_manchester.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/decod_manchester.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.647 ns) 1.883 ns Equal2~1 3 COMB LCCOMB_X35_Y22_N14 3 " "Info: 3: + IC(0.405 ns) + CELL(0.647 ns) = 1.883 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 3; COMB Node = 'Equal2~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { decod_manchester:comp3|dataout[3] Equal2~1 } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/backup/quart/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 3.323 ns recup~1 4 COMB LCCOMB_X37_Y22_N4 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 3.323 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 9; COMB Node = 'recup~1'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Equal2~1 recup~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(3.206 ns) 9.570 ns recu 5 PIN PIN_V11 0 " "Info: 5: + IC(3.041 ns) + CELL(3.206 ns) = 9.570 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'recu'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.247 ns" { recup~1 recu } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.593 ns ( 47.99 % ) " "Info: Total cell delay = 4.593 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 52.01 % ) " "Info: Total interconnect delay = 4.977 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.570 ns" { data_16[7] decod_manchester:comp3|dataout[3] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.570 ns" { data_16[7] {} decod_manchester:comp3|dataout[3] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.461ns 0.405ns 1.070ns 3.041ns } { 0.000ns 0.370ns 0.647ns 0.370ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { clk clk~clkctrl data_16[7] } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { clk {} clk~combout {} clk~clkctrl {} data_16[7] {} } { 0.000ns 0.000ns 0.137ns 1.315ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.570 ns" { data_16[7] decod_manchester:comp3|dataout[3] Equal2~1 recup~1 recu } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "9.570 ns" { data_16[7] {} decod_manchester:comp3|dataout[3] {} Equal2~1 {} recup~1 {} recu {} } { 0.000ns 0.461ns 0.405ns 1.070ns 3.041ns } { 0.000ns 0.370ns 0.647ns 0.370ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "canal_tx:comp2\|RegOut:U6\|eof reset clk -1.087 ns register " "Info: th for register \"canal_tx:comp2\|RegOut:U6\|eof\" (data pin = \"reset\", clock pin = \"clk\") is -1.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.000 ns) 1.227 ns clk~clkctrl 2 COMB CLKCTRL_G3 371 " "Info: 2: + IC(0.137 ns) + CELL(0.000 ns) = 1.227 ns; Loc. = CLKCTRL_G3; Fanout = 371; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.666 ns) 3.200 ns canal_tx:comp2\|RegOut:U6\|eof 3 REG LCFF_X42_Y19_N17 3 " "Info: 3: + IC(1.307 ns) + CELL(0.666 ns) = 3.200 ns; Loc. = LCFF_X42_Y19_N17; Fanout = 3; REG Node = 'canal_tx:comp2\|RegOut:U6\|eof'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.88 % ) " "Info: Total cell delay = 1.756 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 45.13 % ) " "Info: Total interconnect delay = 1.444 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 0.137ns 1.307ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.593 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.651 ns) 4.485 ns canal_tx:comp2\|RegOut:U6\|eof~2 2 COMB LCCOMB_X42_Y19_N16 1 " "Info: 2: + IC(2.744 ns) + CELL(0.651 ns) = 4.485 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 1; COMB Node = 'canal_tx:comp2\|RegOut:U6\|eof~2'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.395 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.593 ns canal_tx:comp2\|RegOut:U6\|eof 3 REG LCFF_X42_Y19_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.593 ns; Loc. = LCFF_X42_Y19_N17; Fanout = 3; REG Node = 'canal_tx:comp2\|RegOut:U6\|eof'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 40.26 % ) " "Info: Total cell delay = 1.849 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.744 ns ( 59.74 % ) " "Info: Total interconnect delay = 2.744 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|eof~2 {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 2.744ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { clk clk~clkctrl canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { clk {} clk~combout {} clk~clkctrl {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 0.137ns 1.307ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { reset canal_tx:comp2|RegOut:U6|eof~2 canal_tx:comp2|RegOut:U6|eof } "NODE_NAME" } } { "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/backup/quart/altera/90/quartus/bin/Technology_Viewer.qrui" "4.593 ns" { reset {} reset~combout {} canal_tx:comp2|RegOut:U6|eof~2 {} canal_tx:comp2|RegOut:U6|eof {} } { 0.000ns 0.000ns 2.744ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 19:21:24 2019 " "Info: Processing ended: Wed Jul 17 19:21:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
