// Seed: 991487020
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    output wor id_5,
    output logic id_6,
    input logic id_7
);
  reg id_8;
  always #1 begin
    id_5[1 : 1] <= id_8;
  end
endmodule
