/// Auto-generated register definitions for MTB
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::mtb {

// ============================================================================
// MTB - Cortex-M0+ Micro-Trace Buffer
// Base Address: 0x41006000
// ============================================================================

/// MTB Register Structure
struct MTB_Registers {
    /// MTB Position
    /// Offset: 0x0000
    volatile uint32_t POSITION;

    /// MTB Master
    /// Offset: 0x0004
    volatile uint32_t MASTER;

    /// MTB Flow
    /// Offset: 0x0008
    volatile uint32_t FLOW;

    /// MTB Base
    /// Offset: 0x000C
    /// Access: read-only
    volatile uint32_t BASE;
    uint8_t RESERVED_0010[3824];  ///< Reserved

    /// MTB Integration Mode Control
    /// Offset: 0x0F00
    volatile uint32_t ITCTRL;
    uint8_t RESERVED_0F04[156];  ///< Reserved

    /// MTB Claim Set
    /// Offset: 0x0FA0
    volatile uint32_t CLAIMSET;

    /// MTB Claim Clear
    /// Offset: 0x0FA4
    volatile uint32_t CLAIMCLR;
    uint8_t RESERVED_0FA8[8];  ///< Reserved

    /// MTB Lock Access
    /// Offset: 0x0FB0
    volatile uint32_t LOCKACCESS;

    /// MTB Lock Status
    /// Offset: 0x0FB4
    /// Access: read-only
    volatile uint32_t LOCKSTATUS;

    /// MTB Authentication Status
    /// Offset: 0x0FB8
    /// Access: read-only
    volatile uint32_t AUTHSTATUS;

    /// MTB Device Architecture
    /// Offset: 0x0FBC
    /// Access: read-only
    volatile uint32_t DEVARCH;
    uint8_t RESERVED_0FC0[8];  ///< Reserved

    /// MTB Device Configuration
    /// Offset: 0x0FC8
    /// Access: read-only
    volatile uint32_t DEVID;

    /// MTB Device Type
    /// Offset: 0x0FCC
    /// Access: read-only
    volatile uint32_t DEVTYPE;

    /// CoreSight
    /// Offset: 0x0FD0
    /// Access: read-only
    volatile uint32_t PID4;

    /// CoreSight
    /// Offset: 0x0FD4
    /// Access: read-only
    volatile uint32_t PID5;

    /// CoreSight
    /// Offset: 0x0FD8
    /// Access: read-only
    volatile uint32_t PID6;

    /// CoreSight
    /// Offset: 0x0FDC
    /// Access: read-only
    volatile uint32_t PID7;

    /// CoreSight
    /// Offset: 0x0FE0
    /// Access: read-only
    volatile uint32_t PID0;

    /// CoreSight
    /// Offset: 0x0FE4
    /// Access: read-only
    volatile uint32_t PID1;

    /// CoreSight
    /// Offset: 0x0FE8
    /// Access: read-only
    volatile uint32_t PID2;

    /// CoreSight
    /// Offset: 0x0FEC
    /// Access: read-only
    volatile uint32_t PID3;

    /// CoreSight
    /// Offset: 0x0FF0
    /// Access: read-only
    volatile uint32_t CID0;

    /// CoreSight
    /// Offset: 0x0FF4
    /// Access: read-only
    volatile uint32_t CID1;

    /// CoreSight
    /// Offset: 0x0FF8
    /// Access: read-only
    volatile uint32_t CID2;

    /// CoreSight
    /// Offset: 0x0FFC
    /// Access: read-only
    volatile uint32_t CID3;
};

static_assert(sizeof(MTB_Registers) >= 4096, "MTB_Registers size mismatch");

/// MTB peripheral instance
inline MTB_Registers* MTB() {
    return reinterpret_cast<MTB_Registers*>(0x41006000);
}

}  // namespace alloy::hal::atmel::samd21::mtb
