# MIPS Processor
This project was originally conducted as part of the **Spring 2018 Computer Architecture Lab** course.

A working implementation of MIPS processor in Verilog, tested on a Xilinx FPGA.

## Acknowledgments
Course instructor: [Dr. Shadrokh Samavi](https://scholar.google.com/citations?user=Hj3vz2YAAAAJ&hl=en)
