{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 15:27:26 2010 " "Info: Processing started: Mon Sep 06 15:27:26 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Info: Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Synthesizer " "Info: Elaborating entity \"DE2_115_Synthesizer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115_Synthesizer.v(581) " "Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(581): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115_Synthesizer.v(583) " "Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(583): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE2_115_Synthesizer.v(585) " "Warning (10230): Verilog HDL assignment warning at DE2_115_Synthesizer.v(585): truncated value with size 32 to match size of target (8)" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] DE2_115_Synthesizer.v(258) " "Warning (10034): Output port \"LEDG\[8\]\" at DE2_115_Synthesizer.v(258) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] DE2_115_Synthesizer.v(259) " "Warning (10034): Output port \"LEDR\[17..10\]\" at DE2_115_Synthesizer.v(259) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] DE2_115_Synthesizer.v(259) " "Warning (10034): Output port \"LEDR\[5..0\]\" at DE2_115_Synthesizer.v(259) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115_Synthesizer.v(342) " "Warning (10034): Output port \"ENET0_TX_DATA\" at DE2_115_Synthesizer.v(342) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115_Synthesizer.v(360) " "Warning (10034): Output port \"ENET1_TX_DATA\" at DE2_115_Synthesizer.v(360) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115_Synthesizer.v(375) " "Warning (10034): Output port \"OTG_ADDR\" at DE2_115_Synthesizer.v(375) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_115_Synthesizer.v(382) " "Warning (10034): Output port \"OTG_DACK_N\" at DE2_115_Synthesizer.v(382) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115_Synthesizer.v(390) " "Warning (10034): Output port \"DRAM_ADDR\" at DE2_115_Synthesizer.v(390) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115_Synthesizer.v(391) " "Warning (10034): Output port \"DRAM_BA\" at DE2_115_Synthesizer.v(391) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115_Synthesizer.v(397) " "Warning (10034): Output port \"DRAM_DQM\" at DE2_115_Synthesizer.v(397) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Synthesizer.v(402) " "Warning (10034): Output port \"SRAM_ADDR\" at DE2_115_Synthesizer.v(402) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_Synthesizer.v(411) " "Warning (10034): Output port \"FL_ADDR\" at DE2_115_Synthesizer.v(411) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115_Synthesizer.v(439) " "Warning (10034): Output port \"HSMC_TX_D_P\" at DE2_115_Synthesizer.v(439) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_Synthesizer.v(255) " "Warning (10034): Output port \"SMA_CLKOUT\" at DE2_115_Synthesizer.v(255) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_Synthesizer.v(286) " "Warning (10034): Output port \"UART_CTS\" at DE2_115_Synthesizer.v(286) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Synthesizer.v(289) " "Warning (10034): Output port \"UART_TXD\" at DE2_115_Synthesizer.v(289) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115_Synthesizer.v(298) " "Warning (10034): Output port \"SD_CLK\" at DE2_115_Synthesizer.v(298) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115_Synthesizer.v(322) " "Warning (10034): Output port \"EEP_I2C_SCLK\" at DE2_115_Synthesizer.v(322) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115_Synthesizer.v(330) " "Warning (10034): Output port \"ENET0_GTX_CLK\" at DE2_115_Synthesizer.v(330) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115_Synthesizer.v(332) " "Warning (10034): Output port \"ENET0_MDC\" at DE2_115_Synthesizer.v(332) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115_Synthesizer.v(334) " "Warning (10034): Output port \"ENET0_RST_N\" at DE2_115_Synthesizer.v(334) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115_Synthesizer.v(343) " "Warning (10034): Output port \"ENET0_TX_EN\" at DE2_115_Synthesizer.v(343) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115_Synthesizer.v(344) " "Warning (10034): Output port \"ENET0_TX_ER\" at DE2_115_Synthesizer.v(344) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115_Synthesizer.v(348) " "Warning (10034): Output port \"ENET1_GTX_CLK\" at DE2_115_Synthesizer.v(348) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115_Synthesizer.v(350) " "Warning (10034): Output port \"ENET1_MDC\" at DE2_115_Synthesizer.v(350) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115_Synthesizer.v(352) " "Warning (10034): Output port \"ENET1_RST_N\" at DE2_115_Synthesizer.v(352) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115_Synthesizer.v(361) " "Warning (10034): Output port \"ENET1_TX_EN\" at DE2_115_Synthesizer.v(361) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115_Synthesizer.v(362) " "Warning (10034): Output port \"ENET1_TX_ER\" at DE2_115_Synthesizer.v(362) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115_Synthesizer.v(376) " "Warning (10034): Output port \"OTG_CS_N\" at DE2_115_Synthesizer.v(376) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115_Synthesizer.v(377) " "Warning (10034): Output port \"OTG_WR_N\" at DE2_115_Synthesizer.v(377) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115_Synthesizer.v(378) " "Warning (10034): Output port \"OTG_RD_N\" at DE2_115_Synthesizer.v(378) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115_Synthesizer.v(380) " "Warning (10034): Output port \"OTG_RST_N\" at DE2_115_Synthesizer.v(380) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115_Synthesizer.v(392) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE2_115_Synthesizer.v(392) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115_Synthesizer.v(393) " "Warning (10034): Output port \"DRAM_CKE\" at DE2_115_Synthesizer.v(393) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115_Synthesizer.v(394) " "Warning (10034): Output port \"DRAM_CLK\" at DE2_115_Synthesizer.v(394) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115_Synthesizer.v(395) " "Warning (10034): Output port \"DRAM_CS_N\" at DE2_115_Synthesizer.v(395) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115_Synthesizer.v(398) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE2_115_Synthesizer.v(398) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115_Synthesizer.v(399) " "Warning (10034): Output port \"DRAM_WE_N\" at DE2_115_Synthesizer.v(399) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Synthesizer.v(403) " "Warning (10034): Output port \"SRAM_CE_N\" at DE2_115_Synthesizer.v(403) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Synthesizer.v(405) " "Warning (10034): Output port \"SRAM_LB_N\" at DE2_115_Synthesizer.v(405) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Synthesizer.v(406) " "Warning (10034): Output port \"SRAM_OE_N\" at DE2_115_Synthesizer.v(406) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Synthesizer.v(407) " "Warning (10034): Output port \"SRAM_UB_N\" at DE2_115_Synthesizer.v(407) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Synthesizer.v(408) " "Warning (10034): Output port \"SRAM_WE_N\" at DE2_115_Synthesizer.v(408) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_Synthesizer.v(412) " "Warning (10034): Output port \"FL_CE_N\" at DE2_115_Synthesizer.v(412) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_Synthesizer.v(414) " "Warning (10034): Output port \"FL_OE_N\" at DE2_115_Synthesizer.v(414) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 414 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115_Synthesizer.v(415) " "Warning (10034): Output port \"FL_RST_N\" at DE2_115_Synthesizer.v(415) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_Synthesizer.v(417) " "Warning (10034): Output port \"FL_WE_N\" at DE2_115_Synthesizer.v(417) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 417 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115_Synthesizer.v(418) " "Warning (10034): Output port \"FL_WP_N\" at DE2_115_Synthesizer.v(418) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115_Synthesizer.v(432) " "Warning (10034): Output port \"HSMC_CLKOUT_P1\" at DE2_115_Synthesizer.v(432) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115_Synthesizer.v(433) " "Warning (10034): Output port \"HSMC_CLKOUT_P2\" at DE2_115_Synthesizer.v(433) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 433 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115_Synthesizer.v(434) " "Warning (10034): Output port \"HSMC_CLKOUT0\" at DE2_115_Synthesizer.v(434) has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(318) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(318) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut_8.v 1 1 " "Warning: Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "seg7_lut_8.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/seg7_lut_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2_115_Synthesizer.v" "u0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Warning: Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/seg7_lut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "seg7_lut_8.v" "u0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/seg7_lut_8.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_av_config.v 1 1 " "Warning: Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 486 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_av_config.v(58) " "Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_av_config.v(133) " "Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(133): truncated value with size 32 to match size of target (6)" {  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_write i2c_write.v(14) " "Warning (10238): Verilog Module Declaration warning at i2c_write.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_write\"" {  } { { "i2c_write.v" "" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/de2_115/lyp/i2c_write/i2c_write.v 1 1 " "Warning: Using design file /de2_115/lyp/i2c_write/i2c_write.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_write " "Info: Found entity 1: I2C_write" {  } { { "i2c_write.v" "" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_write I2C_AV_Config:u7\|I2C_write:testtest " "Info: Elaborating entity \"I2C_write\" for hierarchy \"I2C_AV_Config:u7\|I2C_write:testtest\"" {  } { { "i2c_av_config.v" "testtest" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_write.v(48) " "Warning (10230): Verilog HDL assignment warning at i2c_write.v(48): truncated value with size 32 to match size of target (5)" {  } { { "i2c_write.v" "" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_write.v(97) " "Warning (10230): Verilog HDL assignment warning at i2c_write.v(97): truncated value with size 32 to match size of target (1)" {  } { { "i2c_write.v" "" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/de2_115/lyp/i2c_control/i2c_control.v 1 1 " "Warning: Using design file /de2_115/lyp/i2c_control/i2c_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_control " "Info: Found entity 1: I2C_control" {  } { { "i2c_control.v" "" { Text "d:/de2_115/lyp/i2c_control/i2c_control.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_control I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0 " "Info: Elaborating entity \"I2C_control\" for hierarchy \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\"" {  } { { "i2c_write.v" "i2c0" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info: Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info: Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Info: Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Info: Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Info: Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Info: Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Info: Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Info: Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound1.v 1 1 " "Warning: Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound1 " "Info: Found entity 1: demo_sound1" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound1 demo_sound1:dd1 " "Info: Elaborating entity \"demo_sound1\" for hierarchy \"demo_sound1:dd1\"" {  } { { "DE2_115_Synthesizer.v" "dd1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(26) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(27) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(28) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound1.v(29) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(30) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(50) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound1.v(63) " "Warning (10270): Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound1.v(62) " "Warning (10240): Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound1.v(131) " "Warning (10230): Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[0\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[1\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[2\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[3\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[4\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[5\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[6\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound1.v(62) " "Info (10041): Inferred latch for \"TT\[7\]\" at demo_sound1.v(62)" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "demo_sound2.v 1 1 " "Warning: Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demo_sound2 " "Info: Found entity 1: demo_sound2" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_sound2 demo_sound2:dd2 " "Info: Elaborating entity \"demo_sound2\" for hierarchy \"demo_sound2:dd2\"" {  } { { "DE2_115_Synthesizer.v" "dd2" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(26) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(27) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(28) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 demo_sound2.v(29) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(30) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(50) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demo_sound2.v(63) " "Warning (10270): Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TT demo_sound2.v(62) " "Warning (10240): Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable \"TT\", which holds its previous value in one or more paths through the always construct" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo_sound2.v(130) " "Warning (10230): Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[0\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[0\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[1\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[1\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[2\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[2\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[3\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[3\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[4\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[4\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[5\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[5\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[6\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[6\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TT\[7\] demo_sound2.v(62) " "Info (10041): Inferred latch for \"TT\[7\]\" at demo_sound2.v(62)" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "DE2_115_Synthesizer.v" "keyboard" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 551 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(22) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(22): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(27) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(27): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(36) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(36): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(54) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(54): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(71) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(71): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(95) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(95): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(97) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(97): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(117) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(117): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ps2_keyboard.v(120) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(120): truncated value with size 10 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[9..8\] 0 ps2_keyboard.v(40) " "Warning (10030): Net \"keycode_o\[9..8\]\" at ps2_keyboard.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "staff.v 1 1 " "Warning: Using design file staff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 staff " "Info: Found entity 1: staff" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staff staff:st1 " "Info: Elaborating entity \"staff\" for hierarchy \"staff:st1\"" {  } { { "DE2_115_Synthesizer.v" "st1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(26) " "Warning (10230): Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(27) " "Warning (10230): Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(28) " "Warning (10230): Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(29) " "Warning (10230): Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(53) " "Warning (10230): Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(54) " "Warning (10230): Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(55) " "Warning (10230): Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(56) " "Warning (10230): Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(57) " "Warning (10230): Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(58) " "Warning (10230): Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(59) " "Warning (10230): Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(60) " "Warning (10230): Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(61) " "Warning (10230): Verilog HDL assignment warning at staff.v(61): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(62) " "Warning (10230): Verilog HDL assignment warning at staff.v(62): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(63) " "Warning (10230): Verilog HDL assignment warning at staff.v(63): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(70) " "Warning (10230): Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(71) " "Warning (10230): Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(72) " "Warning (10230): Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(73) " "Warning (10230): Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(74) " "Warning (10230): Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(75) " "Warning (10230): Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(76) " "Warning (10230): Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(77) " "Warning (10230): Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(78) " "Warning (10230): Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(80) " "Warning (10230): Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(105) " "Warning (10230): Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(106) " "Warning (10230): Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(107) " "Warning (10230): Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(108) " "Warning (10230): Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(109) " "Warning (10230): Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(110) " "Warning (10230): Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(111) " "Warning (10230): Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(112) " "Warning (10230): Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(113) " "Warning (10230): Verilog HDL assignment warning at staff.v(113): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(114) " "Warning (10230): Verilog HDL assignment warning at staff.v(114): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(115) " "Warning (10230): Verilog HDL assignment warning at staff.v(115): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(122) " "Warning (10230): Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(123) " "Warning (10230): Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(124) " "Warning (10230): Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(125) " "Warning (10230): Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(126) " "Warning (10230): Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(127) " "Warning (10230): Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(128) " "Warning (10230): Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(129) " "Warning (10230): Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(130) " "Warning (10230): Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(132) " "Warning (10230): Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(157) " "Warning (10230): Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(158) " "Warning (10230): Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(159) " "Warning (10230): Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(160) " "Warning (10230): Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(161) " "Warning (10230): Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(162) " "Warning (10230): Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(163) " "Warning (10230): Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(164) " "Warning (10230): Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(165) " "Warning (10230): Verilog HDL assignment warning at staff.v(165): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(166) " "Warning (10230): Verilog HDL assignment warning at staff.v(166): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(167) " "Warning (10230): Verilog HDL assignment warning at staff.v(167): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(174) " "Warning (10230): Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(175) " "Warning (10230): Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(176) " "Warning (10230): Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(177) " "Warning (10230): Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(178) " "Warning (10230): Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(179) " "Warning (10230): Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(180) " "Warning (10230): Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(181) " "Warning (10230): Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(182) " "Warning (10230): Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(184) " "Warning (10230): Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(209) " "Warning (10230): Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(210) " "Warning (10230): Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(211) " "Warning (10230): Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(212) " "Warning (10230): Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(213) " "Warning (10230): Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(214) " "Warning (10230): Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(215) " "Warning (10230): Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(216) " "Warning (10230): Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(217) " "Warning (10230): Verilog HDL assignment warning at staff.v(217): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(218) " "Warning (10230): Verilog HDL assignment warning at staff.v(218): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(219) " "Warning (10230): Verilog HDL assignment warning at staff.v(219): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(226) " "Warning (10230): Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(227) " "Warning (10230): Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(228) " "Warning (10230): Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(229) " "Warning (10230): Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(230) " "Warning (10230): Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(231) " "Warning (10230): Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(232) " "Warning (10230): Verilog HDL assignment warning at staff.v(232): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(233) " "Warning (10230): Verilog HDL assignment warning at staff.v(233): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 staff.v(234) " "Warning (10230): Verilog HDL assignment warning at staff.v(234): truncated value with size 32 to match size of target (1)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 staff.v(236) " "Warning (10230): Verilog HDL assignment warning at staff.v(236): truncated value with size 32 to match size of target (16)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(295) " "Warning (10230): Verilog HDL assignment warning at staff.v(295): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(297) " "Warning (10230): Verilog HDL assignment warning at staff.v(297): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(317) " "Warning (10230): Verilog HDL assignment warning at staff.v(317): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(375) " "Warning (10230): Verilog HDL assignment warning at staff.v(375): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(377) " "Warning (10230): Verilog HDL assignment warning at staff.v(377): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 staff.v(393) " "Warning (10230): Verilog HDL assignment warning at staff.v(393): truncated value with size 32 to match size of target (12)" {  } { { "staff.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_time_generator.v 1 1 " "Warning: Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Info: Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator staff:st1\|vga_time_generator:vga0 " "Info: Elaborating entity \"vga_time_generator\" for hierarchy \"staff:st1\|vga_time_generator:vga0\"" {  } { { "staff.v" "vga0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(32) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(37) " "Warning (10763): Verilog HDL warning at vga_time_generator.v(37): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 37 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(54) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(54): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "vga_time_generator.v(59) " "Warning (10763): Verilog HDL warning at vga_time_generator.v(59): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 59 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(74) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(74): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(79) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(79): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bar_white.v 1 1 " "Warning: Using design file bar_white.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_white " "Info: Found entity 1: bar_white" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_white staff:st1\|bar_white:bar1 " "Info: Elaborating entity \"bar_white\" for hierarchy \"staff:st1\|bar_white:bar1\"" {  } { { "staff.v" "bar1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_white.v(22) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(23) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(24) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(25) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(26) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(27) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(28) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(29) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(30) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(31) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(32) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(33) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(34) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(35) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(36) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_white.v(37) " "Warning (10230): Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)" {  } { { "bar_white.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_white.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bar_big.v 1 1 " "Warning: Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_big " "Info: Found entity 1: bar_big" {  } { { "bar_big.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_big.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_big staff:st1\|bar_big:b0 " "Info: Elaborating entity \"bar_big\" for hierarchy \"staff:st1\|bar_big:b0\"" {  } { { "staff.v" "b0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_big.v(12) " "Warning (10230): Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bar_big.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_big.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bar_blank.v 1 1 " "Warning: Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bar_blank " "Info: Found entity 1: bar_blank" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_blank staff:st1\|bar_blank:bar_blank1 " "Info: Elaborating entity \"bar_blank\" for hierarchy \"staff:st1\|bar_blank:bar_blank1\"" {  } { { "staff.v" "bar_blank1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/staff.v" 373 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bar_blank.v(17) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(19) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(20) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(21) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(22) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(23) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(24) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(25) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(26) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(27) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(28) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bar_blank.v(29) " "Warning (10230): Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)" {  } { { "bar_blank.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/bar_blank.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adio_codec.v 1 1 " "Warning: Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Info: Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:ad1 " "Info: Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 653 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(144) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(146) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(187) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(188) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_string.v 1 1 " "Warning: Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Info: Found entity 1: wave_gen_string" {  } { { "wave_gen_string.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string adio_codec:ad1\|wave_gen_string:r1 " "Info: Elaborating entity \"wave_gen_string\" for hierarchy \"adio_codec:ad1\|wave_gen_string:r1\"" {  } { { "adio_codec.v" "r1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wave_gen_brass.v 1 1 " "Warning: Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Info: Found entity 1: wave_gen_brass" {  } { { "wave_gen_brass.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass adio_codec:ad1\|wave_gen_brass:s1 " "Info: Elaborating entity \"wave_gen_brass\" for hierarchy \"adio_codec:ad1\|wave_gen_brass:s1\"" {  } { { "adio_codec.v" "s1" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_test.v 1 1 " "Warning: Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "lcd_test.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "DE2_115_Synthesizer.v" "u5" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(57) " "Warning (10230): Verilog HDL assignment warning at lcd_test.v(57): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_test.v(65) " "Warning (10230): Verilog HDL assignment warning at lcd_test.v(65): truncated value with size 32 to match size of target (6)" {  } { { "lcd_test.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_test.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Warning: Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "lcd_test.v" "u0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_test.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Warning (10230): Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qa04.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qa04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qa04 " "Info: Found entity 1: altsyncram_qa04" {  } { { "db/altsyncram_qa04.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altsyncram_qa04.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Info: Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/decode_rsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vob " "Info: Found entity 1: mux_vob" {  } { { "db/mux_vob.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/mux_vob.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Info: Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/mux_ssc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Info: Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cntr_mgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Info: Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cntr_gbj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLOCK_50 acq_clk " "Info: Source node \"CLOCK_50\" connects to port \"acq_clk\"" {  } { { "DE2_115_Synthesizer.v" "CLOCK_50" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 248 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_SCLK acq_trigger_in\[0\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_SCLK\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "i2c_av_config.v" "I2C_SCLK" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 14 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_SCLK acq_data_in\[0\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_SCLK\" connects to port \"acq_data_in\[0\]\"" {  } { { "i2c_av_config.v" "I2C_SCLK" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 14 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_SDAT acq_trigger_in\[1\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_SDAT\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "i2c_av_config.v" "I2C_SDAT" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 15 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_SDAT acq_data_in\[1\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_SDAT\" connects to port \"acq_data_in\[1\]\"" {  } { { "i2c_av_config.v" "I2C_SDAT" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 15 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|ACK acq_trigger_in\[2\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|ACK\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "i2c_write.v" "ACK" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 24 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|ACK acq_data_in\[2\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|ACK\" connects to port \"acq_data_in\[2\]\"" {  } { { "i2c_write.v" "ACK" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 24 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[0\] acq_trigger_in\[3\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[0\]\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "i2c_write.v" "bitcount\[0\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[0\] acq_data_in\[3\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[0\]\" connects to port \"acq_data_in\[3\]\"" {  } { { "i2c_write.v" "bitcount\[0\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[1\] acq_trigger_in\[4\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[1\]\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "i2c_write.v" "bitcount\[1\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[1\] acq_data_in\[4\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[1\]\" connects to port \"acq_data_in\[4\]\"" {  } { { "i2c_write.v" "bitcount\[1\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[2\] acq_trigger_in\[5\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[2\]\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "i2c_write.v" "bitcount\[2\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[2\] acq_data_in\[5\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[2\]\" connects to port \"acq_data_in\[5\]\"" {  } { { "i2c_write.v" "bitcount\[2\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[3\] acq_trigger_in\[6\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[3\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "i2c_write.v" "bitcount\[3\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[3\] acq_data_in\[6\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[3\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "i2c_write.v" "bitcount\[3\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[4\] acq_trigger_in\[7\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[4\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "i2c_write.v" "bitcount\[4\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[4\] acq_data_in\[7\] " "Info: Source node \"I2C_AV_Config:u7\|I2C_write:testtest\|bitcount\[4\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "i2c_write.v" "bitcount\[4\]" { Text "d:/de2_115/lyp/i2c_write/i2c_write.v" 45 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[0\] acq_trigger_in\[8\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[0\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[0\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[0\] acq_data_in\[8\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[0\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[0\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[1\] acq_trigger_in\[9\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[1\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[1\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[1\] acq_data_in\[9\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[1\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[1\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[2\] acq_trigger_in\[10\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[2\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[2\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[2\] acq_data_in\[10\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[2\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[2\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[3\] acq_trigger_in\[11\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[3\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[3\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[3\] acq_data_in\[11\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[3\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[3\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[4\] acq_trigger_in\[12\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[4\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[4\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[4\] acq_data_in\[12\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[4\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[4\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[5\] acq_trigger_in\[13\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[5\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[5\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|LUT_INDEX\[5\] acq_data_in\[13\] " "Info: Source node \"I2C_AV_Config:u7\|LUT_INDEX\[5\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "i2c_av_config.v" "LUT_INDEX\[5\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[0\] acq_trigger_in\[14\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[0\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[0\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[0\] acq_data_in\[14\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[0\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[0\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[10\] acq_trigger_in\[15\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[10\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[10\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[10\] acq_data_in\[15\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[10\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[10\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[11\] acq_trigger_in\[16\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[11\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[11\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[11\] acq_data_in\[16\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[11\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[11\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[12\] acq_trigger_in\[17\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[12\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[12\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[12\] acq_data_in\[17\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[12\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[12\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[13\] acq_trigger_in\[18\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[13\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[13\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[13\] acq_data_in\[18\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[13\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[13\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[14\] acq_trigger_in\[19\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[14\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[14\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[14\] acq_data_in\[19\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[14\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[14\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[15\] acq_trigger_in\[20\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[15\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[15\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[15\] acq_data_in\[20\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[15\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[15\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[16\] acq_trigger_in\[21\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[16\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[16\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[16\] acq_data_in\[21\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[16\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[16\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[17\] acq_trigger_in\[22\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[17\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[17\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[17\] acq_data_in\[22\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[17\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[17\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[18\] acq_trigger_in\[23\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[18\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[18\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[18\] acq_data_in\[23\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[18\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[18\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[19\] acq_trigger_in\[24\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[19\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[19\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[19\] acq_data_in\[24\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[19\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[19\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[1\] acq_trigger_in\[25\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[1\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[1\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[1\] acq_data_in\[25\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[1\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[1\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[20\] acq_trigger_in\[26\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[20\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[20\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[20\] acq_data_in\[26\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[20\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[20\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[21\] acq_trigger_in\[27\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[21\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[21\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[21\] acq_data_in\[27\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[21\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[21\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[22\] acq_trigger_in\[28\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[22\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[22\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[22\] acq_data_in\[28\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[22\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[22\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[23\] acq_trigger_in\[29\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[23\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[23\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[23\] acq_data_in\[29\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[23\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[23\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[2\] acq_trigger_in\[30\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[2\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[2\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[2\] acq_data_in\[30\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[2\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[2\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[3\] acq_trigger_in\[31\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[3\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[3\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[3\] acq_data_in\[31\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[3\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[3\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[4\] acq_trigger_in\[32\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[4\]\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[4\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[4\] acq_data_in\[32\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[4\]\" connects to port \"acq_data_in\[32\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[4\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[5\] acq_trigger_in\[33\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[5\]\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[5\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[5\] acq_data_in\[33\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[5\]\" connects to port \"acq_data_in\[33\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[5\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[6\] acq_trigger_in\[34\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[6\]\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[6\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[6\] acq_data_in\[34\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[6\]\" connects to port \"acq_data_in\[34\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[6\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[7\] acq_trigger_in\[35\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[7\]\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[7\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[7\] acq_data_in\[35\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[7\]\" connects to port \"acq_data_in\[35\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[7\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[8\] acq_trigger_in\[36\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[8\]\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[8\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[8\] acq_data_in\[36\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[8\]\" connects to port \"acq_data_in\[36\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[8\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[9\] acq_trigger_in\[37\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[9\]\" connects to port \"acq_trigger_in\[37\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[9\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_DATA\[9\] acq_data_in\[37\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_DATA\[9\]\" connects to port \"acq_data_in\[37\]\"" {  } { { "i2c_av_config.v" "mI2C_DATA\[9\]" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 109 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_GO acq_trigger_in\[38\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_GO\" connects to port \"acq_trigger_in\[38\]\"" {  } { { "i2c_av_config.v" "mI2C_GO" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 20 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_GO acq_data_in\[38\] " "Info: Source node \"I2C_AV_Config:u7\|mI2C_GO\" connects to port \"acq_data_in\[38\]\"" {  } { { "i2c_av_config.v" "mI2C_GO" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 20 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "I2C_AV_Config:u7\|mI2C_GO trigger_in " "Info: Source node \"I2C_AV_Config:u7\|mI2C_GO\" connects to port \"trigger_in\"" {  } { { "i2c_av_config.v" "mI2C_GO" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 20 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "9 " "Info: Found 9 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s4\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r4\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_string:r4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s3\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r3\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_string:r3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s2\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_brass:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r2\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_string:r2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_brass:s1\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_brass:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_brass.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:ad1\|wave_gen_string:r1\|Ram0 " "Info: RAM logic \"adio_codec:ad1\|wave_gen_string:r1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/wave_gen_string.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u7\|Ram0 " "Info: RAM logic \"I2C_AV_Config:u7\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "i2c_av_config.v" "Ram0" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 146 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"DE2_115_Synthesizer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 316 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 299 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Warning: Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Warning: Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Warning: Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Warning: Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Warning: Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 323 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Warning: Bidir \"ENET0_MDIO\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 333 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Warning: Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Warning: Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Warning: Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Warning: Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Warning: Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Warning: Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Warning: Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Warning: Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Warning: Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Warning: Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Warning: Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Warning: Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Warning: Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Warning: Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Warning: Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Warning: Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Warning: Bidir \"OTG_FSPEED\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 383 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Warning: Bidir \"OTG_LSPEED\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 384 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Warning: Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Warning: Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Warning: Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Warning: Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Warning: Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Warning: Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Warning: Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Warning: Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Warning: Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Warning: Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Warning: Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Warning: Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Warning: Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Warning: Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Warning: Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Warning: Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Warning: Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Warning: Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Warning: Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Warning: Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Warning: Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Warning: Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Warning: Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Warning: Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Warning: Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Warning: Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Warning: Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Warning: Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Warning: Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Warning: Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Warning: Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Warning: Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning: Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning: Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning: Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning: Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning: Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning: Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning: Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning: Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Warning: Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Warning: Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Warning: Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Warning: Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Warning: Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Warning: Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Warning: Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Warning: Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Warning: Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Warning: Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Warning: Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Warning: Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Warning: Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Warning: Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Warning: Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Warning: Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Warning: Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Warning: Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Warning: Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Warning: Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Warning: Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Warning: Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Warning: Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Warning: Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Warning: Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Warning: Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Warning: Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Warning: Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Warning: Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Warning: Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Warning: Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Warning: Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Warning: Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Warning: Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Warning: Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Warning: Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Warning: Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Warning: Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Warning: Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Warning: Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Warning: Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Warning: Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Warning: Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Warning: Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Warning: Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Warning: Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Warning: Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Warning: Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Warning: Bidir \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Warning: Bidir \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Warning: Bidir \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Warning: Bidir \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Warning: Bidir \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Warning: Bidir \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Warning: Bidir \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 292 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PS2_CLK2 VCC pin " "Warning: The pin \"PS2_CLK2\" is fed by VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 294 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PS2_DAT2 VCC pin " "Warning: The pin \"PS2_DAT2\" is fed by VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 295 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[3\] " "Warning: Latch demo_sound1:dd1\|TT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[6\] " "Warning: Latch demo_sound1:dd1\|TT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[5\] " "Warning: Latch demo_sound1:dd1\|TT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[4\] " "Warning: Latch demo_sound1:dd1\|TT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[7\] " "Warning: Latch demo_sound1:dd1\|TT\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[2\] " "Warning: Latch demo_sound1:dd1\|TT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[0\] " "Warning: Latch demo_sound1:dd1\|TT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound1:dd1\|TT\[1\] " "Warning: Latch demo_sound1:dd1\|TT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound1:dd1\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound1:dd1\|step\[0\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[3\] " "Warning: Latch demo_sound2:dd2\|TT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[6\] " "Warning: Latch demo_sound2:dd2\|TT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[5\] " "Warning: Latch demo_sound2:dd2\|TT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[4\] " "Warning: Latch demo_sound2:dd2\|TT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[7\] " "Warning: Latch demo_sound2:dd2\|TT\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[2\] " "Warning: Latch demo_sound2:dd2\|TT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[0\] " "Warning: Latch demo_sound2:dd2\|TT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "demo_sound2:dd2\|TT\[1\] " "Warning: Latch demo_sound2:dd2\|TT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA demo_sound2:dd2\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal demo_sound2:dd2\|step\[0\]" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 106 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "PS2_CLK2~synth " "Warning: Node \"PS2_CLK2~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 294 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "PS2_DAT2~synth " "Warning: Node \"PS2_DAT2~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 295 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Warning: Node \"AUD_ADCLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 315 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~synth " "Warning: Node \"AUD_BCLK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 316 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Warning: Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Warning (13410): Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Warning (13410): Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Warning (13410): Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_MDC GND " "Warning (13410): Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_RST_N GND " "Warning (13410): Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Warning (13410): Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Warning (13410): Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Warning (13410): Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_MDC GND " "Warning (13410): Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_RST_N GND " "Warning (13410): Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Warning (13410): Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Warning (13410): Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET_N VCC " "Warning (13410): Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Warning (13410): Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Warning (13410): Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Warning (13410): Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Warning (13410): Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Warning (13410): Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Warning (13410): Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Warning (13410): Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Warning (13410): Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Warning (13410): Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Warning (13410): Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Warning (13410): Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 414 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 417 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 418 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Warning (13410): Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Warning (13410): Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Warning (13410): Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Warning (13410): Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 35 " "Info: 35 registers lost all their fanouts during netlist optimizations. The first 35 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~8 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~9 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~10 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~11 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~12 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~13 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|mSetup_ST~9 " "Info: Register \"I2C_AV_Config:u7\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|mSetup_ST~10 " "Info: Register \"I2C_AV_Config:u7\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~4 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~5 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~6 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~7 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~8 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~9 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~10 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~11 " "Info: Register \"I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|fstate~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[19\] " "Info: Register \"VGA_CLKo\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[20\] " "Info: Register \"VGA_CLKo\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[21\] " "Info: Register \"VGA_CLKo\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[22\] " "Info: Register \"VGA_CLKo\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[23\] " "Info: Register \"VGA_CLKo\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[24\] " "Info: Register \"VGA_CLKo\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[25\] " "Info: Register \"VGA_CLKo\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[26\] " "Info: Register \"VGA_CLKo\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[27\] " "Info: Register \"VGA_CLKo\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[28\] " "Info: Register \"VGA_CLKo\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[29\] " "Info: Register \"VGA_CLKo\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[30\] " "Info: Register \"VGA_CLKo\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_CLKo\[31\] " "Info: Register \"VGA_CLKo\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "83 " "Warning: Design contains 83 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 249 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 250 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "Warning (15610): No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 251 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "Warning (15610): No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 254 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 265 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 287 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 288 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 301 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 314 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "Warning (15610): No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 331 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 335 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "Warning (15610): No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 336 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 337 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 338 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 338 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 338 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 338 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "Warning (15610): No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 339 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "Warning (15610): No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 340 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 341 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "Warning (15610): No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 345 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "Warning (15610): No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 349 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "Warning (15610): No output dependent on input pin \"ENET1_MDIO\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 351 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 353 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "Warning (15610): No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 354 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 355 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 356 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 356 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 356 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 356 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "Warning (15610): No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 357 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "Warning (15610): No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 358 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 359 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "Warning (15610): No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 363 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 368 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 370 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 379 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 379 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 381 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 381 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 387 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 416 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 427 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 428 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "Warning (15610): No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 429 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "Warning (15610): No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3742 " "Info: Implemented 3742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Info: Implemented 96 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "251 " "Info: Implemented 251 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "144 " "Info: Implemented 144 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2937 " "Info: Implemented 2937 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "312 " "Info: Implemented 312 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "Warning: PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 500 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "Warning: PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 500 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_GOLDEN_TOP " "Warning: Ignored assignments for entity \"DE2_115_GOLDEN_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 820 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 820 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 15:28:30 2010 " "Info: Processing ended: Mon Sep 06 15:28:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Info: Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Info: Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 15:28:31 2010 " "Info: Processing started: Mon Sep 06 15:28:31 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_Synthesizer EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"DE2_115_Synthesizer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clock1 " "Warning: Compensate clock of PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 32 2 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 24284 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 24286 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 24288 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 24290 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Warning: Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Warning: Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 427 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3702 4858 5830 0} { 0 { 0 ""} 0 24292 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Warning: Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 428 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3703 4858 5830 0} { 0 { 0 ""} 0 24293 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Warning: Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 432 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3705 4858 5830 0} { 0 { 0 ""} 0 24294 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Warning: Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 433 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3706 4858 5830 0} { 0 { 0 ""} 0 24296 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Warning: Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3486 4858 5830 0} { 0 { 0 ""} 0 24298 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Warning: Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3487 4858 5830 0} { 0 { 0 ""} 0 24299 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Warning: Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3488 4858 5830 0} { 0 { 0 ""} 0 24300 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Warning: Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3489 4858 5830 0} { 0 { 0 ""} 0 24301 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Warning: Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3490 4858 5830 0} { 0 { 0 ""} 0 24302 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Warning: Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3491 4858 5830 0} { 0 { 0 ""} 0 24303 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Warning: Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3492 4858 5830 0} { 0 { 0 ""} 0 24304 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Warning: Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3493 4858 5830 0} { 0 { 0 ""} 0 24305 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Warning: Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3494 4858 5830 0} { 0 { 0 ""} 0 24306 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Warning: Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3495 4858 5830 0} { 0 { 0 ""} 0 24307 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Warning: Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3496 4858 5830 0} { 0 { 0 ""} 0 24308 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Warning: Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3497 4858 5830 0} { 0 { 0 ""} 0 24309 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Warning: Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3498 4858 5830 0} { 0 { 0 ""} 0 24310 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Warning: Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3499 4858 5830 0} { 0 { 0 ""} 0 24311 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Warning: Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3500 4858 5830 0} { 0 { 0 ""} 0 24312 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Warning: Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3501 4858 5830 0} { 0 { 0 ""} 0 24313 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Warning: Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 437 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3502 4858 5830 0} { 0 { 0 ""} 0 24314 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Warning: Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3503 4858 5830 0} { 0 { 0 ""} 0 24315 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Warning: Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3504 4858 5830 0} { 0 { 0 ""} 0 24317 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Warning: Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3505 4858 5830 0} { 0 { 0 ""} 0 24319 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Warning: Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3506 4858 5830 0} { 0 { 0 ""} 0 24321 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Warning: Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3507 4858 5830 0} { 0 { 0 ""} 0 24323 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Warning: Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3508 4858 5830 0} { 0 { 0 ""} 0 24325 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Warning: Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3509 4858 5830 0} { 0 { 0 ""} 0 24327 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Warning: Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3510 4858 5830 0} { 0 { 0 ""} 0 24329 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Warning: Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3511 4858 5830 0} { 0 { 0 ""} 0 24331 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Warning: Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3512 4858 5830 0} { 0 { 0 ""} 0 24333 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Warning: Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3513 4858 5830 0} { 0 { 0 ""} 0 24335 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Warning: Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3514 4858 5830 0} { 0 { 0 ""} 0 24337 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Warning: Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3515 4858 5830 0} { 0 { 0 ""} 0 24339 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Warning: Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3516 4858 5830 0} { 0 { 0 ""} 0 24341 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Warning: Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3517 4858 5830 0} { 0 { 0 ""} 0 24343 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Warning: Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3518 4858 5830 0} { 0 { 0 ""} 0 24345 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Warning: Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 439 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3519 4858 5830 0} { 0 { 0 ""} 0 24347 4858 5830 0}  }  } } { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[3\]\|combout " "Warning: Node \"dd1\|TT\[3\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[2\]\|combout " "Warning: Node \"dd1\|TT\[2\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[1\]\|combout " "Warning: Node \"dd1\|TT\[1\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[0\]\|combout " "Warning: Node \"dd1\|TT\[0\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[6\]\|combout " "Warning: Node \"dd1\|TT\[6\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[5\]\|combout " "Warning: Node \"dd1\|TT\[5\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[4\]\|combout " "Warning: Node \"dd1\|TT\[4\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[7\]\|combout " "Warning: Node \"dd1\|TT\[7\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[3\]\|combout " "Warning: Node \"dd2\|TT\[3\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[0\]\|combout " "Warning: Node \"dd2\|TT\[0\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[1\]\|combout " "Warning: Node \"dd2\|TT\[1\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[2\]\|combout " "Warning: Node \"dd2\|TT\[2\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[6\]\|combout " "Warning: Node \"dd2\|TT\[6\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[5\]\|combout " "Warning: Node \"dd2\|TT\[5\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[4\]\|combout " "Warning: Node \"dd2\|TT\[4\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[7\]\|combout " "Warning: Node \"dd2\|TT\[7\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Synthesizer.sdc " "Info: Reading SDC File: 'DE2_115_Synthesizer.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Warning: Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Warning: Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Warning: Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Warning: Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Warning: Node: staff:st1\|vga_time_generator:vga0\|VGA_HS_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[0\] " "Warning: Node: VGA_CLKo\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Warning: Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Warning: Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Warning: Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Warning: Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Info: Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "Info:   20.000    CLOCK2_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "Info:   20.000    CLOCK3_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     TD_CLK27 " "Info:   37.037     TD_CLK27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.555 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   55.555 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 32 2 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u1|altpll:altpll_component|altpll_dul2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2594 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[0\] " "Info: Destination node VGA_CLKo\[0\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3112 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2877 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[18\] " "Info: Destination node VGA_CLKo\[18\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3125 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[12\] " "Info: Destination node VGA_CLKo\[12\]" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3119 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 248 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14914 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 10086 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|SCLK~0 " "Info: Destination node I2C_AV_Config:u7\|I2C_write:testtest\|I2C_control:i2c0\|SCLK~0" {  } { { "i2c_control.v" "" { Text "d:/de2_115/lyp/i2c_control/i2c_control.v" 33 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|I2C_write:testtest|I2C_control:i2c0|SCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 11986 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12746 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c_av_config.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/i2c_av_config.v" 19 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2877 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[18\]  " "Info: Automatically promoted node VGA_CLKo\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[1\] " "Info: Destination node demo_sound1:dd1\|step\[1\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2434 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[3\] " "Info: Destination node demo_sound1:dd1\|step\[3\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2432 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[6\] " "Info: Destination node demo_sound1:dd1\|step\[6\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2429 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[7\] " "Info: Destination node demo_sound1:dd1\|step\[7\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2428 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[8\] " "Info: Destination node demo_sound1:dd1\|step\[8\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2427 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[9\] " "Info: Destination node demo_sound1:dd1\|step\[9\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2426 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[10\] " "Info: Destination node demo_sound1:dd1\|step\[10\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2425 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[11\] " "Info: Destination node demo_sound1:dd1\|step\[11\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2424 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[12\] " "Info: Destination node demo_sound1:dd1\|step\[12\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2423 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|step\[13\] " "Info: Destination node demo_sound1:dd1\|step\[13\]" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|step[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2422 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3125 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|LRCK_1X  " "Info: Automatically promoted node adio_codec:ad1\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Info: Destination node AUD_DACLRCK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14905 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK~output " "Info: Destination node AUD_ADCLRCK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 315 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14901 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|LRCK_1X~0 " "Info: Destination node adio_codec:ad1\|LRCK_1X~0" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 82 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 13130 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 82 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 1243 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|keyready  " "Info: Automatically promoted node ps2_keyboard:keyboard\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ps2_keyboard.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/ps2_keyboard.v" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_keyboard:keyboard|keyready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2217 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o  " "Info: Automatically promoted node staff:st1\|vga_time_generator:vga0\|VGA_HS_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Info: Destination node VGA_HS~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 308 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14418 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 29 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 1742 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[0\]  " "Info: Automatically promoted node VGA_CLKo\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Info: Destination node VGA_CLK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 306 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14409 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Info: Destination node staff:st1\|vga_time_generator:vga0\|VGA_HS_o" {  } { { "vga_time_generator.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/vga_time_generator.v" 29 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { staff:st1|vga_time_generator:vga0|VGA_HS_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 1742 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[1\]~18 " "Info: Destination node VGA_CLKo\[1\]~18" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[1]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12913 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[0\]~54 " "Info: Destination node VGA_CLKo\[0\]~54" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[0]~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14262 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3112 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[12\]  " "Info: Automatically promoted node VGA_CLKo\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[12\]~40 " "Info: Destination node VGA_CLKo\[12\]~40" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[12]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12935 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 511 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3119 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound1:dd1\|WideNor0~15  " "Info: Automatically promoted node demo_sound1:dd1\|WideNor0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|WideNor0~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12250 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound2:dd2\|WideNor0~7  " "Info: Automatically promoted node demo_sound2:dd2\|WideNor0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 63 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound2:dd2|WideNor0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12398 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adio_codec:ad1\|oAUD_BCK  " "Info: Automatically promoted node adio_codec:ad1\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Info: Destination node AUD_BCLK~output" {  } { { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 316 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 14903 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|oAUD_BCK~0 " "Info: Destination node adio_codec:ad1\|oAUD_BCK~0" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 4 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 13131 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 4 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 1237 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 13709 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 9270 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Info: Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12407 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Info: Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12952 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_keyboard:keyboard\|comb~1  " "Info: Automatically promoted node ps2_keyboard:keyboard\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_keyboard:keyboard|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12263 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound1:dd1\|tr  " "Info: Automatically promoted node demo_sound1:dd1\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound1:dd1\|tr~1 " "Info: Destination node demo_sound1:dd1\|tr~1" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|tr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 12951 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound1:dd1|tr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2561 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demo_sound2:dd2\|tr  " "Info: Automatically promoted node demo_sound2:dd2\|tr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demo_sound2:dd2\|tr~1 " "Info: Destination node demo_sound2:dd2\|tr~1" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound2:dd2|tr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 13014 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 9 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { demo_sound2:dd2|tr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 2373 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Info: Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adio_codec:ad1\|oAUD_DATA~0 " "Info: Destination node adio_codec:ad1\|oAUD_DATA~0" {  } { { "adio_codec.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/adio_codec.v" 2 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { adio_codec:ad1|oAUD_DATA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 11985 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 11984 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 clk\[1\] AUD_XCK~output " "Warning: PLL \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_dul2.tdf" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "VGA_Audio_PLL.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 500 0 0 } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 319 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Info: Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Info: Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info: Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "168 " "Warning: 168 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info: Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 249 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3611 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info: Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 250 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3612 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Info: Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 251 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3613 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Info: Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 254 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3614 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 287 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3622 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 288 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3623 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 301 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3631 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info: Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 314 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3637 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Info: Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 345 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3659 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Info: Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 363 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3673 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info: Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3296 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info: Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3297 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info: Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3298 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info: Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3299 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info: Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3300 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info: Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3301 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info: Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3302 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info: Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 367 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3303 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info: Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_HS } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 368 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3675 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info: Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_VS } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 370 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3677 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Info: Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_INT[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 379 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3322 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Info: Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_INT[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 379 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3323 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Info: Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 381 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3324 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Info: Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 381 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3325 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info: Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 387 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3684 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 416 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3699 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Info: Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 429 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3704 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 299 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3630 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info: Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3252 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info: Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3253 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info: Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3254 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info: Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3255 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Info: Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 323 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3643 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Info: Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3304 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Info: Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3305 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Info: Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3306 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Info: Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3307 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Info: Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3308 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Info: Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3309 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Info: Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3310 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Info: Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3311 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Info: Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3312 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Info: Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3313 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Info: Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3314 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Info: Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3315 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Info: Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3316 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Info: Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3317 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Info: Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3318 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Info: Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3319 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Info: Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 383 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3682 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Info: Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 384 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3683 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3343 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3344 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3345 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3346 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3347 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3348 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3349 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3350 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3351 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3352 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3353 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3354 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3355 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3356 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3357 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3358 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info: Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3359 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info: Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3360 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info: Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3361 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info: Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3362 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info: Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3363 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info: Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3364 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info: Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3365 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info: Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3366 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info: Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3367 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info: Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3368 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info: Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3369 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info: Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3370 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info: Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3371 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info: Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3372 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info: Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3373 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info: Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3374 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info: Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3399 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info: Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3400 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info: Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3401 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info: Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3402 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info: Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3403 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info: Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3404 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info: Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3405 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info: Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3406 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info: Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3407 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info: Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3408 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info: Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3409 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info: Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3410 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info: Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3411 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info: Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3412 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info: Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3413 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info: Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3414 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3438 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3439 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3440 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3441 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3442 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3443 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3444 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3445 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Info: Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3446 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Info: Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3447 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Info: Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3448 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Info: Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3449 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Info: Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3450 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Info: Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3451 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Info: Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3452 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Info: Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3453 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Info: Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3454 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Info: Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3455 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Info: Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Info: Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Info: Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Info: Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3459 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Info: Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3460 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Info: Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3461 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Info: Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3462 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Info: Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3463 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Info: Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3464 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Info: Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3465 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Info: Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3466 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Info: Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3467 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Info: Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3468 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Info: Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3469 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Info: Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3470 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Info: Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3471 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Info: Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3472 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Info: Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3473 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Info: Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3474 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Info: Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3475 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Info: Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3476 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Info: Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3477 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Info: Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3478 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Info: Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3479 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Info: Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3480 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Info: Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3481 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Info: Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3520 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Info: Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3521 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Info: Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3522 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Info: Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3523 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Info: Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3524 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Info: Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3525 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Info: Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3526 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3244 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3245 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3246 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3247 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3248 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3249 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3250 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3251 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Info: Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 292 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3625 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Info: Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 293 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3626 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Info: Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 294 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3627 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Info: Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 295 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3628 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info: Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 315 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3607 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info: Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 316 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3638 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info: Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3640 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info: Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 327 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3645 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 248 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3610 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info: Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 366 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3674 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "142 " "Warning: Following 142 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 299 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3630 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Info: Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3252 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Info: Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3253 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Info: Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3254 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Info: Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 300 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3255 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info: Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 323 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3643 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info: Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 333 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3649 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3304 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3305 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3306 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3307 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3308 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3309 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3310 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3311 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3312 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3313 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3314 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3315 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3316 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3317 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3318 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 374 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3319 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 383 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3682 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 384 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3683 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3343 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3344 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3345 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3346 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3347 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3348 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3349 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3350 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3351 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3352 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3353 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3354 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3355 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3356 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3357 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3358 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Info: Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3359 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Info: Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3360 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Info: Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3361 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Info: Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3362 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Info: Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3363 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Info: Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3364 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Info: Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3365 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Info: Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3366 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Info: Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3367 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Info: Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3368 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Info: Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3369 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Info: Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3370 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Info: Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3371 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Info: Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3372 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Info: Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3373 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Info: Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 396 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3374 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3399 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3400 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3401 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3402 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3403 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3404 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3405 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3406 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3407 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3408 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3409 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3410 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3411 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3412 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3413 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 404 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3414 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3438 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3439 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3440 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3441 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3442 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3443 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3444 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 413 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3445 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Info: Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3446 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Info: Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3447 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Info: Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3448 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Info: Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3449 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Info: Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3450 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Info: Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3451 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Info: Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3452 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Info: Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3453 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Info: Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3454 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Info: Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3455 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Info: Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Info: Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Info: Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Info: Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3459 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Info: Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3460 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Info: Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3461 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Info: Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3462 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Info: Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3463 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Info: Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3464 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Info: Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3465 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Info: Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3466 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Info: Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3467 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Info: Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3468 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Info: Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3469 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Info: Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3470 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Info: Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3471 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Info: Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3472 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Info: Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3473 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Info: Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3474 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Info: Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3475 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Info: Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3476 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Info: Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3477 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Info: Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3478 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Info: Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3479 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Info: Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3480 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Info: Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 421 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3481 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Info: Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3482 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Info: Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3483 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Info: Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3484 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Info: Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 435 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3485 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info: Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3520 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info: Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3521 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info: Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3522 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info: Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3523 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info: Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3524 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info: Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3525 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info: Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 442 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3526 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3244 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3245 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3246 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3247 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3248 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3249 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3250 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 279 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3251 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Info: Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 292 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3625 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Info: Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 294 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3627 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently enabled " "Info: Pin PS2_DAT2 has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 295 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3628 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Info: Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 315 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3607 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 316 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3638 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Synthesizer.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.v" 318 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/" 0 { } { { 0 { 0 ""} 0 3640 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.fit.smsg " "Info: Generated suppressed messages file D:/DE2_115/lyp/ST/DE2_115_Synthesizer/DE2_115_Synthesizer.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 151 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Info: Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 15:29:59 2010 " "Info: Processing ended: Mon Sep 06 15:29:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Info: Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Info: Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 15:30:01 2010 " "Info: Processing started: Mon Sep 06 15:30:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 15:30:00 2010 " "Info: Processing started: Mon Sep 06 15:30:00 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_Synthesizer -c DE2_115_Synthesizer " "Info: Command: quartus_sta DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_GOLDEN_TOP " "Warning: Ignored assignments for entity \"DE2_115_GOLDEN_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_GOLDEN_TOP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_GOLDEN_TOP -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[2\]\|combout " "Warning: Node \"dd1\|TT\[2\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[3\]\|combout " "Warning: Node \"dd1\|TT\[3\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[1\]\|combout " "Warning: Node \"dd1\|TT\[1\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[0\]\|combout " "Warning: Node \"dd1\|TT\[0\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[6\]\|combout " "Warning: Node \"dd1\|TT\[6\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[5\]\|combout " "Warning: Node \"dd1\|TT\[5\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[4\]\|combout " "Warning: Node \"dd1\|TT\[4\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd1\|TT\[7\]\|combout " "Warning: Node \"dd1\|TT\[7\]\|combout\" is a latch" {  } { { "demo_sound1.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound1.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[0\]\|combout " "Warning: Node \"dd2\|TT\[0\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[3\]\|combout " "Warning: Node \"dd2\|TT\[3\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[2\]\|combout " "Warning: Node \"dd2\|TT\[2\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[1\]\|combout " "Warning: Node \"dd2\|TT\[1\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[6\]\|combout " "Warning: Node \"dd2\|TT\[6\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[7\]\|combout " "Warning: Node \"dd2\|TT\[7\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[4\]\|combout " "Warning: Node \"dd2\|TT\[4\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dd2\|TT\[5\]\|combout " "Warning: Node \"dd2\|TT\[5\]\|combout\" is a latch" {  } { { "demo_sound2.v" "" { Text "D:/DE2_115/lyp/ST/DE2_115_Synthesizer/demo_sound2.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_Synthesizer.sdc " "Info: Reading SDC File: 'DE2_115_Synthesizer.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Warning: Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Warning: Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Warning: Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Warning: Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Warning: Node: staff:st1\|vga_time_generator:vga0\|VGA_HS_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[0\] " "Warning: Node: VGA_CLKo\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Warning: Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Warning: Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Warning: Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Warning: Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.532 " "Info: Worst-case setup slack is 11.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.532         0.000 CLOCK_50  " "Info:    11.532         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.208         0.000 altera_reserved_tck  " "Info:    43.208         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.436         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    52.436         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Info: Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325         0.000 CLOCK_50  " "Info:     0.325         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 altera_reserved_tck  " "Info:     0.382         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.383         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.323 " "Info: Worst-case recovery slack is 48.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.323         0.000 altera_reserved_tck  " "Info:    48.323         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Info: Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026         0.000 altera_reserved_tck  " "Info:     1.026         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.547 " "Info: Worst-case minimum pulse width slack is 9.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.547         0.000 CLOCK_50  " "Info:     9.547         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.335         0.000 TD_CLK27  " "Info:    18.335         0.000 TD_CLK27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.479         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.479         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.493         0.000 altera_reserved_tck  " "Info:    49.493         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Warning: Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Warning: Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Warning: Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Warning: Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Warning: Node: staff:st1\|vga_time_generator:vga0\|VGA_HS_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[0\] " "Warning: Node: VGA_CLKo\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Warning: Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Warning: Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Warning: Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Warning: Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.340 " "Info: Worst-case setup slack is 12.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.340         0.000 CLOCK_50  " "Info:    12.340         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.848         0.000 altera_reserved_tck  " "Info:    43.848         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.711         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    52.711         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Info: Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 CLOCK_50  " "Info:     0.315         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 altera_reserved_tck  " "Info:     0.333         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.333         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.591 " "Info: Worst-case recovery slack is 48.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.591         0.000 altera_reserved_tck  " "Info:    48.591         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.935 " "Info: Worst-case removal slack is 0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935         0.000 altera_reserved_tck  " "Info:     0.935         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.555 " "Info: Worst-case minimum pulse width slack is 9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555         0.000 CLOCK_50  " "Info:     9.555         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.321         0.000 TD_CLK27  " "Info:    18.321         0.000 TD_CLK27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.482         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.482         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.408         0.000 altera_reserved_tck  " "Info:    49.408         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Info: Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 15:30:26 2010 " "Info: Processing ended: Mon Sep 06 15:30:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_keyboard:keyboard\|keyready " "Warning: Node: ps2_keyboard:keyboard\|keyready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Warning: Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[12\] " "Warning: Node: VGA_CLKo\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[18\] " "Warning: Node: VGA_CLKo\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u7\|mI2C_CTRL_CLK " "Warning: Node: I2C_AV_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "staff:st1\|vga_time_generator:vga0\|VGA_HS_o " "Warning: Node: staff:st1\|vga_time_generator:vga0\|VGA_HS_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_CLKo\[0\] " "Warning: Node: VGA_CLKo\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|oAUD_BCK " "Warning: Node: adio_codec:ad1\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adio_codec:ad1\|LRCK_1X " "Warning: Node: adio_codec:ad1\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound1:dd1\|step\[0\] " "Warning: Node: demo_sound1:dd1\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demo_sound2:dd2\|step\[0\] " "Warning: Node: demo_sound2:dd2\|step\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.304 " "Info: Worst-case setup slack is 15.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.304         0.000 CLOCK_50  " "Info:    15.304         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.006         0.000 altera_reserved_tck  " "Info:    47.006         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.087         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    54.087         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Info: Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 CLOCK_50  " "Info:     0.123         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 altera_reserved_tck  " "Info:     0.158         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.161         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.519 " "Info: Worst-case recovery slack is 49.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.519         0.000 altera_reserved_tck  " "Info:    49.519         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Info: Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474         0.000 altera_reserved_tck  " "Info:     0.474         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Info: Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199         0.000 CLOCK_50  " "Info:     9.199         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.922         0.000 TD_CLK27  " "Info:    17.922         0.000 TD_CLK27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.551         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.551         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282         0.000 altera_reserved_tck  " "Info:    49.282         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 15:30:37 2010 " "Info: Processing ended: Mon Sep 06 15:30:37 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1036 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1036 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
