<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: scoreboard</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_scoreboard'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_scoreboard')">scoreboard</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s9 cl rt"><a href="mod16.html#Line" > 98.18</a></td>
<td class="s9 cl rt"><a href="mod16.html#Cond" > 97.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('cva6/core/scoreboard.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/12/riscv/nonsecure/cva6/core/scoreboard.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod16.html#inst_tag_24"  onclick="showContent('inst_tag_24')">uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.issue_stage_i.i_scoreboard</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s9 cl rt"><a href="mod16.html#Line" > 98.18</a></td>
<td class="s9 cl rt"><a href="mod16.html#Cond" > 97.37</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_scoreboard'>
<hr>
<a name="inst_tag_24"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_24" >uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.issue_stage_i.i_scoreboard</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s9 cl rt"><a href="mod16.html#Line" > 98.18</a></td>
<td class="s9 cl rt"><a href="mod16.html#Cond" > 97.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s9 cl rt"> 98.18</td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod98.html#inst_tag_249" >issue_stage_i</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_scoreboard'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod16.html" >scoreboard</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>55</td><td>54</td><td>98.18</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>168</td><td>34</td><td>33</td><td>97.06</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>280</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>307</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">INITIAL</td><td>325</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
138                       always_comb begin : commit_ports
139        1/1              for (int unsigned i = 0; i &lt; CVA6Cfg.NrCommitPorts; i++) begin
140        1/1                commit_instr_o[i] = mem_q[commit_pointer_q[i]].sbe;
141        1/1                commit_instr_o[i].trans_id = commit_pointer_q[i];
142        1/1                commit_drop_o[i] = mem_q[commit_pointer_q[i]].cancelled;
143                         end
144                       end
145                     
146                       assign issue_pointer[0] = issue_pointer_q;
147                       for (genvar i = 0; i &lt; CVA6Cfg.NrIssuePorts; i++) begin
148                         assign issue_pointer[i+1] = issue_pointer[i] + 'd1;
149                       end
150                     
151                       // an instruction is ready for issue if we have place in the issue FIFO and it the decoder says it is valid
152                       always_comb begin
153        1/1              issue_instr_o = decoded_instr_i;
154        1/1              orig_instr_o  = orig_instr_i;
155        1/1              for (int unsigned i = 0; i &lt; CVA6Cfg.NrIssuePorts; i++) begin
156                           // make sure we assign the correct trans ID
157        1/1                issue_instr_o[i].trans_id = issue_pointer[i];
158                     
159        1/1                issue_instr_valid_o[i]    = decoded_instr_valid_i[i] &amp; ~issue_full[i];
160        1/1                decoded_instr_ack_o[i]    = issue_ack_i[i] &amp; ~issue_full[i];
161                         end
162                       end
163                     
164                       // maintain a FIFO with issued instructions
165                       // keep track of all issued instructions
166                       always_comb begin : issue_fifo
167                         // default assignment
168        1/1              mem_n     = mem_q;
169        1/1              num_issue = '0;
170                     
171                         // if we got a acknowledge from the issue stage, put this scoreboard entry in the queue
172        1/1              for (int unsigned i = 0; i &lt; CVA6Cfg.NrIssuePorts; i++) begin
173        1/1                if (decoded_instr_valid_i[i] &amp;&amp; decoded_instr_ack_o[i] &amp;&amp; !flush_unissued_instr_i) begin
174                             // the decoded instruction we put in there is valid (1st bit)
175                             // increase the issue counter and advance issue pointer
176        1/1                  num_issue += 'd1;
177        1/1                  mem_n[issue_pointer[i]] = '{
178                                 issued: 1'b1,
179                                 cancelled: 1'b0,
180                                 is_rd_fpr_flag: CVA6Cfg.FpPresent &amp;&amp; ariane_pkg::is_rd_fpr(decoded_instr_i[i].op),
181                                 sbe: decoded_instr_i[i]
182                             };
183                           end
                        MISSING_ELSE
184                         end
185                     
186                         // ------------
187                         // FU NONE
188                         // ------------
189        1/1              for (int unsigned i = 0; i &lt; CVA6Cfg.NR_SB_ENTRIES; i++) begin
190                           // The FU is NONE -&gt; this instruction is valid immediately
191        <font color = "red">1/2     ==>        if (mem_q[i].sbe.fu == ariane_pkg::NONE &amp;&amp; mem_q[i].issued) mem_n[i].sbe.valid = 1'b1;</font>
                        MISSING_ELSE
192                         end
193                     
194                         // ------------
195                         // Write Back
196                         // ------------
197        1/1              for (int unsigned i = 0; i &lt; CVA6Cfg.NrWbPorts; i++) begin
198                           // check if this instruction was issued (e.g.: it could happen after a flush that there is still
199                           // something in the pipeline e.g. an incomplete memory operation)
200        1/1                if (wt_valid_i[i] &amp;&amp; mem_q[trans_id_i[i]].issued) begin
201        1/1                  if (CVA6Cfg.RVZCMP &amp;&amp; mem_q[trans_id_i[i]].sbe.is_double_rd_macro_instr &amp;&amp; mem_q[trans_id_i[i]].sbe.is_macro_instr) begin
202        <font color = "grey">unreachable  </font>          if (mem_q[trans_id_i[i]].sbe.is_last_macro_instr) begin
203        <font color = "grey">unreachable  </font>            mem_n[trans_id_i[i]].sbe.valid = 1'b1;
204        <font color = "grey">unreachable  </font>            mem_n[8'(trans_id_i[i])-1].sbe.valid = 1'b1;
205                               end else begin
206        <font color = "grey">unreachable  </font>            mem_n[trans_id_i[i]].sbe.valid = 1'b0;
207                               end
208                             end else begin
209        1/1                    mem_n[trans_id_i[i]].sbe.valid = 1'b1;
210                             end
211        1/1                  mem_n[trans_id_i[i]].sbe.result = wbdata_i[i];
212                             // save the target address of a branch (needed for debug in commit stage)
213        1/1                  if (CVA6Cfg.DebugEn) begin
214        <font color = "grey">unreachable  </font>          mem_n[trans_id_i[i]].sbe.bp.predict_address = resolved_branch_i.target_address;
215                             end
                        MISSING_ELSE
216        1/1                  if (mem_n[trans_id_i[i]].sbe.fu == ariane_pkg::CVXIF) begin
217        2/2                    if (x_we_i) mem_n[trans_id_i[i]].sbe.rd = x_rd_i;
218        1/1                    else mem_n[trans_id_i[i]].sbe.rd = 5'b0;
219                             end
                        MISSING_ELSE
220                             // write the exception back if it is valid
221        2/2                  if (ex_i[i].valid) mem_n[trans_id_i[i]].sbe.ex = ex_i[i];
222                             // write the fflags back from the FPU (exception valid is never set), leave tval intact
223        1/1                  else if(CVA6Cfg.FpPresent &amp;&amp; (mem_q[trans_id_i[i]].sbe.fu == ariane_pkg::FPU || mem_q[trans_id_i[i]].sbe.fu == ariane_pkg::FPU_VEC)) begin
224        <font color = "grey">unreachable  </font>          mem_n[trans_id_i[i]].sbe.ex.cause = ex_i[i].cause;
225                             end
                        MISSING_ELSE
226                           end
                        MISSING_ELSE
227                         end
228                     
229                         // ------------
230                         // Cancel
231                         // ------------
232        1/1              if (CVA6Cfg.SpeculativeSb) begin
233        <font color = "grey">unreachable  </font>      if (bmiss) begin
234        <font color = "grey">unreachable  </font>        if (after_flu_wb != issue_pointer[0]) begin
235        <font color = "grey">unreachable  </font>          mem_n[after_flu_wb].cancelled = 1'b1;
236                             end
                   <font color = "red">==>  MISSING_ELSE</font>
237                           end
                   <font color = "red">==>  MISSING_ELSE</font>
238                         end
                        MISSING_ELSE
239                     
240                         // ------------
241                         // Commit Port
242                         // ------------
243                         // we've got an acknowledge from commit
244        1/1              for (int i = 0; i &lt; CVA6Cfg.NrCommitPorts; i++) begin
245        1/1                if (commit_ack_i[i]) begin
246                             // this instruction is no longer in issue e.g.: it is considered finished
247        1/1                  mem_n[commit_pointer_q[i]].issued    = 1'b0;
248        1/1                  mem_n[commit_pointer_q[i]].cancelled = 1'b0;
249        1/1                  mem_n[commit_pointer_q[i]].sbe.valid = 1'b0;
250                           end
                        MISSING_ELSE
251                         end
252                     
253                         // ------
254                         // Flush
255                         // ------
256        1/1              if (flush_i) begin
257        1/1                for (int unsigned i = 0; i &lt; CVA6Cfg.NR_SB_ENTRIES; i++) begin
258                             // set all valid flags for all entries to zero
259        1/1                  mem_n[i].issued       = 1'b0;
260        1/1                  mem_n[i].cancelled    = 1'b0;
261        1/1                  mem_n[i].sbe.valid    = 1'b0;
262        1/1                  mem_n[i].sbe.ex.valid = 1'b0;
263                           end
264                         end
                        MISSING_ELSE
265                       end
266                     
267                       assign bmiss = resolved_branch_i.is_mispredict;
268                       assign after_flu_wb = trans_id_i[ariane_pkg::FLU_WB] + 'd1;
269                     
270                       // FIFO counter updates
271                       if (CVA6Cfg.NrCommitPorts == 2) begin : gen_commit_ports
272                         assign num_commit = commit_ack_i[1] + commit_ack_i[0];
273                       end else begin : gen_one_commit_port
274                         assign num_commit = commit_ack_i[0];
275                       end
276                     
277                       assign commit_pointer_n[0] = (flush_i) ? '0 : commit_pointer_q[0] + num_commit;
278                     
279                       always_comb begin : assign_issue_pointer_n
280        1/1              issue_pointer_n = issue_pointer[num_issue];
281        2/2              if (flush_i) issue_pointer_n = '0;
                        MISSING_ELSE
282                       end
283                     
284                       // precompute offsets for commit slots
285                       for (genvar k = 1; k &lt; CVA6Cfg.NrCommitPorts; k++) begin : gen_cnt_incr
286                         assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
287                       end
288                     
289                       // Forwarding logic
290                       writeback_t [CVA6Cfg.NrWbPorts-1:0] wb;
291                       for (genvar i = 0; i &lt; CVA6Cfg.NrWbPorts; i++) begin
292                         assign wb[i].valid = wt_valid_i[i];
293                         assign wb[i].data = wbdata_i[i];
294                         assign wb[i].ex_valid = ex_i[i].valid;
295                         assign wb[i].trans_id = trans_id_i[i];
296                       end
297                     
298                       assign fwd_o.still_issued = still_issued;
299                       assign fwd_o.issue_pointer = issue_pointer;
300                       assign fwd_o.wb = wb;
301                       for (genvar i = 0; i &lt; CVA6Cfg.NR_SB_ENTRIES; i++) begin
302                         assign fwd_o.sbe[i] = mem_q[i].sbe;
303                       end
304                     
305                       // sequential process
306                       always_ff @(posedge clk_i or negedge rst_ni) begin : regs
307        1/1              if (!rst_ni) begin
308        1/1                mem_q            &lt;= '{default: sb_mem_t'(0)};
309        1/1                commit_pointer_q &lt;= '0;
310        1/1                issue_pointer_q  &lt;= '0;
311                         end else begin
312        1/1                issue_pointer_q &lt;= issue_pointer_n;
313        1/1                mem_q &lt;= mem_n;
314        1/1                mem_q[x_id_i].sbe.rd &lt;= (x_transaction_accepted_i &amp;&amp; ~x_issue_writeback_i) ? 5'b0 : mem_n[x_id_i].sbe.rd;
315        1/1                commit_pointer_q &lt;= commit_pointer_n;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod16.html" >scoreboard</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>38</td><td>37</td><td>97.37</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>38</td><td>37</td><td>97.37</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (mem_q[0].issued &amp; ((~(1'b0 &amp; mem_q[0].cancelled))))
             -------1-------   ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (mem_q[1].issued &amp; ((~(1'b0 &amp; mem_q[1].cancelled))))
             -------1-------   ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (mem_q[2].issued &amp; ((~(1'b0 &amp; mem_q[2].cancelled))))
             -------1-------   ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (mem_q[3].issued &amp; ((~(1'b0 &amp; mem_q[3].cancelled))))
             -------1-------   ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       128
 EXPRESSION (((&amp;issued_instrs_even_odd[0])) &amp;&amp; ((&amp;issued_instrs_even_odd[1])))
             ---------------1--------------    ---------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       159
 EXPRESSION (decoded_instr_valid_i[i] &amp; ((~issue_full[i])))
             ------------1-----------   ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       160
 EXPRESSION (issue_ack_i[i] &amp; ((~issue_full[i])))
             -------1------   ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION (decoded_instr_valid_i[i] &amp;&amp; decoded_instr_ack_o[i] &amp;&amp; ((!flush_unissued_instr_i)))
             ------------1-----------    -----------2----------    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION ((mem_q[i].sbe.fu == NONE) &amp;&amp; mem_q[i].issued)
             ------------1------------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 SUB-EXPRESSION (mem_q[i].sbe.fu == NONE)
                ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       200
 EXPRESSION (wt_valid_i[i] &amp;&amp; mem_q[trans_id_i[i]].issued)
             ------1------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       216
 EXPRESSION (mem_n[trans_id_i[i]].sbe.fu == CVXIF)
            -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (after_flu_wb != issue_pointer[0])
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       277
 EXPRESSION (flush_i ? '0 : ((commit_pointer_q[0] + num_commit)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 EXPRESSION ((x_transaction_accepted_i &amp;&amp; ((~x_issue_writeback_i))) ? 5'b0 : mem_n[x_id_i].sbe.rd)
             ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       314
 SUB-EXPRESSION (x_transaction_accepted_i &amp;&amp; ((~x_issue_writeback_i)))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_24">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
  <ul name="tag_scoreboard">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
