/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [15:0] _03_;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [28:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [18:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [29:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = !(celloutsig_0_18z ? _00_ : celloutsig_0_17z);
  assign celloutsig_1_18z = ~(_01_ ^ celloutsig_1_9z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[0] ^ in_data[10]);
  assign celloutsig_0_18z = ~(celloutsig_0_8z[2] ^ celloutsig_0_12z);
  assign celloutsig_1_8z = celloutsig_1_2z[5:0] + celloutsig_1_7z[22:17];
  reg [15:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 16'h0000;
    else _09_ <= in_data[66:51];
  assign { _03_[15], _00_, _03_[13:0] } = _09_;
  reg [4:0] _10_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 5'h00;
    else _10_ <= celloutsig_1_0z[9:5];
  assign { _01_, _02_[3:0] } = _10_;
  assign celloutsig_1_9z = celloutsig_1_0z[8:6] / { 1'h1, celloutsig_1_8z[4:3] };
  assign celloutsig_0_17z = { in_data[30:21], celloutsig_0_10z } >= { celloutsig_0_4z[28:23], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_0z[13:11] >= celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_15z[12:2] > celloutsig_1_7z[21:11];
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_11z } > in_data[14:10];
  assign celloutsig_0_5z = celloutsig_0_4z[12:0] && in_data[94:82];
  assign celloutsig_0_10z = celloutsig_0_7z & ~(in_data[57]);
  assign celloutsig_1_7z = { celloutsig_1_0z[16:11], celloutsig_1_0z } % { 1'h1, celloutsig_1_5z[9:5], celloutsig_1_0z[18:1], in_data[96] };
  assign celloutsig_0_6z = in_data[19:14] % { 1'h1, in_data[73], celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[190:182], celloutsig_1_1z } * celloutsig_1_0z[11:0];
  assign celloutsig_1_6z = { celloutsig_1_5z[4:2], celloutsig_1_2z } * celloutsig_1_5z[11:1];
  assign celloutsig_1_0z = in_data[125:107] * in_data[191:173];
  assign celloutsig_0_12z = { celloutsig_0_4z[12:6], celloutsig_0_5z } != _03_[13:6];
  assign celloutsig_0_2z = { in_data[15:14], celloutsig_0_1z } != _03_[13:8];
  assign celloutsig_0_27z = celloutsig_0_4z[0] & celloutsig_0_2z;
  assign celloutsig_0_14z = ~^ { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_7z = ^ { celloutsig_0_4z[8:5], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_0z[18:15], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z } >> { celloutsig_1_5z[10:5], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_6z } >> celloutsig_1_13z[13:1];
  assign celloutsig_1_11z = celloutsig_1_6z[3:0] - in_data[148:145];
  assign celloutsig_0_4z = in_data[87:59] - in_data[76:48];
  assign celloutsig_1_2z = { celloutsig_1_0z[7:3], celloutsig_1_1z } - celloutsig_1_0z[16:9];
  assign celloutsig_1_12z = celloutsig_1_7z[20:16] ^ { in_data[149:148], celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_4z[22:12] ^ { in_data[31:22], celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[13:11], celloutsig_0_5z } ^ celloutsig_0_8z[4:1];
  assign celloutsig_0_1z = in_data[20:17] ^ _03_[5:2];
  assign celloutsig_1_1z = celloutsig_1_0z[10:8] ^ celloutsig_1_0z[18:16];
  assign _02_[4] = _01_;
  assign _03_[14] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
