
ubuntu-preinstalled/time:     file format elf32-littlearm


Disassembly of section .init:

000108bc <.init>:
   108bc:	push	{r3, lr}
   108c0:	bl	11254 <abort@plt+0x830>
   108c4:	pop	{r3, pc}

Disassembly of section .plt:

000108c8 <raise@plt-0x14>:
   108c8:	push	{lr}		; (str lr, [sp, #-4]!)
   108cc:	ldr	lr, [pc, #4]	; 108d8 <raise@plt-0x4>
   108d0:	add	lr, pc, lr
   108d4:	ldr	pc, [lr, #8]!
   108d8:	andeq	r2, r1, r8, lsr #14

000108dc <raise@plt>:
   108dc:	add	ip, pc, #0, 12
   108e0:	add	ip, ip, #73728	; 0x12000
   108e4:	ldr	pc, [ip, #1832]!	; 0x728

000108e8 <strcmp@plt>:
   108e8:	add	ip, pc, #0, 12
   108ec:	add	ip, ip, #73728	; 0x12000
   108f0:	ldr	pc, [ip, #1824]!	; 0x720

000108f4 <fopen@plt>:
   108f4:	add	ip, pc, #0, 12
   108f8:	add	ip, ip, #73728	; 0x12000
   108fc:	ldr	pc, [ip, #1816]!	; 0x718

00010900 <fflush@plt>:
   10900:	add	ip, pc, #0, 12
   10904:	add	ip, ip, #73728	; 0x12000
   10908:	ldr	pc, [ip, #1808]!	; 0x710

0001090c <ferror@plt>:
   1090c:	add	ip, pc, #0, 12
   10910:	add	ip, ip, #73728	; 0x12000
   10914:	ldr	pc, [ip, #1800]!	; 0x708

00010918 <_exit@plt>:
   10918:	add	ip, pc, #0, 12
   1091c:	add	ip, ip, #73728	; 0x12000
   10920:	ldr	pc, [ip, #1792]!	; 0x700

00010924 <execvp@plt>:
   10924:	add	ip, pc, #0, 12
   10928:	add	ip, ip, #73728	; 0x12000
   1092c:	ldr	pc, [ip, #1784]!	; 0x6f8

00010930 <signal@plt>:
   10930:	add	ip, pc, #0, 12
   10934:	add	ip, ip, #73728	; 0x12000
   10938:	ldr	pc, [ip, #1776]!	; 0x6f0

0001093c <__stack_chk_fail@plt>:
   1093c:	add	ip, pc, #0, 12
   10940:	add	ip, ip, #73728	; 0x12000
   10944:	ldr	pc, [ip, #1768]!	; 0x6e8

00010948 <_IO_putc@plt>:
   10948:	add	ip, pc, #0, 12
   1094c:	add	ip, ip, #73728	; 0x12000
   10950:	ldr	pc, [ip, #1760]!	; 0x6e0

00010954 <gettimeofday@plt>:
   10954:			; <UNDEFINED> instruction: 0x46c04778
   10958:	add	ip, pc, #0, 12
   1095c:	add	ip, ip, #73728	; 0x12000
   10960:	ldr	pc, [ip, #1748]!	; 0x6d4

00010964 <getenv@plt>:
   10964:	add	ip, pc, #0, 12
   10968:	add	ip, ip, #73728	; 0x12000
   1096c:	ldr	pc, [ip, #1740]!	; 0x6cc

00010970 <malloc@plt>:
   10970:	add	ip, pc, #0, 12
   10974:	add	ip, ip, #73728	; 0x12000
   10978:	ldr	pc, [ip, #1732]!	; 0x6c4

0001097c <__libc_start_main@plt>:
   1097c:	add	ip, pc, #0, 12
   10980:	add	ip, ip, #73728	; 0x12000
   10984:	ldr	pc, [ip, #1724]!	; 0x6bc

00010988 <strerror@plt>:
   10988:	add	ip, pc, #0, 12
   1098c:	add	ip, ip, #73728	; 0x12000
   10990:	ldr	pc, [ip, #1716]!	; 0x6b4

00010994 <__vfprintf_chk@plt>:
   10994:	add	ip, pc, #0, 12
   10998:	add	ip, ip, #73728	; 0x12000
   1099c:	ldr	pc, [ip, #1708]!	; 0x6ac

000109a0 <__gmon_start__@plt>:
   109a0:	add	ip, pc, #0, 12
   109a4:	add	ip, ip, #73728	; 0x12000
   109a8:	ldr	pc, [ip, #1700]!	; 0x6a4

000109ac <getopt_long@plt>:
   109ac:	add	ip, pc, #0, 12
   109b0:	add	ip, ip, #73728	; 0x12000
   109b4:	ldr	pc, [ip, #1692]!	; 0x69c

000109b8 <exit@plt>:
   109b8:	add	ip, pc, #0, 12
   109bc:	add	ip, ip, #73728	; 0x12000
   109c0:	ldr	pc, [ip, #1684]!	; 0x694

000109c4 <strlen@plt>:
   109c4:	add	ip, pc, #0, 12
   109c8:	add	ip, ip, #73728	; 0x12000
   109cc:	ldr	pc, [ip, #1676]!	; 0x68c

000109d0 <getpagesize@plt>:
   109d0:	add	ip, pc, #0, 12
   109d4:	add	ip, ip, #73728	; 0x12000
   109d8:	ldr	pc, [ip, #1668]!	; 0x684

000109dc <__errno_location@plt>:
   109dc:	add	ip, pc, #0, 12
   109e0:	add	ip, ip, #73728	; 0x12000
   109e4:	ldr	pc, [ip, #1660]!	; 0x67c

000109e8 <wait3@plt>:
   109e8:	add	ip, pc, #0, 12
   109ec:	add	ip, ip, #73728	; 0x12000
   109f0:	ldr	pc, [ip, #1652]!	; 0x674

000109f4 <__fprintf_chk@plt>:
   109f4:	add	ip, pc, #0, 12
   109f8:	add	ip, ip, #73728	; 0x12000
   109fc:	ldr	pc, [ip, #1644]!	; 0x66c

00010a00 <fork@plt>:
   10a00:	add	ip, pc, #0, 12
   10a04:	add	ip, ip, #73728	; 0x12000
   10a08:	ldr	pc, [ip, #1636]!	; 0x664

00010a0c <fputc@plt>:
   10a0c:	add	ip, pc, #0, 12
   10a10:	add	ip, ip, #73728	; 0x12000
   10a14:	ldr	pc, [ip, #1628]!	; 0x65c

00010a18 <fputs@plt>:
   10a18:	add	ip, pc, #0, 12
   10a1c:	add	ip, ip, #73728	; 0x12000
   10a20:	ldr	pc, [ip, #1620]!	; 0x654

00010a24 <abort@plt>:
   10a24:	add	ip, pc, #0, 12
   10a28:	add	ip, ip, #73728	; 0x12000
   10a2c:	ldr	pc, [ip, #1612]!	; 0x64c

Disassembly of section .text:

00010a30 <error@@Base-0x93c>:
   10a30:	svcmi	0x00f0e92d
   10a34:	blvc	24e344 <error_one_per_line@@Base+0x22b1dc>
   10a38:	strne	pc, [r8, -r3, asr #4]!
   10a3c:	bleq	cd544 <error_one_per_line@@Base+0xaa3dc>
   10a40:	streq	pc, [r2, -r0, asr #5]
   10a44:	ldmdavs	r2!, {r1, r2, r3, r9, sl, lr}
   10a48:	ldmdavs	fp!, {r0, r5, r7, ip, sp, pc}
   10a4c:	ldrtne	pc, [r8], #-579	; 0xfffffdbd	; <UNPREDICTABLE>
   10a50:	ldrdne	pc, [r0], -fp
   10a54:	streq	pc, [r2], #-704	; 0xfffffd40
   10a58:	ldmdane	ip, {r0, r1, r6, r9, ip, sp, lr, pc}^
   10a5c:	stmdaeq	r2, {r6, r7, r9, ip, sp, lr, pc}
   10a60:			; <UNDEFINED> instruction: 0xf6414681
   10a64:	vaddl.s8	<illegal reg q10.5>, d0, d8
   10a68:			; <UNDEFINED> instruction: 0x61230001
   10a6c:			; <UNDEFINED> instruction: 0xf641911f
   10a70:			; <UNDEFINED> instruction: 0xf8c8438c
   10a74:	vaddl.s8	q9, d0, d0
   10a78:			; <UNDEFINED> instruction: 0x61a30301
   10a7c:	rsbvs	r2, r3, r0, lsl #6
   10a80:	rscvs	r6, r3, r3, lsr #1
   10a84:			; <UNDEFINED> instruction: 0xf7ff6163
   10a88:	tstlt	r0, lr, ror #30
   10a8c:			; <UNDEFINED> instruction: 0xf8df61a0
   10a90:			; <UNDEFINED> instruction: 0xf641a790
   10a94:	vabal.s8	<illegal reg q10.5>, d0, d28
   10a98:			; <UNDEFINED> instruction: 0xf6410501
   10a9c:	vorr.i32	d21, #0	; 0x00000000
   10aa0:	movwls	r0, #8961	; 0x2301
   10aa4:	ldrbmi	r2, [r3], -r0, lsl #4
   10aa8:	ldrtmi	r9, [r1], -r0, lsl #4
   10aac:	strbmi	r4, [r8], -sl, lsr #12
   10ab0:	svc	0x007cf7ff
   10ab4:	suble	r1, fp, r3, asr #24
   10ab8:	stmdacs	r0!, {r1, r2, r4, r6, fp, ip, sp}
   10abc:	ldm	pc, {r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10ac0:	teqmi	r3, #0	; <UNPREDICTABLE>
   10ac4:	movtmi	r4, #13123	; 0x3343
   10ac8:	movtmi	r4, #13123	; 0x3343
   10acc:	movtmi	r3, #12355	; 0x3043
   10ad0:			; <UNDEFINED> instruction: 0x43294343
   10ad4:	movtmi	r4, #13089	; 0x3321
   10ad8:	bne	10e17ec <error_one_per_line@@Base+0x10be684>
   10adc:	movtmi	r1, #13335	; 0x3417
   10ae0:	andseq	r4, r1, r3, asr #6
   10ae4:	adcvs	r2, r3, r1, lsl #6
   10ae8:	movwcs	lr, #6108	; 0x17dc
   10aec:	ldrb	r6, [r9, r3, rrx]
   10af0:			; <UNDEFINED> instruction: 0x61a39b02
   10af4:	vaba.s8	q15, <illegal reg q9.5>, q3
   10af8:	vbic.i32	d17, #0	; 0x00000000
   10afc:	ldmdavs	fp, {r1, r8, r9}
   10b00:	strb	r6, [pc, r3, ror #1]
   10b04:	msrne	CPSR_fs, #805306372	; 0x30000004
   10b08:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10b0c:	ldmdavs	r8, {r8, sp}
   10b10:	blx	ffe4cb1a <error_one_per_line@@Base+0xffe299b2>
   10b14:	teqne	r0, #805306372	; 0x30000004	; <UNPREDICTABLE>
   10b18:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10b1c:			; <UNDEFINED> instruction: 0x61a3681b
   10b20:	movwcs	lr, #6080	; 0x17c0
   10b24:	ldr	r6, [sp, r3, ror #2]!
   10b28:	tstne	ip, #805306372	; 0x30000004	; <UNPREDICTABLE>
   10b2c:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10b30:			; <UNDEFINED> instruction: 0xf6416838
   10b34:	ldmdavs	fp, {r3, r5, r9, ip, lr}
   10b38:	andeq	pc, r1, #192, 4
   10b3c:			; <UNDEFINED> instruction: 0xf7ff2101
   10b40:	andcs	lr, r0, sl, asr pc
   10b44:	svc	0x0038f7ff
   10b48:	tstcs	r1, r8, lsr r8
   10b4c:	blx	ff6ccb56 <error_one_per_line@@Base+0xff6a99ee>
   10b50:	msrne	CPSR_, #805306372	; 0x30000004
   10b54:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10b58:	ldmdavs	fp, {r1, r8, r9, ip, pc}
   10b5c:	smlalsle	r4, r3, r9, r5
   10b60:			; <UNDEFINED> instruction: 0xb1b868e0
   10b64:	blcs	2b0f8 <error_one_per_line@@Base+0x7f90>
   10b68:	adcshi	pc, ip, r0, asr #32
   10b6c:	teqpl	ip, r1, asr #12	; <UNPREDICTABLE>
   10b70:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   10b74:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
   10b78:	stmdbvs	r3!, {r5, r8, sp, lr}
   10b7c:			; <UNDEFINED> instruction: 0xf7ffb953
   10b80:			; <UNDEFINED> instruction: 0xf641ef2e
   10b84:	stmiavs	r3!, {r6, r9, ip, lr}^
   10b88:	andeq	pc, r1, #192, 4
   10b8c:	andcs	r6, r1, r1, lsl #16
   10b90:	blx	ffb4cb9a <error_one_per_line@@Base+0xffb29a32>
   10b94:	blcs	2ae28 <error_one_per_line@@Base+0x7cc0>
   10b98:	adcshi	pc, lr, r0, asr #32
   10b9c:	stmdage	r8, {r1, r8, r9, fp, ip, pc}
   10ba0:	bl	1aac1c <error_one_per_line@@Base+0x187ab4>
   10ba4:	movwls	r0, #17285	; 0x4385
   10ba8:	ldc2l	0, cr15, [ip], {0}
   10bac:	svc	0x0028f7ff
   10bb0:	vmull.p8	<illegal reg q8.5>, d0, d7
   10bb4:			; <UNDEFINED> instruction: 0xf00082c7
   10bb8:	tstcs	r1, ip, lsl #6
   10bbc:			; <UNDEFINED> instruction: 0xf7ff2002
   10bc0:			; <UNDEFINED> instruction: 0x2101eeb8
   10bc4:	andcs	r4, r3, r6, lsl #12
   10bc8:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
   10bcc:	strmi	sl, [r5], -r8, lsl #18
   10bd0:			; <UNDEFINED> instruction: 0xf0004638
   10bd4:	stmdacs	r0, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   10bd8:	sbchi	pc, lr, r0
   10bdc:	andcs	r4, r2, r1, lsr r6
   10be0:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   10be4:	andcs	r4, r3, r9, lsr #12
   10be8:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   10bec:	stmdbvs	r6!, {r3, r9, fp, ip, pc}
   10bf0:	sbcslt	r6, r3, #2703360	; 0x294000
   10bf4:			; <UNDEFINED> instruction: 0xf0002b7f
   10bf8:			; <UNDEFINED> instruction: 0xf002829a
   10bfc:	mrrcne	3, 7, r0, r9, cr15
   10c00:	cmpeq	r6, r1, asr #6	; <UNPREDICTABLE>
   10c04:			; <UNDEFINED> instruction: 0xdd752900
   10c08:	sbcpl	pc, r0, #68157440	; 0x4100000
   10c0c:	vaddw.s8	q9, q0, d1
   10c10:	ldrtmi	r0, [r0], -r1, lsl #4
   10c14:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   10c18:			; <UNDEFINED> instruction: 0xf44f9b1d
   10c1c:			; <UNDEFINED> instruction: 0x46517a7a
   10c20:			; <UNDEFINED> instruction: 0xf641981e
   10c24:			; <UNDEFINED> instruction: 0xf641694c
   10c28:	blx	2aad22 <error_one_per_line@@Base+0x287bba>
   10c2c:	vsubw.s8	<illegal reg q15.5>, q0, d3
   10c30:	vqdmlal.s<illegal width 8>	q8, d0, d1
   10c34:	movwls	r0, #10241	; 0x2801
   10c38:	cdp2	0, 0, cr15, cr14, cr0, {0}
   10c3c:			; <UNDEFINED> instruction: 0xf6419a09
   10c40:	vorr.i32	q11, #2048	; 0x00000800
   10c44:	movwls	r0, #13057	; 0x3301
   10c48:	ldrbmi	r9, [r1], -r2, lsl #22
   10c4c:			; <UNDEFINED> instruction: 0xf702fb0a
   10c50:	stmdals	sl, {r0, r1, sl, lr}
   10c54:			; <UNDEFINED> instruction: 0xf0009305
   10c58:	bls	31045c <error_one_per_line@@Base+0x2ed2f4>
   10c5c:	strmi	r4, [r7], #-1617	; 0xfffff9af
   10c60:	blx	2b6c9a <error_one_per_line@@Base+0x293b32>
   10c64:			; <UNDEFINED> instruction: 0xf0007a02
   10c68:			; <UNDEFINED> instruction: 0xf64cfdf7
   10c6c:			; <UNDEFINED> instruction: 0xf6cc42cd
   10c70:	cmncs	r4, ip, asr #5
   10c74:	blx	feaa1e86 <error_one_per_line@@Base+0xfea7ed1e>
   10c78:	blx	5988a <error_one_per_line@@Base+0x36722>
   10c7c:	ldmeq	fp, {r1, r3, r8, ip, sp, lr, pc}^
   10c80:	tstls	r6, r2, lsl #6
   10c84:	svccs	0x0000782f
   10c88:	rscshi	pc, r7, r0
   10c8c:			; <UNDEFINED> instruction: 0xf0002f25
   10c90:	svccs	0x005c8084
   10c94:	stmdavc	r8!, {r0, r1, r3, r4, r5, r6, r8, ip, lr, pc}^
   10c98:			; <UNDEFINED> instruction: 0xf000286e
   10c9c:	ldmdacs	r4!, {r0, r1, r2, r4, r5, r7, pc}^
   10ca0:	adcshi	pc, sp, r0
   10ca4:			; <UNDEFINED> instruction: 0xf000285c
   10ca8:			; <UNDEFINED> instruction: 0x463180b6
   10cac:			; <UNDEFINED> instruction: 0xf7ff203f
   10cb0:	ldrtmi	lr, [r1], -ip, asr #28
   10cb4:			; <UNDEFINED> instruction: 0xf7ff4638
   10cb8:	ldrtmi	lr, [r1], -r8, asr #28
   10cbc:			; <UNDEFINED> instruction: 0xf7ff7868
   10cc0:	strcc	lr, [r2, #-3652]	; 0xfffff1bc
   10cc4:			; <UNDEFINED> instruction: 0xf7ff4630
   10cc8:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
   10ccc:			; <UNDEFINED> instruction: 0xf7ffd0da
   10cd0:			; <UNDEFINED> instruction: 0xf641ee86
   10cd4:	vsubl.s8	q11, d0, d12
   10cd8:	stmdavs	r1, {r0, r9}
   10cdc:			; <UNDEFINED> instruction: 0xf0002001
   10ce0:	strb	pc, [pc, r5, asr #22]	; <UNPREDICTABLE>
   10ce4:	teqpl	r8, r1, asr #12	; <UNPREDICTABLE>
   10ce8:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   10cec:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   10cf0:	strb	r6, [r2, -r0, lsr #2]
   10cf4:	orrle	r2, pc, r0, lsl #22
   10cf8:	movwcs	pc, #29634	; 0x73c2	; <UNPREDICTABLE>
   10cfc:	addle	r2, fp, r0, lsl #22
   10d00:	bcs	2ae90 <error_one_per_line@@Base+0x7d28>
   10d04:			; <UNDEFINED> instruction: 0xf641d188
   10d08:	smlattcs	r1, r4, r2, r5
   10d0c:	andeq	pc, r1, #192, 4
   10d10:			; <UNDEFINED> instruction: 0xf7ff4630
   10d14:			; <UNDEFINED> instruction: 0xe77fee70
   10d18:	ldmdbmi	r0!, {r0, r6, r9, sl, ip, sp, lr, pc}^
   10d1c:	stmdbeq	r1, {r6, r7, r9, ip, sp, lr, pc}
   10d20:	bcc	184e62c <error_one_per_line@@Base+0x182b4c4>
   10d24:	beq	8d82c <error_one_per_line@@Base+0x6a6c4>
   10d28:	strbmi	r2, [fp], -r1, lsl #10
   10d2c:			; <UNDEFINED> instruction: 0xf7ff4618
   10d30:			; <UNDEFINED> instruction: 0xf85aee4a
   10d34:	strmi	r3, [r5], #-3844	; 0xfffff0fc
   10d38:	mvnsle	r2, r0, lsl #22
   10d3c:	ldrmi	r4, [r9], r8, lsr #12
   10d40:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
   10d44:			; <UNDEFINED> instruction: 0xf0002800
   10d48:			; <UNDEFINED> instruction: 0xf6418233
   10d4c:			; <UNDEFINED> instruction: 0xf6414170
   10d50:	vqdmulh.s<illegal width 8>	d19, d0, d0[4]
   10d54:	vaddw.s8	q8, q0, d1
   10d58:	strmi	r0, [r7], -r1, lsl #24
   10d5c:			; <UNDEFINED> instruction: 0xf811463b
   10d60:	ldrmi	r2, [pc], -r1, lsl #22
   10d64:	blcs	8ed78 <error_one_per_line@@Base+0x6bc10>
   10d68:	mvnsle	r2, r0, lsl #20
   10d6c:	svcne	0x0004f85c
   10d70:	mvnsle	r2, r0, lsl #18
   10d74:	ldr	r6, [r1, -r0, lsr #3]
   10d78:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
   10d7c:	addpl	pc, r0, #68157440	; 0x4100000
   10d80:	andeq	pc, r1, #192, 4
   10d84:	andcs	r6, r1, r1, lsl #16
   10d88:	blx	ffc4cd90 <error_one_per_line@@Base+0xffc29c28>
   10d8c:	ldrtmi	lr, [r8], -r6, lsr #14
   10d90:	strcc	r4, [r1, #-1585]	; 0xfffff9cf
   10d94:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
   10d98:	stmdavc	fp!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   10d9c:			; <UNDEFINED> instruction: 0xf0002b53
   10da0:	ldmdale	sl, {r0, r1, r2, r3, r5, r8, pc}
   10da4:			; <UNDEFINED> instruction: 0xf0002b46
   10da8:	ldmdble	r8, {r0, r3, r4, r6, r8, pc}^
   10dac:			; <UNDEFINED> instruction: 0xf0002b4d
   10db0:	vand	q12, q0, q6
   10db4:	blcs	1431030 <error_one_per_line@@Base+0x140dec8>
   10db8:	teqhi	r7, r0	; <UNPREDICTABLE>
   10dbc:			; <UNDEFINED> instruction: 0xf0002b52
   10dc0:	blcs	13f127c <error_one_per_line@@Base+0x13ce114>
   10dc4:	msrhi	CPSR_xc, r0
   10dc8:	eorscs	r4, pc, r1, lsr r6	; <UNPREDICTABLE>
   10dcc:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
   10dd0:	stmdavc	r8!, {r0, r4, r5, r9, sl, lr}^
   10dd4:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
   10dd8:	blcs	1b0abac <error_one_per_line@@Base+0x1ae7a44>
   10ddc:	teqhi	r7, r0	; <UNPREDICTABLE>
   10de0:	blcs	1646e70 <error_one_per_line@@Base+0x1623d08>
   10de4:	rschi	pc, r6, r0
   10de8:	blcs	19073c4 <error_one_per_line@@Base+0x18e425c>
   10dec:	rscshi	pc, r5, r0
   10df0:			; <UNDEFINED> instruction: 0xf0002b65
   10df4:	blcs	16b1144 <error_one_per_line@@Base+0x168dfdc>
   10df8:			; <UNDEFINED> instruction: 0xf7ffd1e6
   10dfc:	bls	10c5ac <error_one_per_line@@Base+0xe9444>
   10e00:	strmi	r2, [r3], -r1, lsl #2
   10e04:			; <UNDEFINED> instruction: 0xf7ff4630
   10e08:	smmlsr	sl, r6, sp, lr
   10e0c:	andcs	r4, sl, r1, lsr r6
   10e10:	ldc	7, cr15, [sl, #1020]	; 0x3fc
   10e14:			; <UNDEFINED> instruction: 0x4631e755
   10e18:	ldc	7, cr15, [r6, #1020]	; 0x3fc
   10e1c:			; <UNDEFINED> instruction: 0x4631e751
   10e20:			; <UNDEFINED> instruction: 0xf7ff2009
   10e24:			; <UNDEFINED> instruction: 0xe74ced92
   10e28:			; <UNDEFINED> instruction: 0xf0002b73
   10e2c:	vhadd.s8	q12, q8, <illegal reg q7.5>
   10e30:	blcs	1df10d8 <error_one_per_line@@Base+0x1dcdf70>
   10e34:	teqhi	r2, r0	; <UNPREDICTABLE>
   10e38:			; <UNDEFINED> instruction: 0xf0002b78
   10e3c:	blcs	1d312e0 <error_one_per_line@@Base+0x1d0e178>
   10e40:			; <UNDEFINED> instruction: 0xf1bad1c2
   10e44:	vmax.f32	d0, d0, d9
   10e48:	movwcs	r8, #427	; 0x1ab
   10e4c:	andsvs	pc, r8, #68157440	; 0x4100000
   10e50:	vaddw.s8	q9, q0, d1
   10e54:	ldrtmi	r0, [r0], -r1, lsl #4
   10e58:	stcl	7, cr15, [ip, #1020]	; 0x3fc
   10e5c:	blcs	110ab28 <error_one_per_line@@Base+0x10e79c0>
   10e60:	teqhi	r6, r0	; <UNPREDICTABLE>
   10e64:	blcs	46ff8 <error_one_per_line@@Base+0x23e90>
   10e68:	cmphi	ip, r0	; <UNPREDICTABLE>
   10e6c:			; <UNDEFINED> instruction: 0xd1ab2b25
   10e70:	eorcs	r4, r5, r1, lsr r6
   10e74:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
   10e78:	ldrtmi	lr, [r1], -r3, lsr #14
   10e7c:			; <UNDEFINED> instruction: 0xf7ff200a
   10e80:	ldrtmi	lr, [r0], -r4, ror #26
   10e84:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
   10e88:			; <UNDEFINED> instruction: 0xf7ffb148
   10e8c:			; <UNDEFINED> instruction: 0xf641eda8
   10e90:	vsubl.s8	q11, d0, d12
   10e94:	stmdavs	r1, {r0, r9}
   10e98:			; <UNDEFINED> instruction: 0xf0002001
   10e9c:	stmdbvs	r0!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   10ea0:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
   10ea4:	sbcslt	r9, r3, #8, 20	; 0x8000
   10ea8:			; <UNDEFINED> instruction: 0xf0002b7f
   10eac:			; <UNDEFINED> instruction: 0xf00281b2
   10eb0:	mcrrne	0, 7, r0, r3, cr15
   10eb4:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
   10eb8:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   10ebc:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, pc}
   10ec0:	movhi	pc, r0
   10ec4:			; <UNDEFINED> instruction: 0xf8db9a1f
   10ec8:	addsmi	r3, sl, #0
   10ecc:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
   10ed0:	pop	{r0, r5, ip, sp, pc}
   10ed4:	blcs	1574e9c <error_one_per_line@@Base+0x1551d34>
   10ed8:	sbcshi	pc, r1, r0
   10edc:			; <UNDEFINED> instruction: 0xf47f2b57
   10ee0:	blls	4fccb4 <error_one_per_line@@Base+0x4d9b4c>
   10ee4:	tstcs	r1, r2, asr #12
   10ee8:			; <UNDEFINED> instruction: 0xf7ff4630
   10eec:	strbt	lr, [r8], r4, lsl #27
   10ef0:			; <UNDEFINED> instruction: 0xf0002b49
   10ef4:	blcs	12f133c <error_one_per_line@@Base+0x12ce1d4>
   10ef8:	svcge	0x0066f47f
   10efc:	svceq	0x0009f1ba
   10f00:	stmdals	pc, {r0, r1, r5, r7, r8, fp, ip, lr, pc}	; <UNPREDICTABLE>
   10f04:	blx	44cf0c <error_one_per_line@@Base+0x429da4>
   10f08:			; <UNDEFINED> instruction: 0xf0009902
   10f0c:	strmi	pc, [r7], -r9, ror #22
   10f10:			; <UNDEFINED> instruction: 0xf0009810
   10f14:	stmdbls	r2, {r0, r3, r9, fp, ip, sp, lr, pc}
   10f18:	blx	18ccf22 <error_one_per_line@@Base+0x18a9dba>
   10f1c:	stmdals	lr, {r0, r1, r2, sl, lr}
   10f20:	blx	ccf28 <error_one_per_line@@Base+0xa9dc0>
   10f24:			; <UNDEFINED> instruction: 0xf0009902
   10f28:	stmibne	r3, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   10f2c:	blcs	114ad6c <error_one_per_line@@Base+0x1127c04>
   10f30:	adcshi	pc, fp, r0
   10f34:			; <UNDEFINED> instruction: 0xf47f2b45
   10f38:	svcls	0x001daf47
   10f3c:	svcvs	0x0061f5b7
   10f40:	smlabthi	fp, r0, r2, pc	; <UNPREDICTABLE>
   10f44:	msrvs	SPSR_c, pc, asr #8
   10f48:			; <UNDEFINED> instruction: 0xf0004638
   10f4c:	teqcs	ip, r5, lsl #25	; <UNPREDICTABLE>
   10f50:	ldrtmi	r9, [r8], -r7
   10f54:	stc2l	0, cr15, [sl]
   10f58:	tstls	r1, r8, lsr r6
   10f5c:	msrvs	SPSR_c, pc, asr #8
   10f60:	stc2l	0, cr15, [r4]
   10f64:	teqcs	ip, r8, lsl #12
   10f68:	ldc2l	0, cr15, [r6], #-0
   10f6c:			; <UNDEFINED> instruction: 0xf6419b07
   10f70:	tstcs	r1, ip, lsl r2
   10f74:	andeq	pc, r1, #192, 4
   10f78:	ldrtmi	r9, [r0], -r0
   10f7c:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
   10f80:	blcs	1c4aa04 <error_one_per_line@@Base+0x1c2789c>
   10f84:	blcs	1cc504c <error_one_per_line@@Base+0x1ca1ee4>
   10f88:	svcge	0x001ef47f
   10f8c:			; <UNDEFINED> instruction: 0x46429b17
   10f90:	ldrtmi	r2, [r0], -r1, lsl #2
   10f94:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
   10f98:	vmin.s8	d30, d18, d3
   10f9c:	ldmdals	lr, {r4, r8, ip, sp, lr}
   10fa0:	mrrc2	0, 0, pc, sl, cr0	; <UNPREDICTABLE>
   10fa4:	andls	r9, r0, sp, lsl fp
   10fa8:	tstcs	r1, sl, asr #12
   10fac:			; <UNDEFINED> instruction: 0xf7ff4630
   10fb0:	str	lr, [r6], r2, lsr #26
   10fb4:	svceq	0x0009f1ba
   10fb8:	svcge	0x0047f67f
   10fbc:			; <UNDEFINED> instruction: 0xf000980e
   10fc0:	stmdbls	r2, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   10fc4:	blx	34cfce <error_one_per_line@@Base+0x329e66>
   10fc8:	ldr	r4, [pc, -r3, lsl #12]!
   10fcc:			; <UNDEFINED> instruction: 0x46429b16
   10fd0:	ldrtmi	r2, [r0], -r1, lsl #2
   10fd4:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
   10fd8:	blls	6ca9ac <error_one_per_line@@Base+0x6a7844>
   10fdc:	tstcs	r1, r2, asr #12
   10fe0:			; <UNDEFINED> instruction: 0xf7ff4630
   10fe4:	strbt	lr, [ip], -r8, lsl #26
   10fe8:	svceq	0x0009f1ba
   10fec:	svcge	0x002df67f
   10ff0:			; <UNDEFINED> instruction: 0xf0009810
   10ff4:	stmdbls	r2, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   10ff8:	blx	ffccd000 <error_one_per_line@@Base+0xffca9e98>
   10ffc:	str	r4, [r5, -r3, lsl #12]!
   11000:	tstvc	r0, r2, asr #4	; <UNPREDICTABLE>
   11004:			; <UNDEFINED> instruction: 0xf000980c
   11008:	blls	3100ac <error_one_per_line@@Base+0x2ecf44>
   1100c:	blls	58af40 <error_one_per_line@@Base+0x567dd8>
   11010:	tstcs	r1, r2, asr #12
   11014:			; <UNDEFINED> instruction: 0xf7ff4630
   11018:	ldrb	lr, [r2], -lr, ror #25
   1101c:			; <UNDEFINED> instruction: 0x46429b11
   11020:	ldrtmi	r2, [r0], -r1, lsl #2
   11024:	stcl	7, cr15, [r6], #1020	; 0x3fc
   11028:	blls	18a95c <error_one_per_line@@Base+0x1677f4>
   1102c:			; <UNDEFINED> instruction: 0xf0002b00
   11030:	ldrmi	r8, [r9], -lr, lsr #1
   11034:			; <UNDEFINED> instruction: 0xf0009806
   11038:			; <UNDEFINED> instruction: 0xf641fad3
   1103c:	tstcs	r1, r0, asr #4
   11040:	andeq	pc, r1, #192, 4
   11044:	ldrtmi	r4, [r0], -r3, lsl #12
   11048:	ldcl	7, cr15, [r4], {255}	; 0xff
   1104c:	blls	64a938 <error_one_per_line@@Base+0x6277d0>
   11050:	tstcs	r1, r2, asr #12
   11054:			; <UNDEFINED> instruction: 0xf7ff4630
   11058:	ldrt	lr, [r2], -lr, asr #25
   1105c:			; <UNDEFINED> instruction: 0x46429b12
   11060:	ldrtmi	r2, [r0], -r1, lsl #2
   11064:	stcl	7, cr15, [r6], {255}	; 0xff
   11068:			; <UNDEFINED> instruction: 0xf641e62b
   1106c:	blls	3698d4 <error_one_per_line@@Base+0x34676c>
   11070:	andeq	pc, r1, #192, 4
   11074:	ldrtmi	r2, [r0], -r1, lsl #2
   11078:	ldc	7, cr15, [ip], #1020	; 0x3fc
   1107c:	vmax.s8	d30, d2, d17
   11080:	stmdals	sl, {r4, r8, ip, sp, lr}
   11084:	blx	ffa4d08e <error_one_per_line@@Base+0xffa29f26>
   11088:	str	r9, [ip, r9, lsl #22]
   1108c:	mlacc	r1, sp, r8, pc	; <UNPREDICTABLE>
   11090:	bls	d949c <error_one_per_line@@Base+0xb6334>
   11094:			; <UNDEFINED> instruction: 0xf7ff4630
   11098:	ldr	lr, [r2], -lr, lsr #25
   1109c:			; <UNDEFINED> instruction: 0x46429b19
   110a0:	ldrtmi	r2, [r0], -r1, lsl #2
   110a4:	stc	7, cr15, [r6], #1020	; 0x3fc
   110a8:			; <UNDEFINED> instruction: 0xf1bae60b
   110ac:			; <UNDEFINED> instruction: 0xf67f0f09
   110b0:	stmdals	pc, {r2, r3, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   110b4:			; <UNDEFINED> instruction: 0xf938f000
   110b8:			; <UNDEFINED> instruction: 0xf0009902
   110bc:			; <UNDEFINED> instruction: 0x4607fa91
   110c0:			; <UNDEFINED> instruction: 0xf0009810
   110c4:	stmdbls	r2, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
   110c8:	blx	fe2cd0d0 <error_one_per_line@@Base+0xfe2a9f68>
   110cc:	ldrt	r1, [sp], r3, asr #19
   110d0:	ldrtmi	r9, [r1], -r4, lsl #30
   110d4:			; <UNDEFINED> instruction: 0xf7ff6838
   110d8:	and	lr, r8, r0, lsr #25
   110dc:	eorcs	r4, r0, r1, lsr r6
   110e0:	ldc	7, cr15, [r4], {255}	; 0xff
   110e4:			; <UNDEFINED> instruction: 0xf8574631
   110e8:			; <UNDEFINED> instruction: 0xf7ff0f04
   110ec:	ldmdavs	fp!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}^
   110f0:	mvnsle	r2, r0, lsl #22
   110f4:			; <UNDEFINED> instruction: 0xf7ff4630
   110f8:	stmdacs	r0, {r1, r3, sl, fp, sp, lr, pc}
   110fc:	cfstrdge	mvd15, [r1, #252]!	; 0xfc
   11100:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
   11104:	andvs	pc, ip, #68157440	; 0x4100000
   11108:	andeq	pc, r1, #192, 4
   1110c:	andcs	r6, r1, r1, lsl #16
   11110:			; <UNDEFINED> instruction: 0xf92cf000
   11114:	blls	54a870 <error_one_per_line@@Base+0x527708>
   11118:	tstcs	r1, r2, asr #12
   1111c:			; <UNDEFINED> instruction: 0xf7ff4630
   11120:	strb	lr, [lr, #3178]	; 0xc6a
   11124:	eorscs	r4, pc, r1, lsr r6	; <UNPREDICTABLE>
   11128:	stc	7, cr15, [lr], {255}	; 0xff
   1112c:	vqshlu.s64	d30, d23, #2
   11130:	tstcs	r1, r7, lsl #6
   11134:	adcpl	pc, r0, #68157440	; 0x4100000
   11138:	vmvn.i32	d20, #0	; 0x00000000
   1113c:			; <UNDEFINED> instruction: 0xf7ff0201
   11140:	strb	lr, [r9, #-3162]!	; 0xfffff3a6
   11144:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
   11148:	rsbpl	pc, r4, #68157440	; 0x4100000
   1114c:	andeq	pc, r1, #192, 4
   11150:	andcs	r6, r1, r1, lsl #16
   11154:			; <UNDEFINED> instruction: 0xf90af000
   11158:	teqcs	ip, pc, lsr #10
   1115c:			; <UNDEFINED> instruction: 0xf0004638
   11160:	vpadd.i8	<illegal reg q15.5>, q1, <illegal reg q13.5>
   11164:	andls	r7, r7, r0, lsl r1
   11168:			; <UNDEFINED> instruction: 0xf000981e
   1116c:	teqcs	ip, r5, ror fp	; <UNPREDICTABLE>
   11170:	ldrtmi	r9, [r8], -r1
   11174:	ldc2	0, cr15, [sl]
   11178:			; <UNDEFINED> instruction: 0xf6419b07
   1117c:	ldrtmi	r6, [r0], -ip, lsr #4
   11180:	andeq	pc, r1, #192, 4
   11184:	mrscs	r9, (UNDEF: 17)
   11188:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
   1118c:			; <UNDEFINED> instruction: 0xf641e599
   11190:	tstcs	r1, r8, asr #4
   11194:	andeq	pc, r1, #192, 4
   11198:			; <UNDEFINED> instruction: 0xf7ff4630
   1119c:	ldr	lr, [r0, #3116]	; 0xc2c
   111a0:			; <UNDEFINED> instruction: 0xf000980f
   111a4:	stmdbls	r2, {r0, r6, r7, fp, ip, sp, lr, pc}
   111a8:	blx	6cd1b0 <error_one_per_line@@Base+0x6aa048>
   111ac:	strb	r4, [sp], -r3, lsl #12
   111b0:	ldrdcc	pc, [r0], -r8
   111b4:	subpl	pc, r4, #68157440	; 0x4100000
   111b8:	vmvn.i16	d22, #8	; 0x0008
   111bc:	tstcs	r1, r1, lsl #4
   111c0:	ldc	7, cr15, [r8], {255}	; 0xff
   111c4:			; <UNDEFINED> instruction: 0xf8c42001
   111c8:			; <UNDEFINED> instruction: 0xf7ff9018
   111cc:			; <UNDEFINED> instruction: 0xf7ffebf6
   111d0:	stmdbls	r4, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   111d4:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   111d8:	bl	fe94f1dc <error_one_per_line@@Base+0xfe92c074>
   111dc:	bl	fffcf1e0 <error_one_per_line@@Base+0xfffac078>
   111e0:	eorcc	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   111e4:	rsbspl	pc, r0, #68157440	; 0x4100000
   111e8:	andeq	pc, r1, #192, 4
   111ec:	ldrtmi	r4, [r8], -r4, lsl #12
   111f0:			; <UNDEFINED> instruction: 0xf0006821
   111f4:	stmdavs	r3!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   111f8:	svclt	0x000c2b02
   111fc:	rsbscs	r2, lr, pc, ror r0
   11200:	bl	fe2cf204 <error_one_per_line@@Base+0xfe2ac09c>
   11204:	andcs	pc, r7, r2, asr #7
   11208:	bl	ff5cf20c <error_one_per_line@@Base+0xff5ac0a4>
   1120c:			; <UNDEFINED> instruction: 0xf7ff3080
   11210:			; <UNDEFINED> instruction: 0xf3c2ebd4
   11214:			; <UNDEFINED> instruction: 0xf1022207
   11218:			; <UNDEFINED> instruction: 0xf7ff0080
   1121c:	svclt	0x0000ebce
   11220:	andeq	r3, r2, ip, lsl #1
   11224:	bleq	4d368 <error_one_per_line@@Base+0x2a200>
   11228:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   1122c:	strbtmi	fp, [sl], -r2, lsl #24
   11230:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   11234:			; <UNDEFINED> instruction: 0xc010f8df
   11238:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   1123c:	blmi	123250 <error_one_per_line@@Base+0x1000e8>
   11240:	bl	fe74f244 <error_one_per_line@@Base+0xfe72c0dc>
   11244:	bl	ffbcf248 <error_one_per_line@@Base+0xffbac0e0>
   11248:	andeq	r1, r1, r1, asr fp
   1124c:	andeq	r0, r1, r1, lsr sl
   11250:	andeq	r1, r1, r5, lsl fp
   11254:	ldr	r3, [pc, #20]	; 11270 <abort@plt+0x84c>
   11258:	ldr	r2, [pc, #20]	; 11274 <abort@plt+0x850>
   1125c:	add	r3, pc, r3
   11260:	ldr	r2, [r3, r2]
   11264:	cmp	r2, #0
   11268:	bxeq	lr
   1126c:	b	109a0 <__gmon_start__@plt>
   11270:	muleq	r1, ip, sp
   11274:	andeq	r0, r0, ip, ror r0
   11278:	vqdmulh.s<illegal width 8>	d20, d3, d7
   1127c:	vaddl.s8	<illegal reg q8.5>, d0, d16
   11280:	bne	6d1290 <error_one_per_line@@Base+0x6ae128>
   11284:	stmdble	r5, {r1, r2, r8, r9, fp, sp}
   11288:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   1128c:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   11290:	ldrmi	fp, [r8, -r3, lsl #2]
   11294:	svclt	0x00004770
   11298:	andeq	r3, r2, r3, lsr #2
   1129c:	msrne	CPSR_, #805306372	; 0x30000004
   112a0:	eorne	pc, r0, r3, asr #4
   112a4:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   112a8:	andeq	pc, r2, r0, asr #5
   112ac:	addne	r1, r9, r9, lsl sl
   112b0:	bicsvc	lr, r1, r1, lsl #22
   112b4:	andle	r1, r5, r9, asr #32
   112b8:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   112bc:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   112c0:	ldrmi	fp, [r8, -r3, lsl #2]
   112c4:	svclt	0x00004770
   112c8:	vqrshl.s8	d27, d0, d3
   112cc:	vmvn.i32	d17, #262144	; 0x00040000
   112d0:	stmdavc	r3!, {r1, sl}
   112d4:			; <UNDEFINED> instruction: 0xf7ffb91b
   112d8:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   112dc:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   112e0:			; <UNDEFINED> instruction: 0xf642b508
   112e4:	vaddl.s8	<illegal reg q11.5>, d0, d4
   112e8:	stmdavs	r3, {r1}
   112ec:	pop	{r0, r1, r4, r8, fp, ip, sp, pc}
   112f0:	ldrb	r4, [r3, r8]
   112f4:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   112f8:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   112fc:	rscsle	r2, r6, r0, lsl #22
   11300:			; <UNDEFINED> instruction: 0xe7f44798
   11304:	vrshl.s8	d27, d8, d3
   11308:	vorr.i32	<illegal reg q8.5>, #3072	; 0x00000c00
   1130c:	strmi	r0, [ip], -r2, lsl #6
   11310:	sbccc	pc, r0, #68157440	; 0x4100000
   11314:	ldmdavs	fp, {r0, r8, sp}
   11318:	andeq	pc, r1, #192, 4
   1131c:	bl	1acf320 <error_one_per_line@@Base+0x1aac1b8>
   11320:			; <UNDEFINED> instruction: 0xf7ff4620
   11324:	svclt	0x0000eb4a
   11328:	vqrshl.s8	<illegal reg q13.5>, q8, <illegal reg q1.5>
   1132c:	vbic.i32	d17, #524288	; 0x00080000
   11330:	strmi	r0, [r6], -r2, lsl #10
   11334:	ldmdblt	ip, {r2, r3, r5, fp, sp, lr}
   11338:	bl	12cf33c <error_one_per_line@@Base+0x12ac1d4>
   1133c:	eorvs	r4, r8, r4, lsl #12
   11340:			; <UNDEFINED> instruction: 0xf06f4621
   11344:			; <UNDEFINED> instruction: 0xf0004000
   11348:	adcsmi	pc, r0, #1228800	; 0x12c000
   1134c:	beq	fec41030 <error_one_per_line@@Base+0xfec1dec8>
   11350:	vcge.s8	q10, <illegal reg q1.5>, q10
   11354:	cmnmi	r0, #136, 6	; 0x20000002
   11358:	vmax.f32	d27, d3, d25
   1135c:	vsubw.s8	q8, q8, d8
   11360:	vsubw.s8	q8, q0, d2
   11364:	beq	fe811f74 <error_one_per_line@@Base+0xfe7eee0c>
   11368:	ldcllt	0, cr6, [r0, #-96]!	; 0xffffffa0

0001136c <error@@Base>:
   1136c:	push	{r2, r3}
   1136e:	movw	r3, #12640	; 0x3160
   11372:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11376:	movt	r3, #2
   1137a:	movw	r5, #12040	; 0x2f08
   1137e:	movt	r5, #2
   11382:	ldr	r3, [r3, #0]
   11384:	sub	sp, #8
   11386:	ldr	r2, [r5, #0]
   11388:	mov	r7, r0
   1138a:	mov	r6, r1
   1138c:	ldr.w	r8, [sp, #32]
   11390:	str	r2, [sp, #4]
   11392:	cmp	r3, #0
   11394:	beq.n	11404 <error@@Base+0x98>
   11396:	blx	r3
   11398:	movw	r4, #12584	; 0x3128
   1139c:	movt	r4, #2
   113a0:	add.w	ip, sp, #36	; 0x24
   113a4:	mov	r2, r8
   113a6:	movs	r1, #1
   113a8:	ldr	r0, [r4, #0]
   113aa:	mov	r3, ip
   113ac:	str.w	ip, [sp]
   113b0:	blx	10994 <__vfprintf_chk@plt>
   113b4:	movw	r3, #12644	; 0x3164
   113b8:	movt	r3, #2
   113bc:	ldr	r2, [r3, #0]
   113be:	adds	r2, #1
   113c0:	str	r2, [r3, #0]
   113c2:	cbnz	r6, 113e6 <error@@Base+0x7a>
   113c4:	ldr	r1, [r4, #0]
   113c6:	movs	r0, #10
   113c8:	blx	10948 <_IO_putc@plt>
   113cc:	ldr	r0, [r4, #0]
   113ce:	blx	10900 <fflush@plt>
   113d2:	cbnz	r7, 11436 <error@@Base+0xca>
   113d4:	ldr	r2, [sp, #4]
   113d6:	ldr	r3, [r5, #0]
   113d8:	cmp	r2, r3
   113da:	bne.n	1143c <error@@Base+0xd0>
   113dc:	add	sp, #8
   113de:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   113e2:	add	sp, #8
   113e4:	bx	lr
   113e6:	mov	r0, r6
   113e8:	ldr.w	r8, [r4]
   113ec:	blx	10988 <strerror@plt>
   113f0:	movw	r2, #8596	; 0x2194
   113f4:	movs	r1, #1
   113f6:	movt	r2, #1
   113fa:	mov	r3, r0
   113fc:	mov	r0, r8
   113fe:	blx	109f4 <__fprintf_chk@plt>
   11402:	b.n	113c4 <error@@Base+0x58>
   11404:	movw	r3, #12588	; 0x312c
   11408:	movt	r3, #2
   1140c:	movw	r4, #12584	; 0x3128
   11410:	movt	r4, #2
   11414:	ldr	r0, [r3, #0]
   11416:	blx	10900 <fflush@plt>
   1141a:	movw	r3, #12636	; 0x315c
   1141e:	movt	r3, #2
   11422:	ldr	r0, [r4, #0]
   11424:	movw	r2, #8588	; 0x218c
   11428:	movs	r1, #1
   1142a:	ldr	r3, [r3, #0]
   1142c:	movt	r2, #1
   11430:	blx	109f4 <__fprintf_chk@plt>
   11434:	b.n	113a0 <error@@Base+0x34>
   11436:	mov	r0, r7
   11438:	blx	109b8 <exit@plt>
   1143c:	blx	1093c <__stack_chk_fail@plt>

00011440 <error_at_line@@Base>:
   11440:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   11444:	movw	r5, #12040	; 0x2f08
   11448:	movw	r4, #12648	; 0x3168
   1144c:	movt	r5, #2
   11450:	movt	r4, #2
   11454:	mov	r6, r1
   11456:	mov	r8, r2
   11458:	ldr	r1, [r5, #0]
   1145a:	ldr	r2, [r4, #0]
   1145c:	sub	sp, #16
   1145e:	mov	r7, r0
   11460:	mov	r9, r3
   11462:	ldr.w	sl, [sp, #48]	; 0x30
   11466:	str	r1, [sp, #12]
   11468:	cbz	r2, 11480 <error_at_line@@Base+0x40>
   1146a:	movw	r4, #12628	; 0x3154
   1146e:	movt	r4, #2
   11472:	ldr	r3, [r4, #0]
   11474:	cmp	r3, r9
   11476:	beq.n	11516 <error_at_line@@Base+0xd6>
   11478:	str.w	r8, [r4, #4]
   1147c:	str.w	r9, [r4]
   11480:	movw	r3, #12640	; 0x3160
   11484:	movt	r3, #2
   11488:	ldr	r3, [r3, #0]
   1148a:	cmp	r3, #0
   1148c:	beq.n	11528 <error_at_line@@Base+0xe8>
   1148e:	blx	r3
   11490:	movw	r4, #12584	; 0x3128
   11494:	movt	r4, #2
   11498:	cmp.w	r8, #0
   1149c:	beq.n	114b4 <error_at_line@@Base+0x74>
   1149e:	ldr	r0, [r4, #0]
   114a0:	movw	r2, #8608	; 0x21a0
   114a4:	mov	r3, r8
   114a6:	str.w	r9, [sp]
   114aa:	movs	r1, #1
   114ac:	movt	r2, #1
   114b0:	blx	109f4 <__fprintf_chk@plt>
   114b4:	add.w	ip, sp, #52	; 0x34
   114b8:	mov	r2, sl
   114ba:	movs	r1, #1
   114bc:	ldr	r0, [r4, #0]
   114be:	mov	r3, ip
   114c0:	str.w	ip, [sp, #8]
   114c4:	blx	10994 <__vfprintf_chk@plt>
   114c8:	movw	r3, #12644	; 0x3164
   114cc:	movt	r3, #2
   114d0:	ldr	r2, [r3, #0]
   114d2:	adds	r2, #1
   114d4:	str	r2, [r3, #0]
   114d6:	cbnz	r6, 114f8 <error_at_line@@Base+0xb8>
   114d8:	ldr	r1, [r4, #0]
   114da:	movs	r0, #10
   114dc:	blx	10948 <_IO_putc@plt>
   114e0:	ldr	r0, [r4, #0]
   114e2:	blx	10900 <fflush@plt>
   114e6:	cmp	r7, #0
   114e8:	bne.n	1155a <error_at_line@@Base+0x11a>
   114ea:	ldr	r2, [sp, #12]
   114ec:	ldr	r3, [r5, #0]
   114ee:	cmp	r2, r3
   114f0:	bne.n	11560 <error_at_line@@Base+0x120>
   114f2:	add	sp, #16
   114f4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   114f8:	mov	r0, r6
   114fa:	ldr.w	r8, [r4]
   114fe:	blx	10988 <strerror@plt>
   11502:	movw	r2, #8596	; 0x2194
   11506:	movs	r1, #1
   11508:	movt	r2, #1
   1150c:	mov	r3, r0
   1150e:	mov	r0, r8
   11510:	blx	109f4 <__fprintf_chk@plt>
   11514:	b.n	114d8 <error_at_line@@Base+0x98>
   11516:	ldr	r0, [r4, #4]
   11518:	cmp	r0, r8
   1151a:	beq.n	114ea <error_at_line@@Base+0xaa>
   1151c:	mov	r1, r8
   1151e:	blx	108e8 <strcmp@plt>
   11522:	cmp	r0, #0
   11524:	beq.n	114ea <error_at_line@@Base+0xaa>
   11526:	b.n	11478 <error_at_line@@Base+0x38>
   11528:	movw	r3, #12588	; 0x312c
   1152c:	movt	r3, #2
   11530:	movw	r4, #12584	; 0x3128
   11534:	movt	r4, #2
   11538:	ldr	r0, [r3, #0]
   1153a:	blx	10900 <fflush@plt>
   1153e:	movw	r3, #12636	; 0x315c
   11542:	movt	r3, #2
   11546:	ldr	r0, [r4, #0]
   11548:	movw	r2, #8604	; 0x219c
   1154c:	movs	r1, #1
   1154e:	ldr	r3, [r3, #0]
   11550:	movt	r2, #1
   11554:	blx	109f4 <__fprintf_chk@plt>
   11558:	b.n	11498 <error_at_line@@Base+0x58>
   1155a:	mov	r0, r7
   1155c:	blx	109b8 <exit@plt>
   11560:	blx	1093c <__stack_chk_fail@plt>
   11564:	adds	r0, #76	; 0x4c
   11566:	movs	r1, #0
   11568:	b.w	10954 <gettimeofday@plt>
   1156c:	push	{r4, r5, r6, r7, lr}
   1156e:	movw	r7, #12040	; 0x2f08
   11572:	movt	r7, #2
   11576:	sub	sp, #12
   11578:	mov	r6, r1
   1157a:	mov	r5, r0
   1157c:	ldr	r3, [r7, #0]
   1157e:	adds	r4, r1, #4
   11580:	str	r3, [sp, #4]
   11582:	b.n	11588 <error_at_line@@Base+0x148>
   11584:	adds	r0, #1
   11586:	beq.n	115d4 <error_at_line@@Base+0x194>
   11588:	mov	r2, r4
   1158a:	movs	r1, #0
   1158c:	mov	r0, sp
   1158e:	blx	109e8 <wait3@plt>
   11592:	cmp	r0, r5
   11594:	bne.n	11584 <error_at_line@@Base+0x144>
   11596:	movs	r1, #0
   11598:	add.w	r0, r6, #84	; 0x54
   1159c:	blx	10958 <gettimeofday@plt+0x4>
   115a0:	add.w	r0, r6, #76	; 0x4c
   115a4:	ldmia	r0, {r0, r1, r2, r3}
   115a6:	subs	r2, r2, r0
   115a8:	cmp	r3, r1
   115aa:	str	r2, [r6, #84]	; 0x54
   115ac:	ittt	lt
   115ae:	addlt.w	r2, r2, #4294967295	; 0xffffffff
   115b2:	strlt	r2, [r6, #84]	; 0x54
   115b4:	addlt.w	r3, r3, #999424	; 0xf4000
   115b8:	ldr	r2, [sp, #0]
   115ba:	it	lt
   115bc:	addlt.w	r3, r3, #576	; 0x240
   115c0:	movs	r0, #1
   115c2:	subs	r3, r3, r1
   115c4:	str	r3, [r6, #88]	; 0x58
   115c6:	str	r2, [r6, #0]
   115c8:	ldr	r2, [sp, #4]
   115ca:	ldr	r3, [r7, #0]
   115cc:	cmp	r2, r3
   115ce:	bne.n	115d8 <error_at_line@@Base+0x198>
   115d0:	add	sp, #12
   115d2:	pop	{r4, r5, r6, r7, pc}
   115d4:	movs	r0, #0
   115d6:	b.n	115c8 <error_at_line@@Base+0x188>
   115d8:	blx	1093c <__stack_chk_fail@plt>
   115dc:	movs	r0, r0
   115de:	movs	r0, r0
   115e0:	subs	r2, r1, #1
   115e2:	it	eq
   115e4:	bxeq	lr
   115e6:	bcc.w	11832 <error_at_line@@Base+0x3f2>
   115ea:	cmp	r0, r1
   115ec:	bls.w	1181c <error_at_line@@Base+0x3dc>
   115f0:	tst	r1, r2
   115f2:	beq.w	11824 <error_at_line@@Base+0x3e4>
   115f6:	clz	r3, r0
   115fa:	clz	r2, r1
   115fe:	sub.w	r3, r2, r3
   11602:	rsb	r3, r3, #31
   11606:	add	r2, pc, #16	; (adr r2, 11618 <error_at_line@@Base+0x1d8>)
   11608:	add.w	r3, r2, r3, lsl #4
   1160c:	mov.w	r2, #0
   11610:	mov	pc, r3
   11612:	nop
   11614:	nop.w
   11618:	cmp.w	r0, r1, lsl #31
   1161c:	nop
   1161e:	adc.w	r2, r2, r2
   11622:	it	cs
   11624:	subcs.w	r0, r0, r1, lsl #31
   11628:	cmp.w	r0, r1, lsl #30
   1162c:	nop
   1162e:	adc.w	r2, r2, r2
   11632:	it	cs
   11634:	subcs.w	r0, r0, r1, lsl #30
   11638:	cmp.w	r0, r1, lsl #29
   1163c:	nop
   1163e:	adc.w	r2, r2, r2
   11642:	it	cs
   11644:	subcs.w	r0, r0, r1, lsl #29
   11648:	cmp.w	r0, r1, lsl #28
   1164c:	nop
   1164e:	adc.w	r2, r2, r2
   11652:	it	cs
   11654:	subcs.w	r0, r0, r1, lsl #28
   11658:	cmp.w	r0, r1, lsl #27
   1165c:	nop
   1165e:	adc.w	r2, r2, r2
   11662:	it	cs
   11664:	subcs.w	r0, r0, r1, lsl #27
   11668:	cmp.w	r0, r1, lsl #26
   1166c:	nop
   1166e:	adc.w	r2, r2, r2
   11672:	it	cs
   11674:	subcs.w	r0, r0, r1, lsl #26
   11678:	cmp.w	r0, r1, lsl #25
   1167c:	nop
   1167e:	adc.w	r2, r2, r2
   11682:	it	cs
   11684:	subcs.w	r0, r0, r1, lsl #25
   11688:	cmp.w	r0, r1, lsl #24
   1168c:	nop
   1168e:	adc.w	r2, r2, r2
   11692:	it	cs
   11694:	subcs.w	r0, r0, r1, lsl #24
   11698:	cmp.w	r0, r1, lsl #23
   1169c:	nop
   1169e:	adc.w	r2, r2, r2
   116a2:	it	cs
   116a4:	subcs.w	r0, r0, r1, lsl #23
   116a8:	cmp.w	r0, r1, lsl #22
   116ac:	nop
   116ae:	adc.w	r2, r2, r2
   116b2:	it	cs
   116b4:	subcs.w	r0, r0, r1, lsl #22
   116b8:	cmp.w	r0, r1, lsl #21
   116bc:	nop
   116be:	adc.w	r2, r2, r2
   116c2:	it	cs
   116c4:	subcs.w	r0, r0, r1, lsl #21
   116c8:	cmp.w	r0, r1, lsl #20
   116cc:	nop
   116ce:	adc.w	r2, r2, r2
   116d2:	it	cs
   116d4:	subcs.w	r0, r0, r1, lsl #20
   116d8:	cmp.w	r0, r1, lsl #19
   116dc:	nop
   116de:	adc.w	r2, r2, r2
   116e2:	it	cs
   116e4:	subcs.w	r0, r0, r1, lsl #19
   116e8:	cmp.w	r0, r1, lsl #18
   116ec:	nop
   116ee:	adc.w	r2, r2, r2
   116f2:	it	cs
   116f4:	subcs.w	r0, r0, r1, lsl #18
   116f8:	cmp.w	r0, r1, lsl #17
   116fc:	nop
   116fe:	adc.w	r2, r2, r2
   11702:	it	cs
   11704:	subcs.w	r0, r0, r1, lsl #17
   11708:	cmp.w	r0, r1, lsl #16
   1170c:	nop
   1170e:	adc.w	r2, r2, r2
   11712:	it	cs
   11714:	subcs.w	r0, r0, r1, lsl #16
   11718:	cmp.w	r0, r1, lsl #15
   1171c:	nop
   1171e:	adc.w	r2, r2, r2
   11722:	it	cs
   11724:	subcs.w	r0, r0, r1, lsl #15
   11728:	cmp.w	r0, r1, lsl #14
   1172c:	nop
   1172e:	adc.w	r2, r2, r2
   11732:	it	cs
   11734:	subcs.w	r0, r0, r1, lsl #14
   11738:	cmp.w	r0, r1, lsl #13
   1173c:	nop
   1173e:	adc.w	r2, r2, r2
   11742:	it	cs
   11744:	subcs.w	r0, r0, r1, lsl #13
   11748:	cmp.w	r0, r1, lsl #12
   1174c:	nop
   1174e:	adc.w	r2, r2, r2
   11752:	it	cs
   11754:	subcs.w	r0, r0, r1, lsl #12
   11758:	cmp.w	r0, r1, lsl #11
   1175c:	nop
   1175e:	adc.w	r2, r2, r2
   11762:	it	cs
   11764:	subcs.w	r0, r0, r1, lsl #11
   11768:	cmp.w	r0, r1, lsl #10
   1176c:	nop
   1176e:	adc.w	r2, r2, r2
   11772:	it	cs
   11774:	subcs.w	r0, r0, r1, lsl #10
   11778:	cmp.w	r0, r1, lsl #9
   1177c:	nop
   1177e:	adc.w	r2, r2, r2
   11782:	it	cs
   11784:	subcs.w	r0, r0, r1, lsl #9
   11788:	cmp.w	r0, r1, lsl #8
   1178c:	nop
   1178e:	adc.w	r2, r2, r2
   11792:	it	cs
   11794:	subcs.w	r0, r0, r1, lsl #8
   11798:	cmp.w	r0, r1, lsl #7
   1179c:	nop
   1179e:	adc.w	r2, r2, r2
   117a2:	it	cs
   117a4:	subcs.w	r0, r0, r1, lsl #7
   117a8:	cmp.w	r0, r1, lsl #6
   117ac:	nop
   117ae:	adc.w	r2, r2, r2
   117b2:	it	cs
   117b4:	subcs.w	r0, r0, r1, lsl #6
   117b8:	cmp.w	r0, r1, lsl #5
   117bc:	nop
   117be:	adc.w	r2, r2, r2
   117c2:	it	cs
   117c4:	subcs.w	r0, r0, r1, lsl #5
   117c8:	cmp.w	r0, r1, lsl #4
   117cc:	nop
   117ce:	adc.w	r2, r2, r2
   117d2:	it	cs
   117d4:	subcs.w	r0, r0, r1, lsl #4
   117d8:	cmp.w	r0, r1, lsl #3
   117dc:	nop
   117de:	adc.w	r2, r2, r2
   117e2:	it	cs
   117e4:	subcs.w	r0, r0, r1, lsl #3
   117e8:	cmp.w	r0, r1, lsl #2
   117ec:	nop
   117ee:	adc.w	r2, r2, r2
   117f2:	it	cs
   117f4:	subcs.w	r0, r0, r1, lsl #2
   117f8:	cmp.w	r0, r1, lsl #1
   117fc:	nop
   117fe:	adc.w	r2, r2, r2
   11802:	it	cs
   11804:	subcs.w	r0, r0, r1, lsl #1
   11808:	cmp.w	r0, r1
   1180c:	nop
   1180e:	adc.w	r2, r2, r2
   11812:	it	cs
   11814:	subcs.w	r0, r0, r1
   11818:	mov	r0, r2
   1181a:	bx	lr
   1181c:	ite	eq
   1181e:	moveq	r0, #1
   11820:	movne	r0, #0
   11822:	bx	lr
   11824:	clz	r2, r1
   11828:	rsb	r2, r2, #31
   1182c:	lsr.w	r0, r0, r2
   11830:	bx	lr
   11832:	cbz	r0, 11838 <error_at_line@@Base+0x3f8>
   11834:	mov.w	r0, #4294967295	; 0xffffffff
   11838:	b.w	11b08 <error_at_line@@Base+0x6c8>
   1183c:	cmp	r1, #0
   1183e:	beq.n	11832 <error_at_line@@Base+0x3f2>
   11840:	stmdb	sp!, {r0, r1, lr}
   11844:	bl	115e0 <error_at_line@@Base+0x1a0>
   11848:	ldmia.w	sp!, {r1, r2, lr}
   1184c:	mul.w	r3, r2, r0
   11850:	sub.w	r1, r1, r3
   11854:	bx	lr
   11856:	nop
   11858:	cmp	r1, #0
   1185a:	beq.w	11ada <error_at_line@@Base+0x69a>
   1185e:	eor.w	ip, r0, r1
   11862:	it	mi
   11864:	negmi	r1, r1
   11866:	subs	r2, r1, #1
   11868:	beq.w	11aaa <error_at_line@@Base+0x66a>
   1186c:	movs	r3, r0
   1186e:	it	mi
   11870:	negmi	r3, r0
   11872:	cmp	r3, r1
   11874:	bls.w	11ab4 <error_at_line@@Base+0x674>
   11878:	tst	r1, r2
   1187a:	beq.w	11ac4 <error_at_line@@Base+0x684>
   1187e:	clz	r2, r3
   11882:	clz	r0, r1
   11886:	sub.w	r2, r0, r2
   1188a:	rsb	r2, r2, #31
   1188e:	add	r0, pc, #16	; (adr r0, 118a0 <error_at_line@@Base+0x460>)
   11890:	add.w	r2, r0, r2, lsl #4
   11894:	mov.w	r0, #0
   11898:	mov	pc, r2
   1189a:	nop
   1189c:	nop.w
   118a0:	cmp.w	r3, r1, lsl #31
   118a4:	nop
   118a6:	adc.w	r0, r0, r0
   118aa:	it	cs
   118ac:	subcs.w	r3, r3, r1, lsl #31
   118b0:	cmp.w	r3, r1, lsl #30
   118b4:	nop
   118b6:	adc.w	r0, r0, r0
   118ba:	it	cs
   118bc:	subcs.w	r3, r3, r1, lsl #30
   118c0:	cmp.w	r3, r1, lsl #29
   118c4:	nop
   118c6:	adc.w	r0, r0, r0
   118ca:	it	cs
   118cc:	subcs.w	r3, r3, r1, lsl #29
   118d0:	cmp.w	r3, r1, lsl #28
   118d4:	nop
   118d6:	adc.w	r0, r0, r0
   118da:	it	cs
   118dc:	subcs.w	r3, r3, r1, lsl #28
   118e0:	cmp.w	r3, r1, lsl #27
   118e4:	nop
   118e6:	adc.w	r0, r0, r0
   118ea:	it	cs
   118ec:	subcs.w	r3, r3, r1, lsl #27
   118f0:	cmp.w	r3, r1, lsl #26
   118f4:	nop
   118f6:	adc.w	r0, r0, r0
   118fa:	it	cs
   118fc:	subcs.w	r3, r3, r1, lsl #26
   11900:	cmp.w	r3, r1, lsl #25
   11904:	nop
   11906:	adc.w	r0, r0, r0
   1190a:	it	cs
   1190c:	subcs.w	r3, r3, r1, lsl #25
   11910:	cmp.w	r3, r1, lsl #24
   11914:	nop
   11916:	adc.w	r0, r0, r0
   1191a:	it	cs
   1191c:	subcs.w	r3, r3, r1, lsl #24
   11920:	cmp.w	r3, r1, lsl #23
   11924:	nop
   11926:	adc.w	r0, r0, r0
   1192a:	it	cs
   1192c:	subcs.w	r3, r3, r1, lsl #23
   11930:	cmp.w	r3, r1, lsl #22
   11934:	nop
   11936:	adc.w	r0, r0, r0
   1193a:	it	cs
   1193c:	subcs.w	r3, r3, r1, lsl #22
   11940:	cmp.w	r3, r1, lsl #21
   11944:	nop
   11946:	adc.w	r0, r0, r0
   1194a:	it	cs
   1194c:	subcs.w	r3, r3, r1, lsl #21
   11950:	cmp.w	r3, r1, lsl #20
   11954:	nop
   11956:	adc.w	r0, r0, r0
   1195a:	it	cs
   1195c:	subcs.w	r3, r3, r1, lsl #20
   11960:	cmp.w	r3, r1, lsl #19
   11964:	nop
   11966:	adc.w	r0, r0, r0
   1196a:	it	cs
   1196c:	subcs.w	r3, r3, r1, lsl #19
   11970:	cmp.w	r3, r1, lsl #18
   11974:	nop
   11976:	adc.w	r0, r0, r0
   1197a:	it	cs
   1197c:	subcs.w	r3, r3, r1, lsl #18
   11980:	cmp.w	r3, r1, lsl #17
   11984:	nop
   11986:	adc.w	r0, r0, r0
   1198a:	it	cs
   1198c:	subcs.w	r3, r3, r1, lsl #17
   11990:	cmp.w	r3, r1, lsl #16
   11994:	nop
   11996:	adc.w	r0, r0, r0
   1199a:	it	cs
   1199c:	subcs.w	r3, r3, r1, lsl #16
   119a0:	cmp.w	r3, r1, lsl #15
   119a4:	nop
   119a6:	adc.w	r0, r0, r0
   119aa:	it	cs
   119ac:	subcs.w	r3, r3, r1, lsl #15
   119b0:	cmp.w	r3, r1, lsl #14
   119b4:	nop
   119b6:	adc.w	r0, r0, r0
   119ba:	it	cs
   119bc:	subcs.w	r3, r3, r1, lsl #14
   119c0:	cmp.w	r3, r1, lsl #13
   119c4:	nop
   119c6:	adc.w	r0, r0, r0
   119ca:	it	cs
   119cc:	subcs.w	r3, r3, r1, lsl #13
   119d0:	cmp.w	r3, r1, lsl #12
   119d4:	nop
   119d6:	adc.w	r0, r0, r0
   119da:	it	cs
   119dc:	subcs.w	r3, r3, r1, lsl #12
   119e0:	cmp.w	r3, r1, lsl #11
   119e4:	nop
   119e6:	adc.w	r0, r0, r0
   119ea:	it	cs
   119ec:	subcs.w	r3, r3, r1, lsl #11
   119f0:	cmp.w	r3, r1, lsl #10
   119f4:	nop
   119f6:	adc.w	r0, r0, r0
   119fa:	it	cs
   119fc:	subcs.w	r3, r3, r1, lsl #10
   11a00:	cmp.w	r3, r1, lsl #9
   11a04:	nop
   11a06:	adc.w	r0, r0, r0
   11a0a:	it	cs
   11a0c:	subcs.w	r3, r3, r1, lsl #9
   11a10:	cmp.w	r3, r1, lsl #8
   11a14:	nop
   11a16:	adc.w	r0, r0, r0
   11a1a:	it	cs
   11a1c:	subcs.w	r3, r3, r1, lsl #8
   11a20:	cmp.w	r3, r1, lsl #7
   11a24:	nop
   11a26:	adc.w	r0, r0, r0
   11a2a:	it	cs
   11a2c:	subcs.w	r3, r3, r1, lsl #7
   11a30:	cmp.w	r3, r1, lsl #6
   11a34:	nop
   11a36:	adc.w	r0, r0, r0
   11a3a:	it	cs
   11a3c:	subcs.w	r3, r3, r1, lsl #6
   11a40:	cmp.w	r3, r1, lsl #5
   11a44:	nop
   11a46:	adc.w	r0, r0, r0
   11a4a:	it	cs
   11a4c:	subcs.w	r3, r3, r1, lsl #5
   11a50:	cmp.w	r3, r1, lsl #4
   11a54:	nop
   11a56:	adc.w	r0, r0, r0
   11a5a:	it	cs
   11a5c:	subcs.w	r3, r3, r1, lsl #4
   11a60:	cmp.w	r3, r1, lsl #3
   11a64:	nop
   11a66:	adc.w	r0, r0, r0
   11a6a:	it	cs
   11a6c:	subcs.w	r3, r3, r1, lsl #3
   11a70:	cmp.w	r3, r1, lsl #2
   11a74:	nop
   11a76:	adc.w	r0, r0, r0
   11a7a:	it	cs
   11a7c:	subcs.w	r3, r3, r1, lsl #2
   11a80:	cmp.w	r3, r1, lsl #1
   11a84:	nop
   11a86:	adc.w	r0, r0, r0
   11a8a:	it	cs
   11a8c:	subcs.w	r3, r3, r1, lsl #1
   11a90:	cmp.w	r3, r1
   11a94:	nop
   11a96:	adc.w	r0, r0, r0
   11a9a:	it	cs
   11a9c:	subcs.w	r3, r3, r1
   11aa0:	cmp.w	ip, #0
   11aa4:	it	mi
   11aa6:	negmi	r0, r0
   11aa8:	bx	lr
   11aaa:	teq	ip, r0
   11aae:	it	mi
   11ab0:	negmi	r0, r0
   11ab2:	bx	lr
   11ab4:	it	cc
   11ab6:	movcc	r0, #0
   11ab8:	itt	eq
   11aba:	moveq.w	r0, ip, asr #31
   11abe:	orreq.w	r0, r0, #1
   11ac2:	bx	lr
   11ac4:	clz	r2, r1
   11ac8:	rsb	r2, r2, #31
   11acc:	cmp.w	ip, #0
   11ad0:	lsr.w	r0, r3, r2
   11ad4:	it	mi
   11ad6:	negmi	r0, r0
   11ad8:	bx	lr
   11ada:	cmp	r0, #0
   11adc:	it	gt
   11ade:	mvngt.w	r0, #2147483648	; 0x80000000
   11ae2:	it	lt
   11ae4:	movlt.w	r0, #2147483648	; 0x80000000
   11ae8:	b.w	11b08 <error_at_line@@Base+0x6c8>
   11aec:	cmp	r1, #0
   11aee:	beq.n	11ada <error_at_line@@Base+0x69a>
   11af0:	stmdb	sp!, {r0, r1, lr}
   11af4:	bl	1185e <error_at_line@@Base+0x41e>
   11af8:	ldmia.w	sp!, {r1, r2, lr}
   11afc:	mul.w	r3, r2, r0
   11b00:	sub.w	r1, r1, r3
   11b04:	bx	lr
   11b06:	nop
   11b08:	push	{r1, lr}
   11b0a:	mov.w	r0, #8
   11b0e:	blx	108dc <raise@plt>
   11b12:	pop	{r1, pc}
   11b14:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11b18:	mov	r7, r0
   11b1a:	ldr	r6, [pc, #44]	; (11b48 <error_at_line@@Base+0x708>)
   11b1c:	mov	r8, r1
   11b1e:	ldr	r5, [pc, #44]	; (11b4c <error_at_line@@Base+0x70c>)
   11b20:	mov	r9, r2
   11b22:	add	r6, pc
   11b24:	blx	108bc <raise@plt-0x20>
   11b28:	add	r5, pc
   11b2a:	subs	r6, r6, r5
   11b2c:	asrs	r6, r6, #2
   11b2e:	beq.n	11b44 <error_at_line@@Base+0x704>
   11b30:	movs	r4, #0
   11b32:	adds	r4, #1
   11b34:	ldr.w	r3, [r5], #4
   11b38:	mov	r2, r9
   11b3a:	mov	r1, r8
   11b3c:	mov	r0, r7
   11b3e:	blx	r3
   11b40:	cmp	r6, r4
   11b42:	bne.n	11b32 <error_at_line@@Base+0x6f2>
   11b44:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   11b48:	asrs	r2, r3, #15
   11b4a:	movs	r1, r0
   11b4c:	asrs	r0, r2, #15
   11b4e:	movs	r1, r0
   11b50:	bx	lr
   11b52:	nop

Disassembly of section .fini:

00011b54 <.fini>:
   11b54:	push	{r3, lr}
   11b58:	pop	{r3, pc}
