{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:18:55 2013 " "Info: Processing started: Thu Dec 19 03:18:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "zero\$latch " "Warning: Node \"zero\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "overflow\$latch " "Warning: Node \"overflow\$latch\"" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[0\] " "Info: Assuming node \"aluCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[1\] " "Info: Assuming node \"aluCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[2\] " "Info: Assuming node \"aluCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "zero~0 " "Info: Detected gated clock \"zero~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zero~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "zero\$latch inputOne\[2\] aluCode\[2\] 20.600 ns register " "Info: tsu for register \"zero\$latch\" (data pin = \"inputOne\[2\]\", clock pin = \"aluCode\[2\]\") is 20.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.800 ns + Longest pin register " "Info: + Longest pin to register delay is 31.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns inputOne\[2\] 1 PIN PIN_193 13 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_193; Fanout = 13; PIN Node = 'inputOne\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(1.400 ns) 19.400 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 2 COMB LC3_H10 2 " "Info: 2: + IC(7.700 ns) + CELL(1.400 ns) = 19.400 ns; Loc. = LC3_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { inputOne[2] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 19.700 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 3 COMB LC4_H10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 19.700 ns; Loc. = LC4_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 20.000 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 4 COMB LC5_H10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 20.000 ns; Loc. = LC5_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 20.300 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 5 COMB LC6_H10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 20.300 ns; Loc. = LC6_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 20.600 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 6 COMB LC7_H10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 20.600 ns; Loc. = LC7_H10; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 21.800 ns lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[8\] 7 COMB LC8_H10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.200 ns) = 21.800 ns; Loc. = LC8_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.700 ns) 26.600 ns Equal7~9 8 COMB LC3_H19 1 " "Info: 8: + IC(3.100 ns) + CELL(1.700 ns) = 26.600 ns; Loc. = LC3_H19; Fanout = 1; COMB Node = 'Equal7~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] Equal7~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.600 ns Equal7~6 9 COMB LC4_H19 1 " "Info: 9: + IC(0.000 ns) + CELL(2.000 ns) = 28.600 ns; Loc. = LC4_H19; Fanout = 1; COMB Node = 'Equal7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal7~9 Equal7~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 31.800 ns zero\$latch 10 REG LC7_H19 1 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 31.800 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Equal7~6 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.500 ns ( 64.47 % ) " "Info: Total cell delay = 20.500 ns ( 64.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.300 ns ( 35.53 % ) " "Info: Total interconnect delay = 11.300 ns ( 35.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.800 ns" { inputOne[2] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] Equal7~9 Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.800 ns" { inputOne[2] {} inputOne[2]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] {} Equal7~9 {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 7.700ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.100ns 0.000ns 0.500ns } { 0.000ns 10.300ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns 2.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.600 ns + " "Info: + Micro setup delay of destination is 5.600 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[2\] destination 16.800 ns - Shortest register " "Info: - Shortest clock path from clock \"aluCode\[2\]\" to destination register is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_92 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 22; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(2.700 ns) 13.900 ns zero~0 2 COMB LC8_H19 1 " "Info: 2: + IC(8.300 ns) + CELL(2.700 ns) = 13.900 ns; Loc. = LC8_H19; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { aluCode[2] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.800 ns zero\$latch 3 REG LC7_H19 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.800 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 47.62 % ) " "Info: Total cell delay = 8.000 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 52.38 % ) " "Info: Total interconnect delay = 8.800 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { aluCode[2] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { aluCode[2] {} aluCode[2]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 8.300ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.800 ns" { inputOne[2] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] Equal7~9 Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.800 ns" { inputOne[2] {} inputOne[2]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add1|addcore:adder|unreg_res_node[8] {} Equal7~9 {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 7.700ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.100ns 0.000ns 0.500ns } { 0.000ns 10.300ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns 2.000ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { aluCode[2] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { aluCode[2] {} aluCode[2]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 8.300ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "aluCode\[0\] zero zero\$latch 28.300 ns register " "Info: tco from clock \"aluCode\[0\]\" to destination pin \"zero\" through register \"zero\$latch\" is 28.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[0\] source 22.100 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[0\]\" to source register is 22.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns aluCode\[0\] 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'aluCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 19.200 ns zero~0 2 COMB LC8_H19 1 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 19.200 ns; Loc. = LC8_H19; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { aluCode[0] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 22.100 ns zero\$latch 3 REG LC7_H19 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 22.100 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.100 ns ( 68.33 % ) " "Info: Total cell delay = 15.100 ns ( 68.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 31.67 % ) " "Info: Total interconnect delay = 7.000 ns ( 31.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest register pin " "Info: + Longest register to pin delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zero\$latch 1 REG LC7_H19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(5.000 ns) 6.200 ns zero 2 PIN PIN_99 0 " "Info: 2: + IC(1.200 ns) + CELL(5.000 ns) = 6.200 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { zero$latch zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 80.65 % ) " "Info: Total cell delay = 5.000 ns ( 80.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 19.35 % ) " "Info: Total interconnect delay = 1.200 ns ( 19.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { zero$latch zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { zero$latch {} zero {} } { 0.000ns 1.200ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { zero$latch zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { zero$latch {} zero {} } { 0.000ns 1.200ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "inputTwo\[6\] output\[0\] 58.600 ns Longest " "Info: Longest tpd from source pin \"inputTwo\[6\]\" to destination pin \"output\[0\]\" is 58.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns inputTwo\[6\] 1 PIN PIN_191 9 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_191; Fanout = 9; PIN Node = 'inputTwo\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputTwo[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(2.700 ns) 20.600 ns LessThan0~1 2 COMB LC1_H6 3 " "Info: 2: + IC(7.600 ns) + CELL(2.700 ns) = 20.600 ns; Loc. = LC1_H6; Fanout = 3; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { inputTwo[6] LessThan0~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 25.800 ns LessThan0~17 3 COMB LC2_H5 1 " "Info: 3: + IC(2.500 ns) + CELL(2.700 ns) = 25.800 ns; Loc. = LC2_H5; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { LessThan0~1 LessThan0~17 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.700 ns) 30.600 ns LessThan0~36 4 COMB LC6_H20 1 " "Info: 4: + IC(3.100 ns) + CELL(1.700 ns) = 30.600 ns; Loc. = LC6_H20; Fanout = 1; COMB Node = 'LessThan0~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { LessThan0~17 LessThan0~36 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 32.600 ns LessThan0~21 5 COMB LC7_H20 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 32.600 ns; Loc. = LC7_H20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~36 LessThan0~21 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.500 ns LessThan0~6 6 COMB LC1_H20 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC1_H20; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~21 LessThan0~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 41.000 ns output\[0\]~89 7 COMB LC7_H22 1 " "Info: 7: + IC(2.800 ns) + CELL(2.700 ns) = 41.000 ns; Loc. = LC7_H22; Fanout = 1; COMB Node = 'output\[0\]~89'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { LessThan0~6 output[0]~89 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 44.200 ns output\[0\]~90 8 COMB LC8_H22 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 44.200 ns; Loc. = LC8_H22; Fanout = 1; COMB Node = 'output\[0\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output[0]~89 output[0]~90 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 47.400 ns output\[0\]~91 9 COMB LC3_H22 1 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 47.400 ns; Loc. = LC3_H22; Fanout = 1; COMB Node = 'output\[0\]~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output[0]~90 output[0]~91 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(5.000 ns) 58.600 ns output\[0\] 10 PIN PIN_7 0 " "Info: 10: + IC(6.200 ns) + CELL(5.000 ns) = 58.600 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { output[0]~91 output[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.900 ns ( 59.56 % ) " "Info: Total cell delay = 34.900 ns ( 59.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.700 ns ( 40.44 % ) " "Info: Total interconnect delay = 23.700 ns ( 40.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.600 ns" { inputTwo[6] LessThan0~1 LessThan0~17 LessThan0~36 LessThan0~21 LessThan0~6 output[0]~89 output[0]~90 output[0]~91 output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.600 ns" { inputTwo[6] {} inputTwo[6]~out {} LessThan0~1 {} LessThan0~17 {} LessThan0~36 {} LessThan0~21 {} LessThan0~6 {} output[0]~89 {} output[0]~90 {} output[0]~91 {} output[0] {} } { 0.000ns 0.000ns 7.600ns 2.500ns 3.100ns 0.000ns 0.500ns 2.800ns 0.500ns 0.500ns 6.200ns } { 0.000ns 10.300ns 2.700ns 2.700ns 1.700ns 2.000ns 2.400ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "zero\$latch inputOne\[3\] aluCode\[0\] 0.300 ns register " "Info: th for register \"zero\$latch\" (data pin = \"inputOne\[3\]\", clock pin = \"aluCode\[0\]\") is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[0\] destination 22.100 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[0\]\" to destination register is 22.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns aluCode\[0\] 1 CLK PIN_50 10 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_50; Fanout = 10; CLK Node = 'aluCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 19.200 ns zero~0 2 COMB LC8_H19 1 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 19.200 ns; Loc. = LC8_H19; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { aluCode[0] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 22.100 ns zero\$latch 3 REG LC7_H19 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 22.100 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.100 ns ( 68.33 % ) " "Info: Total cell delay = 15.100 ns ( 68.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 31.67 % ) " "Info: Total interconnect delay = 7.000 ns ( 31.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 21.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inputOne\[3\] 1 PIN PIN_211 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 13; PIN Node = 'inputOne\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.700 ns) 12.800 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] 2 COMB LC4_H10 2 " "Info: 2: + IC(7.200 ns) + CELL(2.700 ns) = 12.800 ns; Loc. = LC4_H10; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { inputOne[3] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 18.600 ns Equal7~6 3 COMB LC4_H19 1 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 18.600 ns; Loc. = LC4_H19; Fanout = 1; COMB Node = 'Equal7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] Equal7~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.800 ns zero\$latch 4 REG LC7_H19 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC7_H19; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Equal7~6 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 50.46 % ) " "Info: Total cell delay = 11.000 ns ( 50.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 49.54 % ) " "Info: Total interconnect delay = 10.800 ns ( 49.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.800 ns" { inputOne[3] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.800 ns" { inputOne[3] {} inputOne[3]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 7.200ns 3.100ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.800 ns" { inputOne[3] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.800 ns" { inputOne[3] {} inputOne[3]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 7.200ns 3.100ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:18:56 2013 " "Info: Processing ended: Thu Dec 19 03:18:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
