id,created_at,closed_at,state,comments,title
988,2020-08-27 04:08:04.000000000,2020-08-29 01:29:07.000000000,closed,2,Improve the accuracy and range of arm_nn_activations_direct_q7?
987,2020-08-24 18:43:53.000000000,2020-08-28 13:53:34.000000000,closed,0,Add implementation of SVDF kernel.
986,2020-08-18 19:44:37.000000000,1970-01-01 00:00:00.000000001,open,3,Core: BPIALL register missing from some core register headers.
985,2020-08-14 19:46:18.000000000,2020-08-31 17:44:06.000000000,closed,5,CMSIS NN Question - How to use activation function tanh?
984,2020-08-13 02:26:09.000000000,1970-01-01 00:00:00.000000001,open,1,Arm compiler templates use legacy armasm assembly syntax.
983,2020-08-12 20:11:42.000000000,2020-08-13 23:12:16.000000000,closed,4,CMSIS-DSP: is it possible to use it for Cortex-A53
982,2020-08-07 14:16:19.000000000,1970-01-01 00:00:00.000000001,open,4,Float16 max
981,2020-08-05 16:37:50.000000000,1970-01-01 00:00:00.000000001,open,0,SVD Converter does not generate enumerations for reset value of peripheral registers 
980,2020-08-05 10:14:57.000000000,1970-01-01 00:00:00.000000001,open,2,CMSIS DSP:build error
979,2020-08-04 15:45:43.000000000,2020-08-05 19:31:00.000000000,closed,0,CMSIS-NN: Fix bug in fully_connected unit test
978,2020-08-04 15:24:54.000000000,2020-08-04 19:09:58.000000000,closed,1,Doxygen: Enhanced Pack documentation about device memory specification.
977,2020-08-04 10:42:38.000000000,1970-01-01 00:00:00.000000001,open,0,Aligned GCC linker description and assembler startup with C startup.
976,2020-07-31 15:35:41.000000000,2020-08-03 14:20:50.000000000,closed,0,CMSIS-NN : Optimize requantization
975,2020-07-30 12:24:06.000000000,1970-01-01 00:00:00.000000001,open,0,DSP Lib Compile Script batch file has no mkdir of archive dir
974,2020-07-28 22:54:55.000000000,2020-07-31 16:06:09.000000000,closed,8,Setting ARM_MATH_DSP and ARM_MATH_LOOPUNROLL on M3 Chip Increases Runtime
973,2020-07-27 20:48:50.000000000,1970-01-01 00:00:00.000000001,open,1,CMSIS-DAP product firmware version info
972,2020-07-27 16:14:54.000000000,2020-07-28 11:27:53.000000000,closed,0,CMSIS-NN: Add bias null check for convolution functions
971,2020-07-23 22:28:21.000000000,1970-01-01 00:00:00.000000001,open,1,"CMSIS Build makefile, with GCC, always rebuilds library"
970,2020-07-23 19:47:43.000000000,1970-01-01 00:00:00.000000001,open,1,"CMSIS Build makefile produces erroneous ""CPU is not supported"" for Cortex-M0+"
969,2020-07-20 21:45:44.000000000,2020-07-21 07:50:05.000000000,closed,2,"Purpose of BufferA, BufferB in CMSIS-NN functions"
968,2020-07-17 00:58:55.000000000,2020-07-23 17:49:13.000000000,closed,2,Q15 FFT performance improvement using GCC on Cortex-M4
967,2020-07-16 11:20:03.000000000,2020-07-16 13:37:01.000000000,closed,2,RTK Library and Microsemi SmartFusion Devices without LDREX/STREX.
966,2020-07-15 16:58:19.000000000,2020-07-20 21:26:51.000000000,closed,2,AvgPool in a q15_t model
965,2020-07-15 16:55:12.000000000,1970-01-01 00:00:00.000000001,open,1,Add #ifndef in ARMCM33.h
964,2020-07-12 09:12:01.000000000,1970-01-01 00:00:00.000000001,open,1,"RTE_Components.h ""Unknown device selection!"""
963,2020-07-10 00:05:11.000000000,2020-07-20 21:42:15.000000000,closed,5,Quantizing ONNX-compliant model to Q7 for use with CMSIS-NN functions
962,2020-07-09 22:06:32.000000000,1970-01-01 00:00:00.000000001,open,3,CMSIS-DAP: firmware version in DAP_Info
961,2020-07-08 01:19:47.000000000,2020-07-14 16:36:26.000000000,closed,6,error: '__STATIC_FORCEINLINE' does not name a type; did you mean '__STATIC_INLINE'?
960,2020-07-07 13:33:27.000000000,2020-07-07 19:40:03.000000000,closed,3,Linker errors when compiling CMSIS-NN with Mbed
959,2020-07-07 09:57:39.000000000,2020-07-07 13:30:20.000000000,closed,3,Cannot build CMSIS-NN for Mbed
958,2020-07-06 19:44:45.000000000,2020-07-07 11:22:12.000000000,closed,0,Fix typo in ARM_Example.svd
957,2020-07-02 14:40:24.000000000,1970-01-01 00:00:00.000000001,open,0,SVDConv and floating point (IEEE-754)
956,2020-06-30 10:20:15.000000000,2020-07-06 17:41:58.000000000,closed,8,[Build]  error: bad value (cortex-m7) for -mtune= switch
955,2020-06-29 02:49:33.000000000,2020-06-29 11:57:12.000000000,closed,2,CMSIS Python wrapper example.py code.　Scipy and CMSIS results do not match
954,2020-06-27 06:23:41.000000000,2020-06-29 09:07:07.000000000,closed,2,"CMSIS Python wrapper example.py code. Test data link is dead, 404 error"
953,2020-06-26 15:37:47.000000000,2020-06-28 15:03:16.000000000,closed,11,Can't Compile A Minimal Working Example with CMSIS-DSP
952,2020-06-26 07:06:10.000000000,2020-07-23 17:49:59.000000000,closed,1,CMSIS-DSP: Optimize Q15 radix4 FFT for GCC with PKHBT for Cortex-M4
951,2020-06-25 03:05:49.000000000,2020-07-06 17:43:30.000000000,closed,2,What is the performance of DSP comparing to compiler optimization?
950,2020-06-24 13:49:09.000000000,2020-06-29 11:30:22.000000000,closed,0,CMSIS-NN: Add unit test support for fully_connected
949,2020-06-24 12:43:54.000000000,2020-06-25 16:31:46.000000000,closed,1,Core(M): #undef IAR standard definition of __WEAK
948,2020-06-23 16:47:57.000000000,1970-01-01 00:00:00.000000001,open,1,Exporting a PyTorch model to CMSIS-NN
947,2020-06-22 15:39:57.000000000,2020-06-24 16:35:40.000000000,closed,2,CMSIS-NN: Update max pool to new interface
946,2020-06-19 18:53:21.000000000,1970-01-01 00:00:00.000000001,open,0,Initial Cortex-A AArch64 support.
945,2020-06-19 18:07:27.000000000,1970-01-01 00:00:00.000000001,open,0,Initial Cortex R-profile support.
944,2020-06-12 13:27:28.000000000,1970-01-01 00:00:00.000000001,open,1,Missing CMakeLists.txt
943,2020-06-11 20:46:46.000000000,1970-01-01 00:00:00.000000001,open,4,Correct IRQ file for Cortex-M7?
942,2020-06-10 18:33:52.000000000,2020-06-11 13:05:08.000000000,closed,0,CMSIS-NN: Use int for loop variables
941,2020-06-08 13:54:18.000000000,2020-06-08 15:29:57.000000000,closed,1,CMSIS-NN : Revert update to arm_softmax_q7()
940,2020-06-07 01:18:16.000000000,2020-06-08 22:46:32.000000000,closed,2,Accuracy drop in the new arm_softmax_q7()
939,2020-06-02 14:42:22.000000000,2020-06-02 14:52:01.000000000,closed,1,Fix - arm_math.h: Use the float suffix in arm_clarke_f32
938,2020-06-01 14:09:12.000000000,2020-06-04 07:01:12.000000000,closed,4,Why RTX5 remove the task_id in the TCB?
937,2020-06-01 12:18:52.000000000,2020-06-02 17:56:43.000000000,closed,5,【CMSIS-DAP】 I have a question about CMSIS-DAP DAP_ProcessCommand.
936,2020-05-29 16:48:48.000000000,2020-06-01 13:43:30.000000000,closed,1,DSP IIR filter global dinamic memory overflow
935,2020-05-29 11:38:49.000000000,2020-06-04 13:45:59.000000000,closed,0,CMSIS-NN: Fix warnings
934,2020-05-27 16:02:57.000000000,1970-01-01 00:00:00.000000001,open,2,Why use MEAN_DATA in the cmsis_nn model
933,2020-05-27 08:30:34.000000000,1970-01-01 00:00:00.000000001,open,3,define ARM_WIFI_HOSTNAME
932,2020-05-25 17:29:23.000000000,2020-05-27 15:56:44.000000000,closed,2,CMSIS-NN: Update average pool tc to new interface
931,2020-05-25 17:28:06.000000000,2020-05-27 15:56:36.000000000,closed,0,CMSIS-NN: Update average pool and fully conncted to new interface
930,2020-05-25 17:06:24.000000000,2020-05-27 11:23:48.000000000,closed,0,CMSIS-NN: Update DW conv to new interface
929,2020-05-25 17:04:12.000000000,2020-05-27 11:42:41.000000000,closed,2,CMSIS-NN: Update DW conv unit tests to new interface
928,2020-05-25 14:59:58.000000000,2020-05-25 19:36:51.000000000,closed,4,fixed typo in MPU->RASR register name
927,2020-05-23 15:36:48.000000000,1970-01-01 00:00:00.000000001,open,2,Is there a plan to implement dilation in convolution/depthwise conv?
926,2020-05-21 11:20:21.000000000,1970-01-01 00:00:00.000000001,open,0,Suggested solution to #925 (DelayStarted and DelayUntilStarted event update)
925,2020-05-21 11:17:14.000000000,1970-01-01 00:00:00.000000001,open,0,DelayStarted and DelayUntilStarted missing thread_id
924,2020-05-19 17:06:31.000000000,2020-05-20 17:20:53.000000000,closed,1,CMSIS-NN: Update unit test for convolution as per new interface
923,2020-05-19 12:54:16.000000000,2020-05-20 17:20:37.000000000,closed,0,CMSIS-NN: Adopted the new API interface in convolution functions
922,2020-05-16 03:03:14.000000000,1970-01-01 00:00:00.000000001,open,1,"Return value of the ""osEventFlagsWait"" and ""osThreadFlagsWait"""
921,2020-05-15 17:30:40.000000000,1970-01-01 00:00:00.000000001,open,1,Autocorrelation in DSP Filtering Functions
920,2020-05-15 08:15:48.000000000,1970-01-01 00:00:00.000000001,open,2,"BIAS can be NULL in Tensorflow Micro, however this case is not handled by CMSIS"
919,2020-05-15 02:32:28.000000000,2020-05-28 15:27:05.000000000,closed,2,Example test projects incorrect link paths
918,2020-05-12 10:37:34.000000000,2020-05-12 12:15:38.000000000,closed,1,CMSIS-NN: Fix warning in arm_nnsupportfunctions.h
917,2020-05-11 17:00:10.000000000,2020-05-12 10:24:14.000000000,closed,1,CMSIS-NN: Fix and add conv TC for batch > 1
916,2020-05-11 13:34:53.000000000,2020-05-13 10:48:51.000000000,closed,0,CMSIS-NN: Add unit test support depthwise conv
915,2020-05-10 16:52:19.000000000,2020-05-15 09:42:29.000000000,closed,10,DSP inline PI ld/lq modules.
914,2020-05-10 02:00:23.000000000,1970-01-01 00:00:00.000000001,open,11,APSR_Type and other registers in core_cm7.h and other headers files assume little-endianness
913,2020-05-08 14:59:22.000000000,2020-05-11 11:38:56.000000000,closed,0,CMSIS-NN: Fix and improve performance of depthwise conv u8
912,2020-05-07 22:48:58.000000000,1970-01-01 00:00:00.000000001,open,0,Change Request: CPrj support pre/post-build commands
911,2020-05-06 16:07:13.000000000,1970-01-01 00:00:00.000000001,open,6,Improvements to Clarke/Park transforms
910,2020-05-06 11:59:39.000000000,2020-05-12 06:42:31.000000000,closed,2,arm_sorting.h: No such file or directory
909,2020-05-02 10:20:46.000000000,2020-05-04 15:24:27.000000000,closed,1,CMSIS-NN: Fix batch dimension in arm_convolve_s8
908,2020-04-29 22:38:00.000000000,2020-05-04 15:27:53.000000000,closed,2,CMSIS-NN: Use arithmetic shifting in arm_nn_mult
907,2020-04-29 18:04:58.000000000,1970-01-01 00:00:00.000000001,open,1,EventRecorder development
906,2020-04-29 12:12:00.000000000,2020-07-02 08:18:32.000000000,closed,3,RIFFT source buffer access mishap
905,2020-04-28 16:18:31.000000000,2020-04-29 09:47:14.000000000,closed,0,CMSIS-NN: Add new unit test cases for Convolution
904,2020-04-23 18:15:04.000000000,2020-04-29 12:07:21.000000000,closed,2,CMSIS-NN: CMSIS-NN structs for the TensorFlowLite micro compliant functions
903,2020-04-22 09:55:27.000000000,1970-01-01 00:00:00.000000001,open,14,Cannot clone this repository
902,2020-04-21 12:58:47.000000000,2020-04-21 12:58:54.000000000,closed,0,convolver
901,2020-04-21 12:57:13.000000000,2020-04-21 12:57:27.000000000,closed,0,convolyer
900,2020-04-21 12:09:47.000000000,1970-01-01 00:00:00.000000001,open,2,PackChk.exe is outdated
899,2020-04-19 18:39:18.000000000,2020-04-21 12:26:08.000000000,closed,1,arm_max_pool_s8.c: use quotes instead of <> for arm_math.h include
898,2020-04-19 18:13:42.000000000,2020-04-20 12:13:06.000000000,closed,1,Fix AHBSCR register definition typo
897,2020-04-17 12:27:29.000000000,2020-04-28 12:10:33.000000000,closed,0,CMSIS-NN: Add avg pool DSP extension optimization
896,2020-04-16 15:47:16.000000000,2020-05-04 15:27:53.000000000,closed,4,negative value is not shifted correclty
895,2020-04-16 11:59:45.000000000,2020-04-16 12:24:35.000000000,closed,0,"CMSIS-DSP: Added missing ""const"""
894,2020-04-15 19:41:01.000000000,2020-04-20 12:22:22.000000000,closed,0,"Macro fixes, New macro definitions, ARM_PMU_Get_EVCNTR() update"
893,2020-04-15 15:40:02.000000000,2020-04-16 12:25:25.000000000,closed,3,"DSP: Missing ""const""?"
892,2020-04-14 07:09:28.000000000,2020-06-10 11:52:49.000000000,closed,4,Is it possible to use arm_nn_activations_direct_q7 with signed int_width?
891,2020-04-13 05:18:08.000000000,2020-04-14 09:45:17.000000000,closed,2,arm_cfft_init_f64.c not listed in CMakeLists.txt
890,2020-04-13 05:09:04.000000000,2020-04-14 09:45:29.000000000,closed,2,Incorrect title in some CMSIS-DSP file headers
889,2020-04-09 14:06:26.000000000,2020-04-09 17:03:28.000000000,closed,1,CMSIS_DSP: Updated IAR libraries with added functions for 5.7.0
888,2020-04-07 15:27:27.000000000,2020-04-14 09:45:41.000000000,closed,1,Documentation for arm_power and arm_rms
887,2020-04-07 13:15:20.000000000,2020-04-07 15:31:26.000000000,closed,1,CMSIS-DSP: Rebuilt IAR libraries for 5.7.0
886,2020-04-07 01:23:19.000000000,2020-04-07 15:27:52.000000000,closed,4,Possible overflow in arm_rms_q31()?
885,2020-04-06 11:09:10.000000000,2020-04-06 11:25:57.000000000,closed,0,CMSIS-NN: Fix incorrect data type in Softmax (Interface change)
884,2020-04-03 14:55:53.000000000,2020-06-10 11:52:24.000000000,closed,2,Queries regarding implementation of cmsis nn
883,2020-04-02 19:13:14.000000000,2020-04-15 11:23:11.000000000,closed,0,CMSIS-NN: Tail Predicate Loops in Fully Connected operator
882,2020-04-01 18:40:14.000000000,2020-06-10 11:54:43.000000000,closed,2,Caffe model used for CMSIS-NN GRU example missing
881,2020-04-01 17:33:46.000000000,2020-04-02 14:38:34.000000000,closed,0,Update CMSIS-NN documentation
880,2020-04-01 14:40:17.000000000,2020-04-01 14:47:09.000000000,closed,0,CMSIS-NN: Fix for batch greater than  1 case  in Fully Connected
879,2020-04-01 13:35:23.000000000,1970-01-01 00:00:00.000000001,open,22,Unable to built Cmsis 5.7
878,2020-04-01 12:12:02.000000000,2020-04-02 16:51:48.000000000,closed,4,How to determine CMSIS version from source code?
877,2020-03-31 14:57:49.000000000,2020-04-01 08:59:56.000000000,closed,0,CMSIS-NN Improve performance of softmax for MVE
876,2020-03-29 01:09:23.000000000,2020-03-30 13:17:49.000000000,closed,6,FFT slower with dsp instructions (gcc)
875,2020-03-27 21:12:51.000000000,1970-01-01 00:00:00.000000001,open,4,CMSIS-Build
874,2020-03-27 15:13:25.000000000,2020-03-30 14:41:02.000000000,closed,3,arm_scale_f32 slow down
873,2020-03-26 18:54:07.000000000,2020-03-26 19:04:04.000000000,closed,0,Updating PMU Event Counter Number
872,2020-03-24 18:29:24.000000000,2020-03-24 18:51:49.000000000,closed,0,Aligned PMU function prototypes and definitions
871,2020-03-23 22:00:58.000000000,2020-03-24 12:55:48.000000000,closed,0,Updated last four PMU functions to return void
870,2020-03-21 03:12:33.000000000,1970-01-01 00:00:00.000000001,open,5,Tables for arm_rfft_fast_sR_f32_len32 structure are incorrect.
869,2020-03-20 17:42:46.000000000,2020-03-20 17:55:27.000000000,closed,0,CMSIS-NN Add MVE support in requantization for a variant of DWC
868,2020-03-20 16:05:42.000000000,2020-03-25 19:47:05.000000000,closed,0,RTOS2: Added Blinky and MsgQueue examples for IAR
867,2020-03-19 15:18:30.000000000,2020-03-19 17:33:50.000000000,closed,2,SVDConv does not generate Msk and Pos macros
866,2020-03-19 10:12:02.000000000,2020-03-19 11:35:44.000000000,closed,4,Does CMSIS-DAP support the float64 matrix operations?
865,2020-03-18 20:19:14.000000000,2020-03-20 11:58:53.000000000,closed,2,Updated pmu_armv8.h with PMU functions and macro definitions.
864,2020-03-17 13:50:44.000000000,2020-03-17 14:07:58.000000000,closed,0,CMSIS-NN Doxygen formatting fixes
863,2020-03-16 20:11:11.000000000,2020-03-17 11:52:46.000000000,closed,0,CMSIS-NN List source files and update revision number
862,2020-03-16 17:06:55.000000000,2020-03-16 18:34:50.000000000,closed,0,CMSIS-NN: Improve performance of depthwise conv for MVE
861,2020-03-16 05:57:24.000000000,2020-06-10 11:56:53.000000000,closed,5,"unaligned 4 bytes access is replaced by memcpy, adds too much overhead"
860,2020-03-12 14:15:58.000000000,2020-03-19 11:33:37.000000000,closed,5,Question: RTX Object Identifiers.
859,2020-03-11 16:19:23.000000000,2020-03-11 17:11:00.000000000,closed,0,CMSIS-NN: Add missing API to interface
858,2020-03-11 11:37:56.000000000,1970-01-01 00:00:00.000000001,open,4,Generation of bit reversal tables for CMSIS-DSP
857,2020-03-09 11:56:49.000000000,2020-03-13 13:24:50.000000000,closed,0,CMSIS-NN: Add full code coverage for test_arm_convolve_1x1_fast
856,2020-03-08 05:10:48.000000000,2020-03-26 18:48:37.000000000,closed,1,svd schema 1.3 : nvicpriobitstype is defined but not used in the element definition
855,2020-03-06 14:32:54.000000000,2020-03-06 14:40:28.000000000,closed,0,CMSIS-NN: Revert *_x/1_* intrinsics for MVE
854,2020-03-06 06:27:01.000000000,2020-03-18 14:46:22.000000000,closed,0,"Issue #617, compiling error fix in local structure declarations."
853,2020-03-05 19:55:34.000000000,2020-03-06 12:07:07.000000000,closed,0,CMSIS-NN: revert intrinsics for vdup(MVE)
852,2020-03-05 15:07:43.000000000,2020-03-10 10:00:37.000000000,closed,5,RTX: Rebuilt IAR RTOS2 libraries
851,2020-03-05 13:20:35.000000000,2020-03-05 14:58:41.000000000,closed,0,CMSIS_NN: Remove DSP extension optimization for avg pool
850,2020-03-05 13:19:49.000000000,2020-03-05 14:59:12.000000000,closed,0,CMSIS-NN: Warning fixes in depthwise conv(MVE)
849,2020-03-04 05:59:25.000000000,1970-01-01 00:00:00.000000001,open,0,Fixed macro error
848,2020-03-03 20:07:57.000000000,2020-03-04 14:20:57.000000000,closed,0,CMSIS-NN: Use __RESTRICT instead of restrict keyword
847,2020-03-03 18:10:10.000000000,2020-03-04 17:05:58.000000000,closed,0,CMSIS-NN: Use SXTAB instead of SXTB and SADD16 for DSP extension
846,2020-03-03 14:03:41.000000000,1970-01-01 00:00:00.000000001,open,2,Core-A: modifications for representation interrupt mode model on Rene…
845,2020-03-03 13:37:07.000000000,2020-03-03 13:42:00.000000000,closed,1,Core-A: modifications for representation interrupt mode model on Renesas Cortex-A9 RZA1x CPUs
844,2020-03-02 18:05:44.000000000,1970-01-01 00:00:00.000000001,open,43,SVD files : missing the core peripherals
843,2020-03-02 17:29:26.000000000,2020-03-03 13:39:04.000000000,closed,0,CMSIS-NN: Add information on legacy and TFL micro compliant APIs
842,2020-03-02 15:21:34.000000000,2020-03-02 17:30:27.000000000,closed,0,CMSIS-NN: Improve performance of convolution for MVE
841,2020-02-27 17:55:40.000000000,2020-03-04 14:21:13.000000000,closed,0,CMSIS-NN: Add unit test
840,2020-02-25 19:39:36.000000000,1970-01-01 00:00:00.000000001,open,2,A lot of conversion and sign-conversion warnings
839,2020-02-25 17:41:32.000000000,2020-03-03 13:38:14.000000000,closed,2,Core-A: interrupt mode model on Cortex-A9
838,2020-02-25 14:30:05.000000000,2020-02-25 14:45:52.000000000,closed,0,CMSIS-DSP: Modified spline f32 to compute coeffs at init time
837,2020-02-25 07:48:04.000000000,2020-03-16 19:16:57.000000000,closed,7,Fixed macro  error
836,2020-02-24 19:38:36.000000000,2020-02-27 18:57:58.000000000,closed,2,CMSIS-NN/DSP: Remove ARM_MATH_LOOPUNROLL
835,2020-02-21 12:09:41.000000000,2020-03-16 19:33:36.000000000,closed,4,core: add SPDX identifier
834,2020-02-21 00:51:09.000000000,2020-02-24 16:28:05.000000000,closed,3,Update ARMv81MML_DSP_DP_MVE_FP.h
833,2020-02-21 00:46:14.000000000,2020-03-18 20:21:15.000000000,closed,3,Update core_armv81mml.h
832,2020-02-21 00:33:18.000000000,2020-03-18 20:21:57.000000000,closed,2,Update pmu_armv8.h
831,2020-02-19 18:45:10.000000000,2020-06-10 12:32:06.000000000,closed,1,Conv functions not fully compatible with keras when stride is used
830,2020-02-19 13:55:14.000000000,2020-02-21 11:52:19.000000000,closed,0,CMSIS-NN: Update comment on input offset
829,2020-02-17 10:47:28.000000000,2020-04-14 17:35:15.000000000,closed,3,Question about saturate in conv_fast_q15
828,2020-02-14 14:29:40.000000000,2020-03-11 13:09:31.000000000,closed,2,CMSIS DSP Bit reverse Index table generation
827,2020-02-13 18:51:51.000000000,2020-02-13 18:58:09.000000000,closed,0,CMSIS-DSP: Added MVE support for logical operators (modified prototypes)
826,2020-02-11 20:28:06.000000000,2020-02-25 14:34:37.000000000,closed,1,CMSIS-NN: Optimized matrix multiplication function for Cortex-M7
825,2020-02-11 15:18:46.000000000,2020-02-27 11:24:46.000000000,closed,0,CMSIS-NN Opt: Optimize Depthwise convolution 3x3 w/ unit multiplier o…
824,2020-02-10 15:50:17.000000000,1970-01-01 00:00:00.000000001,open,1,"Use of export ""C"""
823,2020-02-10 13:59:10.000000000,2020-02-10 15:05:11.000000000,closed,2,Question regarding SysTick_Handler implementation.
822,2020-02-07 17:24:09.000000000,2020-02-24 10:17:50.000000000,closed,0,CMSIS-NN: Optimized fully connected layer for Cortex-M4/M7
821,2020-02-06 20:12:37.000000000,2020-02-20 09:19:50.000000000,closed,0,CMSIS-NN: Update API comment for arm_convolve_1_x_n_s8
820,2020-02-06 17:37:19.000000000,2020-02-06 17:49:54.000000000,closed,0,CMSIS-DSP: Added scalar float64 entropy and kullback leibler
819,2020-02-06 13:31:51.000000000,2020-02-06 15:09:52.000000000,closed,0,CMSIS-DSP: Improved arm_quick_sort_f32
818,2020-02-05 22:57:11.000000000,2020-03-04 03:05:07.000000000,closed,2,SVDConv - ARM Compiler 6 C++ support
817,2020-02-04 19:56:13.000000000,2020-02-19 09:33:06.000000000,closed,0,CMSIS-NN: Fix compiler warnings
816,2020-02-04 14:52:38.000000000,2020-02-04 15:40:48.000000000,closed,0,CMSIS-DSP: Improved arm_quick_sort_f32
815,2020-02-04 11:57:56.000000000,2020-02-04 11:58:59.000000000,closed,1,version code in cmsis_version.h mismatch with release tag 5.6.0
814,2020-02-04 11:57:34.000000000,2020-03-26 18:45:55.000000000,closed,4,version code in cmsis_version.h mismatch with release tag 5.6.0
813,2020-01-29 20:03:17.000000000,2020-01-31 18:51:37.000000000,closed,2,CMSIS-NN Opt: Optimize Depthwise convolution on Cortex-M4/M7 (non-DSP)
812,2020-01-27 19:42:16.000000000,2020-01-27 19:46:48.000000000,closed,0,CMSIS-NN: Fix indexing bug in depthwise conv for MVE
811,2020-01-27 03:15:52.000000000,2020-01-27 13:22:59.000000000,closed,0,CMSIS-NN: Fix incorrect index usage in  conv for MVE
810,2020-01-22 18:30:09.000000000,2020-01-23 14:25:05.000000000,closed,2,arm_rfft output buffer size
809,2020-01-22 17:51:13.000000000,2020-01-28 17:59:04.000000000,closed,1,arm_std_f32 is not numerically stable
808,2020-01-22 11:57:06.000000000,2020-01-24 18:08:44.000000000,closed,0,CMSIS-NN: 1xN conv support for MVE
807,2020-01-22 02:44:23.000000000,2020-01-25 12:30:37.000000000,closed,3,RTX5 memory pool does not handle the double free properly
806,2020-01-21 18:41:06.000000000,2020-01-21 19:25:13.000000000,closed,0,CMSIS-NN: Fixed depthwise convolution with DSP acceleration
805,2020-01-21 17:33:28.000000000,2020-01-23 14:25:33.000000000,closed,4,Potential bug in the CMSIS DSP library 
804,2020-01-21 12:22:53.000000000,2020-01-22 14:01:33.000000000,closed,4,Enable integration with code quality tools
803,2020-01-20 15:19:31.000000000,1970-01-01 00:00:00.000000001,open,8,Add optimized filtering functions for half-band filters
802,2020-01-20 13:31:03.000000000,1970-01-01 00:00:00.000000001,open,1,SVDConv does not support more than 240 interrupts
801,2020-01-20 12:59:22.000000000,2020-01-21 20:12:11.000000000,closed,0,CMSIS-NN: remove output channel constraint on 1x1 conv
800,2020-01-16 20:50:56.000000000,2020-01-24 23:06:31.000000000,closed,30,org.xml.sax.SAXParseException; lineNumber: 1; columnNumber: 50; White spaces are required between publicId and systemId.
799,2020-01-15 16:47:59.000000000,2020-01-15 18:08:38.000000000,closed,0,CMSIS-NN: Improve performance of 1x1 conv for MVE
798,2020-01-14 14:13:19.000000000,1970-01-01 00:00:00.000000001,open,6,RTX code space bigger than 7KB
797,2020-01-14 13:19:23.000000000,2020-06-10 12:32:28.000000000,closed,2,Can gated recurrent units be deployed on ARM cortex a53? 
796,2020-01-10 20:32:05.000000000,2020-01-31 12:46:25.000000000,closed,2,CMSIS CORE: Add support for __SXTB16_RORn
795,2020-01-10 14:18:49.000000000,2020-01-10 19:32:16.000000000,closed,1,CMSIS CORE/DSP: Adding support for __SXTB16_ROR
794,2020-01-08 12:20:14.000000000,2020-03-26 18:46:18.000000000,closed,1,osMessageQueue api problem
793,2020-01-07 21:33:02.000000000,2020-02-03 14:46:36.000000000,closed,0,CMSIS DSP: Added new Neon/MVE float32_t functions
792,2020-01-07 15:59:45.000000000,2020-01-07 19:11:26.000000000,closed,0,CMSIS-DSP: Corrected issues 773 and 774
791,2020-01-07 15:53:38.000000000,2020-01-07 19:34:06.000000000,closed,2,understanding osRtxErrorClibSpace
790,2020-01-03 04:16:38.000000000,1970-01-01 00:00:00.000000001,open,4,LLVM clang support
789,2020-01-01 12:15:27.000000000,2020-01-07 14:29:38.000000000,closed,2,SNR below threshold for TransformQ15 test
788,2019-12-30 20:38:21.000000000,2020-01-02 15:00:32.000000000,closed,0,CMSIS-NN: Updated revision and date
787,2019-12-29 07:41:57.000000000,2020-01-08 12:09:00.000000000,closed,8,implemented negate kernel for s8
786,2019-12-27 10:49:30.000000000,2020-01-17 17:27:18.000000000,closed,4,Under-sized state buffer for FIRQ15 test
785,2019-12-27 08:58:56.000000000,2020-01-17 17:27:07.000000000,closed,2,Incorrect arm_biquad_cascade_df2T_f64 signature
784,2019-12-27 08:32:04.000000000,2020-01-17 17:26:55.000000000,closed,2,Incorrect arm_biquad_cascade_df2T_init_f64 signature
783,2019-12-27 07:31:42.000000000,2020-01-17 17:26:40.000000000,closed,2,Incorrect arm_biquad_cas_df1_32x64_q31 signature
782,2019-12-20 03:48:02.000000000,2020-01-02 19:04:01.000000000,closed,0,fixed unused variable error for arm_convolve_s8_1x1_fast
781,2019-12-20 03:15:06.000000000,2020-01-02 18:58:52.000000000,closed,0,added missing pad_x argument for arm_max_pool_s8
780,2019-12-20 02:41:59.000000000,2020-01-02 19:08:46.000000000,closed,8,Removed unnecessary casts
779,2019-12-19 22:17:26.000000000,1970-01-01 00:00:00.000000001,open,3,arm_add_q7: rewrite while-loop to for-loop. NFC.
778,2019-12-19 20:27:10.000000000,2020-04-14 10:32:43.000000000,closed,1,DSP: Rebuilt IAR libraries non-debug
777,2019-12-19 18:58:10.000000000,2019-12-19 19:04:01.000000000,closed,0,RTX: Rebuilt IAR libraries. Non-secure v8m didn't work properly
776,2019-12-18 22:44:34.000000000,2020-03-01 17:37:28.000000000,closed,7,Device: SC300: Fix wrong SC300 core header file inclusion
775,2019-12-18 15:46:23.000000000,2019-12-18 16:02:55.000000000,closed,3,CMSIS-NN: Fixed bug in arm_q7_to_q15_with_offset
774,2019-12-18 07:21:45.000000000,2020-01-17 17:26:28.000000000,closed,6,arm_merge_sort_core_f32 writes to the input data buffer
773,2019-12-17 09:36:46.000000000,2019-12-18 11:21:09.000000000,closed,4,Uninitialised variable warning in arm_spline_interp_f32.c
772,2019-12-16 22:26:11.000000000,2020-02-28 14:27:57.000000000,closed,6,CMSIS-NN: Optimized mat_mul_s8 with DSP acceleration
771,2019-12-16 22:14:51.000000000,2019-12-17 17:53:13.000000000,closed,1,arm_sin_cos_f32 Theta Value BUG
770,2019-12-16 19:04:10.000000000,2019-12-19 19:58:24.000000000,closed,4,[I2C] MasterTransmit() and MasterReceive() behaviour with xfer_pending=true
769,2019-12-16 18:24:05.000000000,2019-12-16 19:01:25.000000000,closed,0,CMSIS-NN: average_pool and element_add bug fix
768,2019-12-16 15:34:52.000000000,1970-01-01 00:00:00.000000001,open,13,Add __UNALIGNED_UINT64_READ/WRITE
767,2019-12-16 14:45:50.000000000,2019-12-18 12:53:59.000000000,closed,0,CMSIS-NN: MVE support for elementwise mul
766,2019-12-13 20:59:50.000000000,2019-12-17 16:43:03.000000000,closed,4,Incorrect sample count for TEST_WEIGHTED_SUM_F32_3
765,2019-12-09 14:50:07.000000000,2019-12-19 18:25:05.000000000,closed,3,RTX: Refactored IAR v8m irq files. Non-secure libs didn't work
764,2019-12-09 14:16:13.000000000,2019-12-09 14:41:18.000000000,closed,0,CMSIS DSP: Added logical operators + sorting + spline
763,2019-12-06 16:09:10.000000000,2019-12-09 16:25:36.000000000,closed,3,Versioning files in the files (DSP in this case) - breaking change in minor update?
762,2019-12-06 08:15:52.000000000,1970-01-01 00:00:00.000000001,open,2,About float matrix multiply efficiency
761,2019-12-05 22:27:08.000000000,2020-06-10 12:33:24.000000000,closed,7,[Develop vs Master performance] arm_nn_read_q7x4_ia  slows down the execution compared to __SIMD32
760,2019-12-05 19:57:57.000000000,2019-12-17 13:31:41.000000000,closed,0,CMSIS-NN: 1x1 conv bug fixes for MVE
759,2019-12-04 16:17:20.000000000,1970-01-01 00:00:00.000000001,open,4,Change osRtxInfo init to avoid warning
758,2019-12-04 14:12:05.000000000,2019-12-05 12:18:58.000000000,closed,4,Will CMSIS DSP/NN lib support ARMv8.1-M Architecture?
757,2019-12-04 11:33:27.000000000,1970-01-01 00:00:00.000000001,open,1,No accuracy after exporting Caffe model on the microcontroller for MNIST Dataset
756,2019-12-03 16:04:25.000000000,2019-12-03 16:46:26.000000000,closed,2,I2C MasterReceive() - incomplete transfer event
755,2019-11-29 19:03:23.000000000,2019-11-29 19:04:21.000000000,closed,0,CMSIS-DSP: Initial F64 CFFT/RFFT implementation
754,2019-11-27 17:19:46.000000000,2019-11-28 13:48:43.000000000,closed,1,Adding return value to pooling functions
753,2019-11-27 14:02:12.000000000,2019-11-27 14:16:24.000000000,closed,0,CMSIS-NN: Fix arm_mve_requantize_32x4 renaming
752,2019-11-26 14:36:02.000000000,2019-11-27 13:38:49.000000000,closed,0,CMSIS-NN: Helium version of arm_avgpool_s8
751,2019-11-26 02:25:15.000000000,2019-11-26 12:17:31.000000000,closed,1,Fix issues with inline asm version of PIN_DELAY_SLOW() for v6-M
750,2019-11-26 01:38:52.000000000,2019-11-27 02:02:19.000000000,closed,1,DAP.h hygiene
749,2019-11-26 00:22:50.000000000,2019-11-26 12:04:31.000000000,closed,4,Protect TRUE/FALSE defines for RTOS2
748,2019-11-25 19:13:09.000000000,2019-11-26 14:08:20.000000000,closed,0,[MVE] clean-up of loading constant offset vectors
747,2019-11-25 13:50:10.000000000,2019-11-25 17:05:11.000000000,closed,0,CMSIS-NN: MVE support for max pool
746,2019-11-23 20:45:54.000000000,2019-11-25 15:26:37.000000000,closed,2,CMSIS-DAP : endpointaddress problem in example
745,2019-11-23 02:00:56.000000000,1970-01-01 00:00:00.000000001,open,1,SVDConv does not support UTF-8 (Unicode) in description
744,2019-11-21 07:06:22.000000000,2019-12-17 18:51:02.000000000,closed,10,Spurious signals at arm_sin_cos_q31 cosine output
743,2019-11-19 23:19:09.000000000,2019-11-21 19:06:44.000000000,closed,2,startup_XXX.c generates -Werror=missing-attributes
742,2019-11-19 13:34:42.000000000,2019-11-27 17:25:38.000000000,closed,0,CMSIS-NN: Documentation update
741,2019-11-19 10:44:22.000000000,2019-11-26 19:54:08.000000000,closed,5,[CMSIS-DSP] Fix the wrong pivot row index in mat_inverse_f32().
740,2019-11-18 23:23:15.000000000,2020-04-21 21:26:34.000000000,closed,1,Fixed typos in __VECTOR_TABLE_ATTRIBUTE definitions
739,2019-11-18 19:41:59.000000000,2019-11-19 13:03:19.000000000,closed,0,CMSIS-NN: MVE support for s8 1x1 conv
738,2019-11-18 16:43:05.000000000,2019-11-18 23:25:40.000000000,closed,2,typo in __VECTOR_TABLE_ATTRIBUTE definition
737,2019-11-18 02:03:33.000000000,2019-11-26 00:07:07.000000000,closed,2,Fixed DAP PIN_DELAY_SLOW() when highly optimized
736,2019-11-15 15:44:19.000000000,2019-11-19 12:40:41.000000000,closed,1,CMSIS-NN: Fix elementwise multiplication when output shift is positive
735,2019-11-13 15:21:26.000000000,1970-01-01 00:00:00.000000001,open,10,SVDConv peripheral array / C Code generation error
734,2019-11-13 14:35:04.000000000,2019-11-15 12:39:28.000000000,closed,0,CMSIS-NN: Update API Index  and history
733,2019-11-12 22:18:51.000000000,2019-11-13 11:28:32.000000000,closed,0,Fix CMSIS-DSP README.md spell error
732,2019-11-11 20:11:33.000000000,2019-11-12 01:15:19.000000000,closed,1,Library archives of CMSIS 5.6.0 
731,2019-11-11 04:30:00.000000000,2019-11-14 16:08:42.000000000,closed,2,CMSIS-NN: MVE support for s8 softmax
730,2019-11-08 19:27:04.000000000,2019-11-12 15:42:21.000000000,closed,0,CMSIS-NN : MVE support for s8 depthwise conv
729,2019-11-08 17:28:58.000000000,2020-03-26 18:46:47.000000000,closed,3,CMSIS 5.6.0 reports warnings in pc-lint
728,2019-11-08 15:59:03.000000000,2019-11-08 16:16:59.000000000,closed,0,Device(M): Refactoring __VECTOR_TABLE to avoid MFC issues with IAR
727,2019-11-08 06:22:07.000000000,2020-03-26 18:47:06.000000000,closed,6,"Delays, waits, seconds vs ticks"
726,2019-11-07 23:00:18.000000000,2020-03-26 18:47:21.000000000,closed,11,Regression in SVDConv omits bitfield-mask definitions
725,2019-11-07 20:00:11.000000000,2019-11-12 19:20:01.000000000,closed,0,CMSIS-DSP: Add ARMv81MML support for MPS3 platform
724,2019-11-07 19:19:48.000000000,2019-11-07 19:29:44.000000000,closed,0,CMSIS-DSP: Add Armv8.1m mainline support to MPS3 platform
723,2019-11-07 13:50:10.000000000,2019-11-08 13:42:42.000000000,closed,10,Device(M): Fixed type for __VECTOR_TABLE in system_ARM*.c 
722,2019-11-06 17:06:29.000000000,2019-11-07 19:11:56.000000000,closed,15,CMSIS: Update c startup source code to support multi-file compilation mode in IAR
721,2019-11-05 19:10:11.000000000,2019-11-05 19:27:07.000000000,closed,0,CMSIS-DSP: Add MPS3 Cortex-M33 support to Testing platform
720,2019-11-05 11:45:53.000000000,2020-01-22 17:31:33.000000000,closed,1,arm_rfft_fast_f32 should not change its instance argument
719,2019-10-30 19:24:41.000000000,2019-11-01 10:49:09.000000000,closed,0,CMSIS-NN: MVE support for s8 conv
718,2019-10-29 20:52:53.000000000,2020-03-26 18:47:30.000000000,closed,1,RTX: to start or not to start?
717,2019-10-29 15:54:03.000000000,2019-10-30 17:12:32.000000000,closed,0,CMSIS-NN: MVE support for s8 Fully connected and MatMul
716,2019-10-25 13:39:44.000000000,2019-10-30 17:56:55.000000000,closed,1,CMSIS-DSP: Added fixed point Neon BasicMath functions
715,2019-10-24 23:51:01.000000000,1970-01-01 00:00:00.000000001,open,5,SVDConv does not provide uint64_t
714,2019-10-22 18:49:06.000000000,2019-10-28 18:26:43.000000000,closed,0,CMSIS-NN: Implement bit accurate function for Softmax layer - Uint8
713,2019-10-22 18:09:35.000000000,2019-10-25 11:26:19.000000000,closed,0,Added arm_abs_q31.c Neon
712,2019-10-22 15:37:33.000000000,2019-10-22 18:02:27.000000000,closed,0,Added arm_abs_q31.c Neon
711,2019-10-21 14:05:16.000000000,2019-10-23 18:18:36.000000000,closed,0,CMSIS_NN: Update 1x1 conv for s8
710,2019-10-21 04:38:01.000000000,2020-06-10 19:02:59.000000000,closed,2,"What is the operating library in the convolution layer? (what kind, what including?)"
709,2019-10-20 00:13:36.000000000,2019-10-22 15:53:19.000000000,closed,3,CMSIS-DSP: Fix -Wundef warning and -fpermissive error
708,2019-10-16 14:46:33.000000000,2019-10-16 20:54:29.000000000,closed,0,CMSIS-NN: Adding batch to conv kernel
707,2019-10-14 18:46:03.000000000,2019-10-18 12:36:27.000000000,closed,0,CMSIS-NN: Implement concatenation layer - Int8\Uint8
706,2019-10-14 14:17:20.000000000,1970-01-01 00:00:00.000000001,open,2,osThreadSetPriority can lower priorities temporarily increased by osMutexPrioInherit
705,2019-10-14 13:41:46.000000000,2020-03-26 18:48:46.000000000,closed,3,"When using osMutexPrioInherit, priority is not restored after a timeout"
704,2019-10-14 11:05:17.000000000,2020-06-11 10:43:53.000000000,closed,3,How the input pre-processing was done with the code in arm_nnexamples_cifar10.cpp?
703,2019-10-11 18:17:50.000000000,1970-01-01 00:00:00.000000001,open,17,CMSIS RTOSv2 API: osSemaphoreClear() is missing
702,2019-10-11 18:04:32.000000000,2019-10-11 18:18:44.000000000,closed,1,CMSIS RTOSv2 API: osSemaphoreRelease 
701,2019-10-11 15:50:12.000000000,2019-10-11 16:48:13.000000000,closed,1,CMSIS-NN : MVE support for elementwise add
700,2019-10-11 14:53:13.000000000,2019-10-14 13:27:41.000000000,closed,2,Invalid os_thread_t is fetched inside osRtxThreadDelayInsert()
699,2019-10-11 14:17:42.000000000,2019-10-11 15:51:47.000000000,closed,0,CMSIS-NN: Fix output scaling in elementwise_add
698,2019-10-11 12:58:20.000000000,2019-10-18 12:58:17.000000000,closed,1,CMSIS-NN: Implement bit-accurate S8 Softmax (non-DSP)
697,2019-10-10 13:20:23.000000000,2019-10-10 17:50:31.000000000,closed,3,arm_var_f32.c : Variance computation does not use common algorithm
696,2019-10-10 12:57:14.000000000,2019-12-17 18:54:53.000000000,closed,1,Maybe Error: Multiple definition in DSP package
695,2019-10-09 12:57:47.000000000,2020-01-23 14:25:48.000000000,closed,2,Array indexing bug in arm_bilinear_interp_f32()
694,2019-10-07 17:04:11.000000000,2020-01-22 19:14:34.000000000,closed,1,Error in a comment of cascade of filters
693,2019-10-07 11:39:39.000000000,2019-11-06 17:48:40.000000000,closed,2,Migration from rtx4.5 to rtx5.x: osKernelSysTickMicroSec
692,2019-10-01 15:01:46.000000000,2019-10-21 15:07:10.000000000,closed,8,CMSIS NN like library for cortex A53 (raspberry pi)?
691,2019-09-27 10:28:16.000000000,2019-10-18 14:56:59.000000000,closed,6,Change OS_THREAD_LIBSPACE_NUM to be defined as a (compiler) macro
690,2019-09-26 13:59:51.000000000,2019-09-26 14:54:59.000000000,closed,2,"RTOS2 SVCall, SysTick and PendSV configuration wrong for little endian Cortex M7?"
689,2019-09-26 10:22:40.000000000,2019-09-27 09:46:40.000000000,closed,0,CMSIS-NN: Get optimized implementation temporary buffer sizes
688,2019-09-25 18:03:23.000000000,2019-10-07 11:32:48.000000000,closed,0,CMSIS: Implement reshape layer in CMSIS-NN - Int8
687,2019-09-24 14:14:35.000000000,1970-01-01 00:00:00.000000001,open,3,Should PendSV_Handler be run synchronously during osKernelResume?
686,2019-09-23 13:51:46.000000000,2019-09-25 16:24:55.000000000,closed,1,Fix compilation define for RFFT F32 64
685,2019-09-22 01:37:01.000000000,2019-09-24 16:09:51.000000000,closed,2,Adding a note that arm_rfft_fast_f32() cannot be performed in-place
684,2019-09-16 15:15:55.000000000,2020-06-10 12:35:59.000000000,closed,1,bug in arm_nn_mul_q15 with negative numbers and output shift
683,2019-09-16 12:07:30.000000000,2019-09-17 05:39:49.000000000,closed,4,"After stm32 internal flash program,system enters osRtxErrorNotify function"
682,2019-09-13 12:06:17.000000000,2019-09-19 14:19:08.000000000,closed,0,CMSIS_NN: Fixed incorrect index calculation in inner loop of optimize…
681,2019-09-13 12:03:29.000000000,1970-01-01 00:00:00.000000001,open,0,"GRU example, potential shifts inconsistency"
680,2019-09-11 16:21:25.000000000,2019-09-16 14:40:59.000000000,closed,3,convolutions with q15_t activations but q7_t weights
679,2019-09-09 10:47:41.000000000,2019-09-09 11:59:43.000000000,closed,2,Can SVD conv does not generate the correct header when using alternateRegister element?
678,2019-09-05 16:41:41.000000000,2019-09-19 14:19:33.000000000,closed,0,CMSIS-NN: Add relu6 to function list
677,2019-09-05 14:54:45.000000000,2019-09-05 14:55:04.000000000,closed,0,Add Apache license info
676,2019-09-04 19:18:55.000000000,2019-09-05 13:03:41.000000000,closed,0,CMSIS-NN : s8 max pool basic function
675,2019-09-04 11:22:02.000000000,2019-09-05 16:05:13.000000000,closed,0,Removed useless vld1q_f32 from arm_correlate_f32
674,2019-09-03 14:52:01.000000000,2019-09-03 14:55:09.000000000,closed,0,CMSIS-NN: Fix comments on int8 1x1 conv funciton
673,2019-09-03 11:31:38.000000000,2019-09-03 14:04:19.000000000,closed,0,CMSIS-NN : Added relu6 function
672,2019-09-03 11:03:13.000000000,2019-09-03 12:10:01.000000000,closed,0,CMSIS-NN : Add DSP optimzied s8 max pool function
671,2019-09-03 11:02:06.000000000,2019-09-03 14:55:21.000000000,closed,0,CMSIS NN: Improvements to C version of s8 conv
670,2019-09-02 18:38:46.000000000,2019-09-05 13:14:06.000000000,closed,1,cortex-m implementation of early_init
669,2019-09-02 11:47:24.000000000,2019-12-17 18:53:15.000000000,closed,15,arm_sqrt_f32 file could not be found
668,2019-08-30 17:51:53.000000000,2019-09-04 12:02:10.000000000,closed,1,CMSIS NN: Fix sign/qualifier cast related warnings
667,2019-08-30 12:26:20.000000000,2019-09-04 19:18:19.000000000,closed,1,CMSIS-NN : s8 max pool basic function
666,2019-08-30 02:00:46.000000000,2019-09-03 17:56:38.000000000,closed,2,git lfs pull does not work
665,2019-08-29 15:31:12.000000000,2019-08-30 11:29:56.000000000,closed,0,CMSIS NN: Fix data type for bias of s8 conv functions
664,2019-08-29 11:13:59.000000000,2019-08-30 11:29:43.000000000,closed,0,CMSIS_NN : Fix compiler warnings for Wall and Wextra
663,2019-08-28 15:49:33.000000000,2019-09-03 11:42:27.000000000,closed,0,CMSIS-NN : Added a table of s8 functions for quick reference.
662,2019-08-26 15:06:40.000000000,2019-08-27 12:54:16.000000000,closed,0,CMSIS-NN: Fix typecast error in Fully connected s8
661,2019-08-21 14:51:16.000000000,2019-08-21 17:53:18.000000000,closed,0,CMSIS-NN: Comment and doxygen updates
660,2019-08-21 11:16:04.000000000,2019-08-21 13:26:37.000000000,closed,1,size of the image exceeds the maximum
659,2019-08-19 23:43:50.000000000,2019-09-06 09:19:01.000000000,closed,2,CMSIS-DSP enable building python wrapper files for gnu linux
658,2019-08-19 16:03:06.000000000,2019-09-25 00:44:09.000000000,closed,6,arm_rfft_fast_f32() does not work for window size 128
657,2019-08-16 14:23:56.000000000,2019-08-21 17:53:33.000000000,closed,0,CMSIS-NN : int8 element wise multiplication
656,2019-08-16 14:10:33.000000000,2019-08-21 17:53:58.000000000,closed,0,CMSIS_NN: Update read/write macros for relu q7/q15
655,2019-08-15 22:05:15.000000000,1970-01-01 00:00:00.000000001,open,7,Gives -Wsign-conversion error
654,2019-08-15 17:13:06.000000000,2019-08-15 22:17:05.000000000,closed,0,CMSIS-NN: int8 elementwise add
653,2019-08-15 16:58:38.000000000,2019-08-16 10:31:08.000000000,closed,0,CMSIS-NN: Fix Doxygen warnings
652,2019-08-14 10:10:18.000000000,2019-08-16 13:43:55.000000000,closed,0,CMSIS-NN: s8 1x1 convolution
651,2019-08-13 14:36:51.000000000,2019-09-05 13:12:55.000000000,closed,5,Added __EARLY_INIT provision for all currently supported Cortex cores
650,2019-08-10 08:17:11.000000000,2019-09-02 10:39:37.000000000,closed,12,[NN S8] Need demo and scripts to know how to use it
649,2019-08-08 19:19:00.000000000,2019-08-09 13:01:54.000000000,closed,0,alfedotov/develop/cortex m7
648,2019-08-06 19:02:48.000000000,2019-08-08 09:43:54.000000000,closed,0,CMSIS_NN: Optimized s8 depthwise conv for channel multiplier = 1
647,2019-08-06 01:23:25.000000000,2019-08-08 13:51:06.000000000,closed,5,numerical precision issues with arm_biquad_cascade_df2T_f32
646,2019-08-05 05:36:59.000000000,2019-08-08 13:51:36.000000000,closed,2,How to calculate Q format number:
645,2019-08-02 21:36:03.000000000,1970-01-01 00:00:00.000000001,open,3,Message priority ignored if message queue is empty
644,2019-08-02 13:09:26.000000000,2019-08-06 11:59:43.000000000,closed,0,CMSIS-NN : Move out 'if' checks from inner loop of depthwise conv
643,2019-08-01 13:09:48.000000000,2019-08-01 14:10:42.000000000,closed,3,Updated prebuilt DSP libraries after commit on FFT f32
642,2019-08-01 04:47:14.000000000,1970-01-01 00:00:00.000000001,open,3,Additional IRQ_MODE_xxx fields
641,2019-08-01 04:41:07.000000000,1970-01-01 00:00:00.000000001,open,2,Error in GIC_GetConfiguration
640,2019-07-29 19:53:14.000000000,2019-08-02 13:10:07.000000000,closed,0,NN: Updated IAR project files and added workspace file for NN examples
639,2019-07-29 18:50:12.000000000,2019-09-26 14:04:10.000000000,closed,6,osThreadFlagsSet returns 0
638,2019-07-29 18:28:54.000000000,2019-08-07 20:32:56.000000000,closed,2,IAR project in NN example folder is out of date.
637,2019-07-26 02:21:26.000000000,2019-07-26 10:10:09.000000000,closed,1,C166 version?
636,2019-07-25 20:51:15.000000000,2020-03-26 18:48:07.000000000,closed,4,SVDConv does not pad bitfields
635,2019-07-25 12:40:08.000000000,2019-07-26 11:32:19.000000000,closed,0,CMSIS-NN : Added function for s8 depthwise convolution
634,2019-07-23 17:59:01.000000000,2019-07-24 10:59:59.000000000,closed,0,CMSIS-NN: New function for s8 convolution using symmetric quantization
633,2019-07-22 15:13:56.000000000,2019-07-30 15:56:32.000000000,closed,0,parentheses in macros
632,2019-07-21 13:06:27.000000000,1970-01-01 00:00:00.000000001,open,24,multi-segment data/bss
631,2019-07-18 23:07:03.000000000,2019-07-19 12:29:33.000000000,closed,1,CMSIS-DSP: Prevent off-by-one access past end of y-data buffer
630,2019-07-18 18:44:58.000000000,2019-07-22 09:03:12.000000000,closed,0,CMSIS-NN: Add function for q7 to q15 conversion with offset
629,2019-07-18 16:26:51.000000000,2019-07-18 16:48:58.000000000,closed,0,CMSIS-NN: New support function for adding q7 vector elements
628,2019-07-18 13:46:10.000000000,2019-07-18 13:48:42.000000000,closed,0,Fixed filename typo on line 2
627,2019-07-16 22:29:31.000000000,2019-07-16 22:30:03.000000000,closed,0,V5.6
626,2019-07-11 07:02:21.000000000,2019-07-11 11:44:11.000000000,closed,2,reference ops don't implement saturating arithmetic behavior
625,2019-07-10 11:03:26.000000000,1970-01-01 00:00:00.000000001,open,5,osKernelGetTickCount from IRQ
624,2019-07-09 11:50:59.000000000,2019-07-09 15:19:57.000000000,closed,3,extern keyword not required
623,2019-07-08 15:09:43.000000000,2019-07-09 18:02:48.000000000,closed,7,__SAUREGION_PRESENT not generated using SVDConv.exe
622,2019-07-06 07:41:29.000000000,2020-01-22 18:57:07.000000000,closed,2,arm_lms_norm_f32() documentation
621,2019-07-03 13:54:24.000000000,2019-07-03 13:56:06.000000000,closed,0, Updated prebuilt DSP libraries
620,2019-07-02 12:32:34.000000000,2019-11-06 16:17:53.000000000,closed,16,Endless Loop in SCB_DisableDCache () with iMX-RT
619,2019-06-29 20:27:48.000000000,2019-07-02 19:47:21.000000000,closed,5,RTX5 component viewer not working in MDK 5.28
618,2019-06-26 16:35:06.000000000,2019-09-05 13:02:00.000000000,closed,1,arm_nnfunctions.h signed and unsigned comparison
617,2019-06-25 23:19:41.000000000,1970-01-01 00:00:00.000000001,open,18,[cmsis_gcc.h] nested extern declaration
616,2019-06-25 16:12:17.000000000,2019-06-25 18:29:43.000000000,closed,0,Fix Doxygen warning
615,2019-06-25 15:53:21.000000000,2019-06-25 15:54:11.000000000,closed,0,DSP: Recompiled IAR DSP libraries with 8.40.1 compiler
614,2019-06-25 15:14:23.000000000,2019-06-25 15:37:24.000000000,closed,0,Update of revision history for CMSIS-NN
613,2019-06-25 04:44:55.000000000,1970-01-01 00:00:00.000000001,open,1,LPC-Link2 Communication Issue with VirtualBox
612,2019-06-20 12:00:26.000000000,2019-06-25 09:46:35.000000000,closed,0,Depthwise convoltution with asymmetric quantization support.
611,2019-06-20 01:06:02.000000000,2019-06-20 01:06:36.000000000,closed,0,Update CMSIS to 5.5.1
610,2019-06-19 11:24:47.000000000,2019-06-25 11:07:38.000000000,closed,2,Question to exclusive access with LDREX/STREX
609,2019-06-17 13:13:42.000000000,2019-06-24 10:07:02.000000000,closed,6,CMSIS_5 on CORTEX M4 STM32F4xx
608,2019-06-13 15:20:52.000000000,2019-06-18 13:31:13.000000000,closed,0,Saturating doubling high multiply & divide by power of two
607,2019-06-12 17:31:05.000000000,2019-06-13 11:59:05.000000000,closed,1,`arm_nn_tables.h`: removed duplicated declaration
606,2019-06-12 11:10:17.000000000,2019-06-12 11:12:44.000000000,closed,0,vmlaq in arm_dot_prod_f32 instead of vmulq and vadd
605,2019-06-08 08:47:40.000000000,2019-06-08 09:37:36.000000000,closed,0,"All good, my bad."
604,2019-06-06 18:50:29.000000000,2019-06-11 11:00:29.000000000,closed,1,arm_rms_q15 always returns 0 on cortex m4 (stm32F373)
603,2019-06-04 19:06:01.000000000,2019-06-12 11:21:19.000000000,closed,10,padding calculation
602,2019-05-31 18:42:40.000000000,2019-08-09 13:01:43.000000000,closed,1,Update SystemInit for cores A5-A9
601,2019-05-29 19:16:31.000000000,2019-06-11 10:49:40.000000000,closed,0,Include paths for transform tests in ArmDS A5 project
600,2019-05-28 16:17:16.000000000,1970-01-01 00:00:00.000000001,open,2,Suggestion to add bit-field macros for the FPSCR exception flags
599,2019-05-27 14:46:38.000000000,2019-06-04 13:17:32.000000000,closed,0,Fix out_shift value of 31
598,2019-05-23 12:57:27.000000000,2019-05-24 05:49:10.000000000,closed,2,CMSIS DSP biquad filter seems could not support multiple stages
597,2019-05-21 16:57:19.000000000,2019-06-05 14:21:55.000000000,closed,9,Run-time for 8-bit and 16-bit library functions
596,2019-05-21 13:22:34.000000000,2019-08-09 12:09:53.000000000,closed,9,Cortex r to develop
595,2019-05-21 01:17:46.000000000,2019-05-21 09:42:43.000000000,closed,3,Cortex r to develop
594,2019-05-20 13:19:18.000000000,2019-05-21 10:30:56.000000000,closed,6,Cmsis compiler errors undefined reference to `arm_convolve_HWC_q7_RGB'
593,2019-05-16 22:22:29.000000000,2019-05-17 16:44:51.000000000,closed,2,Core_A cmsis_gcc.h uses asm rather than __asm
592,2019-05-15 23:41:49.000000000,1970-01-01 00:00:00.000000001,open,0,Nn/nonsquare 1d
591,2019-05-15 16:35:33.000000000,2019-05-15 16:54:15.000000000,closed,0,Rectified Description error on twiddeCoeff_rfft_32
590,2019-05-15 14:32:44.000000000,2019-05-17 12:59:49.000000000,closed,9,Newlib allocates stack size biger than 0x400 by default
589,2019-05-15 08:37:42.000000000,2019-05-16 06:19:10.000000000,closed,3,"Added register save to ""__FPU_Enable()"""
588,2019-05-13 19:32:32.000000000,2019-05-13 20:24:31.000000000,closed,1,NN: Buffer Sizes Undefined
587,2019-05-10 21:34:48.000000000,1970-01-01 00:00:00.000000001,open,3,NN Missing Functionality UpSample
586,2019-05-10 02:34:42.000000000,2019-05-15 23:39:46.000000000,closed,1,NN non-square and 1-D pooling
585,2019-05-09 20:17:14.000000000,2019-05-14 17:40:09.000000000,closed,8,why cmsis_os no define osPoolDelete ?
584,2019-05-03 23:48:20.000000000,2020-01-23 18:41:52.000000000,closed,4,all DSP floating point operations should support double precision (float64_t) operands
583,2019-04-29 15:09:50.000000000,1970-01-01 00:00:00.000000001,open,12,SVD conversion into multiple header files
582,2019-04-29 14:02:26.000000000,2019-05-29 09:34:33.000000000,closed,1,Add Cortex-A9 and LTO optimization support
581,2019-04-28 15:40:59.000000000,2019-05-21 11:49:39.000000000,closed,4,CMSIS compile error
580,2019-04-28 00:20:17.000000000,2019-05-29 09:38:22.000000000,closed,5,Make CMSIS DSP for Cortex-A9 (Renesas-RZ/A1x)
579,2019-04-27 18:12:21.000000000,2019-06-18 10:25:16.000000000,closed,2,how to calculate the m and n of activation
578,2019-04-23 19:32:58.000000000,2019-05-08 12:26:16.000000000,closed,5,Fixed a bug in svcRtxMutexRelease
577,2019-04-23 14:55:03.000000000,2019-05-09 11:21:47.000000000,closed,1,NVIC_SetVector: Add DSB to newer cores
576,2019-04-23 12:09:11.000000000,2019-05-09 11:21:46.000000000,closed,3,Should NVIC_SetVector have a DSB?
575,2019-04-23 07:29:22.000000000,2019-04-23 16:35:29.000000000,closed,4,A suggestions
574,2019-04-19 16:59:24.000000000,2019-05-21 13:08:16.000000000,closed,18,osMutexRelease issue
573,2019-04-17 19:13:17.000000000,2019-04-25 19:35:31.000000000,closed,2,DSP lib linker syntax error
572,2019-04-17 17:32:52.000000000,2019-05-13 11:00:43.000000000,closed,0,New NEON float32 algorithms for Cortex A5 with armDS project
571,2019-04-15 17:15:25.000000000,2019-04-26 12:32:56.000000000,closed,3,RTX5: Have osThreadJoin mark thread non-joinable
570,2019-04-15 14:28:17.000000000,1970-01-01 00:00:00.000000001,open,1,CMSIS/Utilities/CMSIS-SVD.xsd bitRangeType pattern
569,2019-04-15 11:52:23.000000000,2019-04-16 10:11:44.000000000,closed,2,How to print some parameter?
568,2019-04-11 10:28:30.000000000,2019-04-11 19:55:47.000000000,closed,9,SVD example for Cortex-M33
567,2019-04-11 09:33:30.000000000,1970-01-01 00:00:00.000000001,open,4,Numpy compatible Python wrapper for CMSIS-DSP
566,2019-04-09 01:48:27.000000000,2020-01-23 18:19:44.000000000,closed,3,Loss of precision in arm_cmplx_mag_q15.
565,2019-04-03 11:24:18.000000000,2019-04-09 15:33:50.000000000,closed,1,Fixing shift on zero issue
564,2019-04-03 11:10:57.000000000,2019-04-03 11:15:24.000000000,closed,1,Bugfix for NN_ROUND
563,2019-04-03 01:20:40.000000000,2019-06-05 14:28:33.000000000,closed,6,Difficulty using convolve nonsquare
562,2019-04-02 21:26:23.000000000,2019-12-17 18:55:33.000000000,closed,4,Math functions arm_sin_f32 & arm_cos_f32 functions always return zero 
561,2019-04-02 15:01:12.000000000,2019-04-07 14:07:17.000000000,closed,4,SVDConv: __SAU_REGION_PRESENT value is always 1
560,2019-04-02 14:08:04.000000000,2019-04-03 08:19:51.000000000,closed,2,the ops of maxpooling
559,2019-03-28 18:54:49.000000000,2019-03-29 10:46:05.000000000,closed,0,Cortex-M7: Add SCB_InvalidateICache_by_Addr
558,2019-03-24 16:05:49.000000000,2019-03-25 19:21:49.000000000,closed,4,RTX5 - Is it able to dynamic calculate OS_DYNAMIC_MEM_SIZE?I 
557,2019-03-20 08:11:56.000000000,2020-06-10 22:32:19.000000000,closed,14,Performance of arm_fully_connected_mat_q7_vec_q15
556,2019-03-19 10:40:14.000000000,2019-06-05 14:26:11.000000000,closed,2,Out Shift Calculation in Real Time
555,2019-03-19 09:35:11.000000000,2019-05-13 15:08:14.000000000,closed,4,Arrangements of weights in CMSIS-NN for all Layerrs
554,2019-03-17 17:43:32.000000000,1970-01-01 00:00:00.000000001,open,2,New functions for secure interrupt priority boosting in core_cm33.h
553,2019-03-15 21:22:12.000000000,2019-03-17 17:36:43.000000000,closed,1,add functions for secure interrupt priority boosting in core_cm33.h 
552,2019-03-15 15:08:05.000000000,2019-03-15 16:05:43.000000000,closed,0,DSP: IAR: disabled TrustZone and DSP for relevant targets
551,2019-03-14 20:44:57.000000000,2019-03-15 20:22:02.000000000,closed,3,armv8-M core_cm33.h add functions for secure interrupt priority boosting
550,2019-03-13 17:29:07.000000000,2019-03-17 17:45:33.000000000,closed,6,"v8-M: Contribution proposal for priority boosting functions, PRIS bit in SCB->AIRCR"
549,2019-03-09 08:38:21.000000000,2019-03-11 07:11:06.000000000,closed,2,"Choosing cortex-M3 in iar can compile, but cortex-M4 error"
548,2019-03-05 01:13:13.000000000,2019-03-20 19:03:47.000000000,closed,3,FLM ProgramPage() API docs need clarification
547,2019-03-05 00:02:30.000000000,2019-03-11 21:41:06.000000000,closed,3,DSP Lib build projects appear to build only for the M0
546,2019-03-04 21:41:45.000000000,2019-07-30 13:30:49.000000000,closed,3,Undefined behaviour in casting addresses
545,2019-03-04 20:52:14.000000000,1970-01-01 00:00:00.000000001,open,6,Use of __HeapLimit
544,2019-03-02 11:42:00.000000000,2019-05-21 11:51:44.000000000,closed,4,What is the image used in CIFAR-10 example?
543,2019-02-27 18:13:52.000000000,2019-06-04 14:23:38.000000000,closed,1,`arm_nn_tables.h`: removed duplicated declaration
542,2019-02-27 16:39:15.000000000,2019-03-01 18:58:28.000000000,closed,0,RTOS2: Rebuilt IAR libraries with EVR_RTX_DISABLE and DOMAIN_NS=1 for…
541,2019-02-27 04:25:18.000000000,2019-09-05 13:03:15.000000000,closed,3,Deploying a 1D Convolutional Network from Keras
540,2019-02-27 02:18:23.000000000,2019-03-06 02:34:33.000000000,closed,2,Decoding error when importing CMSIS_5 using mbed cli
539,2019-02-21 13:44:02.000000000,2020-06-10 18:35:14.000000000,closed,5,Bug in arm_convolve_HWC_q7_basic.c etc.
538,2019-02-20 19:00:36.000000000,1970-01-01 00:00:00.000000001,open,5,Const-correctness of CMSIS-DSP library
537,2019-02-18 14:57:25.000000000,2019-03-13 18:10:48.000000000,closed,0,Embedded World 2019
536,2019-02-18 14:53:59.000000000,1970-01-01 00:00:00.000000001,open,22,Public CI for CMSIS
535,2019-02-18 13:22:12.000000000,2019-02-18 13:54:00.000000000,closed,7,"Revert ""Const-qualify all read-only pointers in CMSIS-DSP (#349)"""
534,2019-02-16 14:46:02.000000000,2019-03-09 12:22:41.000000000,closed,10,How quantization was done for arm_nn_examples/cifar10
533,2019-02-12 21:56:13.000000000,1970-01-01 00:00:00.000000001,open,7,How to update out_right_shift values with changing inputs?
532,2019-02-12 13:12:09.000000000,2019-08-24 13:44:51.000000000,closed,4,MPU v7 bug in ARM_MPU_ACCESS_NORMAL macro
531,2019-02-11 10:53:22.000000000,2019-02-14 18:01:15.000000000,closed,1,Const-qualify all read-only pointers in CMSIS-DSP (#349)
530,2019-02-08 17:37:52.000000000,2019-05-30 13:39:40.000000000,closed,0,Releasing Neural Network on Microcontroller (NNoM) using CMSIS-NN as backend
529,2019-02-07 19:39:43.000000000,2019-02-11 12:33:24.000000000,closed,2,RTX5: Add CLREX to exception exit paths
528,2019-02-06 14:19:16.000000000,2019-05-21 11:48:36.000000000,closed,5,Incorrect MPU TEX setting for Device non-shared memory
527,2019-02-05 18:08:07.000000000,2019-02-06 11:28:27.000000000,closed,1,RTX5: Make rtx_core_ca.h cope with compiler in Thumb mode
526,2019-02-05 16:16:18.000000000,2019-02-06 11:28:26.000000000,closed,1,rtx_core_ca.h - assumes compiler in ARM mode?
525,2019-02-02 11:14:19.000000000,1970-01-01 00:00:00.000000001,open,3,[Feature request] Support for BNN
524,2019-01-23 17:55:39.000000000,2019-01-30 13:11:11.000000000,closed,12,Call SystemInit in the very beginning of Reset_Handler
523,2019-01-22 20:29:36.000000000,2019-04-03 15:08:05.000000000,closed,25,Cortex-M33 without Trust Zone feature
522,2019-01-22 16:20:41.000000000,2019-01-22 20:11:33.000000000,closed,4,RTX5 SCVD Changes Removed Objects listing
521,2019-01-18 17:46:13.000000000,2019-08-12 15:12:33.000000000,closed,1,Core(M): Add LDA/STL memory clobbers
520,2019-01-17 22:16:09.000000000,1970-01-01 00:00:00.000000001,open,8,Cortex-M23 / M33 Include Files: FPB and Debug Identification Block registers are not described
519,2019-01-17 19:56:39.000000000,2019-01-18 13:04:40.000000000,closed,1,GCC: ISB does not require a memory clobber
518,2019-01-17 19:54:17.000000000,2019-08-12 15:21:18.000000000,closed,2,"Revert ""Core(M): Added memory clobbers to get_PRIMASK..."""
517,2019-01-17 19:52:26.000000000,2019-08-12 15:23:24.000000000,closed,1,ARMCC: remove explicit DSB/DMB/ISB barriers
516,2019-01-17 19:50:56.000000000,2019-08-12 15:13:20.000000000,closed,1,Core(A)/armclang: Remove ISB/DSB/DMB barriers
515,2019-01-17 15:07:28.000000000,2020-06-10 18:42:36.000000000,closed,1,Separable convolution - Depthwise and Pointwise
514,2019-01-17 11:20:04.000000000,2020-06-10 19:08:17.000000000,closed,1,Convolution Input tensor expected in q7_t
513,2019-01-17 08:42:18.000000000,2020-06-10 18:46:13.000000000,closed,1,Feature request: support a more efficient pooling for q15
512,2019-01-17 08:29:50.000000000,2019-06-04 16:02:05.000000000,closed,3,Fix issue #511.
511,2019-01-17 08:24:14.000000000,2019-06-04 16:02:05.000000000,closed,0,Bug in arm_maxpool_q7_HWC
510,2019-01-16 18:41:16.000000000,2019-05-09 11:25:05.000000000,closed,1,__NVIC_EnableIRQ compiler barriers 
509,2019-01-16 12:33:24.000000000,2020-04-14 16:52:26.000000000,closed,9,Fix bug #470 (Bug related to arm_nn_activations_direct_q15)
508,2019-01-15 17:46:37.000000000,2019-07-30 13:43:36.000000000,closed,7,CMSIS DSP Biquad fixpoint error on Cortex M4
507,2019-01-14 13:11:22.000000000,2019-08-12 15:20:32.000000000,closed,1,GCC/Clang: cope with __set_CPSR changing condition codes
506,2019-01-13 17:33:48.000000000,2019-01-14 12:38:39.000000000,closed,2,No library for CM4 without FPU
505,2019-01-11 18:38:55.000000000,2019-08-12 15:23:42.000000000,closed,5,"IAR: RRX doesn't modify flags, but has flags as input"
504,2019-01-11 18:36:39.000000000,2019-08-12 15:18:22.000000000,closed,2,GCC: add WFI/WFE compiler barriers
503,2019-01-11 15:59:39.000000000,2019-08-12 15:19:23.000000000,closed,2,GCC: SSAT and USAT need asm volatile
502,2019-01-11 15:49:15.000000000,2019-08-12 15:20:04.000000000,closed,2,IAR: LDRT et al must be asm volatile
501,2019-01-11 13:50:17.000000000,2019-08-12 15:17:35.000000000,closed,9,GCC: remove unneeded asm volatiles
500,2019-01-08 22:08:09.000000000,2019-01-09 16:13:13.000000000,closed,6,Remove unnecessary inclusion of RTE_Components.h in RTX header
499,2019-01-08 15:57:34.000000000,2019-08-12 15:24:54.000000000,closed,2,"Check asm volatile flagging - mostly excessive, but some may be missing"
498,2019-01-08 13:53:01.000000000,2019-01-08 15:33:55.000000000,closed,0,RTOS2: Updated IAR support
497,2019-01-07 18:36:35.000000000,2019-01-07 19:44:29.000000000,closed,3,RTOS2: Updated IAR support
496,2019-01-07 15:35:52.000000000,2019-01-07 17:26:08.000000000,closed,0,RTOS/RTOS2: Updated IAR support
495,2019-01-07 15:16:16.000000000,2019-12-17 18:56:07.000000000,closed,4,unexpected nan result in matrix multiplication
494,2019-01-04 19:26:40.000000000,2019-07-30 19:00:06.000000000,closed,7,__LDA(EX)/__STL(EX) don't constrain compiler reordering
493,2019-01-03 19:00:26.000000000,2019-05-21 13:43:11.000000000,closed,8,NVIC_EnableIRQ missing barrier?
492,2019-01-03 18:23:10.000000000,2019-03-13 13:43:57.000000000,closed,3,SVDConv: Generated header does not check defined _ARMCC_VERSION 
491,2019-01-03 11:34:32.000000000,1970-01-01 00:00:00.000000001,open,3,Open .pb file(Tensor Flow file) using CMSIS-NN
490,2018-12-27 11:14:32.000000000,2019-06-02 02:33:16.000000000,closed,4,Pure C Backend/Core
489,2018-12-23 12:58:48.000000000,1970-01-01 00:00:00.000000001,open,6,How can i run this examples?
488,2018-12-21 19:06:43.000000000,1970-01-01 00:00:00.000000001,open,9,API is very type unsafe
487,2018-12-21 18:35:52.000000000,2018-12-21 18:48:35.000000000,closed,1,RTX: make API more typesafe
486,2018-12-21 15:27:26.000000000,2019-01-07 13:55:27.000000000,closed,2,"RTOS2: IAR, change from INCLUDE to #include"
485,2018-12-20 14:43:03.000000000,2019-01-07 15:25:26.000000000,closed,4,Avoid __builtin_clz(0)
484,2018-12-20 08:23:39.000000000,2020-06-10 18:46:59.000000000,closed,2,How can i use CMSIS-NN in visual-studio?
483,2018-12-19 21:03:32.000000000,2018-12-20 18:52:05.000000000,closed,5,"RTOS2 Api, thread waiting for different objects at the same time"
482,2018-12-19 15:14:11.000000000,2018-12-19 15:25:47.000000000,closed,3,Incorrect FPU check for ARMC6?
481,2018-12-18 21:06:35.000000000,2019-04-27 18:41:12.000000000,closed,2,Why does depthwise convolution must have same input and output channel?
480,2018-12-17 15:16:47.000000000,2019-07-30 15:20:50.000000000,closed,3,Undefined reference to arm_mat_trans_f32
479,2018-12-17 14:21:48.000000000,2019-03-11 20:02:16.000000000,closed,5,Calculation of memory pool block size as part of the API
478,2018-12-13 19:12:08.000000000,2018-12-13 19:30:34.000000000,closed,2,CM3: Make ACTLR bit definitions conditional
477,2018-12-10 03:40:46.000000000,1970-01-01 00:00:00.000000001,open,2,Add 'fraction saving' to DSP fixed point cascaded biquad functions
476,2018-12-05 18:30:55.000000000,2018-12-05 18:35:42.000000000,closed,0,Added __CMSIS_GCC_OUT_RW_REG
475,2018-12-04 19:25:22.000000000,1970-01-01 00:00:00.000000001,open,2,"Improve code example in documentation about ""Tick-less Low-Power Operation"""
474,2018-12-02 17:14:58.000000000,2019-07-30 15:21:52.000000000,closed,3,Q15 RMS function works poorly with small numbers
473,2018-11-30 10:08:32.000000000,2018-11-30 13:04:53.000000000,closed,1,"CMSIS-Core(A): Fixed the position of ""extern ""C"""""
472,2018-11-28 09:44:08.000000000,1970-01-01 00:00:00.000000001,open,3,Deconvolution layer support in NN library
471,2018-11-26 17:08:38.000000000,2018-11-26 18:26:49.000000000,closed,2,Question to osThreadCount and osThreadEnumerate
470,2018-11-26 16:29:00.000000000,2020-04-14 16:52:26.000000000,closed,2,Possible Bug arm_nn_activations_direct_q15
469,2018-11-24 00:33:04.000000000,2019-03-11 20:22:06.000000000,closed,11,feature request: add cpu init hook in very beginning of Reset_Handler
468,2018-11-22 19:28:12.000000000,2019-03-11 20:24:11.000000000,closed,6,"Question, can the include files in the exported header be controlled?"
467,2018-11-21 00:55:16.000000000,1970-01-01 00:00:00.000000001,open,1,arm_cfft_q15 slower than deprecated arm_cfft_radix2_q15
466,2018-11-13 14:12:49.000000000,1970-01-01 00:00:00.000000001,open,1,Linker L6216E error stems from the CMSIS libraries
465,2018-11-11 20:33:43.000000000,2019-05-21 11:55:00.000000000,closed,9,RTE_components.h missing
464,2018-11-09 01:03:09.000000000,1970-01-01 00:00:00.000000001,open,13,[Question][Driver] Gpio
463,2018-11-07 01:54:30.000000000,2019-01-07 15:25:26.000000000,closed,8,Definition of __CLZ for gcc causes undefined behavior (formally)
462,2018-11-06 22:32:09.000000000,1970-01-01 00:00:00.000000001,open,3,Is it possible to create a thread in suspended state?
461,2018-11-03 21:20:05.000000000,2019-01-07 14:23:07.000000000,closed,2,RTX library does not build
460,2018-10-31 18:16:42.000000000,1970-01-01 00:00:00.000000001,open,5,resetValue tag from SVD does not end up in header
459,2018-10-31 04:18:12.000000000,2018-10-31 04:20:53.000000000,closed,3,Copy Vendor template file to AnalogDevices and adjust file names
458,2018-10-30 19:24:53.000000000,2019-03-12 12:35:23.000000000,closed,4,Bugs in MPU enable and disable functions in file mpu_armv8.h
457,2018-10-25 18:06:08.000000000,2018-10-31 17:36:42.000000000,closed,2,Event Recorder Configuration in RTX_Config.h
456,2018-10-22 13:14:04.000000000,1970-01-01 00:00:00.000000001,open,2,Compiler warning in osRtxErrorNotify()
455,2018-10-19 16:43:58.000000000,2020-06-10 18:51:28.000000000,closed,4,feature request: nonsquare pooling functions
454,2018-10-19 15:43:40.000000000,1970-01-01 00:00:00.000000001,open,1,osDelay returns osOK although the scheduler is locked
453,2018-10-17 21:01:46.000000000,2019-12-17 18:54:03.000000000,closed,6,Warning Using DSP with CM23
452,2018-10-17 09:35:31.000000000,1970-01-01 00:00:00.000000001,open,0,CIFAR-10 Caffemodel Vs CMSIS_5 NN implementation
451,2018-10-15 18:43:42.000000000,2018-10-16 11:58:10.000000000,closed,4,Is it possible to change the kernel tick after starting the kernel?
450,2018-10-09 11:34:42.000000000,2018-10-09 12:53:12.000000000,closed,0,Adding support for __restrict keyword for TI ARM compiler
449,2018-10-09 11:32:10.000000000,2018-10-15 20:26:25.000000000,closed,4,thread id's of the idle and the timer thread
448,2018-10-08 11:54:51.000000000,2018-10-08 12:35:36.000000000,closed,0,IAR: Restructured NN examples
447,2018-10-08 07:03:08.000000000,1970-01-01 00:00:00.000000001,open,0,accuracy rate is just above 20% with cifar10 test data set
446,2018-10-05 18:29:48.000000000,2018-10-08 11:54:02.000000000,closed,0,IAR: Restructured NN examples
445,2018-10-04 11:56:50.000000000,2018-10-05 10:10:27.000000000,closed,4,osKernelSuspend() return
444,2018-10-03 01:05:49.000000000,1970-01-01 00:00:00.000000001,open,4,CMSIS-NN Output verification for examples
443,2018-10-02 18:17:50.000000000,2018-10-02 18:24:21.000000000,closed,0,IAR: Ported NN examples to IAR
442,2018-10-02 13:04:39.000000000,2018-10-05 10:15:33.000000000,closed,2,osDelay() for 1 msec
441,2018-10-02 11:24:49.000000000,1970-01-01 00:00:00.000000001,open,12,How to get the state of a thread
440,2018-10-01 19:35:06.000000000,2020-01-23 16:42:30.000000000,closed,2,Optimized filtering function for half-band filters
439,2018-09-28 09:20:55.000000000,2018-12-06 18:10:47.000000000,closed,0,Fix rounding issue in arm_cos_f32
438,2018-09-27 10:40:27.000000000,2018-10-29 11:00:31.000000000,closed,46,setting timer callback queue
437,2018-09-26 15:45:31.000000000,1970-01-01 00:00:00.000000001,open,1,Order of input tensor to convolutional layers
436,2018-09-26 13:48:42.000000000,2018-09-26 14:44:36.000000000,closed,1,[BUG] arm_math.h cast discards qualifiers
435,2018-09-26 12:56:31.000000000,2018-09-26 16:25:05.000000000,closed,6,How can I set the OS_IDLE_THREAD_NAME?
434,2018-09-21 13:32:28.000000000,2019-05-21 12:36:44.000000000,closed,10,Negative timer tick
433,2018-09-20 14:13:50.000000000,1970-01-01 00:00:00.000000001,open,0,SVD documentation shows 'resetValue' being used within a 'field' element
432,2018-09-20 13:32:56.000000000,2018-09-20 14:11:40.000000000,closed,0,Fixed issue #413
431,2018-09-14 14:42:52.000000000,2018-09-14 14:58:59.000000000,closed,0,Fixed typo (allways -> always).
430,2018-09-11 08:09:49.000000000,2018-12-06 18:12:34.000000000,closed,7,DSP: fix double-promotion warnings in arm_mat_inverse_f64
429,2018-09-07 11:11:15.000000000,2018-09-07 11:11:21.000000000,closed,0,"Revert ""rtos: rtx5: ARMCC5: move the variables in .bss.os section to ZI section"""
428,2018-09-04 20:41:26.000000000,2018-09-05 15:12:09.000000000,closed,2,[Enhancement] [Device] Cortex M33 with DSP and no FPU unit is not considered
427,2018-09-04 20:32:54.000000000,2019-03-12 13:39:35.000000000,closed,8,[BUG] [DSP] arm_math.h does not consider Cortex M33
426,2018-09-04 17:04:50.000000000,1970-01-01 00:00:00.000000001,open,2,[BUG] CMSIS NN libs compilation error: dereferencing type-punned pointer will break strict-aliasing rules
425,2018-09-04 14:56:05.000000000,2018-09-10 13:08:54.000000000,closed,2,IAR: IAR compilation problem with __RESTRICT define (7.80)
424,2018-09-03 19:08:37.000000000,2018-09-03 19:19:06.000000000,closed,0,Changed 'Serial Viewer Output' to 'Serial Wire Output'
423,2018-09-03 17:56:57.000000000,2018-09-03 17:57:36.000000000,closed,0,"Revert ""Changed 'Serial Viewer Output' to 'Serial Wire Output'"""
422,2018-08-28 22:48:34.000000000,2019-05-29 10:02:00.000000000,closed,2,Tiny Matrix Dimensions
421,2018-08-28 19:00:44.000000000,2020-01-23 18:27:23.000000000,closed,1,Do not check array limitations inside hot loop
420,2018-08-28 17:23:56.000000000,1970-01-01 00:00:00.000000001,open,2,Pointer Arithmetic
419,2018-08-28 17:10:51.000000000,2019-05-29 10:08:23.000000000,closed,4,Do not manually unroll loops
418,2018-08-28 15:19:07.000000000,2018-09-12 11:49:58.000000000,closed,6,CMSIS-Core(M): Fixed incorrect EXC_RETURN_SPSEL definition in ARMv8-M
417,2018-08-28 14:21:13.000000000,2020-01-23 18:24:53.000000000,closed,2,Not using Arm ACLE macros
416,2018-08-25 07:39:57.000000000,1970-01-01 00:00:00.000000001,open,0,arm_nnexamples_cifar10_input.h IMG_DATA
415,2018-08-25 06:27:41.000000000,2018-09-26 02:39:11.000000000,closed,4,IAR compilation problem with __RESTRICT define
414,2018-08-23 20:31:38.000000000,1970-01-01 00:00:00.000000001,open,2,MMU section and page creation functions always make physical address = virtual address
413,2018-08-23 19:39:54.000000000,2018-09-20 14:11:40.000000000,closed,2,Undefined __CMSIS_GCC_OUT_REG and __CMSIS_GCC_USE_REG under Core A
412,2018-08-23 16:11:22.000000000,2018-09-03 17:56:48.000000000,closed,1,Changed 'Serial Viewer Output' to 'Serial Wire Output'
411,2018-08-23 09:12:12.000000000,2018-08-23 09:13:04.000000000,closed,1,"Revert ""Fix define around EvrRtxKernelInitialized"""
410,2018-08-23 00:00:53.000000000,2018-08-23 09:07:14.000000000,closed,1,Fix define around EvrRtxKernelInitialized
409,2018-08-22 12:15:53.000000000,2018-09-03 17:37:55.000000000,closed,0,IAR: Added C-startup files
408,2018-08-20 17:14:58.000000000,1970-01-01 00:00:00.000000001,open,2,Removed ITM_TCR_GTSFREQ definition
407,2018-08-20 17:00:42.000000000,2018-09-06 12:53:47.000000000,closed,13,rtos: rtx5: ARMCC5: move the variables in .bss.os section to ZI section
406,2018-08-20 16:22:52.000000000,1970-01-01 00:00:00.000000001,open,12,Update TPI_FFCR definition
405,2018-08-16 23:51:27.000000000,2019-05-21 11:57:54.000000000,closed,13,Startup init order
404,2018-08-14 01:58:12.000000000,2018-08-15 14:04:47.000000000,closed,4,NVIC->STIR should be SCB->STIR
403,2018-08-13 22:16:56.000000000,2019-05-29 10:09:52.000000000,closed,3,[enhancement] Independent ../DSP/Source/CommonTables/arm_const_structs and arm_common_tables
402,2018-08-13 13:22:21.000000000,2018-08-27 13:17:01.000000000,closed,2,osThreadTerminate when osThreadGetState returns osThreadInactive
401,2018-08-10 16:18:13.000000000,1970-01-01 00:00:00.000000001,open,5,SVDConv: New feature dsppresent
400,2018-08-10 16:11:51.000000000,1970-01-01 00:00:00.000000001,open,5,Minor: SVDConv: __VTOR_PRESENT generated for CM33
399,2018-08-06 11:44:50.000000000,1970-01-01 00:00:00.000000001,open,1,[CMSIS-pack] Flash algorithm for flashless devices
398,2018-07-31 10:27:39.000000000,1970-01-01 00:00:00.000000001,open,5,layer type for flatten and dropout
397,2018-07-30 06:56:45.000000000,1970-01-01 00:00:00.000000001,open,6,How to realize batch norm layer in CMSIS NN?
396,2018-07-24 10:49:03.000000000,2019-04-09 13:37:23.000000000,closed,3,SVD Output decoupling macro in IO header.file
395,2018-07-18 18:04:00.000000000,2019-05-21 11:58:43.000000000,closed,7,cast-align warning
394,2018-07-13 22:24:57.000000000,2018-07-17 13:05:35.000000000,closed,1,Adding basic conv for nonsqaure and nn_mult functions
393,2018-07-13 10:46:39.000000000,2020-03-26 18:48:56.000000000,closed,11,FFT implementation with greater buffer
392,2018-07-12 23:37:54.000000000,2018-11-11 00:15:04.000000000,closed,2,osMessageQueueAttr_t preallocating mq_mem size unituitive
391,2018-07-12 14:32:32.000000000,2018-07-12 16:11:04.000000000,closed,2,arm_fir_f32 implementation
390,2018-07-11 17:26:24.000000000,2019-03-20 19:05:56.000000000,closed,2,RTX Migration guide can be further improved
389,2018-07-09 04:58:06.000000000,1970-01-01 00:00:00.000000001,open,29,CMSIS DAP delay is optimized out by gcc with aggressive optimization options
388,2018-07-06 14:44:56.000000000,2018-08-08 13:33:39.000000000,closed,0,Arm_cifar-10_parameters
387,2018-07-06 12:11:34.000000000,2019-03-20 19:47:01.000000000,closed,9,User Poll for CMSIS-Pack: Cclass names for standardization - please submit proposals
386,2018-07-01 20:08:44.000000000,2019-07-30 15:36:53.000000000,closed,7,failing to initialize oskernelInitialize() correctly
385,2018-06-28 15:49:42.000000000,2018-06-28 19:16:30.000000000,closed,2,RTX Cortex-M header file does not protect against redefinition for STRINGIFY
384,2018-06-28 11:48:24.000000000,2018-06-28 11:51:50.000000000,closed,0,events: fix semicolon for event timer macros
383,2018-06-27 10:10:20.000000000,2020-06-10 19:10:54.000000000,closed,1,How to calculate the shift values of the arm_nnexamples_cifar10?
382,2018-06-25 15:35:15.000000000,2018-09-12 11:51:36.000000000,closed,4,rtos2: rtx5: ARMCC5: move the variables in .bss.os section to ZI section
381,2018-06-22 15:01:44.000000000,1970-01-01 00:00:00.000000001,open,3,need suggestion on h/w reference boards
380,2018-06-20 13:49:48.000000000,2018-07-10 11:52:38.000000000,closed,3,inverse FFT from 8192 real samples
379,2018-06-20 12:24:37.000000000,1970-01-01 00:00:00.000000001,open,4,data format for weights
378,2018-06-20 12:00:13.000000000,2018-06-20 13:51:25.000000000,closed,5,CMSIS-RTOS Validation Suite for RTOS v2 API
377,2018-06-15 16:02:16.000000000,2018-06-19 15:01:52.000000000,closed,2,Information needed
376,2018-06-07 19:44:39.000000000,2018-06-21 16:23:50.000000000,closed,0,make write to CP volatile so it doesn't get optimised out
375,2018-06-05 15:25:08.000000000,2018-06-06 15:20:33.000000000,closed,5,CMSIS I2C for beginner
374,2018-06-05 01:38:56.000000000,2018-06-06 17:38:15.000000000,closed,0,Fix shifting issue in activation functions
373,2018-05-25 13:54:19.000000000,1970-01-01 00:00:00.000000001,open,5,Why the weights of CMSIS-NN's CIFAR10 example are not the same as the weights generated by the code generator ?
372,2018-05-25 00:55:32.000000000,2018-05-25 16:54:06.000000000,closed,0,Adding convolve_HWC_q15_fast_nonsquare 
371,2018-05-18 16:35:35.000000000,2018-05-18 16:48:24.000000000,closed,0,DSP: Fixed FPU setting for cortexM4bf
370,2018-05-17 10:36:40.000000000,1970-01-01 00:00:00.000000001,open,0,How to implement a arm_nn_prelu_function?
369,2018-05-15 17:58:23.000000000,2018-12-06 19:09:42.000000000,closed,2,Split rfft ctors
368,2018-05-14 19:09:51.000000000,1970-01-01 00:00:00.000000001,open,8,A script to import Caffe models.
367,2018-05-13 20:51:18.000000000,2019-03-12 17:03:52.000000000,closed,3,Is Cifar10's input format Q7.0 in this example?
366,2018-05-13 04:27:04.000000000,2018-06-27 12:00:31.000000000,closed,4,feature request: nonsquare q15 convolve
365,2018-05-12 01:00:27.000000000,2018-05-14 12:09:37.000000000,closed,0,Remove `register` keyword from public headers
364,2018-05-11 16:47:18.000000000,2020-01-23 18:22:10.000000000,closed,4,Support large FFT lengths for arm_rfft_fast_f32 
363,2018-05-11 12:13:56.000000000,2019-03-20 19:00:49.000000000,closed,24,osRtxThreadListPut hangs when the thread is already on the list
362,2018-05-10 15:33:39.000000000,2019-03-12 17:04:07.000000000,closed,6,What's the meaning of 'NN_ROUND(out_shift)' refferde in arm_convolve_HWC_q7_RGB.c
361,2018-05-09 13:42:55.000000000,1970-01-01 00:00:00.000000001,open,8,What's the meaning of 'multiple-of-4 rows' refferde in arm_fully_connected_q7_opt.c
360,2018-05-08 14:51:35.000000000,2018-05-15 17:58:46.000000000,closed,6,Split rfft_fast_init_f32 into separate initializer functions.
359,2018-05-04 11:20:58.000000000,2018-06-27 11:58:22.000000000,closed,2,"If Weight is too small ,What is the bias_shift ?"
358,2018-05-02 17:16:00.000000000,2018-05-02 18:24:11.000000000,closed,2,Vendor template file for startup code uses illegal instruction for thumb code
357,2018-04-27 18:21:15.000000000,2018-05-29 12:52:47.000000000,closed,7,Issues with new TRUE/FALSE definitions
356,2018-04-24 23:29:09.000000000,2018-05-08 16:53:41.000000000,closed,2,[CMSIS-NN] Pooling functions for q15_t?
355,2018-04-24 13:09:31.000000000,2018-06-27 11:58:42.000000000,closed,3,where does the weight of  NN cifar10 example come from?
354,2018-04-23 14:56:45.000000000,2018-06-27 11:58:00.000000000,closed,3,arm_fully_connected_q7: Dealing with bit shifts larger than the bit width
353,2018-04-23 13:50:21.000000000,2018-05-04 08:32:02.000000000,closed,1,How to generate data for Cifar10 Model ?
352,2018-04-18 20:18:21.000000000,2018-04-23 11:09:24.000000000,closed,3,Cmsis nn update with a better CNN example
351,2018-04-18 09:31:10.000000000,2018-04-18 11:22:51.000000000,closed,0,Update project to be C99 mode; remove IP_X4 flag in cnn example
350,2018-04-17 02:42:27.000000000,2018-04-22 04:15:41.000000000,closed,2,CIFAR-10 Caffe model Vs. CMSIS NN implementation.
349,2018-04-12 19:33:35.000000000,1970-01-01 00:00:00.000000001,open,6,Constness of input parameters for CMSIS-DSP functions
348,2018-04-12 19:29:15.000000000,2018-04-17 00:26:45.000000000,closed,0,TZ context function required only during secure build
347,2018-04-11 03:11:23.000000000,2018-05-14 16:35:41.000000000,closed,5,fixes to support C++17 in mixed-language headers
346,2018-04-05 08:10:31.000000000,2018-04-08 18:48:03.000000000,closed,2,how to generated inputdata in CMSIS-NN cifar10examples
345,2018-04-03 00:25:23.000000000,2018-05-22 18:45:24.000000000,closed,7,support removal of register storage class specifier in C++17
344,2018-04-02 01:34:20.000000000,2020-01-22 19:15:04.000000000,closed,2,Documentation issues in trigonometric functions
343,2018-03-29 17:58:42.000000000,1970-01-01 00:00:00.000000001,open,14,Importing weights from a model trained in Tensorflow to CMSIS NN 
342,2018-03-23 21:20:50.000000000,2018-04-06 23:15:16.000000000,closed,5,Question about RTX5 Memory Pool implementation
341,2018-03-22 14:24:30.000000000,2018-04-09 12:18:41.000000000,closed,0,DSP: Changed optimization level for IAR.
340,2018-03-21 10:32:05.000000000,2019-03-13 00:23:55.000000000,closed,11,Suggestion to add bit- macros for EXC_RETURN/Integrity Signature flags
339,2018-03-19 20:57:52.000000000,2020-01-23 17:54:53.000000000,closed,7,arm_cmplx_mag_q31 gives strange results
338,2018-03-19 13:49:30.000000000,2018-03-20 01:34:17.000000000,closed,2,Bug in memory allocation of RTX5?
337,2018-03-16 03:34:42.000000000,2018-04-23 19:50:24.000000000,closed,7,osTimerNew always return 0
336,2018-03-15 20:29:11.000000000,2018-04-09 22:07:34.000000000,closed,3,No return from System Reset
335,2018-03-15 14:14:33.000000000,2018-04-16 14:14:51.000000000,closed,6,Meaning of complex FFT
334,2018-03-10 04:53:09.000000000,2018-05-07 18:20:07.000000000,closed,4,ICSR defines differ in name between v6m/v7m cores and v8m
333,2018-03-08 17:43:14.000000000,2018-03-09 08:50:57.000000000,closed,2,Enumeration Values having same value not allowed in SVD files
332,2018-03-08 15:38:27.000000000,2018-03-08 16:03:55.000000000,closed,0,Added IAR DSP lib support
331,2018-03-08 03:32:40.000000000,2018-10-12 13:01:34.000000000,closed,3,[CM7][dcache] Issue on enabling dcache when it's been enabled already under certain circumstances
330,2018-03-06 14:00:38.000000000,2018-03-06 14:04:30.000000000,closed,0,"Can this library be compiled and run on windows, "
329,2018-03-01 23:28:51.000000000,2018-03-02 16:19:14.000000000,closed,0,Move non-config includes behind PTIM ifdef
328,2018-03-01 17:08:42.000000000,2018-03-02 16:59:42.000000000,closed,0,Update cmsis_iccarm.h
327,2018-02-27 04:46:09.000000000,1970-01-01 00:00:00.000000001,open,9,How are the `bias_shift` and `out_shift` defined in `arm_fully_connected_q7`
326,2018-02-26 09:12:19.000000000,2018-06-21 14:32:08.000000000,closed,9,About MDK file system component- nand flash transaction layer
325,2018-02-22 17:16:15.000000000,2018-05-25 16:56:26.000000000,closed,19,bug in NN example code?
324,2018-02-21 00:38:20.000000000,2018-04-09 14:21:17.000000000,closed,1,Cmsis nn update for issue #320
323,2018-02-20 12:35:17.000000000,2018-03-01 16:32:16.000000000,closed,0,NN: Added IAR EWARM 8.20.1 project and workspace files for the NN examples.
322,2018-02-19 21:54:53.000000000,2018-02-20 20:59:33.000000000,closed,2,i.MX7 M4 Atomic Cache Bug
321,2018-02-19 21:37:13.000000000,1970-01-01 00:00:00.000000001,open,10,POSIX pthread 
320,2018-02-13 11:39:48.000000000,2018-06-27 11:57:29.000000000,closed,6,bitwise shift unexpected behavior 
319,2018-02-12 18:35:43.000000000,1970-01-01 00:00:00.000000001,open,6,get tick of timer
318,2018-02-12 02:11:40.000000000,2018-02-13 15:09:44.000000000,closed,10,Experiencing strange SVC & PSP behaviour
317,2018-02-09 20:03:52.000000000,2018-04-09 14:38:12.000000000,closed,5,Added workspace and project files for DSP on IAR.
316,2018-02-09 17:32:04.000000000,2018-05-26 04:59:10.000000000,closed,3,Rtx5: inhibit 'unused parameter' warning when RtxTimerThread is empty…
315,2018-02-09 08:34:40.000000000,2019-03-12 17:08:05.000000000,closed,2,add project CFLAGS to CMSIS-PACK Project Description (*.CPDSC)
314,2018-02-04 22:24:07.000000000,1970-01-01 00:00:00.000000001,open,8,Cortex-R support
313,2018-02-03 01:02:43.000000000,2018-04-23 19:52:26.000000000,closed,4,Memory pool cannot be allocated for unaligned structs
312,2018-02-02 02:39:41.000000000,2020-01-23 16:31:03.000000000,closed,2,arm_calc_2pow() in various math_helper examples is needlessly inefficient.
311,2018-02-01 22:26:44.000000000,2019-05-29 10:17:17.000000000,closed,6,Missing declaration of structures for real-value inputs in arm_const_structs.h
310,2018-01-23 14:50:47.000000000,2018-01-23 14:54:51.000000000,closed,0,Adding CMSIS-NN component with Neural Network functions.
309,2018-01-23 00:01:01.000000000,2018-01-23 14:49:44.000000000,closed,1,CMSIS-NN documentation update
308,2018-01-19 00:56:50.000000000,2018-01-22 15:29:57.000000000,closed,1,Various updates for CMSIS-NN
307,2018-01-16 23:04:11.000000000,2018-01-18 16:00:57.000000000,closed,1,CMSIS_NN update: 
306,2018-01-16 22:24:13.000000000,2019-03-12 17:10:02.000000000,closed,12,"IAR <intrinsics.h> conflicts with CMSIS file ""cmsis_iccarm.h"""
305,2018-01-15 15:15:06.000000000,2018-05-14 16:24:14.000000000,closed,3,Update cmsis_os.h
304,2018-01-13 05:23:23.000000000,2018-01-16 14:05:28.000000000,closed,3,Core(M): Fix -Wundef for __ARM_FEATURE_DSP
303,2018-01-09 16:29:06.000000000,2018-01-10 12:58:39.000000000,closed,3,Unnecessary 'volatile' in core_ca.h
302,2018-01-02 22:22:19.000000000,2018-01-25 07:01:58.000000000,closed,2,Why is PRIGROUP preserved when performing SYSRESETREQ
301,2018-01-02 18:27:14.000000000,2018-01-09 13:05:09.000000000,closed,5,"__set_MVBAR, __get_MVBAR, __set_VBAR, __get_VBAR"
300,2018-01-01 15:17:54.000000000,2018-01-09 13:48:42.000000000,closed,3,cmsis_cp15.h: __set_CCSIDR is a wrong name
299,2017-12-29 07:49:55.000000000,2018-01-09 14:14:32.000000000,closed,7,NVIC Priority in CMSIS Driver
298,2017-12-20 00:40:33.000000000,2017-12-20 22:28:54.000000000,closed,0,Make nn examples as keil projects and update function names
297,2017-12-19 02:35:25.000000000,2017-12-20 00:33:51.000000000,closed,0,Adding CMSIS_NN additions
296,2017-12-18 14:46:56.000000000,2017-12-18 16:55:12.000000000,closed,2,RTX5.20 LPC43xx M0 Alternate timer
295,2017-12-15 17:48:07.000000000,2018-01-09 16:27:02.000000000,closed,3,RTOS2/RTX5: Added RTE_CMSIS_RTOS_RTX_CONFIG_H option to RTX_Config.
294,2017-12-14 18:00:53.000000000,1970-01-01 00:00:00.000000001,open,5,Trigonometric functions in CMSIS-DSP
293,2017-12-14 14:38:42.000000000,1970-01-01 00:00:00.000000001,open,12,Calculate the phase of a complex number
292,2017-12-11 18:02:32.000000000,2017-12-11 18:11:17.000000000,closed,0,Up date
291,2017-12-05 19:58:30.000000000,1970-01-01 00:00:00.000000001,open,5,Debug sequences inadequate for writing flashloaders/handlers
290,2017-12-05 14:58:18.000000000,2017-12-05 20:56:28.000000000,closed,5,ITM_TPR_PRIVMASK_Msk size regarding datasheet
289,2017-12-02 11:49:05.000000000,2018-02-06 15:31:24.000000000,closed,7,System crash issue
288,2017-12-01 21:13:35.000000000,2017-12-11 10:46:47.000000000,closed,15,RTX5: Added __get_PSP function for IAR
287,2017-12-01 21:00:58.000000000,2017-12-15 06:48:51.000000000,closed,11,CMSIS-Core(A): Changed __L1C_CleanInvalidateCache function for IAR.
286,2017-12-01 20:44:22.000000000,2017-12-06 17:01:11.000000000,closed,2,CMSIS-Core(A): Add MMU section_normal_nc macro
285,2017-11-24 13:38:50.000000000,2017-12-08 13:13:51.000000000,closed,2,SVD issue
284,2017-11-23 18:37:23.000000000,2017-11-24 17:14:24.000000000,closed,3,Problem with RTX5 when changing clock (LPC54608)
283,2017-11-16 18:27:35.000000000,1970-01-01 00:00:00.000000001,open,5,Avoid ISR queue overflow when using flags
282,2017-11-16 11:28:09.000000000,2018-10-12 15:58:22.000000000,closed,2,Suggestion: Expose a __DCACHE_LINE_SIZE constant in core_cm7.h
281,2017-11-15 16:54:03.000000000,2019-01-17 19:12:34.000000000,closed,4,osThreadGetId with IRQs masked
280,2017-11-15 13:04:52.000000000,2018-10-15 16:08:06.000000000,closed,5,core_cm7.h : Suggestions to improve SCB_CleanDCache_by_Addr and friends
279,2017-11-13 17:41:57.000000000,2017-12-05 15:32:47.000000000,closed,10,arm_mat_inverse_f64.c (V.1.4.5 and V.1.5.1) produces faulty results
278,2017-11-13 15:13:55.000000000,2018-01-08 20:46:31.000000000,closed,2,CMSIS RTOS v1 osMailPut call from ISR
277,2017-11-06 17:29:40.000000000,2018-05-23 10:52:16.000000000,closed,14,osDelayUntil - problem if we are late
276,2017-11-06 16:25:25.000000000,2018-06-26 23:22:42.000000000,closed,5,Newest version of osDelayUntil is subject to a race condition
275,2017-11-04 21:01:01.000000000,2017-11-13 17:29:05.000000000,closed,1,COSMIC C Compiler does not support recursive inline functions
274,2017-11-03 13:37:13.000000000,2019-03-12 17:23:34.000000000,closed,2,CMSIS SPI Driver
273,2017-11-03 12:19:36.000000000,2017-12-04 14:16:37.000000000,closed,2,Question on arm_abs_q31 implementation
272,2017-11-01 21:36:28.000000000,2017-11-01 22:09:29.000000000,closed,1,cmsis_compiler.h compile error
271,2017-11-01 16:08:06.000000000,2017-11-06 15:47:49.000000000,closed,0,Create startup_ARMCA9.s
270,2017-11-01 14:16:51.000000000,2017-11-01 14:19:10.000000000,closed,0,Added typecasts for #253
269,2017-10-27 12:47:05.000000000,2018-02-06 15:32:18.000000000,closed,6,Unexpected timer performance with different thread configuration
268,2017-10-26 12:29:16.000000000,2018-01-08 20:52:51.000000000,closed,2,uxTaskGetSystemState() FreeRTOS equivalent in RTX5?
267,2017-10-26 09:10:06.000000000,2017-12-04 14:15:46.000000000,closed,9,arm_cos_f32 with around -pi/2
266,2017-10-23 12:38:10.000000000,2017-10-23 16:30:53.000000000,closed,2,An 8-bit reserved area with an offset of 0x2 in the 32-bit aligned address on SVDConv
265,2017-10-19 17:19:14.000000000,2018-12-06 18:13:36.000000000,closed,1,removes unnecessary and non-portable type casts
264,2017-10-18 18:30:12.000000000,2017-12-15 14:26:22.000000000,closed,1,RTOS2/RTX5: Enhanced ThreadTerminate to not allow termination of idle…
263,2017-10-17 18:09:47.000000000,2017-10-17 18:17:29.000000000,closed,0,Added typecasts around __REVSH to match ACLE Q2 2017
262,2017-10-17 11:08:56.000000000,2017-12-15 16:26:49.000000000,closed,2,Update for #253
261,2017-10-13 21:49:42.000000000,2017-10-17 11:01:15.000000000,closed,6,Wrong code generated for Cortex-M0/M0+ 
260,2017-10-13 18:53:12.000000000,2017-10-30 11:08:38.000000000,closed,4,Systick handler switch to secure/nonsecure
259,2017-10-13 17:57:09.000000000,2017-10-16 14:10:30.000000000,closed,0,"Replaced a few ""u"" with ""U"""
258,2017-10-13 04:32:53.000000000,2020-01-22 19:15:27.000000000,closed,2,arm_mat_inverse_f* functions should document that source gets modified
257,2017-10-13 03:33:35.000000000,2017-10-30 18:43:50.000000000,closed,1,Stack Pointer Issue - Systick handler
256,2017-10-09 22:34:12.000000000,2017-10-10 22:40:44.000000000,closed,4,Trustzone RTOS example fails for Cortex-M23
255,2017-10-07 01:03:19.000000000,2017-10-10 18:16:56.000000000,closed,4,Context Switch - v8 Baseline
254,2017-10-06 12:52:07.000000000,2017-10-06 13:13:58.000000000,closed,3,E306: Execution problem
253,2017-10-05 13:57:31.000000000,2017-10-18 20:04:16.000000000,closed,9,"some cosmetic modification in cmsis_armcc.h, cmsis_armclang.h, cmsis_gcc.h, cmsis_iccarm.h"
252,2017-10-03 19:19:24.000000000,2017-11-06 20:57:46.000000000,closed,3,Secure functions not accessible from Timer/Idle thread
251,2017-10-02 21:29:27.000000000,2017-10-13 20:07:11.000000000,closed,3,New event in the I2C driver
250,2017-09-29 16:08:40.000000000,2017-12-15 14:24:17.000000000,closed,3,Add cmsis_iccarm.h for Core_A
249,2017-09-29 13:46:16.000000000,2018-01-08 20:54:11.000000000,closed,2,CMSIS SystemInit architecture fails. any update to RAM variables will be lost.
248,2017-09-27 15:44:28.000000000,2018-01-15 13:28:24.000000000,closed,7,Overuse of type casts in __NVIC_EnableIRQ() and related functions
247,2017-09-27 13:35:22.000000000,2017-10-20 13:01:19.000000000,closed,3,PDSC: The Cgroup=CORE spelling is inconsistent with the documentation
246,2017-09-22 12:45:03.000000000,2019-03-20 19:06:36.000000000,closed,4,IAR: warnings with optimization disabled - svc always inline
245,2017-09-14 19:38:56.000000000,1970-01-01 00:00:00.000000001,open,8,Hooks for thread terminate and exit
244,2017-09-14 00:26:30.000000000,2017-09-14 19:31:59.000000000,closed,7,Tickless behavior when suspending for longer than expected
243,2017-09-13 22:19:47.000000000,2018-06-23 02:35:14.000000000,closed,1,Incorrect M33 TPI FIFO0 and FIFO1 Macro Definitions and Comments
242,2017-09-13 19:31:46.000000000,2017-09-15 11:53:43.000000000,closed,2,obsolit condition in inline __USAT
241,2017-09-12 21:53:20.000000000,2017-10-05 02:19:19.000000000,closed,4,Build Error in arm_math.h when using IAR compiler with ARM_MATH_ARMV8MBL
240,2017-09-11 21:51:52.000000000,2017-11-09 16:16:46.000000000,closed,4,Clash with c11's noreturn definition in cmsis_os2.h
239,2017-09-11 16:24:21.000000000,2017-10-17 16:04:59.000000000,closed,12,HardFault in Timer RTX5
238,2017-09-08 11:41:43.000000000,2017-09-08 11:43:58.000000000,closed,2,Compilation with `-Wstrict-prototypes` produces warnings on GCC
237,2017-09-06 15:08:35.000000000,1970-01-01 00:00:00.000000001,open,5,SVDConv marks % character as invalid with warning M216
236,2017-09-06 15:06:49.000000000,1970-01-01 00:00:00.000000001,open,7,Make warning M371 into an INFO in SVDConv
235,2017-09-01 09:39:57.000000000,2017-09-14 16:21:14.000000000,closed,1,Added cmsis_iccarm.h (Core version)
234,2017-08-31 10:38:24.000000000,2018-01-09 13:49:31.000000000,closed,2,small improvments in core header
233,2017-08-29 15:48:01.000000000,2019-03-12 18:48:56.000000000,closed,3,CMSIS-PACK missing ROM/RAM sections in pdsc file for Cortex A targets
232,2017-08-24 11:29:29.000000000,2017-12-04 14:17:24.000000000,closed,2,"Can arm_dct4_init_f32() supports only these four lengths 128,512,2048,8192?"
231,2017-08-22 01:42:20.000000000,2017-12-07 23:23:24.000000000,closed,2,Fix alignment issue with Memorypool implementation - (Fixes issue: ht…
230,2017-08-22 00:59:15.000000000,2017-10-25 19:18:35.000000000,closed,6,Optimizing stack setup on SVC calls
229,2017-08-21 12:23:15.000000000,2017-09-05 14:13:20.000000000,closed,7,Compiler macro for interrupt service routine
228,2017-08-17 18:45:42.000000000,1970-01-01 00:00:00.000000001,open,7,Round robin issue
227,2017-08-17 18:06:03.000000000,2017-08-30 23:44:46.000000000,closed,4,"Misra violation in mpu_armv7.h, mpu_armv8.h"
226,2017-08-16 23:26:27.000000000,2017-10-10 18:18:26.000000000,closed,4,Adding IAR files for v8-Baseline
225,2017-08-05 02:17:07.000000000,2020-01-22 17:50:00.000000000,closed,8,"arm_std_f32.c can give negative input to arm_sqrt_f32, returning 0.0 erroneously"
224,2017-08-01 16:50:00.000000000,2017-08-10 20:13:50.000000000,closed,2,RTX5 – RTX RTOS Viewer – allocated global dynamic memory
223,2017-07-26 13:38:10.000000000,2019-05-29 10:19:17.000000000,closed,1,How to multiply fractional data?
222,2017-07-22 17:20:36.000000000,2018-12-11 14:00:29.000000000,closed,5,CMSIS/DSP: fix rounding error in PID Q15
221,2017-07-21 16:23:25.000000000,2020-01-22 18:45:08.000000000,closed,14,Is arm_rfft_q31 thread-safe and interrupt-safe?
220,2017-07-21 12:06:53.000000000,2020-01-23 14:22:17.000000000,closed,13,Output format for arm_rfft_q31
219,2017-07-20 18:56:42.000000000,2020-01-23 14:22:00.000000000,closed,10,issue with arm_rfft_q31
218,2017-07-20 10:57:48.000000000,2020-01-22 19:15:51.000000000,closed,4,Typo in arm_var_q31() documentation?
217,2017-07-20 10:52:29.000000000,2020-01-23 16:44:56.000000000,closed,4,Add windowing functions to DSP library
216,2017-07-19 22:12:45.000000000,2017-07-19 22:22:38.000000000,closed,1,PID coefficients calculating
215,2017-07-15 20:39:16.000000000,2017-07-23 21:48:07.000000000,closed,5,SCS (System control space registers) not in any SVD?
214,2017-07-14 17:12:37.000000000,1970-01-01 00:00:00.000000001,open,0,CMSIS-Zone: Specification draft available
213,2017-07-11 16:42:49.000000000,2017-12-15 14:27:29.000000000,closed,10,Define ARMC mutex operations as weak symbols
212,2017-07-03 12:05:32.000000000,2017-07-03 12:10:22.000000000,closed,1,Correct gcc version check for __builtin_arm_[gs]et_fpscr builtins
211,2017-06-30 09:41:19.000000000,2017-07-19 12:59:38.000000000,closed,8,// comment in CMSIS Core
210,2017-06-21 14:50:37.000000000,2017-07-14 14:49:51.000000000,closed,4,Fix return value for osThreadFlagsWait function
209,2017-06-21 13:38:54.000000000,2017-06-21 16:40:42.000000000,closed,0,Fix wrong comment in SCB about MVFR2 register
208,2017-06-21 12:54:56.000000000,2017-06-22 14:15:07.000000000,closed,2,core_cm7.h: Avoid duplicated code in cache management
207,2017-06-21 12:33:20.000000000,2017-06-30 13:31:37.000000000,closed,6,Address of SCS in CMSIS not defined in ARM Cortex-M7 Generic User Guide
206,2017-06-16 13:24:47.000000000,1970-01-01 00:00:00.000000001,open,2,CMSIS-Driver C++
205,2017-06-12 18:31:06.000000000,2019-03-12 19:04:42.000000000,closed,6,CMSIS-Driver: Dynamic Pin Layout
204,2017-06-08 16:16:25.000000000,2017-06-09 14:23:56.000000000,closed,0,CMSIS-Core: #203 compiler macro for packed union
203,2017-06-08 13:20:15.000000000,2017-06-09 16:57:09.000000000,closed,5,compiler abstraction need __PACKED_UNION
202,2017-05-22 08:56:07.000000000,2017-05-22 08:58:20.000000000,closed,0,Merge pull request #1 from ARM-software/develop
201,2017-05-18 22:14:13.000000000,2017-07-17 12:27:58.000000000,closed,6,rtx 5 supported iar version
200,2017-05-12 15:18:26.000000000,2017-05-12 17:05:57.000000000,closed,6,Problem with Recursive mutex
199,2017-05-03 16:10:00.000000000,1970-01-01 00:00:00.000000001,open,5,osThreadJoin() with timeout
198,2017-05-02 17:11:26.000000000,1970-01-01 00:00:00.000000001,open,3,New feature: SVD new tag alternateEnumeratedValue
197,2017-05-02 16:51:54.000000000,2018-02-12 15:40:08.000000000,closed,10,SVDconv.exe: derivedFrom peripherals do not use same headerStructName
196,2017-05-02 16:44:43.000000000,1970-01-01 00:00:00.000000001,open,5,SVDConv.exe: __MPU_PRESENT macro is not in generated header file
195,2017-04-28 20:13:36.000000000,2019-05-29 10:22:55.000000000,closed,1,"When building for Cortex-M33, defining ARM_MATH_CM33, arm_math.h errs"
194,2017-04-28 17:36:20.000000000,1970-01-01 00:00:00.000000001,open,2,SVDConv.exe generated headers do not include stdint.h themselves
193,2017-04-28 06:29:31.000000000,2017-10-17 16:52:44.000000000,closed,11,Requesting to have interfaces defined for ARM MPU.
192,2017-04-27 19:25:27.000000000,2017-04-28 16:22:45.000000000,closed,0,SVDConv generates structures that lead to incorrect register adresses
191,2017-04-26 20:00:44.000000000,2017-10-17 17:34:23.000000000,closed,6,Enable the system header pragma for clang
190,2017-04-25 19:59:31.000000000,2017-04-26 10:26:58.000000000,closed,1,Update cmsis_os.txt
189,2017-04-25 16:52:12.000000000,2017-04-25 17:18:56.000000000,closed,0,Fix arm math warnings
188,2017-04-25 16:16:19.000000000,2019-05-29 10:24:24.000000000,closed,2,CMSIS DSP: arm_math warnings for ARMCC 5.2x
187,2017-04-25 02:27:13.000000000,2018-05-24 14:51:21.000000000,closed,2,CMSIS kernels for neural networks
186,2017-04-24 20:28:27.000000000,2017-04-25 09:30:27.000000000,closed,1,Fix __set_FPSCR and __get_FPSCR for (non-ARM) Clang
185,2017-04-19 14:37:46.000000000,2017-04-19 15:56:49.000000000,closed,2,call to osKernelGetState() with osKernelState=osKernelReady
184,2017-04-19 13:34:12.000000000,2017-04-19 18:26:55.000000000,closed,9,Issue with osMutexPrioInherit
183,2017-04-18 10:44:41.000000000,2017-05-02 18:19:01.000000000,closed,21,osKernelLock() and osDelay()
182,2017-04-12 18:17:50.000000000,2017-04-13 13:42:59.000000000,closed,6,CMSIS_os.h (specification) differs from the implementation
181,2017-04-10 08:45:26.000000000,2017-07-17 12:31:28.000000000,closed,6,EXTI in the CMSIS Driver
180,2017-04-07 12:33:16.000000000,2017-04-27 12:52:07.000000000,closed,9,Fix comiplation with Clang for MCU with FPU
179,2017-04-05 13:18:32.000000000,2017-10-17 16:54:05.000000000,closed,3,Missing seperate CAN Bus Off define
178,2017-04-03 18:49:56.000000000,2017-04-27 14:16:52.000000000,closed,7,missing a generic CMSIS version macro
177,2017-04-03 17:30:17.000000000,2018-05-24 14:49:50.000000000,closed,4,Reimplementing RTX allocators using malloc/free - issue with mutex lock/unlock in SVC
176,2017-04-03 14:25:18.000000000,2017-04-04 13:28:25.000000000,closed,2,arm_cfft_radix8_f32.c initialization
175,2017-03-31 05:09:39.000000000,1970-01-01 00:00:00.000000001,open,5,SVDConv rejects  2GiB buffer in range  0x40000000-0xBFFFFFFF as invalid
174,2017-03-30 07:11:41.000000000,2017-04-05 13:20:10.000000000,closed,11,RTOS : Questions about RTOSv1 license
173,2017-03-29 10:59:18.000000000,2017-04-19 13:22:24.000000000,closed,2,Questions about thread termination
172,2017-03-28 14:35:20.000000000,2017-03-28 17:05:51.000000000,closed,4,Feature request: enumeratedValueDataType pattern should allow binary literals
171,2017-03-28 13:45:47.000000000,1970-01-01 00:00:00.000000001,open,95,RTOS2 : question about critical region
170,2017-03-28 11:18:41.000000000,1970-01-01 00:00:00.000000001,open,12,Feature request: Support for C and C++ threads
169,2017-03-28 06:03:21.000000000,2018-04-21 21:06:54.000000000,closed,4,SVDConv utilities are out-of-sync with CMSIS-SVD schema version 1.3.3
168,2017-03-24 17:23:03.000000000,2020-01-22 18:20:56.000000000,closed,3,two issues in arm_conv* files
167,2017-03-23 20:17:28.000000000,1970-01-01 00:00:00.000000001,open,5,RTX primitives object storage sizes
166,2017-03-21 18:08:24.000000000,2018-12-06 19:04:01.000000000,closed,0,DSP: fix arm_conv_paratial* bugs.
165,2017-03-21 15:49:33.000000000,2019-05-29 10:28:43.000000000,closed,2,DSP: arm_conv_partial_f32 has bug
164,2017-03-17 14:12:40.000000000,2017-10-17 16:55:08.000000000,closed,5,RTOS2: msgqueueu error with IAR 7.8 for cortex-m0 targets
163,2017-03-15 11:39:11.000000000,2017-03-15 11:43:28.000000000,closed,0,Fixed bug in GCC version of function atomic_link_put
162,2017-03-14 00:41:14.000000000,2017-03-15 23:22:05.000000000,closed,3,CMSIS RTOS2: Service calls fail under GCC with optimization enabled
161,2017-03-08 21:55:07.000000000,2017-03-10 12:59:55.000000000,closed,2,Add __TZ_get/set_SP for v8-M
160,2017-03-02 17:00:06.000000000,2017-03-03 14:16:55.000000000,closed,0,Improve the NVIC virtualization features on all cores
159,2017-03-02 16:25:42.000000000,2017-03-28 13:16:15.000000000,closed,2,RTX: Add headers to doxygen groups
158,2017-02-28 22:55:16.000000000,2017-03-21 18:53:29.000000000,closed,8,documentation of clock trees should be part of CMSIS-SVD
157,2017-02-28 15:14:33.000000000,2017-10-17 16:56:21.000000000,closed,12,machine readable datasheets
156,2017-02-28 15:07:49.000000000,2017-03-13 13:55:19.000000000,closed,4,CMSIS-SVD should include better FIFO descriptors
155,2017-02-28 15:00:57.000000000,2017-04-03 11:48:48.000000000,closed,6,CMSIS-SVD validator should be open source
154,2017-02-28 14:58:57.000000000,2017-03-21 19:05:03.000000000,closed,2,validator should check if base address + offset is larger than adress space
153,2017-02-27 16:25:11.000000000,2020-01-23 12:23:56.000000000,closed,3,Incorrect code comments in DSP library
152,2017-02-16 20:16:51.000000000,2017-03-02 17:40:37.000000000,closed,4,IAR: ALIGNED not supported warning in the header file might result in lot of warnings
151,2017-02-16 19:38:31.000000000,2017-03-15 17:43:29.000000000,closed,3,rtx: fix weak linkage for osRtxUserSVC
150,2017-02-16 19:09:29.000000000,2017-04-25 15:46:29.000000000,closed,1,cmsis: fix IAR architecture macros
149,2017-02-16 16:24:51.000000000,2017-04-25 16:06:16.000000000,closed,12,IAR support for RTX (can't compile sources)
148,2017-02-16 15:51:44.000000000,2017-02-27 16:29:25.000000000,closed,4,Missing #define in arm_math.h?
147,2017-02-16 03:27:13.000000000,2017-03-06 13:20:18.000000000,closed,3,Segmentation fault when description field > +-570 characters
146,2017-02-15 20:45:10.000000000,2017-02-16 11:51:57.000000000,closed,0,Add missing return statement
145,2017-02-15 20:42:18.000000000,2017-02-16 11:51:57.000000000,closed,0,Missing return statement for v8-M header
144,2017-02-15 20:30:50.000000000,2017-02-28 17:29:17.000000000,closed,1,SVDConv v3.2.66 fails with tag <readAction>
143,2017-02-09 20:47:57.000000000,2017-02-10 11:59:46.000000000,closed,1,Bugfix: terminate_list may be corrupted upon join() or detach()
142,2017-02-09 18:07:32.000000000,2017-02-09 18:46:18.000000000,closed,0,RTX: Fix GCC ASM .file and .include for *.S
141,2017-02-06 15:19:48.000000000,2017-02-27 15:32:07.000000000,closed,8,CMSIS __WEAK macros implementation for MDK compiler is wrong
139,2017-01-31 16:23:29.000000000,2017-02-01 18:05:07.000000000,closed,2,Improve NVIC virtualization mechanism
138,2017-01-23 19:45:35.000000000,2017-02-13 17:15:15.000000000,closed,2,Keyword
137,2017-01-23 19:43:27.000000000,1970-01-01 00:00:00.000000001,open,3,Vendor logo Icon/image
136,2017-01-17 16:06:20.000000000,2017-01-17 19:40:14.000000000,closed,6,Fix M4 targets without FPU
135,2017-01-17 15:38:44.000000000,2017-01-18 15:18:46.000000000,closed,4,ARMC6/GNUC block causes errors in ARMC5
134,2017-01-16 22:31:48.000000000,2017-02-13 17:10:50.000000000,closed,8,"netInitialize (from Keil Network middleware) fails with NET_ERROR_CONFIG, same code unaffected in API1"
133,2017-01-16 20:36:34.000000000,2017-02-13 17:11:13.000000000,closed,2,Return values of flag functions changed to uint32_t
132,2017-01-16 18:35:02.000000000,2017-01-17 18:16:17.000000000,closed,0,Fix typo _WEAK -> __WEAK
131,2017-01-12 14:55:01.000000000,2017-01-24 19:36:59.000000000,closed,6,PackChk.exe generates unrelated WARNING when use Pname attribute
130,2017-01-12 14:45:45.000000000,2017-01-18 16:11:49.000000000,closed,2,PACK.xsd: Cortex-M0+ is invalid name for Pname attribute
129,2017-01-10 18:20:46.000000000,2017-01-10 19:16:01.000000000,closed,4,_mutex_*  functions are excluded by linker in RTX2 (armcc)
128,2017-01-10 16:56:54.000000000,2017-01-10 17:01:43.000000000,closed,0,Silenced compiler warning.
127,2016-12-19 22:55:56.000000000,2017-02-13 17:11:31.000000000,closed,2,your gcc ASM Scheduling barrier is no scheduling barrier
126,2016-12-14 13:35:21.000000000,2017-02-13 17:11:43.000000000,closed,3,DSP：is ARM_MATH_CM0_FAMILY_FAMILY a mistake in writing?
125,2016-12-08 15:51:44.000000000,2017-03-13 14:12:36.000000000,closed,2,Mutex documentation is misleading 
124,2016-12-08 14:34:17.000000000,2017-05-24 18:38:55.000000000,closed,15,Event Viewer
123,2016-12-06 22:01:54.000000000,2017-04-03 15:40:04.000000000,closed,2,CMSIS RTOSv2 API: return values for waiting functions
122,2016-12-06 16:43:03.000000000,2017-04-03 15:40:31.000000000,closed,3,[RTOS2] noTimeout (0ms) results in osErrorResource
121,2016-12-05 16:55:24.000000000,2017-03-27 16:59:24.000000000,closed,2,SVD Validator: two lines description elements
120,2016-12-05 00:34:08.000000000,2016-12-13 16:16:37.000000000,closed,4,SVD Documentation: `<addressBlock>` element & other mismatches
119,2016-12-04 15:16:59.000000000,2016-12-13 16:22:28.000000000,closed,1,SVD documentation: `<series>` minOccurs 
118,2016-11-27 22:35:13.000000000,2018-05-23 10:47:05.000000000,closed,9,Frame pointer used in RTX SVC call gives error from GCC
117,2016-11-25 11:14:42.000000000,2017-03-03 17:54:34.000000000,closed,2,RTOS2 special library for Infineon XMC4000 required?
116,2016-11-23 19:36:47.000000000,2016-11-28 20:11:52.000000000,closed,5,Problem with the configuration of thread stacks
115,2016-11-20 19:37:49.000000000,2016-12-05 14:35:39.000000000,closed,4,Absent necessary definitions for the Core Debug Registers in core_cm0.h file
114,2016-11-19 01:26:29.000000000,2016-11-24 11:44:23.000000000,closed,0,Suppressing warning for unaligned int.
113,2016-11-17 11:38:42.000000000,2017-02-27 15:33:34.000000000,closed,5,Event Recorder with RTOS2 - how to use
112,2016-11-16 18:48:40.000000000,2017-02-13 17:11:56.000000000,closed,2,arm_math.h: macro TABLE_SIZE tend to cause name clashes
111,2016-11-15 02:39:12.000000000,1970-01-01 00:00:00.000000001,open,1,Signed/Unsigned Consistency in CMSIS drivers
110,2016-11-15 01:35:39.000000000,2016-11-17 23:28:03.000000000,closed,2,Interrupt may occur after calling NVIC_DisableIRQ
109,2016-11-14 21:23:11.000000000,2017-03-07 17:20:27.000000000,closed,4,RTOS2 using Selection Keil RTX5 Source Expected an Expression
108,2016-11-14 14:59:23.000000000,2016-11-19 18:04:43.000000000,closed,2,is it possible to add support for IAR?
107,2016-11-14 12:59:00.000000000,2016-11-30 13:10:58.000000000,closed,5,RTOS2 using Selection Keil RTX5 Source
106,2016-11-13 21:13:19.000000000,2016-11-30 14:12:33.000000000,closed,5,rtx_config.c
105,2016-11-10 15:19:15.000000000,2016-11-11 20:29:46.000000000,closed,2,Error in Pack install 5.0.0-RC1
104,2016-11-08 18:46:36.000000000,2016-11-11 20:29:56.000000000,closed,5,CMSIS v5.0 warning for IAR
103,2016-11-05 16:16:12.000000000,2016-11-09 12:54:47.000000000,closed,3,CMSIS build error in IAR 
102,2016-10-28 13:09:10.000000000,2017-02-14 19:50:53.000000000,closed,10,CMSIS RTOSv2 API: osKernelLock() / osKernelUnlock() not nesting safe
101,2016-10-28 12:27:11.000000000,2019-10-24 14:39:33.000000000,closed,5,CMSIS RTOSv2 API: osKernelSuspend() / osKernelResume()
100,2016-10-27 17:34:09.000000000,2017-04-10 17:27:00.000000000,closed,14,RTOS2 documentation - thread and message queue
99,2016-10-27 17:15:18.000000000,2017-02-13 17:13:24.000000000,closed,6,RTOS2 Debug
98,2016-10-27 14:33:05.000000000,2018-04-11 17:41:28.000000000,closed,8,Error when compiling with GCC6
97,2016-10-27 13:37:16.000000000,2016-10-27 17:17:47.000000000,closed,4,DSP arm_fir_decimate_q15 too slow in library
96,2016-10-27 10:37:29.000000000,2017-02-27 15:23:02.000000000,closed,2,Task state hooks in user application
95,2016-10-26 16:45:29.000000000,2016-10-27 09:27:34.000000000,closed,0,Added __CMSIS_GCC_OUT_RW_REG
94,2016-10-21 17:45:58.000000000,2016-11-17 19:46:59.000000000,closed,5,RTOS2 uVision crash using osThreadAttr_t
93,2016-10-19 13:36:20.000000000,2017-02-15 20:28:30.000000000,closed,2,SVDConv v3_2_48 causes problems with new member IO definitions (__IOM and others)
92,2016-10-18 20:33:16.000000000,2017-02-13 17:14:54.000000000,closed,4,No thread delete function in RTOS2
91,2016-10-12 19:05:04.000000000,2016-11-11 20:30:11.000000000,closed,1,RTOSv2 Flags new library version with osFlagsNoClear
90,2016-10-11 09:41:58.000000000,2016-11-17 19:23:21.000000000,closed,2,RTOSv2 Documentation
89,2016-10-10 19:54:27.000000000,2016-10-10 19:54:52.000000000,closed,0,Update cmsis_compiler.h
88,2016-10-10 12:59:55.000000000,2018-05-29 12:53:18.000000000,closed,1,CMSIS-CORE: standardized access to fields with scattered bits
87,2016-10-04 09:58:10.000000000,2016-10-11 10:51:00.000000000,closed,3,RTOSv2 os_Info not initialized with correct values (gcc)
86,2016-10-02 11:55:29.000000000,2016-10-19 19:48:23.000000000,closed,3,CMSIS-Drivers: Headers are not C++ safe
85,2016-10-02 02:25:08.000000000,2016-10-13 14:04:56.000000000,closed,4,CMSIS-Driver & CMSIS-RTOSv2: clang build fails due to bad macro name
84,2016-09-28 13:16:36.000000000,2017-02-13 17:14:01.000000000,closed,1,CMSIS-CORE documentation: inconsistent use of __SYSTEM_CLOCK and SYSTEM_CLOCK
83,2016-09-15 15:10:09.000000000,2016-10-12 15:43:04.000000000,closed,2,CMSIS RTOSv2 API: osThreadAbortWait() vs osThreadResume() and WAITING vs SUSPENDED
82,2016-09-15 13:35:56.000000000,2016-12-07 19:23:21.000000000,closed,15,CMSIS RTOSv2 API: migration path from cmsis_os.h to cmsis_os2.h
81,2016-09-15 02:28:02.000000000,2016-10-26 11:03:08.000000000,closed,0,performance optimizations for arm_mat_mult_fast_q15 and arm_mat_mult_fast_q31
80,2016-09-14 15:57:26.000000000,2016-10-19 13:26:27.000000000,closed,3,SVDConv v3_2_34 does not inherit register <size> into clusters.
79,2016-09-01 11:27:41.000000000,2016-09-13 11:04:19.000000000,closed,2,Bug in core_cm*.h
78,2016-08-30 23:49:56.000000000,2016-12-22 20:45:31.000000000,closed,2,CMSIS DSP arm_var_f32.c
77,2016-08-29 02:24:57.000000000,2017-12-15 14:28:16.000000000,closed,2,Include Make-based documentation generation
76,2016-08-24 12:52:28.000000000,2016-11-30 13:07:56.000000000,closed,5,CMSIS RTOSv2-API: Testing the example
75,2016-08-14 19:37:30.000000000,2018-06-22 11:06:14.000000000,closed,15,Issues and improvment in current Beta
74,2016-07-13 17:33:51.000000000,2016-07-20 15:11:15.000000000,closed,0,Adding initial User Code Templates for RTOS2 API
73,2016-07-12 18:38:07.000000000,2016-12-07 19:21:52.000000000,closed,3,CMSIS RTOSv2 API: Use separate blocking from non-blocking calls
72,2016-07-10 02:44:38.000000000,2016-09-14 16:12:37.000000000,closed,13,GitHub Pages as documentation site
71,2016-07-10 00:46:54.000000000,2016-12-07 19:22:26.000000000,closed,10,CMSIS RTOSv2 API: Should one thread be allowed to osThreadFlagsClear () of another thread?
70,2016-07-08 23:04:40.000000000,2016-12-07 19:24:03.000000000,closed,5,CMSIS RTOSv2 API: Do not expect the dynamic allocator to be preferred
69,2016-07-08 22:19:59.000000000,2017-03-24 16:18:00.000000000,closed,4,CMSIS RTOSv2 API: Should osThreadSuspend () be allowed to suspend another thread?
68,2016-07-08 22:11:10.000000000,2017-03-24 17:21:06.000000000,closed,6,CMSIS RTOSv2 API: thread interruption/cancellation
67,2016-07-08 21:48:47.000000000,2017-03-24 16:17:13.000000000,closed,11,"CMSIS RTOSv2 API: Redundant thread states like osThreadWaiting, osThreadError"
66,2016-07-08 21:05:30.000000000,2017-02-13 17:15:37.000000000,closed,6,CMSIS RTOSv2 API: Promote object names as first citizens
65,2016-07-08 20:44:53.000000000,1970-01-01 00:00:00.000000001,open,6,CMSIS RTOSv2 API: Avoid mixing time durations (in milliseconds) with timer counts in ticks
64,2016-07-08 20:39:56.000000000,2016-10-12 20:05:27.000000000,closed,3,CMSIS RTOSv2 API: non portable object IDs
63,2016-07-07 22:51:33.000000000,2017-03-08 18:23:17.000000000,closed,6,Library issues with SVDConv.linux
62,2016-07-06 15:01:45.000000000,2017-02-13 17:16:19.000000000,closed,2,Private stack size in t he P_TCB - u16 -> u32?
61,2016-06-30 12:38:09.000000000,2017-01-03 21:18:20.000000000,closed,2,Inclusion hell within RTX
60,2016-06-27 17:13:26.000000000,2016-12-07 17:53:09.000000000,closed,18,SVDConv do not generate SysTick_IRQn.
59,2016-05-24 17:31:54.000000000,2017-04-03 15:38:28.000000000,closed,12,CMSIS-RTOS: Ability to add a name to a Queue/Semaphore
58,2016-05-24 15:38:52.000000000,2016-05-25 14:49:51.000000000,closed,0,Gcc linker wrong comment
57,2016-05-15 19:39:42.000000000,2016-09-05 16:54:08.000000000,closed,7,CMSIS Drivers: Instance parameters needed
56,2016-05-09 12:38:57.000000000,2016-05-09 12:39:08.000000000,closed,1,Updated NVIC functions.
55,2016-05-04 13:21:10.000000000,2016-05-04 13:22:46.000000000,closed,0,Introduce Storage driver
54,2016-05-02 16:42:36.000000000,2018-05-29 12:55:04.000000000,closed,5,Is the variable SystemCoreClock used by any debugger?
53,2016-04-29 10:49:02.000000000,2016-04-29 10:49:34.000000000,closed,0,Updated ARMv8MML device files.
52,2016-04-27 10:22:13.000000000,2016-04-27 10:22:22.000000000,closed,0,Added DSP_Lib binaries.
51,2016-04-26 15:51:07.000000000,2016-04-26 15:58:11.000000000,closed,1,Removed GCC compiler warning.
50,2016-04-25 11:55:03.000000000,2016-04-25 11:55:12.000000000,closed,0,Corrected ARMv8MBL interrupts.
49,2016-04-22 16:16:42.000000000,2017-03-13 14:11:20.000000000,closed,2,Implementation of CMSIS-Driver
48,2016-04-22 16:11:39.000000000,2017-03-21 19:03:59.000000000,closed,9,Core-Only SVD files
47,2016-04-22 14:59:54.000000000,2016-04-22 15:00:10.000000000,closed,0,Updated partition_armv8m*.h according 'CMSIS-Core v8M CMSIS 5.0 feedb…
46,2016-04-22 11:36:22.000000000,2016-07-12 18:29:57.000000000,closed,2,Inconsequent NVIC_ functions
45,2016-04-21 16:40:28.000000000,2016-04-21 16:40:42.000000000,closed,0,"Changes according ""CMSIS-Core v8M CMSIS 5.0 feedback""."
44,2016-04-20 18:38:34.000000000,2016-05-04 13:21:36.000000000,closed,1,Introduce Storage driver
43,2016-04-20 16:21:35.000000000,2016-04-20 16:21:42.000000000,closed,0,typos
42,2016-04-20 13:51:51.000000000,2016-04-20 15:50:46.000000000,closed,0,Clarify NVIC virtualization use cases
41,2016-04-19 19:12:02.000000000,2016-04-19 19:12:16.000000000,closed,0,"Documentation corrections/additions, CMSIS-CORE NVIC virtualization, …"
40,2016-04-19 18:04:27.000000000,2016-04-19 18:04:45.000000000,closed,0,RTX documentation enhancements
39,2016-04-19 14:01:44.000000000,2016-04-19 14:02:00.000000000,closed,0,Add uVisor support for priority grouping functions.
38,2016-04-18 16:29:54.000000000,2016-04-18 16:30:16.000000000,closed,0,Removed unnecessary templates for previous version of uVision.
37,2016-04-18 14:58:31.000000000,2016-04-18 14:59:00.000000000,closed,0,CMSIS-RTOS v2 documentation clean-up
36,2016-04-18 13:59:41.000000000,2016-04-18 14:00:01.000000000,closed,0,Corrected macro check
35,2016-04-18 13:36:59.000000000,2016-04-18 13:37:07.000000000,closed,0,Corrected NVIC_GetVector
34,2016-04-18 12:22:17.000000000,2016-04-18 12:23:54.000000000,closed,1,Adding uVisor support for Cortex-M4
33,2016-04-18 11:46:37.000000000,2016-09-05 16:53:30.000000000,closed,4,Compiler warning in CMSIS c startup files
32,2016-04-15 16:21:41.000000000,2016-10-17 15:00:18.000000000,closed,4,CMSIS-RTOS 2 - open for review after Milestone RTOS_doc1
31,2016-04-15 14:57:15.000000000,2016-04-15 14:57:51.000000000,closed,0,CMSIS-RTOS API Documentation enhancements
30,2016-04-12 17:57:33.000000000,2016-04-12 17:59:59.000000000,closed,0,Initial changes for new RTOS API v2.
29,2016-04-08 15:47:22.000000000,2016-04-08 15:48:02.000000000,closed,0,CMSIS-Core documentation for compiler specific #defines (SDCMSIS-431)
28,2016-04-08 15:04:16.000000000,2016-04-08 15:04:22.000000000,closed,0,remove section RTX from CMSIS documentation
27,2016-04-08 12:58:58.000000000,2016-04-08 12:59:24.000000000,closed,0,"changed SystemInit function, add SVD files"
26,2016-04-07 10:35:22.000000000,2016-04-07 10:36:37.000000000,closed,0,added generation of RTOS documentation
25,2016-04-06 17:49:37.000000000,2016-04-06 17:50:47.000000000,closed,0,removed doxy warning
24,2016-04-06 14:58:15.000000000,2016-04-06 15:05:59.000000000,closed,0,Generic ARM Cortex-M devices
23,2016-04-06 13:36:27.000000000,2016-04-06 13:41:38.000000000,closed,0,ARMv8M changes
22,2016-03-31 10:39:48.000000000,2016-04-05 12:50:26.000000000,closed,0,Master
21,2016-03-16 20:43:17.000000000,2016-03-17 10:39:03.000000000,closed,0,Reduced -Wconversion warnings
20,2016-03-14 13:19:08.000000000,2016-03-14 13:20:02.000000000,closed,0,CMSIS-Overview
19,2016-03-11 19:41:18.000000000,2016-03-14 11:03:20.000000000,closed,0,Cmsis dap
18,2016-03-11 18:45:00.000000000,2016-03-11 18:45:22.000000000,closed,0,Dsp lib dsp
17,2016-03-11 16:15:43.000000000,2016-03-11 16:38:09.000000000,closed,0,Dsp lib projects
16,2016-03-10 20:04:43.000000000,2016-03-10 20:05:13.000000000,closed,0,Dsp lib initial version
15,2016-03-09 20:36:37.000000000,2016-09-05 16:54:38.000000000,closed,2,SVDConv version 3.2.17 cannot define two <enumeratedValue> with the same <value>
14,2016-03-09 20:31:20.000000000,2016-03-10 21:16:07.000000000,closed,0,SVDConv V3.2.25
13,2016-03-09 20:00:26.000000000,2016-09-05 16:55:57.000000000,closed,4,SVDConv version 3.2.17 does not like 0xFFFFFFFF in <enumeratedValue>
12,2016-03-09 19:23:21.000000000,2016-07-12 18:29:17.000000000,closed,1,SVDConv version 3.2.17 does not parse the alternatePeripheral tag properly.
11,2016-03-08 18:12:16.000000000,2016-03-10 21:16:16.000000000,closed,0,Clarification on the usage of <c> and <!c> in the Configuration Wizard
10,2016-03-08 14:54:38.000000000,2016-03-10 21:16:23.000000000,closed,0,SDCMSIS-425
9,2016-03-08 13:42:02.000000000,2016-03-08 13:47:54.000000000,closed,0,Master
8,2016-03-07 15:58:02.000000000,2016-03-07 19:29:27.000000000,closed,0,Added :NOROOT to avoid warning in .s files created with vendor template
7,2016-03-03 20:28:45.000000000,2016-03-03 21:02:58.000000000,closed,0,Added license and contribution information to README
6,2016-03-02 18:57:13.000000000,2016-03-02 20:11:44.000000000,closed,1,Just a test
5,2016-03-02 15:44:15.000000000,2016-03-02 18:05:21.000000000,closed,0,How2Doc.txt: fix typos
4,2016-03-02 14:38:00.000000000,2016-07-12 18:29:06.000000000,closed,9,"CORE: _FLD2VAL() macro, brackets around passed parameter 'value'"
3,2016-03-02 14:29:20.000000000,2016-07-12 18:30:51.000000000,closed,1,"CORE: _VAL2FLD macro, passed parameter 'value' should be cast to uint32_t"
2,2016-02-27 15:14:23.000000000,2016-04-08 11:33:35.000000000,closed,3,RTOS: There are no benefits in having negative priorities
1,2016-02-27 14:56:01.000000000,2016-04-08 11:32:23.000000000,closed,14,RTOS: The new wide priority range leads to implementation inefficiencies
