lw $t6, 20($zero)
lw $t7, 20($zero)   #0000ec5b
nop
addu $t5, $t6, $t7,
addiu $v0, $t5, 0,
jr $zero



comment: diff registers
