
006LED_Btn_ISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000667c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  0800680c  0800680c  0001680c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069ec  080069ec  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080069ec  080069ec  000169ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069f4  080069f4  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069f4  080069f4  000169f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069f8  080069f8  000169f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080069fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          00014424  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014440  20014440  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000126b5  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a12  00000000  00000000  00032701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001140  00000000  00000000  00035118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fd8  00000000  00000000  00036258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002375a  00000000  00000000  00037230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001319f  00000000  00000000  0005a98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6cd5  00000000  00000000  0006db29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001447fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047a4  00000000  00000000  00144850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067f4 	.word	0x080067f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	080067f4 	.word	0x080067f4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e6c 	.word	0x20012e6c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fc3f 	bl	8000df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f877 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f8df 	bl	8000738 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the CYCCNT counter.
  DWT_CTRL |= ( 1 << 0);
 800057a:	4b2e      	ldr	r3, [pc, #184]	; (8000634 <main+0xcc>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a2d      	ldr	r2, [pc, #180]	; (8000634 <main+0xcc>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(250000);
 8000586:	482c      	ldr	r0, [pc, #176]	; (8000638 <main+0xd0>)
 8000588:	f003 fdee 	bl	8004168 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 800058c:	f003 fb5a 	bl	8003c44 <SEGGER_SYSVIEW_Conf>

 // SEGGER_SYSVIEW_Start();

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 3, &ledg_task_handle);
 8000590:	4b2a      	ldr	r3, [pc, #168]	; (800063c <main+0xd4>)
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	2303      	movs	r3, #3
 8000596:	9300      	str	r3, [sp, #0]
 8000598:	2300      	movs	r3, #0
 800059a:	22c8      	movs	r2, #200	; 0xc8
 800059c:	4928      	ldr	r1, [pc, #160]	; (8000640 <main+0xd8>)
 800059e:	4829      	ldr	r0, [pc, #164]	; (8000644 <main+0xdc>)
 80005a0:	f001 ff56 	bl	8002450 <xTaskCreate>
 80005a4:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d00a      	beq.n	80005c2 <main+0x5a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005b0:	f383 8811 	msr	BASEPRI, r3
 80005b4:	f3bf 8f6f 	isb	sy
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005be:	bf00      	nop
 80005c0:	e7fe      	b.n	80005c0 <main+0x58>

  next_task_handle = ledg_task_handle;
 80005c2:	4b1e      	ldr	r3, [pc, #120]	; (800063c <main+0xd4>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a20      	ldr	r2, [pc, #128]	; (8000648 <main+0xe0>)
 80005c8:	6013      	str	r3, [r2, #0]

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 2, &ledr_task_handle);
 80005ca:	4b20      	ldr	r3, [pc, #128]	; (800064c <main+0xe4>)
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2302      	movs	r3, #2
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2300      	movs	r3, #0
 80005d4:	22c8      	movs	r2, #200	; 0xc8
 80005d6:	491e      	ldr	r1, [pc, #120]	; (8000650 <main+0xe8>)
 80005d8:	481e      	ldr	r0, [pc, #120]	; (8000654 <main+0xec>)
 80005da:	f001 ff39 	bl	8002450 <xTaskCreate>
 80005de:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d00a      	beq.n	80005fc <main+0x94>
        __asm volatile
 80005e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005ea:	f383 8811 	msr	BASEPRI, r3
 80005ee:	f3bf 8f6f 	isb	sy
 80005f2:	f3bf 8f4f 	dsb	sy
 80005f6:	607b      	str	r3, [r7, #4]
    }
 80005f8:	bf00      	nop
 80005fa:	e7fe      	b.n	80005fa <main+0x92>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 1, &ledo_task_handle);
 80005fc:	4b16      	ldr	r3, [pc, #88]	; (8000658 <main+0xf0>)
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	2301      	movs	r3, #1
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2300      	movs	r3, #0
 8000606:	22c8      	movs	r2, #200	; 0xc8
 8000608:	4914      	ldr	r1, [pc, #80]	; (800065c <main+0xf4>)
 800060a:	4815      	ldr	r0, [pc, #84]	; (8000660 <main+0xf8>)
 800060c:	f001 ff20 	bl	8002450 <xTaskCreate>
 8000610:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2b01      	cmp	r3, #1
 8000616:	d00a      	beq.n	800062e <main+0xc6>
        __asm volatile
 8000618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800061c:	f383 8811 	msr	BASEPRI, r3
 8000620:	f3bf 8f6f 	isb	sy
 8000624:	f3bf 8f4f 	dsb	sy
 8000628:	603b      	str	r3, [r7, #0]
    }
 800062a:	bf00      	nop
 800062c:	e7fe      	b.n	800062c <main+0xc4>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 800062e:	f002 f91d 	bl	800286c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000632:	e7fe      	b.n	8000632 <main+0xca>
 8000634:	e0001000 	.word	0xe0001000
 8000638:	0003d090 	.word	0x0003d090
 800063c:	20000038 	.word	0x20000038
 8000640:	0800680c 	.word	0x0800680c
 8000644:	08000a5d 	.word	0x08000a5d
 8000648:	20000044 	.word	0x20000044
 800064c:	20000040 	.word	0x20000040
 8000650:	0800681c 	.word	0x0800681c
 8000654:	08000b3d 	.word	0x08000b3d
 8000658:	2000003c 	.word	0x2000003c
 800065c:	0800682c 	.word	0x0800682c
 8000660:	08000acd 	.word	0x08000acd

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	; 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0320 	add.w	r3, r7, #32
 800066e:	2230      	movs	r2, #48	; 0x30
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f006 f8b6 	bl	80067e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	4b28      	ldr	r3, [pc, #160]	; (8000730 <SystemClock_Config+0xcc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	4a27      	ldr	r2, [pc, #156]	; (8000730 <SystemClock_Config+0xcc>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	; 0x40
 8000698:	4b25      	ldr	r3, [pc, #148]	; (8000730 <SystemClock_Config+0xcc>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a4:	2300      	movs	r3, #0
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <SystemClock_Config+0xd0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a21      	ldr	r2, [pc, #132]	; (8000734 <SystemClock_Config+0xd0>)
 80006ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	4b1f      	ldr	r3, [pc, #124]	; (8000734 <SystemClock_Config+0xd0>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c0:	2302      	movs	r3, #2
 80006c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c4:	2301      	movs	r3, #1
 80006c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c8:	2310      	movs	r3, #16
 80006ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006cc:	2302      	movs	r3, #2
 80006ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d0:	2300      	movs	r3, #0
 80006d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d4:	2308      	movs	r3, #8
 80006d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006d8:	23a8      	movs	r3, #168	; 0xa8
 80006da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006dc:	2302      	movs	r3, #2
 80006de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006e0:	2307      	movs	r3, #7
 80006e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 0320 	add.w	r3, r7, #32
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fe99 	bl	8001420 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f4:	f000 fa6a 	bl	8000bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000704:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000708:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000710:	f107 030c 	add.w	r3, r7, #12
 8000714:	2105      	movs	r1, #5
 8000716:	4618      	mov	r0, r3
 8000718:	f001 f8fa 	bl	8001910 <HAL_RCC_ClockConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000722:	f000 fa53 	bl	8000bcc <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3750      	adds	r7, #80	; 0x50
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	; 0x30
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	4ba6      	ldr	r3, [pc, #664]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4aa5      	ldr	r2, [pc, #660]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000758:	f043 0310 	orr.w	r3, r3, #16
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4ba3      	ldr	r3, [pc, #652]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0310 	and.w	r3, r3, #16
 8000766:	61bb      	str	r3, [r7, #24]
 8000768:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	4b9f      	ldr	r3, [pc, #636]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a9e      	ldr	r2, [pc, #632]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b9c      	ldr	r3, [pc, #624]	; (80009ec <MX_GPIO_Init+0x2b4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	4b98      	ldr	r3, [pc, #608]	; (80009ec <MX_GPIO_Init+0x2b4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a97      	ldr	r2, [pc, #604]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b95      	ldr	r3, [pc, #596]	; (80009ec <MX_GPIO_Init+0x2b4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b91      	ldr	r3, [pc, #580]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a90      	ldr	r2, [pc, #576]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b8e      	ldr	r3, [pc, #568]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b8a      	ldr	r3, [pc, #552]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a89      	ldr	r2, [pc, #548]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b87      	ldr	r3, [pc, #540]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b83      	ldr	r3, [pc, #524]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a82      	ldr	r2, [pc, #520]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007e4:	f043 0308 	orr.w	r3, r3, #8
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b80      	ldr	r3, [pc, #512]	; (80009ec <MX_GPIO_Init+0x2b4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0308 	and.w	r3, r3, #8
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2108      	movs	r1, #8
 80007fa:	487d      	ldr	r0, [pc, #500]	; (80009f0 <MX_GPIO_Init+0x2b8>)
 80007fc:	f000 fdb8 	bl	8001370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2101      	movs	r1, #1
 8000804:	487b      	ldr	r0, [pc, #492]	; (80009f4 <MX_GPIO_Init+0x2bc>)
 8000806:	f000 fdb3 	bl	8001370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800080a:	2200      	movs	r2, #0
 800080c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000810:	4879      	ldr	r0, [pc, #484]	; (80009f8 <MX_GPIO_Init+0x2c0>)
 8000812:	f000 fdad 	bl	8001370 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000816:	2308      	movs	r3, #8
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4870      	ldr	r0, [pc, #448]	; (80009f0 <MX_GPIO_Init+0x2b8>)
 800082e:	f000 fc03 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	486a      	ldr	r0, [pc, #424]	; (80009f4 <MX_GPIO_Init+0x2bc>)
 800084a:	f000 fbf5 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800084e:	2308      	movs	r3, #8
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800085e:	2305      	movs	r3, #5
 8000860:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	4862      	ldr	r0, [pc, #392]	; (80009f4 <MX_GPIO_Init+0x2bc>)
 800086a:	f000 fbe5 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800086e:	2301      	movs	r3, #1
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000872:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	485e      	ldr	r0, [pc, #376]	; (80009fc <MX_GPIO_Init+0x2c4>)
 8000884:	f000 fbd8 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000888:	2310      	movs	r3, #16
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000898:	2306      	movs	r3, #6
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4856      	ldr	r0, [pc, #344]	; (80009fc <MX_GPIO_Init+0x2c4>)
 80008a4:	f000 fbc8 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008a8:	23e0      	movs	r3, #224	; 0xe0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	2300      	movs	r3, #0
 80008b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008b8:	2305      	movs	r3, #5
 80008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008bc:	f107 031c 	add.w	r3, r7, #28
 80008c0:	4619      	mov	r1, r3
 80008c2:	484e      	ldr	r0, [pc, #312]	; (80009fc <MX_GPIO_Init+0x2c4>)
 80008c4:	f000 fbb8 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008c8:	2304      	movs	r3, #4
 80008ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008d4:	f107 031c 	add.w	r3, r7, #28
 80008d8:	4619      	mov	r1, r3
 80008da:	4849      	ldr	r0, [pc, #292]	; (8000a00 <MX_GPIO_Init+0x2c8>)
 80008dc:	f000 fbac 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f2:	2305      	movs	r3, #5
 80008f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	4840      	ldr	r0, [pc, #256]	; (8000a00 <MX_GPIO_Init+0x2c8>)
 80008fe:	f000 fb9b 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000902:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000906:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4837      	ldr	r0, [pc, #220]	; (80009f8 <MX_GPIO_Init+0x2c0>)
 800091c:	f000 fb8c 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000920:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000926:	2302      	movs	r3, #2
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000932:	2306      	movs	r3, #6
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	482d      	ldr	r0, [pc, #180]	; (80009f4 <MX_GPIO_Init+0x2bc>)
 800093e:	f000 fb7b 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	4829      	ldr	r0, [pc, #164]	; (80009fc <MX_GPIO_Init+0x2c4>)
 8000958:	f000 fb6e 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800095c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096a:	2300      	movs	r3, #0
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800096e:	230a      	movs	r3, #10
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	4820      	ldr	r0, [pc, #128]	; (80009fc <MX_GPIO_Init+0x2c4>)
 800097a:	f000 fb5d 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800097e:	2320      	movs	r3, #32
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4819      	ldr	r0, [pc, #100]	; (80009f8 <MX_GPIO_Init+0x2c0>)
 8000992:	f000 fb51 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000996:	f44f 7310 	mov.w	r3, #576	; 0x240
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800099c:	2312      	movs	r3, #18
 800099e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009a8:	2304      	movs	r3, #4
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	4619      	mov	r1, r3
 80009b2:	4813      	ldr	r0, [pc, #76]	; (8000a00 <MX_GPIO_Init+0x2c8>)
 80009b4:	f000 fb40 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009b8:	2302      	movs	r3, #2
 80009ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009bc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009c6:	f107 031c 	add.w	r3, r7, #28
 80009ca:	4619      	mov	r1, r3
 80009cc:	4808      	ldr	r0, [pc, #32]	; (80009f0 <MX_GPIO_Init+0x2b8>)
 80009ce:	f000 fb33 	bl	8001038 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2106      	movs	r1, #6
 80009d6:	2006      	movs	r0, #6
 80009d8:	f000 fb04 	bl	8000fe4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009dc:	2006      	movs	r0, #6
 80009de:	f000 fb1d 	bl	800101c <HAL_NVIC_EnableIRQ>

}
 80009e2:	bf00      	nop
 80009e4:	3730      	adds	r7, #48	; 0x30
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40021000 	.word	0x40021000
 80009f4:	40020800 	.word	0x40020800
 80009f8:	40020c00 	.word	0x40020c00
 80009fc:	40020000 	.word	0x40020000
 8000a00:	40020400 	.word	0x40020400

08000a04 <button_interrupt_handler>:

/* USER CODE BEGIN 4 */

void button_interrupt_handler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af02      	add	r7, sp, #8
	BaseType_t pxHigherPriorityTaskWoken;
	pxHigherPriorityTaskWoken = pdFALSE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	607b      	str	r3, [r7, #4]

	traceISR_ENTER();
 8000a0e:	f005 fb61 	bl	80060d4 <SEGGER_SYSVIEW_RecordEnterISR>
	xTaskNotifyFromISR(next_task_handle, 0, eNoAction, &pxHigherPriorityTaskWoken);
 8000a12:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <button_interrupt_handler+0x50>)
 8000a14:	6818      	ldr	r0, [r3, #0]
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	9301      	str	r3, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2300      	movs	r3, #0
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	f002 fa9e 	bl	8002f64 <xTaskGenericNotifyFromISR>

	/* once the ISR exits, the below macro makes higher priority tasK which got unblocked to resume on the CPU*/
	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d00a      	beq.n	8000a44 <button_interrupt_handler+0x40>
 8000a2e:	f005 fbaf 	bl	8006190 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8000a32:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <button_interrupt_handler+0x54>)
 8000a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	f3bf 8f4f 	dsb	sy
 8000a3e:	f3bf 8f6f 	isb	sy
 8000a42:	e001      	b.n	8000a48 <button_interrupt_handler+0x44>
 8000a44:	f005 fb88 	bl	8006158 <SEGGER_SYSVIEW_RecordExitISR>
	traceISR_EXIT();
 8000a48:	f005 fb86 	bl	8006158 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000044 	.word	0x20000044
 8000a58:	e000ed04 	.word	0xe000ed04

08000a5c <led_green_handler>:

static void led_green_handler(void* parameters)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af02      	add	r7, sp, #8
 8000a62:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED!!");
 8000a64:	4814      	ldr	r0, [pc, #80]	; (8000ab8 <led_green_handler+0x5c>)
 8000a66:	f005 fddd 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a6e:	4813      	ldr	r0, [pc, #76]	; (8000abc <led_green_handler+0x60>)
 8000a70:	f000 fc97 	bl	80013a2 <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0,0,NULL, pdMS_TO_TICKS(1000));
 8000a74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2000      	movs	r0, #0
 8000a82:	f002 f9e7 	bl	8002e54 <xTaskGenericNotifyWait>
 8000a86:	60f8      	str	r0, [r7, #12]
		if (status == pdTRUE)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d1ea      	bne.n	8000a64 <led_green_handler+0x8>
		{
			portENTER_CRITICAL();
 8000a8e:	f002 fda1 	bl	80035d4 <vPortEnterCritical>
			next_task_handle = ledo_task_handle;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <led_green_handler+0x64>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <led_green_handler+0x68>)
 8000a98:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_GREEN_PIN, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aa0:	4806      	ldr	r0, [pc, #24]	; (8000abc <led_green_handler+0x60>)
 8000aa2:	f000 fc65 	bl	8001370 <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Delete green task!!");
 8000aa6:	4808      	ldr	r0, [pc, #32]	; (8000ac8 <led_green_handler+0x6c>)
 8000aa8:	f005 fdbc 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000aac:	f002 fdc2 	bl	8003634 <vPortExitCritical>
			vTaskDelete(NULL);
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f001 fe31 	bl	8002718 <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED!!");
 8000ab6:	e7d5      	b.n	8000a64 <led_green_handler+0x8>
 8000ab8:	0800683c 	.word	0x0800683c
 8000abc:	40020c00 	.word	0x40020c00
 8000ac0:	2000003c 	.word	0x2000003c
 8000ac4:	20000044 	.word	0x20000044
 8000ac8:	08006854 	.word	0x08006854

08000acc <led_orange_handler>:
	}

}

static void led_orange_handler(void* parameters)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af02      	add	r7, sp, #8
 8000ad2:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling ORANGE LED!!");
 8000ad4:	4814      	ldr	r0, [pc, #80]	; (8000b28 <led_orange_handler+0x5c>)
 8000ad6:	f005 fda5 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000ada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ade:	4813      	ldr	r0, [pc, #76]	; (8000b2c <led_orange_handler+0x60>)
 8000ae0:	f000 fc5f 	bl	80013a2 <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0,0,NULL, pdMS_TO_TICKS(800));
 8000ae4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000ae8:	9300      	str	r3, [sp, #0]
 8000aea:	2300      	movs	r3, #0
 8000aec:	2200      	movs	r2, #0
 8000aee:	2100      	movs	r1, #0
 8000af0:	2000      	movs	r0, #0
 8000af2:	f002 f9af 	bl	8002e54 <xTaskGenericNotifyWait>
 8000af6:	60f8      	str	r0, [r7, #12]
		if (status == pdTRUE)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d1ea      	bne.n	8000ad4 <led_orange_handler+0x8>
		{
			portENTER_CRITICAL();
 8000afe:	f002 fd69 	bl	80035d4 <vPortEnterCritical>
			next_task_handle = ledr_task_handle;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <led_orange_handler+0x64>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a0b      	ldr	r2, [pc, #44]	; (8000b34 <led_orange_handler+0x68>)
 8000b08:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_ORANGE_PIN, GPIO_PIN_SET);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b10:	4806      	ldr	r0, [pc, #24]	; (8000b2c <led_orange_handler+0x60>)
 8000b12:	f000 fc2d 	bl	8001370 <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Delete orange task!!");
 8000b16:	4808      	ldr	r0, [pc, #32]	; (8000b38 <led_orange_handler+0x6c>)
 8000b18:	f005 fd84 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000b1c:	f002 fd8a 	bl	8003634 <vPortExitCritical>
			vTaskDelete(NULL);
 8000b20:	2000      	movs	r0, #0
 8000b22:	f001 fdf9 	bl	8002718 <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling ORANGE LED!!");
 8000b26:	e7d5      	b.n	8000ad4 <led_orange_handler+0x8>
 8000b28:	08006868 	.word	0x08006868
 8000b2c:	40020c00 	.word	0x40020c00
 8000b30:	20000040 	.word	0x20000040
 8000b34:	20000044 	.word	0x20000044
 8000b38:	08006880 	.word	0x08006880

08000b3c <led_red_handler>:
		}
	}
}

static void led_red_handler(void* parameters)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af02      	add	r7, sp, #8
 8000b42:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling RED LED!!");
 8000b44:	4814      	ldr	r0, [pc, #80]	; (8000b98 <led_red_handler+0x5c>)
 8000b46:	f005 fd6d 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000b4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4e:	4813      	ldr	r0, [pc, #76]	; (8000b9c <led_red_handler+0x60>)
 8000b50:	f000 fc27 	bl	80013a2 <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0,0,NULL, pdMS_TO_TICKS(400));
 8000b54:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2000      	movs	r0, #0
 8000b62:	f002 f977 	bl	8002e54 <xTaskGenericNotifyWait>
 8000b66:	60f8      	str	r0, [r7, #12]
		if (status == pdTRUE)
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d1ea      	bne.n	8000b44 <led_red_handler+0x8>
		{
			portENTER_CRITICAL();
 8000b6e:	f002 fd31 	bl	80035d4 <vPortEnterCritical>
			next_task_handle = NULL;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <led_red_handler+0x64>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, LED_RED_PIN, GPIO_PIN_SET);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b7e:	4807      	ldr	r0, [pc, #28]	; (8000b9c <led_red_handler+0x60>)
 8000b80:	f000 fbf6 	bl	8001370 <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Delete red task and button task!!");
 8000b84:	4807      	ldr	r0, [pc, #28]	; (8000ba4 <led_red_handler+0x68>)
 8000b86:	f005 fd4d 	bl	8006624 <SEGGER_SYSVIEW_PrintfTarget>
			portEXIT_CRITICAL();
 8000b8a:	f002 fd53 	bl	8003634 <vPortExitCritical>
			vTaskDelete(NULL);
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f001 fdc2 	bl	8002718 <vTaskDelete>
		SEGGER_SYSVIEW_PrintfTarget("Toggling RED LED!!");
 8000b94:	e7d6      	b.n	8000b44 <led_red_handler+0x8>
 8000b96:	bf00      	nop
 8000b98:	08006898 	.word	0x08006898
 8000b9c:	40020c00 	.word	0x40020c00
 8000ba0:	20000044 	.word	0x20000044
 8000ba4:	080068ac 	.word	0x080068ac

08000ba8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d101      	bne.n	8000bbe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000bba:	f000 f93b 	bl	8000e34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40001000 	.word	0x40001000

08000bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <HAL_MspInit+0x4c>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bea:	4a0f      	ldr	r2, [pc, #60]	; (8000c28 <HAL_MspInit+0x4c>)
 8000bec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bf2:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <HAL_MspInit+0x4c>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <HAL_MspInit+0x4c>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c06:	4a08      	ldr	r2, [pc, #32]	; (8000c28 <HAL_MspInit+0x4c>)
 8000c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_MspInit+0x4c>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000c1a:	f002 fc5d 	bl	80034d8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40023800 	.word	0x40023800

08000c2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08e      	sub	sp, #56	; 0x38
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c34:	2300      	movs	r3, #0
 8000c36:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <HAL_InitTick+0xe4>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	4a32      	ldr	r2, [pc, #200]	; (8000d10 <HAL_InitTick+0xe4>)
 8000c46:	f043 0310 	orr.w	r3, r3, #16
 8000c4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4c:	4b30      	ldr	r3, [pc, #192]	; (8000d10 <HAL_InitTick+0xe4>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	f003 0310 	and.w	r3, r3, #16
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c58:	f107 0210 	add.w	r2, r7, #16
 8000c5c:	f107 0314 	add.w	r3, r7, #20
 8000c60:	4611      	mov	r1, r2
 8000c62:	4618      	mov	r0, r3
 8000c64:	f001 f860 	bl	8001d28 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d103      	bne.n	8000c7a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c72:	f001 f845 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 8000c76:	6378      	str	r0, [r7, #52]	; 0x34
 8000c78:	e004      	b.n	8000c84 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c7a:	f001 f841 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c86:	4a23      	ldr	r2, [pc, #140]	; (8000d14 <HAL_InitTick+0xe8>)
 8000c88:	fba2 2303 	umull	r2, r3, r2, r3
 8000c8c:	0c9b      	lsrs	r3, r3, #18
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c92:	4b21      	ldr	r3, [pc, #132]	; (8000d18 <HAL_InitTick+0xec>)
 8000c94:	4a21      	ldr	r2, [pc, #132]	; (8000d1c <HAL_InitTick+0xf0>)
 8000c96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c98:	4b1f      	ldr	r3, [pc, #124]	; (8000d18 <HAL_InitTick+0xec>)
 8000c9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c9e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ca0:	4a1d      	ldr	r2, [pc, #116]	; (8000d18 <HAL_InitTick+0xec>)
 8000ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ca4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ca6:	4b1c      	ldr	r3, [pc, #112]	; (8000d18 <HAL_InitTick+0xec>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cac:	4b1a      	ldr	r3, [pc, #104]	; (8000d18 <HAL_InitTick+0xec>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb2:	4b19      	ldr	r3, [pc, #100]	; (8000d18 <HAL_InitTick+0xec>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cb8:	4817      	ldr	r0, [pc, #92]	; (8000d18 <HAL_InitTick+0xec>)
 8000cba:	f001 f867 	bl	8001d8c <HAL_TIM_Base_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000cc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d11b      	bne.n	8000d04 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ccc:	4812      	ldr	r0, [pc, #72]	; (8000d18 <HAL_InitTick+0xec>)
 8000cce:	f001 f8b7 	bl	8001e40 <HAL_TIM_Base_Start_IT>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000cd8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d111      	bne.n	8000d04 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ce0:	2036      	movs	r0, #54	; 0x36
 8000ce2:	f000 f99b 	bl	800101c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2b0f      	cmp	r3, #15
 8000cea:	d808      	bhi.n	8000cfe <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cec:	2200      	movs	r2, #0
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	2036      	movs	r0, #54	; 0x36
 8000cf2:	f000 f977 	bl	8000fe4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <HAL_InitTick+0xf4>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6013      	str	r3, [r2, #0]
 8000cfc:	e002      	b.n	8000d04 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d04:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3738      	adds	r7, #56	; 0x38
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40023800 	.word	0x40023800
 8000d14:	431bde83 	.word	0x431bde83
 8000d18:	20000048 	.word	0x20000048
 8000d1c:	40001000 	.word	0x40001000
 8000d20:	20000004 	.word	0x20000004

08000d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <NMI_Handler+0x4>

08000d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <HardFault_Handler+0x4>

08000d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d34:	e7fe      	b.n	8000d34 <MemManage_Handler+0x4>

08000d36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d36:	b480      	push	{r7}
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d3a:	e7fe      	b.n	8000d3a <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d42:	b480      	push	{r7}
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	button_interrupt_handler();
 8000d54:	f7ff fe56 	bl	8000a04 <button_interrupt_handler>

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f000 fb3d 	bl	80013d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d68:	4802      	ldr	r0, [pc, #8]	; (8000d74 <TIM6_DAC_IRQHandler+0x10>)
 8000d6a:	f001 f8d9 	bl	8001f20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000048 	.word	0x20000048

08000d78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <SystemInit+0x20>)
 8000d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d82:	4a05      	ldr	r2, [pc, #20]	; (8000d98 <SystemInit+0x20>)
 8000d84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dd4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000da2:	490e      	ldr	r1, [pc, #56]	; (8000ddc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000da4:	4a0e      	ldr	r2, [pc, #56]	; (8000de0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a0b      	ldr	r2, [pc, #44]	; (8000de4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000db8:	4c0b      	ldr	r4, [pc, #44]	; (8000de8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dc6:	f7ff ffd7 	bl	8000d78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dca:	f005 fcc9 	bl	8006760 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dce:	f7ff fbcb 	bl	8000568 <main>
  bx  lr    
 8000dd2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ddc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000de0:	080069fc 	.word	0x080069fc
  ldr r2, =_sbss
 8000de4:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000de8:	20014440 	.word	0x20014440

08000dec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dec:	e7fe      	b.n	8000dec <ADC_IRQHandler>
	...

08000df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0d      	ldr	r2, [pc, #52]	; (8000e30 <HAL_Init+0x40>)
 8000dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <HAL_Init+0x40>)
 8000e06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e0c:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <HAL_Init+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <HAL_Init+0x40>)
 8000e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e18:	2003      	movs	r0, #3
 8000e1a:	f000 f8d8 	bl	8000fce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f7ff ff04 	bl	8000c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e24:	f7ff feda 	bl	8000bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023c00 	.word	0x40023c00

08000e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_IncTick+0x20>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <HAL_IncTick+0x24>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4413      	add	r3, r2
 8000e44:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <HAL_IncTick+0x24>)
 8000e46:	6013      	str	r3, [r2, #0]
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000008 	.word	0x20000008
 8000e58:	20000090 	.word	0x20000090

08000e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e60:	4b03      	ldr	r3, [pc, #12]	; (8000e70 <HAL_GetTick+0x14>)
 8000e62:	681b      	ldr	r3, [r3, #0]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	20000090 	.word	0x20000090

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	db0b      	blt.n	8000f02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	f003 021f 	and.w	r2, r3, #31
 8000ef0:	4907      	ldr	r1, [pc, #28]	; (8000f10 <__NVIC_EnableIRQ+0x38>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	095b      	lsrs	r3, r3, #5
 8000ef8:	2001      	movs	r0, #1
 8000efa:	fa00 f202 	lsl.w	r2, r0, r2
 8000efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000e100 	.word	0xe000e100

08000f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db0a      	blt.n	8000f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	490c      	ldr	r1, [pc, #48]	; (8000f60 <__NVIC_SetPriority+0x4c>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	0112      	lsls	r2, r2, #4
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	440b      	add	r3, r1
 8000f38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f3c:	e00a      	b.n	8000f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4908      	ldr	r1, [pc, #32]	; (8000f64 <__NVIC_SetPriority+0x50>)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	3b04      	subs	r3, #4
 8000f4c:	0112      	lsls	r2, r2, #4
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	440b      	add	r3, r1
 8000f52:	761a      	strb	r2, [r3, #24]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	e000e100 	.word	0xe000e100
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	f1c3 0307 	rsb	r3, r3, #7
 8000f82:	2b04      	cmp	r3, #4
 8000f84:	bf28      	it	cs
 8000f86:	2304      	movcs	r3, #4
 8000f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	2b06      	cmp	r3, #6
 8000f90:	d902      	bls.n	8000f98 <NVIC_EncodePriority+0x30>
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	3b03      	subs	r3, #3
 8000f96:	e000      	b.n	8000f9a <NVIC_EncodePriority+0x32>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43da      	mvns	r2, r3
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	401a      	ands	r2, r3
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fba:	43d9      	mvns	r1, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	4313      	orrs	r3, r2
         );
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3724      	adds	r7, #36	; 0x24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ff4c 	bl	8000e74 <__NVIC_SetPriorityGrouping>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff6:	f7ff ff61 	bl	8000ebc <__NVIC_GetPriorityGrouping>
 8000ffa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	6978      	ldr	r0, [r7, #20]
 8001002:	f7ff ffb1 	bl	8000f68 <NVIC_EncodePriority>
 8001006:	4602      	mov	r2, r0
 8001008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ff80 	bl	8000f14 <__NVIC_SetPriority>
}
 8001014:	bf00      	nop
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff54 	bl	8000ed8 <__NVIC_EnableIRQ>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	; 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	e16b      	b.n	800132c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001054:	2201      	movs	r2, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	429a      	cmp	r2, r3
 800106e:	f040 815a 	bne.w	8001326 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b01      	cmp	r3, #1
 800107c:	d005      	beq.n	800108a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001086:	2b02      	cmp	r3, #2
 8001088:	d130      	bne.n	80010ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68da      	ldr	r2, [r3, #12]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c0:	2201      	movs	r2, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	f003 0201 	and.w	r2, r3, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d017      	beq.n	8001128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	69b9      	ldr	r1, [r7, #24]
 8001178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0203 	and.w	r2, r3, #3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80b4 	beq.w	8001326 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b60      	ldr	r3, [pc, #384]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a5f      	ldr	r2, [pc, #380]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
 80011ce:	4b5d      	ldr	r3, [pc, #372]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011da:	4a5b      	ldr	r2, [pc, #364]	; (8001348 <HAL_GPIO_Init+0x310>)
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	3302      	adds	r3, #2
 80011e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a52      	ldr	r2, [pc, #328]	; (800134c <HAL_GPIO_Init+0x314>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d02b      	beq.n	800125e <HAL_GPIO_Init+0x226>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a51      	ldr	r2, [pc, #324]	; (8001350 <HAL_GPIO_Init+0x318>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d025      	beq.n	800125a <HAL_GPIO_Init+0x222>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a50      	ldr	r2, [pc, #320]	; (8001354 <HAL_GPIO_Init+0x31c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d01f      	beq.n	8001256 <HAL_GPIO_Init+0x21e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4f      	ldr	r2, [pc, #316]	; (8001358 <HAL_GPIO_Init+0x320>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d019      	beq.n	8001252 <HAL_GPIO_Init+0x21a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a4e      	ldr	r2, [pc, #312]	; (800135c <HAL_GPIO_Init+0x324>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d013      	beq.n	800124e <HAL_GPIO_Init+0x216>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a4d      	ldr	r2, [pc, #308]	; (8001360 <HAL_GPIO_Init+0x328>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00d      	beq.n	800124a <HAL_GPIO_Init+0x212>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a4c      	ldr	r2, [pc, #304]	; (8001364 <HAL_GPIO_Init+0x32c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <HAL_GPIO_Init+0x20e>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4b      	ldr	r2, [pc, #300]	; (8001368 <HAL_GPIO_Init+0x330>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d101      	bne.n	8001242 <HAL_GPIO_Init+0x20a>
 800123e:	2307      	movs	r3, #7
 8001240:	e00e      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001242:	2308      	movs	r3, #8
 8001244:	e00c      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001246:	2306      	movs	r3, #6
 8001248:	e00a      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800124a:	2305      	movs	r3, #5
 800124c:	e008      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800124e:	2304      	movs	r3, #4
 8001250:	e006      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001252:	2303      	movs	r3, #3
 8001254:	e004      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001256:	2302      	movs	r3, #2
 8001258:	e002      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800125a:	2301      	movs	r3, #1
 800125c:	e000      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800125e:	2300      	movs	r3, #0
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	f002 0203 	and.w	r2, r2, #3
 8001266:	0092      	lsls	r2, r2, #2
 8001268:	4093      	lsls	r3, r2
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4313      	orrs	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001270:	4935      	ldr	r1, [pc, #212]	; (8001348 <HAL_GPIO_Init+0x310>)
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	3302      	adds	r3, #2
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800127e:	4b3b      	ldr	r3, [pc, #236]	; (800136c <HAL_GPIO_Init+0x334>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012a2:	4a32      	ldr	r2, [pc, #200]	; (800136c <HAL_GPIO_Init+0x334>)
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012a8:	4b30      	ldr	r3, [pc, #192]	; (800136c <HAL_GPIO_Init+0x334>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012cc:	4a27      	ldr	r2, [pc, #156]	; (800136c <HAL_GPIO_Init+0x334>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_GPIO_Init+0x334>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012f6:	4a1d      	ldr	r2, [pc, #116]	; (800136c <HAL_GPIO_Init+0x334>)
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012fc:	4b1b      	ldr	r3, [pc, #108]	; (800136c <HAL_GPIO_Init+0x334>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d003      	beq.n	8001320 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001320:	4a12      	ldr	r2, [pc, #72]	; (800136c <HAL_GPIO_Init+0x334>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3301      	adds	r3, #1
 800132a:	61fb      	str	r3, [r7, #28]
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	2b0f      	cmp	r3, #15
 8001330:	f67f ae90 	bls.w	8001054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800
 8001348:	40013800 	.word	0x40013800
 800134c:	40020000 	.word	0x40020000
 8001350:	40020400 	.word	0x40020400
 8001354:	40020800 	.word	0x40020800
 8001358:	40020c00 	.word	0x40020c00
 800135c:	40021000 	.word	0x40021000
 8001360:	40021400 	.word	0x40021400
 8001364:	40021800 	.word	0x40021800
 8001368:	40021c00 	.word	0x40021c00
 800136c:	40013c00 	.word	0x40013c00

08001370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
 800137c:	4613      	mov	r3, r2
 800137e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001380:	787b      	ldrb	r3, [r7, #1]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800138c:	e003      	b.n	8001396 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	041a      	lsls	r2, r3, #16
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	619a      	str	r2, [r3, #24]
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013b4:	887a      	ldrh	r2, [r7, #2]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4013      	ands	r3, r2
 80013ba:	041a      	lsls	r2, r3, #16
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43d9      	mvns	r1, r3
 80013c0:	887b      	ldrh	r3, [r7, #2]
 80013c2:	400b      	ands	r3, r1
 80013c4:	431a      	orrs	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	619a      	str	r2, [r3, #24]
}
 80013ca:	bf00      	nop
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
	...

080013d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80013e2:	4b08      	ldr	r3, [pc, #32]	; (8001404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013e4:	695a      	ldr	r2, [r3, #20]
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	4013      	ands	r3, r2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d006      	beq.n	80013fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013ee:	4a05      	ldr	r2, [pc, #20]	; (8001404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013f0:	88fb      	ldrh	r3, [r7, #6]
 80013f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 f806 	bl	8001408 <HAL_GPIO_EXTI_Callback>
  }
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40013c00 	.word	0x40013c00

08001408 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d101      	bne.n	8001432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e267      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d075      	beq.n	800152a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800143e:	4b88      	ldr	r3, [pc, #544]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	2b04      	cmp	r3, #4
 8001448:	d00c      	beq.n	8001464 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800144a:	4b85      	ldr	r3, [pc, #532]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001452:	2b08      	cmp	r3, #8
 8001454:	d112      	bne.n	800147c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001456:	4b82      	ldr	r3, [pc, #520]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800145e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001462:	d10b      	bne.n	800147c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001464:	4b7e      	ldr	r3, [pc, #504]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d05b      	beq.n	8001528 <HAL_RCC_OscConfig+0x108>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d157      	bne.n	8001528 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e242      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001484:	d106      	bne.n	8001494 <HAL_RCC_OscConfig+0x74>
 8001486:	4b76      	ldr	r3, [pc, #472]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a75      	ldr	r2, [pc, #468]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800148c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	e01d      	b.n	80014d0 <HAL_RCC_OscConfig+0xb0>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800149c:	d10c      	bne.n	80014b8 <HAL_RCC_OscConfig+0x98>
 800149e:	4b70      	ldr	r3, [pc, #448]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a6f      	ldr	r2, [pc, #444]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e00b      	b.n	80014d0 <HAL_RCC_OscConfig+0xb0>
 80014b8:	4b69      	ldr	r3, [pc, #420]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a68      	ldr	r2, [pc, #416]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b66      	ldr	r3, [pc, #408]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a65      	ldr	r2, [pc, #404]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d013      	beq.n	8001500 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d8:	f7ff fcc0 	bl	8000e5c <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014e0:	f7ff fcbc 	bl	8000e5c <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b64      	cmp	r3, #100	; 0x64
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e207      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f2:	4b5b      	ldr	r3, [pc, #364]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0xc0>
 80014fe:	e014      	b.n	800152a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001500:	f7ff fcac 	bl	8000e5c <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001508:	f7ff fca8 	bl	8000e5c <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b64      	cmp	r3, #100	; 0x64
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e1f3      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800151a:	4b51      	ldr	r3, [pc, #324]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0xe8>
 8001526:	e000      	b.n	800152a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d063      	beq.n	80015fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001536:	4b4a      	ldr	r3, [pc, #296]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00b      	beq.n	800155a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001542:	4b47      	ldr	r3, [pc, #284]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800154a:	2b08      	cmp	r3, #8
 800154c:	d11c      	bne.n	8001588 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800154e:	4b44      	ldr	r3, [pc, #272]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d116      	bne.n	8001588 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800155a:	4b41      	ldr	r3, [pc, #260]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d005      	beq.n	8001572 <HAL_RCC_OscConfig+0x152>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d001      	beq.n	8001572 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e1c7      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001572:	4b3b      	ldr	r3, [pc, #236]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4937      	ldr	r1, [pc, #220]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001586:	e03a      	b.n	80015fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d020      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001590:	4b34      	ldr	r3, [pc, #208]	; (8001664 <HAL_RCC_OscConfig+0x244>)
 8001592:	2201      	movs	r2, #1
 8001594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001596:	f7ff fc61 	bl	8000e5c <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800159e:	f7ff fc5d 	bl	8000e5c <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e1a8      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b0:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f0      	beq.n	800159e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015bc:	4b28      	ldr	r3, [pc, #160]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4925      	ldr	r1, [pc, #148]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	600b      	str	r3, [r1, #0]
 80015d0:	e015      	b.n	80015fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015d2:	4b24      	ldr	r3, [pc, #144]	; (8001664 <HAL_RCC_OscConfig+0x244>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d8:	f7ff fc40 	bl	8000e5c <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e0:	f7ff fc3c 	bl	8000e5c <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e187      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015f2:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	2b00      	cmp	r3, #0
 8001608:	d036      	beq.n	8001678 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d016      	beq.n	8001640 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <HAL_RCC_OscConfig+0x248>)
 8001614:	2201      	movs	r2, #1
 8001616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001618:	f7ff fc20 	bl	8000e5c <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001620:	f7ff fc1c 	bl	8000e5c <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e167      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0x200>
 800163e:	e01b      	b.n	8001678 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_RCC_OscConfig+0x248>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001646:	f7ff fc09 	bl	8000e5c <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164c:	e00e      	b.n	800166c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800164e:	f7ff fc05 	bl	8000e5c <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d907      	bls.n	800166c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e150      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
 8001660:	40023800 	.word	0x40023800
 8001664:	42470000 	.word	0x42470000
 8001668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800166c:	4b88      	ldr	r3, [pc, #544]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800166e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1ea      	bne.n	800164e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	f000 8097 	beq.w	80017b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001686:	2300      	movs	r3, #0
 8001688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800168a:	4b81      	ldr	r3, [pc, #516]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10f      	bne.n	80016b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	4b7d      	ldr	r3, [pc, #500]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	4a7c      	ldr	r2, [pc, #496]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a4:	6413      	str	r3, [r2, #64]	; 0x40
 80016a6:	4b7a      	ldr	r3, [pc, #488]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016b2:	2301      	movs	r3, #1
 80016b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b6:	4b77      	ldr	r3, [pc, #476]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d118      	bne.n	80016f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016c2:	4b74      	ldr	r3, [pc, #464]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a73      	ldr	r2, [pc, #460]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ce:	f7ff fbc5 	bl	8000e5c <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d6:	f7ff fbc1 	bl	8000e5c <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e10c      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e8:	4b6a      	ldr	r3, [pc, #424]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d106      	bne.n	800170a <HAL_RCC_OscConfig+0x2ea>
 80016fc:	4b64      	ldr	r3, [pc, #400]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001700:	4a63      	ldr	r2, [pc, #396]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	6713      	str	r3, [r2, #112]	; 0x70
 8001708:	e01c      	b.n	8001744 <HAL_RCC_OscConfig+0x324>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b05      	cmp	r3, #5
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x30c>
 8001712:	4b5f      	ldr	r3, [pc, #380]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001716:	4a5e      	ldr	r2, [pc, #376]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6713      	str	r3, [r2, #112]	; 0x70
 800171e:	4b5c      	ldr	r3, [pc, #368]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001722:	4a5b      	ldr	r2, [pc, #364]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6713      	str	r3, [r2, #112]	; 0x70
 800172a:	e00b      	b.n	8001744 <HAL_RCC_OscConfig+0x324>
 800172c:	4b58      	ldr	r3, [pc, #352]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800172e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001730:	4a57      	ldr	r2, [pc, #348]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	6713      	str	r3, [r2, #112]	; 0x70
 8001738:	4b55      	ldr	r3, [pc, #340]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173c:	4a54      	ldr	r2, [pc, #336]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800173e:	f023 0304 	bic.w	r3, r3, #4
 8001742:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d015      	beq.n	8001778 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174c:	f7ff fb86 	bl	8000e5c <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fb82 	bl	8000e5c <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0cb      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176a:	4b49      	ldr	r3, [pc, #292]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800176c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0ee      	beq.n	8001754 <HAL_RCC_OscConfig+0x334>
 8001776:	e014      	b.n	80017a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff fb70 	bl	8000e5c <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800177e:	e00a      	b.n	8001796 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001780:	f7ff fb6c 	bl	8000e5c <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	f241 3288 	movw	r2, #5000	; 0x1388
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e0b5      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1ee      	bne.n	8001780 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017a2:	7dfb      	ldrb	r3, [r7, #23]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d105      	bne.n	80017b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017a8:	4b39      	ldr	r3, [pc, #228]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	4a38      	ldr	r2, [pc, #224]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a1 	beq.w	8001900 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017be:	4b34      	ldr	r3, [pc, #208]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d05c      	beq.n	8001884 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d141      	bne.n	8001856 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d2:	4b31      	ldr	r3, [pc, #196]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d8:	f7ff fb40 	bl	8000e5c <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e0:	f7ff fb3c 	bl	8000e5c <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e087      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f2:	4b27      	ldr	r3, [pc, #156]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f0      	bne.n	80017e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180c:	019b      	lsls	r3, r3, #6
 800180e:	431a      	orrs	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	3b01      	subs	r3, #1
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	491b      	ldr	r1, [pc, #108]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001828:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 800182a:	2201      	movs	r2, #1
 800182c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7ff fb15 	bl	8000e5c <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001834:	e008      	b.n	8001848 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001836:	f7ff fb11 	bl	8000e5c <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e05c      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0f0      	beq.n	8001836 <HAL_RCC_OscConfig+0x416>
 8001854:	e054      	b.n	8001900 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185c:	f7ff fafe 	bl	8000e5c <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001864:	f7ff fafa 	bl	8000e5c <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e045      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x444>
 8001882:	e03d      	b.n	8001900 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d107      	bne.n	800189c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e038      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
 8001890:	40023800 	.word	0x40023800
 8001894:	40007000 	.word	0x40007000
 8001898:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800189c:	4b1b      	ldr	r3, [pc, #108]	; (800190c <HAL_RCC_OscConfig+0x4ec>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d028      	beq.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d121      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d11a      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018cc:	4013      	ands	r3, r2
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d111      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e2:	085b      	lsrs	r3, r3, #1
 80018e4:	3b01      	subs	r3, #1
 80018e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d107      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800

08001910 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e0cc      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001924:	4b68      	ldr	r3, [pc, #416]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d90c      	bls.n	800194c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001932:	4b65      	ldr	r3, [pc, #404]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800193a:	4b63      	ldr	r3, [pc, #396]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d001      	beq.n	800194c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0b8      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d020      	beq.n	800199a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0304 	and.w	r3, r3, #4
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001964:	4b59      	ldr	r3, [pc, #356]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	4a58      	ldr	r2, [pc, #352]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800196e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0308 	and.w	r3, r3, #8
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800197c:	4b53      	ldr	r3, [pc, #332]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4a52      	ldr	r2, [pc, #328]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001986:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001988:	4b50      	ldr	r3, [pc, #320]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	494d      	ldr	r1, [pc, #308]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	4313      	orrs	r3, r2
 8001998:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d044      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d107      	bne.n	80019be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	4b47      	ldr	r3, [pc, #284]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d119      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e07f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d003      	beq.n	80019ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d107      	bne.n	80019de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e06f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019de:	4b3b      	ldr	r3, [pc, #236]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e067      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ee:	4b37      	ldr	r3, [pc, #220]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f023 0203 	bic.w	r2, r3, #3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	4934      	ldr	r1, [pc, #208]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a00:	f7ff fa2c 	bl	8000e5c <HAL_GetTick>
 8001a04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	e00a      	b.n	8001a1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a08:	f7ff fa28 	bl	8000e5c <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e04f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a1e:	4b2b      	ldr	r3, [pc, #172]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 020c 	and.w	r2, r3, #12
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d1eb      	bne.n	8001a08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d20c      	bcs.n	8001a58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3e:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a46:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e032      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d008      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4916      	ldr	r1, [pc, #88]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d009      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a82:	4b12      	ldr	r3, [pc, #72]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	490e      	ldr	r1, [pc, #56]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a96:	f000 f821 	bl	8001adc <HAL_RCC_GetSysClockFreq>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	091b      	lsrs	r3, r3, #4
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	490a      	ldr	r1, [pc, #40]	; (8001ad0 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	5ccb      	ldrb	r3, [r1, r3]
 8001aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8001aae:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff f8b8 	bl	8000c2c <HAL_InitTick>

  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023c00 	.word	0x40023c00
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	08006998 	.word	0x08006998
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ae0:	b094      	sub	sp, #80	; 0x50
 8001ae2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	647b      	str	r3, [r7, #68]	; 0x44
 8001ae8:	2300      	movs	r3, #0
 8001aea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001aec:	2300      	movs	r3, #0
 8001aee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001af4:	4b79      	ldr	r3, [pc, #484]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d00d      	beq.n	8001b1c <HAL_RCC_GetSysClockFreq+0x40>
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	f200 80e1 	bhi.w	8001cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x34>
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d003      	beq.n	8001b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b0e:	e0db      	b.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b10:	4b73      	ldr	r3, [pc, #460]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b12:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001b14:	e0db      	b.n	8001cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b16:	4b73      	ldr	r3, [pc, #460]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b1a:	e0d8      	b.n	8001cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b1c:	4b6f      	ldr	r3, [pc, #444]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b24:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b26:	4b6d      	ldr	r3, [pc, #436]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d063      	beq.n	8001bfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b32:	4b6a      	ldr	r3, [pc, #424]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	099b      	lsrs	r3, r3, #6
 8001b38:	2200      	movs	r2, #0
 8001b3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b44:	633b      	str	r3, [r7, #48]	; 0x30
 8001b46:	2300      	movs	r3, #0
 8001b48:	637b      	str	r3, [r7, #52]	; 0x34
 8001b4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b4e:	4622      	mov	r2, r4
 8001b50:	462b      	mov	r3, r5
 8001b52:	f04f 0000 	mov.w	r0, #0
 8001b56:	f04f 0100 	mov.w	r1, #0
 8001b5a:	0159      	lsls	r1, r3, #5
 8001b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b60:	0150      	lsls	r0, r2, #5
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4621      	mov	r1, r4
 8001b68:	1a51      	subs	r1, r2, r1
 8001b6a:	6139      	str	r1, [r7, #16]
 8001b6c:	4629      	mov	r1, r5
 8001b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b80:	4659      	mov	r1, fp
 8001b82:	018b      	lsls	r3, r1, #6
 8001b84:	4651      	mov	r1, sl
 8001b86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b8a:	4651      	mov	r1, sl
 8001b8c:	018a      	lsls	r2, r1, #6
 8001b8e:	4651      	mov	r1, sl
 8001b90:	ebb2 0801 	subs.w	r8, r2, r1
 8001b94:	4659      	mov	r1, fp
 8001b96:	eb63 0901 	sbc.w	r9, r3, r1
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bae:	4690      	mov	r8, r2
 8001bb0:	4699      	mov	r9, r3
 8001bb2:	4623      	mov	r3, r4
 8001bb4:	eb18 0303 	adds.w	r3, r8, r3
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	462b      	mov	r3, r5
 8001bbc:	eb49 0303 	adc.w	r3, r9, r3
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bce:	4629      	mov	r1, r5
 8001bd0:	024b      	lsls	r3, r1, #9
 8001bd2:	4621      	mov	r1, r4
 8001bd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001bd8:	4621      	mov	r1, r4
 8001bda:	024a      	lsls	r2, r1, #9
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001be2:	2200      	movs	r2, #0
 8001be4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001be6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001be8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bec:	f7fe fb3a 	bl	8000264 <__aeabi_uldivmod>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bf8:	e058      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bfa:	4b38      	ldr	r3, [pc, #224]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	099b      	lsrs	r3, r3, #6
 8001c00:	2200      	movs	r2, #0
 8001c02:	4618      	mov	r0, r3
 8001c04:	4611      	mov	r1, r2
 8001c06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c0a:	623b      	str	r3, [r7, #32]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c14:	4642      	mov	r2, r8
 8001c16:	464b      	mov	r3, r9
 8001c18:	f04f 0000 	mov.w	r0, #0
 8001c1c:	f04f 0100 	mov.w	r1, #0
 8001c20:	0159      	lsls	r1, r3, #5
 8001c22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c26:	0150      	lsls	r0, r2, #5
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4641      	mov	r1, r8
 8001c2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c32:	4649      	mov	r1, r9
 8001c34:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c4c:	ebb2 040a 	subs.w	r4, r2, sl
 8001c50:	eb63 050b 	sbc.w	r5, r3, fp
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	00eb      	lsls	r3, r5, #3
 8001c5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c62:	00e2      	lsls	r2, r4, #3
 8001c64:	4614      	mov	r4, r2
 8001c66:	461d      	mov	r5, r3
 8001c68:	4643      	mov	r3, r8
 8001c6a:	18e3      	adds	r3, r4, r3
 8001c6c:	603b      	str	r3, [r7, #0]
 8001c6e:	464b      	mov	r3, r9
 8001c70:	eb45 0303 	adc.w	r3, r5, r3
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	f04f 0300 	mov.w	r3, #0
 8001c7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c82:	4629      	mov	r1, r5
 8001c84:	028b      	lsls	r3, r1, #10
 8001c86:	4621      	mov	r1, r4
 8001c88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	028a      	lsls	r2, r1, #10
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c96:	2200      	movs	r2, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	61fa      	str	r2, [r7, #28]
 8001c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ca0:	f7fe fae0 	bl	8000264 <__aeabi_uldivmod>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	4613      	mov	r3, r2
 8001caa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	0c1b      	lsrs	r3, r3, #16
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001cbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cc6:	e002      	b.n	8001cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ccc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3750      	adds	r7, #80	; 0x50
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	00f42400 	.word	0x00f42400
 8001ce4:	007a1200 	.word	0x007a1200

08001ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cec:	4b03      	ldr	r3, [pc, #12]	; (8001cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000000 	.word	0x20000000

08001d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d04:	f7ff fff0 	bl	8001ce8 <HAL_RCC_GetHCLKFreq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	0a9b      	lsrs	r3, r3, #10
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	4903      	ldr	r1, [pc, #12]	; (8001d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40023800 	.word	0x40023800
 8001d24:	080069a8 	.word	0x080069a8

08001d28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	220f      	movs	r2, #15
 8001d36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d5c:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d6a:	4b07      	ldr	r3, [pc, #28]	; (8001d88 <HAL_RCC_GetClockConfig+0x60>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0207 	and.w	r2, r3, #7
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	601a      	str	r2, [r3, #0]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40023c00 	.word	0x40023c00

08001d8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e041      	b.n	8001e22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d106      	bne.n	8001db8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f839 	bl	8001e2a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4610      	mov	r0, r2
 8001dcc:	f000 f9d8 	bl	8002180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d001      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e04e      	b.n	8001ef6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a23      	ldr	r2, [pc, #140]	; (8001f04 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d022      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e82:	d01d      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a1f      	ldr	r2, [pc, #124]	; (8001f08 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d018      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a1e      	ldr	r2, [pc, #120]	; (8001f0c <HAL_TIM_Base_Start_IT+0xcc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d013      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a1c      	ldr	r2, [pc, #112]	; (8001f10 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d00e      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a1b      	ldr	r2, [pc, #108]	; (8001f14 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d009      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a19      	ldr	r2, [pc, #100]	; (8001f18 <HAL_TIM_Base_Start_IT+0xd8>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d004      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x80>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a18      	ldr	r2, [pc, #96]	; (8001f1c <HAL_TIM_Base_Start_IT+0xdc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d111      	bne.n	8001ee4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b06      	cmp	r3, #6
 8001ed0:	d010      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f042 0201 	orr.w	r2, r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ee2:	e007      	b.n	8001ef4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40010000 	.word	0x40010000
 8001f08:	40000400 	.word	0x40000400
 8001f0c:	40000800 	.word	0x40000800
 8001f10:	40000c00 	.word	0x40000c00
 8001f14:	40010400 	.word	0x40010400
 8001f18:	40014000 	.word	0x40014000
 8001f1c:	40001800 	.word	0x40001800

08001f20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d122      	bne.n	8001f7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d11b      	bne.n	8001f7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0202 	mvn.w	r2, #2
 8001f4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	f003 0303 	and.w	r3, r3, #3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 f8ee 	bl	8002144 <HAL_TIM_IC_CaptureCallback>
 8001f68:	e005      	b.n	8001f76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f8e0 	bl	8002130 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 f8f1 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d122      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b04      	cmp	r3, #4
 8001f96:	d11b      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f06f 0204 	mvn.w	r2, #4
 8001fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f8c4 	bl	8002144 <HAL_TIM_IC_CaptureCallback>
 8001fbc:	e005      	b.n	8001fca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f8b6 	bl	8002130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 f8c7 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b08      	cmp	r3, #8
 8001fdc:	d122      	bne.n	8002024 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d11b      	bne.n	8002024 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f06f 0208 	mvn.w	r2, #8
 8001ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2204      	movs	r2, #4
 8001ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f89a 	bl	8002144 <HAL_TIM_IC_CaptureCallback>
 8002010:	e005      	b.n	800201e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f88c 	bl	8002130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f89d 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0310 	and.w	r3, r3, #16
 800202e:	2b10      	cmp	r3, #16
 8002030:	d122      	bne.n	8002078 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	2b10      	cmp	r3, #16
 800203e:	d11b      	bne.n	8002078 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0210 	mvn.w	r2, #16
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2208      	movs	r2, #8
 800204e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f870 	bl	8002144 <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f862 	bl	8002130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f873 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b01      	cmp	r3, #1
 8002084:	d10e      	bne.n	80020a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b01      	cmp	r3, #1
 8002092:	d107      	bne.n	80020a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 0201 	mvn.w	r2, #1
 800209c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7fe fd82 	bl	8000ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ae:	2b80      	cmp	r3, #128	; 0x80
 80020b0:	d10e      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020bc:	2b80      	cmp	r3, #128	; 0x80
 80020be:	d107      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f902 	bl	80022d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020da:	2b40      	cmp	r3, #64	; 0x40
 80020dc:	d10e      	bne.n	80020fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e8:	2b40      	cmp	r3, #64	; 0x40
 80020ea:	d107      	bne.n	80020fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f838 	bl	800216c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	f003 0320 	and.w	r3, r3, #32
 8002106:	2b20      	cmp	r3, #32
 8002108:	d10e      	bne.n	8002128 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	f003 0320 	and.w	r3, r3, #32
 8002114:	2b20      	cmp	r3, #32
 8002116:	d107      	bne.n	8002128 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f06f 0220 	mvn.w	r2, #32
 8002120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f8cc 	bl	80022c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a40      	ldr	r2, [pc, #256]	; (8002294 <TIM_Base_SetConfig+0x114>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d013      	beq.n	80021c0 <TIM_Base_SetConfig+0x40>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800219e:	d00f      	beq.n	80021c0 <TIM_Base_SetConfig+0x40>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a3d      	ldr	r2, [pc, #244]	; (8002298 <TIM_Base_SetConfig+0x118>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d00b      	beq.n	80021c0 <TIM_Base_SetConfig+0x40>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a3c      	ldr	r2, [pc, #240]	; (800229c <TIM_Base_SetConfig+0x11c>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d007      	beq.n	80021c0 <TIM_Base_SetConfig+0x40>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a3b      	ldr	r2, [pc, #236]	; (80022a0 <TIM_Base_SetConfig+0x120>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d003      	beq.n	80021c0 <TIM_Base_SetConfig+0x40>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a3a      	ldr	r2, [pc, #232]	; (80022a4 <TIM_Base_SetConfig+0x124>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d108      	bne.n	80021d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a2f      	ldr	r2, [pc, #188]	; (8002294 <TIM_Base_SetConfig+0x114>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d02b      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e0:	d027      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a2c      	ldr	r2, [pc, #176]	; (8002298 <TIM_Base_SetConfig+0x118>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d023      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a2b      	ldr	r2, [pc, #172]	; (800229c <TIM_Base_SetConfig+0x11c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01f      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a2a      	ldr	r2, [pc, #168]	; (80022a0 <TIM_Base_SetConfig+0x120>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d01b      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a29      	ldr	r2, [pc, #164]	; (80022a4 <TIM_Base_SetConfig+0x124>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d017      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a28      	ldr	r2, [pc, #160]	; (80022a8 <TIM_Base_SetConfig+0x128>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a27      	ldr	r2, [pc, #156]	; (80022ac <TIM_Base_SetConfig+0x12c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00f      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a26      	ldr	r2, [pc, #152]	; (80022b0 <TIM_Base_SetConfig+0x130>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00b      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a25      	ldr	r2, [pc, #148]	; (80022b4 <TIM_Base_SetConfig+0x134>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a24      	ldr	r2, [pc, #144]	; (80022b8 <TIM_Base_SetConfig+0x138>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d003      	beq.n	8002232 <TIM_Base_SetConfig+0xb2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a23      	ldr	r2, [pc, #140]	; (80022bc <TIM_Base_SetConfig+0x13c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d108      	bne.n	8002244 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a0a      	ldr	r2, [pc, #40]	; (8002294 <TIM_Base_SetConfig+0x114>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d003      	beq.n	8002278 <TIM_Base_SetConfig+0xf8>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a0c      	ldr	r2, [pc, #48]	; (80022a4 <TIM_Base_SetConfig+0x124>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d103      	bne.n	8002280 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	615a      	str	r2, [r3, #20]
}
 8002286:	bf00      	nop
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40010000 	.word	0x40010000
 8002298:	40000400 	.word	0x40000400
 800229c:	40000800 	.word	0x40000800
 80022a0:	40000c00 	.word	0x40000c00
 80022a4:	40010400 	.word	0x40010400
 80022a8:	40014000 	.word	0x40014000
 80022ac:	40014400 	.word	0x40014400
 80022b0:	40014800 	.word	0x40014800
 80022b4:	40001800 	.word	0x40001800
 80022b8:	40001c00 	.word	0x40001c00
 80022bc:	40002000 	.word	0x40002000

080022c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f103 0208 	add.w	r2, r3, #8
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002300:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f103 0208 	add.w	r2, r3, #8
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f103 0208 	add.w	r2, r3, #8
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
 800234a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	601a      	str	r2, [r3, #0]
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800238a:	b480      	push	{r7}
 800238c:	b085      	sub	sp, #20
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d103      	bne.n	80023aa <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	e00c      	b.n	80023c4 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3308      	adds	r3, #8
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	e002      	b.n	80023b8 <vListInsert+0x2e>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d2f6      	bcs.n	80023b2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	601a      	str	r2, [r3, #0]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6892      	ldr	r2, [r2, #8]
 8002412:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6852      	ldr	r2, [r2, #4]
 800241c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	429a      	cmp	r2, r3
 8002426:	d103      	bne.n	8002430 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	1e5a      	subs	r2, r3, #1
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002450:	b580      	push	{r7, lr}
 8002452:	b08c      	sub	sp, #48	; 0x30
 8002454:	af04      	add	r7, sp, #16
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	4613      	mov	r3, r2
 800245e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002460:	88fb      	ldrh	r3, [r7, #6]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4618      	mov	r0, r3
 8002466:	f001 f9e1 	bl	800382c <pvPortMalloc>
 800246a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00e      	beq.n	8002490 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002472:	2058      	movs	r0, #88	; 0x58
 8002474:	f001 f9da 	bl	800382c <pvPortMalloc>
 8002478:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	631a      	str	r2, [r3, #48]	; 0x30
 8002486:	e005      	b.n	8002494 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002488:	6978      	ldr	r0, [r7, #20]
 800248a:	f001 faaf 	bl	80039ec <vPortFree>
 800248e:	e001      	b.n	8002494 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002490:	2300      	movs	r3, #0
 8002492:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d013      	beq.n	80024c2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800249a:	88fa      	ldrh	r2, [r7, #6]
 800249c:	2300      	movs	r3, #0
 800249e:	9303      	str	r3, [sp, #12]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	9302      	str	r3, [sp, #8]
 80024a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68b9      	ldr	r1, [r7, #8]
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 f80e 	bl	80024d2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80024b6:	69f8      	ldr	r0, [r7, #28]
 80024b8:	f000 f8a2 	bl	8002600 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80024bc:	2301      	movs	r3, #1
 80024be:	61bb      	str	r3, [r7, #24]
 80024c0:	e002      	b.n	80024c8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80024c2:	f04f 33ff 	mov.w	r3, #4294967295
 80024c6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80024c8:	69bb      	ldr	r3, [r7, #24]
    }
 80024ca:	4618      	mov	r0, r3
 80024cc:	3720      	adds	r7, #32
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b088      	sub	sp, #32
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	60f8      	str	r0, [r7, #12]
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	461a      	mov	r2, r3
 80024ea:	21a5      	movs	r1, #165	; 0xa5
 80024ec:	f004 f97a 	bl	80067e4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80024f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80024fa:	3b01      	subs	r3, #1
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	f023 0307 	bic.w	r3, r3, #7
 8002508:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00a      	beq.n	800252a <prvInitialiseNewTask+0x58>
        __asm volatile
 8002514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002518:	f383 8811 	msr	BASEPRI, r3
 800251c:	f3bf 8f6f 	isb	sy
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	617b      	str	r3, [r7, #20]
    }
 8002526:	bf00      	nop
 8002528:	e7fe      	b.n	8002528 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d01f      	beq.n	8002570 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	e012      	b.n	800255c <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	4413      	add	r3, r2
 800253c:	7819      	ldrb	r1, [r3, #0]
 800253e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	4413      	add	r3, r2
 8002544:	3334      	adds	r3, #52	; 0x34
 8002546:	460a      	mov	r2, r1
 8002548:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	4413      	add	r3, r2
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d006      	beq.n	8002564 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3301      	adds	r3, #1
 800255a:	61fb      	str	r3, [r7, #28]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	2b09      	cmp	r3, #9
 8002560:	d9e9      	bls.n	8002536 <prvInitialiseNewTask+0x64>
 8002562:	e000      	b.n	8002566 <prvInitialiseNewTask+0x94>
            {
                break;
 8002564:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002568:	2200      	movs	r2, #0
 800256a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800256e:	e003      	b.n	8002578 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800257a:	2b04      	cmp	r3, #4
 800257c:	d901      	bls.n	8002582 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800257e:	2304      	movs	r3, #4
 8002580:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002584:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002586:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800258c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800258e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002590:	2200      	movs	r2, #0
 8002592:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002596:	3304      	adds	r3, #4
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fec5 	bl	8002328 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800259e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a0:	3318      	adds	r3, #24
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff fec0 	bl	8002328 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80025a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025ac:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	f1c3 0205 	rsb	r2, r3, #5
 80025b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80025b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025bc:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80025be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c0:	3350      	adds	r3, #80	; 0x50
 80025c2:	2204      	movs	r2, #4
 80025c4:	2100      	movs	r1, #0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f004 f90c 	bl	80067e4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80025cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ce:	3354      	adds	r3, #84	; 0x54
 80025d0:	2201      	movs	r2, #1
 80025d2:	2100      	movs	r1, #0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f004 f905 	bl	80067e4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	68f9      	ldr	r1, [r7, #12]
 80025de:	69b8      	ldr	r0, [r7, #24]
 80025e0:	f000 fe4e 	bl	8003280 <pxPortInitialiseStack>
 80025e4:	4602      	mov	r2, r0
 80025e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e8:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80025ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80025f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025f4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80025f6:	bf00      	nop
 80025f8:	3720      	adds	r7, #32
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002600:	b5b0      	push	{r4, r5, r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af02      	add	r7, sp, #8
 8002606:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002608:	f000 ffe4 	bl	80035d4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800260c:	4b3b      	ldr	r3, [pc, #236]	; (80026fc <prvAddNewTaskToReadyList+0xfc>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	3301      	adds	r3, #1
 8002612:	4a3a      	ldr	r2, [pc, #232]	; (80026fc <prvAddNewTaskToReadyList+0xfc>)
 8002614:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002616:	4b3a      	ldr	r3, [pc, #232]	; (8002700 <prvAddNewTaskToReadyList+0x100>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d109      	bne.n	8002632 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800261e:	4a38      	ldr	r2, [pc, #224]	; (8002700 <prvAddNewTaskToReadyList+0x100>)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002624:	4b35      	ldr	r3, [pc, #212]	; (80026fc <prvAddNewTaskToReadyList+0xfc>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d110      	bne.n	800264e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800262c:	f000 fb78 	bl	8002d20 <prvInitialiseTaskLists>
 8002630:	e00d      	b.n	800264e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002632:	4b34      	ldr	r3, [pc, #208]	; (8002704 <prvAddNewTaskToReadyList+0x104>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800263a:	4b31      	ldr	r3, [pc, #196]	; (8002700 <prvAddNewTaskToReadyList+0x100>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	429a      	cmp	r2, r3
 8002646:	d802      	bhi.n	800264e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002648:	4a2d      	ldr	r2, [pc, #180]	; (8002700 <prvAddNewTaskToReadyList+0x100>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800264e:	4b2e      	ldr	r3, [pc, #184]	; (8002708 <prvAddNewTaskToReadyList+0x108>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	3301      	adds	r3, #1
 8002654:	4a2c      	ldr	r2, [pc, #176]	; (8002708 <prvAddNewTaskToReadyList+0x108>)
 8002656:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002658:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <prvAddNewTaskToReadyList+0x108>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d016      	beq.n	8002694 <prvAddNewTaskToReadyList+0x94>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4618      	mov	r0, r3
 800266a:	f003 fdc9 	bl	8006200 <SEGGER_SYSVIEW_OnTaskCreate>
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	461d      	mov	r5, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	461c      	mov	r4, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	1ae3      	subs	r3, r4, r3
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	462b      	mov	r3, r5
 8002690:	f001 fb7a 	bl	8003d88 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4618      	mov	r0, r3
 8002698:	f003 fe36 	bl	8006308 <SEGGER_SYSVIEW_OnTaskStartReady>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	2201      	movs	r2, #1
 80026a2:	409a      	lsls	r2, r3
 80026a4:	4b19      	ldr	r3, [pc, #100]	; (800270c <prvAddNewTaskToReadyList+0x10c>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	4a18      	ldr	r2, [pc, #96]	; (800270c <prvAddNewTaskToReadyList+0x10c>)
 80026ac:	6013      	str	r3, [r2, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4a15      	ldr	r2, [pc, #84]	; (8002710 <prvAddNewTaskToReadyList+0x110>)
 80026bc:	441a      	add	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3304      	adds	r3, #4
 80026c2:	4619      	mov	r1, r3
 80026c4:	4610      	mov	r0, r2
 80026c6:	f7ff fe3c 	bl	8002342 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80026ca:	f000 ffb3 	bl	8003634 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80026ce:	4b0d      	ldr	r3, [pc, #52]	; (8002704 <prvAddNewTaskToReadyList+0x104>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00e      	beq.n	80026f4 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80026d6:	4b0a      	ldr	r3, [pc, #40]	; (8002700 <prvAddNewTaskToReadyList+0x100>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d207      	bcs.n	80026f4 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80026e4:	4b0b      	ldr	r3, [pc, #44]	; (8002714 <prvAddNewTaskToReadyList+0x114>)
 80026e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	f3bf 8f4f 	dsb	sy
 80026f0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bdb0      	pop	{r4, r5, r7, pc}
 80026fc:	2000016c 	.word	0x2000016c
 8002700:	20000094 	.word	0x20000094
 8002704:	20000178 	.word	0x20000178
 8002708:	20000188 	.word	0x20000188
 800270c:	20000174 	.word	0x20000174
 8002710:	20000098 	.word	0x20000098
 8002714:	e000ed04 	.word	0xe000ed04

08002718 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8002720:	f000 ff58 	bl	80035d4 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d102      	bne.n	8002730 <vTaskDelete+0x18>
 800272a:	4b46      	ldr	r3, [pc, #280]	; (8002844 <vTaskDelete+0x12c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	e000      	b.n	8002732 <vTaskDelete+0x1a>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3304      	adds	r3, #4
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fe5f 	bl	80023fc <uxListRemove>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d115      	bne.n	8002770 <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002748:	493f      	ldr	r1, [pc, #252]	; (8002848 <vTaskDelete+0x130>)
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10a      	bne.n	8002770 <vTaskDelete+0x58>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275e:	2201      	movs	r2, #1
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43da      	mvns	r2, r3
 8002766:	4b39      	ldr	r3, [pc, #228]	; (800284c <vTaskDelete+0x134>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4013      	ands	r3, r2
 800276c:	4a37      	ldr	r2, [pc, #220]	; (800284c <vTaskDelete+0x134>)
 800276e:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	3318      	adds	r3, #24
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fe3d 	bl	80023fc <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8002782:	4b33      	ldr	r3, [pc, #204]	; (8002850 <vTaskDelete+0x138>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3301      	adds	r3, #1
 8002788:	4a31      	ldr	r2, [pc, #196]	; (8002850 <vTaskDelete+0x138>)
 800278a:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 800278c:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <vTaskDelete+0x12c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	429a      	cmp	r2, r3
 8002794:	d118      	bne.n	80027c8 <vTaskDelete+0xb0>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	3304      	adds	r3, #4
 800279a:	4619      	mov	r1, r3
 800279c:	482d      	ldr	r0, [pc, #180]	; (8002854 <vTaskDelete+0x13c>)
 800279e:	f7ff fdd0 	bl	8002342 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 80027a2:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <vTaskDelete+0x140>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	4a2b      	ldr	r2, [pc, #172]	; (8002858 <vTaskDelete+0x140>)
 80027aa:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f003 fe4c 	bl	800644c <SEGGER_SYSVIEW_ShrinkId>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4619      	mov	r1, r3
 80027b8:	2022      	movs	r0, #34	; 0x22
 80027ba:	f002 ffeb 	bl	8005794 <SEGGER_SYSVIEW_RecordU32>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f001 fb49 	bl	8003e58 <SYSVIEW_DeleteTask>
 80027c6:	e016      	b.n	80027f6 <vTaskDelete+0xde>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 80027c8:	4b24      	ldr	r3, [pc, #144]	; (800285c <vTaskDelete+0x144>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	3b01      	subs	r3, #1
 80027ce:	4a23      	ldr	r2, [pc, #140]	; (800285c <vTaskDelete+0x144>)
 80027d0:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f003 fe39 	bl	800644c <SEGGER_SYSVIEW_ShrinkId>
 80027da:	4603      	mov	r3, r0
 80027dc:	4619      	mov	r1, r3
 80027de:	2022      	movs	r0, #34	; 0x22
 80027e0:	f002 ffd8 	bl	8005794 <SEGGER_SYSVIEW_RecordU32>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f001 fb36 	bl	8003e58 <SYSVIEW_DeleteTask>
                prvDeleteTCB( pxTCB );
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 fb05 	bl	8002dfc <prvDeleteTCB>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 80027f2:	f000 fb13 	bl	8002e1c <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 80027f6:	f000 ff1d 	bl	8003634 <vPortExitCritical>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 80027fa:	4b19      	ldr	r3, [pc, #100]	; (8002860 <vTaskDelete+0x148>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d01b      	beq.n	800283a <vTaskDelete+0x122>
        {
            if( pxTCB == pxCurrentTCB )
 8002802:	4b10      	ldr	r3, [pc, #64]	; (8002844 <vTaskDelete+0x12c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d116      	bne.n	800283a <vTaskDelete+0x122>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 800280c:	4b15      	ldr	r3, [pc, #84]	; (8002864 <vTaskDelete+0x14c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00a      	beq.n	800282a <vTaskDelete+0x112>
        __asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	60bb      	str	r3, [r7, #8]
    }
 8002826:	bf00      	nop
 8002828:	e7fe      	b.n	8002828 <vTaskDelete+0x110>
                portYIELD_WITHIN_API();
 800282a:	4b0f      	ldr	r3, [pc, #60]	; (8002868 <vTaskDelete+0x150>)
 800282c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800283a:	bf00      	nop
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000094 	.word	0x20000094
 8002848:	20000098 	.word	0x20000098
 800284c:	20000174 	.word	0x20000174
 8002850:	20000188 	.word	0x20000188
 8002854:	20000140 	.word	0x20000140
 8002858:	20000154 	.word	0x20000154
 800285c:	2000016c 	.word	0x2000016c
 8002860:	20000178 	.word	0x20000178
 8002864:	20000194 	.word	0x20000194
 8002868:	e000ed04 	.word	0xe000ed04

0800286c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002872:	4b24      	ldr	r3, [pc, #144]	; (8002904 <vTaskStartScheduler+0x98>)
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2300      	movs	r3, #0
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	2300      	movs	r3, #0
 800287c:	2282      	movs	r2, #130	; 0x82
 800287e:	4922      	ldr	r1, [pc, #136]	; (8002908 <vTaskStartScheduler+0x9c>)
 8002880:	4822      	ldr	r0, [pc, #136]	; (800290c <vTaskStartScheduler+0xa0>)
 8002882:	f7ff fde5 	bl	8002450 <xTaskCreate>
 8002886:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d124      	bne.n	80028d8 <vTaskStartScheduler+0x6c>
        __asm volatile
 800288e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	60bb      	str	r3, [r7, #8]
    }
 80028a0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80028a2:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <vTaskStartScheduler+0xa4>)
 80028a4:	f04f 32ff 	mov.w	r2, #4294967295
 80028a8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80028aa:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <vTaskStartScheduler+0xa8>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028b0:	4b19      	ldr	r3, [pc, #100]	; (8002918 <vTaskStartScheduler+0xac>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80028b6:	4b19      	ldr	r3, [pc, #100]	; (800291c <vTaskStartScheduler+0xb0>)
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	4b12      	ldr	r3, [pc, #72]	; (8002904 <vTaskStartScheduler+0x98>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d102      	bne.n	80028c8 <vTaskStartScheduler+0x5c>
 80028c2:	f003 fc81 	bl	80061c8 <SEGGER_SYSVIEW_OnIdle>
 80028c6:	e004      	b.n	80028d2 <vTaskStartScheduler+0x66>
 80028c8:	4b14      	ldr	r3, [pc, #80]	; (800291c <vTaskStartScheduler+0xb0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f003 fcd9 	bl	8006284 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80028d2:	f000 fd5f 	bl	8003394 <xPortStartScheduler>
 80028d6:	e00e      	b.n	80028f6 <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028de:	d10a      	bne.n	80028f6 <vTaskStartScheduler+0x8a>
        __asm volatile
 80028e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e4:	f383 8811 	msr	BASEPRI, r3
 80028e8:	f3bf 8f6f 	isb	sy
 80028ec:	f3bf 8f4f 	dsb	sy
 80028f0:	607b      	str	r3, [r7, #4]
    }
 80028f2:	bf00      	nop
 80028f4:	e7fe      	b.n	80028f4 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80028f6:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <vTaskStartScheduler+0xb4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
}
 80028fa:	bf00      	nop
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	20000190 	.word	0x20000190
 8002908:	080068d0 	.word	0x080068d0
 800290c:	08002cf1 	.word	0x08002cf1
 8002910:	2000018c 	.word	0x2000018c
 8002914:	20000178 	.word	0x20000178
 8002918:	20000170 	.word	0x20000170
 800291c:	20000094 	.word	0x20000094
 8002920:	2000000c 	.word	0x2000000c

08002924 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002928:	4b04      	ldr	r3, [pc, #16]	; (800293c <vTaskSuspendAll+0x18>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	4a03      	ldr	r2, [pc, #12]	; (800293c <vTaskSuspendAll+0x18>)
 8002930:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002932:	bf00      	nop
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	20000194 	.word	0x20000194

08002940 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800294e:	4b43      	ldr	r3, [pc, #268]	; (8002a5c <xTaskResumeAll+0x11c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10a      	bne.n	800296c <xTaskResumeAll+0x2c>
        __asm volatile
 8002956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295a:	f383 8811 	msr	BASEPRI, r3
 800295e:	f3bf 8f6f 	isb	sy
 8002962:	f3bf 8f4f 	dsb	sy
 8002966:	603b      	str	r3, [r7, #0]
    }
 8002968:	bf00      	nop
 800296a:	e7fe      	b.n	800296a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800296c:	f000 fe32 	bl	80035d4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002970:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <xTaskResumeAll+0x11c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	3b01      	subs	r3, #1
 8002976:	4a39      	ldr	r2, [pc, #228]	; (8002a5c <xTaskResumeAll+0x11c>)
 8002978:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800297a:	4b38      	ldr	r3, [pc, #224]	; (8002a5c <xTaskResumeAll+0x11c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d165      	bne.n	8002a4e <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002982:	4b37      	ldr	r3, [pc, #220]	; (8002a60 <xTaskResumeAll+0x120>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d061      	beq.n	8002a4e <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800298a:	e032      	b.n	80029f2 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800298c:	4b35      	ldr	r3, [pc, #212]	; (8002a64 <xTaskResumeAll+0x124>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	3318      	adds	r3, #24
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fd2f 	bl	80023fc <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	3304      	adds	r3, #4
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fd2a 	bl	80023fc <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f003 fcac 	bl	8006308 <SEGGER_SYSVIEW_OnTaskStartReady>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b4:	2201      	movs	r2, #1
 80029b6:	409a      	lsls	r2, r3
 80029b8:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <xTaskResumeAll+0x128>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4313      	orrs	r3, r2
 80029be:	4a2a      	ldr	r2, [pc, #168]	; (8002a68 <xTaskResumeAll+0x128>)
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4a27      	ldr	r2, [pc, #156]	; (8002a6c <xTaskResumeAll+0x12c>)
 80029d0:	441a      	add	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	3304      	adds	r3, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f7ff fcb2 	bl	8002342 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e2:	4b23      	ldr	r3, [pc, #140]	; (8002a70 <xTaskResumeAll+0x130>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d302      	bcc.n	80029f2 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80029ec:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <xTaskResumeAll+0x134>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029f2:	4b1c      	ldr	r3, [pc, #112]	; (8002a64 <xTaskResumeAll+0x124>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1c8      	bne.n	800298c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002a00:	f000 fa0c 	bl	8002e1c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a04:	4b1c      	ldr	r3, [pc, #112]	; (8002a78 <xTaskResumeAll+0x138>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d010      	beq.n	8002a32 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002a10:	f000 f848 	bl	8002aa4 <xTaskIncrementTick>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <xTaskResumeAll+0x134>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f1      	bne.n	8002a10 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002a2c:	4b12      	ldr	r3, [pc, #72]	; (8002a78 <xTaskResumeAll+0x138>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002a32:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <xTaskResumeAll+0x134>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d009      	beq.n	8002a4e <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002a3e:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <xTaskResumeAll+0x13c>)
 8002a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002a4e:	f000 fdf1 	bl	8003634 <vPortExitCritical>

    return xAlreadyYielded;
 8002a52:	68bb      	ldr	r3, [r7, #8]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20000194 	.word	0x20000194
 8002a60:	2000016c 	.word	0x2000016c
 8002a64:	2000012c 	.word	0x2000012c
 8002a68:	20000174 	.word	0x20000174
 8002a6c:	20000098 	.word	0x20000098
 8002a70:	20000094 	.word	0x20000094
 8002a74:	20000180 	.word	0x20000180
 8002a78:	2000017c 	.word	0x2000017c
 8002a7c:	e000ed04 	.word	0xe000ed04

08002a80 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a86:	f000 fe91 	bl	80037ac <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <xTaskGetTickCountFromISR+0x20>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a94:	683b      	ldr	r3, [r7, #0]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000170 	.word	0x20000170

08002aa4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002aae:	4b50      	ldr	r3, [pc, #320]	; (8002bf0 <xTaskIncrementTick+0x14c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f040 8092 	bne.w	8002bdc <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ab8:	4b4e      	ldr	r3, [pc, #312]	; (8002bf4 <xTaskIncrementTick+0x150>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	3301      	adds	r3, #1
 8002abe:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002ac0:	4a4c      	ldr	r2, [pc, #304]	; (8002bf4 <xTaskIncrementTick+0x150>)
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d120      	bne.n	8002b0e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002acc:	4b4a      	ldr	r3, [pc, #296]	; (8002bf8 <xTaskIncrementTick+0x154>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00a      	beq.n	8002aec <xTaskIncrementTick+0x48>
        __asm volatile
 8002ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ada:	f383 8811 	msr	BASEPRI, r3
 8002ade:	f3bf 8f6f 	isb	sy
 8002ae2:	f3bf 8f4f 	dsb	sy
 8002ae6:	603b      	str	r3, [r7, #0]
    }
 8002ae8:	bf00      	nop
 8002aea:	e7fe      	b.n	8002aea <xTaskIncrementTick+0x46>
 8002aec:	4b42      	ldr	r3, [pc, #264]	; (8002bf8 <xTaskIncrementTick+0x154>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	4b42      	ldr	r3, [pc, #264]	; (8002bfc <xTaskIncrementTick+0x158>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a40      	ldr	r2, [pc, #256]	; (8002bf8 <xTaskIncrementTick+0x154>)
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	4a40      	ldr	r2, [pc, #256]	; (8002bfc <xTaskIncrementTick+0x158>)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4b3f      	ldr	r3, [pc, #252]	; (8002c00 <xTaskIncrementTick+0x15c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	3301      	adds	r3, #1
 8002b06:	4a3e      	ldr	r2, [pc, #248]	; (8002c00 <xTaskIncrementTick+0x15c>)
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	f000 f987 	bl	8002e1c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002b0e:	4b3d      	ldr	r3, [pc, #244]	; (8002c04 <xTaskIncrementTick+0x160>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d34c      	bcc.n	8002bb2 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b18:	4b37      	ldr	r3, [pc, #220]	; (8002bf8 <xTaskIncrementTick+0x154>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d104      	bne.n	8002b2c <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b22:	4b38      	ldr	r3, [pc, #224]	; (8002c04 <xTaskIncrementTick+0x160>)
 8002b24:	f04f 32ff 	mov.w	r2, #4294967295
 8002b28:	601a      	str	r2, [r3, #0]
                    break;
 8002b2a:	e042      	b.n	8002bb2 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b2c:	4b32      	ldr	r3, [pc, #200]	; (8002bf8 <xTaskIncrementTick+0x154>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d203      	bcs.n	8002b4c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002b44:	4a2f      	ldr	r2, [pc, #188]	; (8002c04 <xTaskIncrementTick+0x160>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b4a:	e032      	b.n	8002bb2 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	3304      	adds	r3, #4
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fc53 	bl	80023fc <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d004      	beq.n	8002b68 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3318      	adds	r3, #24
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff fc4a 	bl	80023fc <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f003 fbcc 	bl	8006308 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	2201      	movs	r2, #1
 8002b76:	409a      	lsls	r2, r3
 8002b78:	4b23      	ldr	r3, [pc, #140]	; (8002c08 <xTaskIncrementTick+0x164>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	4a22      	ldr	r2, [pc, #136]	; (8002c08 <xTaskIncrementTick+0x164>)
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4a1f      	ldr	r2, [pc, #124]	; (8002c0c <xTaskIncrementTick+0x168>)
 8002b90:	441a      	add	r2, r3
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	3304      	adds	r3, #4
 8002b96:	4619      	mov	r1, r3
 8002b98:	4610      	mov	r0, r2
 8002b9a:	f7ff fbd2 	bl	8002342 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba2:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <xTaskIncrementTick+0x16c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d3b5      	bcc.n	8002b18 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002bac:	2301      	movs	r3, #1
 8002bae:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bb0:	e7b2      	b.n	8002b18 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <xTaskIncrementTick+0x16c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb8:	4914      	ldr	r1, [pc, #80]	; (8002c0c <xTaskIncrementTick+0x168>)
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d901      	bls.n	8002bce <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002bce:	4b11      	ldr	r3, [pc, #68]	; (8002c14 <xTaskIncrementTick+0x170>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d007      	beq.n	8002be6 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	617b      	str	r3, [r7, #20]
 8002bda:	e004      	b.n	8002be6 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <xTaskIncrementTick+0x174>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	3301      	adds	r3, #1
 8002be2:	4a0d      	ldr	r2, [pc, #52]	; (8002c18 <xTaskIncrementTick+0x174>)
 8002be4:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002be6:	697b      	ldr	r3, [r7, #20]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000194 	.word	0x20000194
 8002bf4:	20000170 	.word	0x20000170
 8002bf8:	20000124 	.word	0x20000124
 8002bfc:	20000128 	.word	0x20000128
 8002c00:	20000184 	.word	0x20000184
 8002c04:	2000018c 	.word	0x2000018c
 8002c08:	20000174 	.word	0x20000174
 8002c0c:	20000098 	.word	0x20000098
 8002c10:	20000094 	.word	0x20000094
 8002c14:	20000180 	.word	0x20000180
 8002c18:	2000017c 	.word	0x2000017c

08002c1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c22:	4b2d      	ldr	r3, [pc, #180]	; (8002cd8 <vTaskSwitchContext+0xbc>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002c2a:	4b2c      	ldr	r3, [pc, #176]	; (8002cdc <vTaskSwitchContext+0xc0>)
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002c30:	e04d      	b.n	8002cce <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002c32:	4b2a      	ldr	r3, [pc, #168]	; (8002cdc <vTaskSwitchContext+0xc0>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c38:	4b29      	ldr	r3, [pc, #164]	; (8002ce0 <vTaskSwitchContext+0xc4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	fab3 f383 	clz	r3, r3
 8002c44:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002c46:	7afb      	ldrb	r3, [r7, #11]
 8002c48:	f1c3 031f 	rsb	r3, r3, #31
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	4925      	ldr	r1, [pc, #148]	; (8002ce4 <vTaskSwitchContext+0xc8>)
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10a      	bne.n	8002c78 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c66:	f383 8811 	msr	BASEPRI, r3
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	607b      	str	r3, [r7, #4]
    }
 8002c74:	bf00      	nop
 8002c76:	e7fe      	b.n	8002c76 <vTaskSwitchContext+0x5a>
 8002c78:	697a      	ldr	r2, [r7, #20]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4a18      	ldr	r2, [pc, #96]	; (8002ce4 <vTaskSwitchContext+0xc8>)
 8002c84:	4413      	add	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	3308      	adds	r3, #8
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d104      	bne.n	8002ca8 <vTaskSwitchContext+0x8c>
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	605a      	str	r2, [r3, #4]
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	4a0e      	ldr	r2, [pc, #56]	; (8002ce8 <vTaskSwitchContext+0xcc>)
 8002cb0:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <vTaskSwitchContext+0xcc>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <vTaskSwitchContext+0xd0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d102      	bne.n	8002cc4 <vTaskSwitchContext+0xa8>
 8002cbe:	f003 fa83 	bl	80061c8 <SEGGER_SYSVIEW_OnIdle>
}
 8002cc2:	e004      	b.n	8002cce <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002cc4:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <vTaskSwitchContext+0xcc>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f003 fadb 	bl	8006284 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002cce:	bf00      	nop
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000194 	.word	0x20000194
 8002cdc:	20000180 	.word	0x20000180
 8002ce0:	20000174 	.word	0x20000174
 8002ce4:	20000098 	.word	0x20000098
 8002ce8:	20000094 	.word	0x20000094
 8002cec:	20000190 	.word	0x20000190

08002cf0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002cf8:	f000 f852 	bl	8002da0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <prvIdleTask+0x28>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d9f9      	bls.n	8002cf8 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <prvIdleTask+0x2c>)
 8002d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	f3bf 8f4f 	dsb	sy
 8002d10:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002d14:	e7f0      	b.n	8002cf8 <prvIdleTask+0x8>
 8002d16:	bf00      	nop
 8002d18:	20000098 	.word	0x20000098
 8002d1c:	e000ed04 	.word	0xe000ed04

08002d20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
 8002d2a:	e00c      	b.n	8002d46 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4a12      	ldr	r2, [pc, #72]	; (8002d80 <prvInitialiseTaskLists+0x60>)
 8002d38:	4413      	add	r3, r2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fad4 	bl	80022e8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3301      	adds	r3, #1
 8002d44:	607b      	str	r3, [r7, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d9ef      	bls.n	8002d2c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002d4c:	480d      	ldr	r0, [pc, #52]	; (8002d84 <prvInitialiseTaskLists+0x64>)
 8002d4e:	f7ff facb 	bl	80022e8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002d52:	480d      	ldr	r0, [pc, #52]	; (8002d88 <prvInitialiseTaskLists+0x68>)
 8002d54:	f7ff fac8 	bl	80022e8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002d58:	480c      	ldr	r0, [pc, #48]	; (8002d8c <prvInitialiseTaskLists+0x6c>)
 8002d5a:	f7ff fac5 	bl	80022e8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002d5e:	480c      	ldr	r0, [pc, #48]	; (8002d90 <prvInitialiseTaskLists+0x70>)
 8002d60:	f7ff fac2 	bl	80022e8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002d64:	480b      	ldr	r0, [pc, #44]	; (8002d94 <prvInitialiseTaskLists+0x74>)
 8002d66:	f7ff fabf 	bl	80022e8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <prvInitialiseTaskLists+0x78>)
 8002d6c:	4a05      	ldr	r2, [pc, #20]	; (8002d84 <prvInitialiseTaskLists+0x64>)
 8002d6e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d70:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <prvInitialiseTaskLists+0x7c>)
 8002d72:	4a05      	ldr	r2, [pc, #20]	; (8002d88 <prvInitialiseTaskLists+0x68>)
 8002d74:	601a      	str	r2, [r3, #0]
}
 8002d76:	bf00      	nop
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000098 	.word	0x20000098
 8002d84:	200000fc 	.word	0x200000fc
 8002d88:	20000110 	.word	0x20000110
 8002d8c:	2000012c 	.word	0x2000012c
 8002d90:	20000140 	.word	0x20000140
 8002d94:	20000158 	.word	0x20000158
 8002d98:	20000124 	.word	0x20000124
 8002d9c:	20000128 	.word	0x20000128

08002da0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002da6:	e019      	b.n	8002ddc <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002da8:	f000 fc14 	bl	80035d4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002dac:	4b10      	ldr	r3, [pc, #64]	; (8002df0 <prvCheckTasksWaitingTermination+0x50>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3304      	adds	r3, #4
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fb1f 	bl	80023fc <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <prvCheckTasksWaitingTermination+0x54>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	4a0b      	ldr	r2, [pc, #44]	; (8002df4 <prvCheckTasksWaitingTermination+0x54>)
 8002dc6:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <prvCheckTasksWaitingTermination+0x58>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <prvCheckTasksWaitingTermination+0x58>)
 8002dd0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002dd2:	f000 fc2f 	bl	8003634 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f810 	bl	8002dfc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <prvCheckTasksWaitingTermination+0x58>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1e1      	bne.n	8002da8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20000140 	.word	0x20000140
 8002df4:	2000016c 	.word	0x2000016c
 8002df8:	20000154 	.word	0x20000154

08002dfc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f000 fdef 	bl	80039ec <vPortFree>
                vPortFree( pxTCB );
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 fdec 	bl	80039ec <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e20:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <prvResetNextTaskUnblockTime+0x30>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d104      	bne.n	8002e34 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002e2a:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <prvResetNextTaskUnblockTime+0x34>)
 8002e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e30:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002e32:	e005      	b.n	8002e40 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e34:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <prvResetNextTaskUnblockTime+0x30>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <prvResetNextTaskUnblockTime+0x34>)
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20000124 	.word	0x20000124
 8002e50:	2000018c 	.word	0x2000018c

08002e54 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00a      	beq.n	8002e7e <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8002e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6c:	f383 8811 	msr	BASEPRI, r3
 8002e70:	f3bf 8f6f 	isb	sy
 8002e74:	f3bf 8f4f 	dsb	sy
 8002e78:	613b      	str	r3, [r7, #16]
    }
 8002e7a:	bf00      	nop
 8002e7c:	e7fe      	b.n	8002e7c <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8002e7e:	f000 fba9 	bl	80035d4 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8002e82:	4b36      	ldr	r3, [pc, #216]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4413      	add	r3, r2
 8002e8a:	3354      	adds	r3, #84	; 0x54
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d022      	beq.n	8002eda <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8002e94:	4b31      	ldr	r3, [pc, #196]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	3214      	adds	r2, #20
 8002e9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	43d2      	mvns	r2, r2
 8002ea4:	4011      	ands	r1, r2
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	3214      	adds	r2, #20
 8002eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8002eae:	4b2b      	ldr	r3, [pc, #172]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3354      	adds	r3, #84	; 0x54
 8002eb8:	2201      	movs	r2, #1
 8002eba:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00b      	beq.n	8002eda <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	6a38      	ldr	r0, [r7, #32]
 8002ec6:	f000 f963 	bl	8003190 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8002eca:	4b25      	ldr	r3, [pc, #148]	; (8002f60 <xTaskGenericNotifyWait+0x10c>)
 8002ecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	f3bf 8f4f 	dsb	sy
 8002ed6:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002eda:	f000 fbab 	bl	8003634 <vPortExitCritical>

        taskENTER_CRITICAL();
 8002ede:	f000 fb79 	bl	80035d4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68b9      	ldr	r1, [r7, #8]
 8002eee:	2040      	movs	r0, #64	; 0x40
 8002ef0:	f002 fce6 	bl	80058c0 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <xTaskGenericNotifyWait+0xb6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8002efa:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	3214      	adds	r2, #20
 8002f02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8002f0a:	4b14      	ldr	r3, [pc, #80]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4413      	add	r3, r2
 8002f12:	3354      	adds	r3, #84	; 0x54
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d002      	beq.n	8002f22 <xTaskGenericNotifyWait+0xce>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	e00e      	b.n	8002f40 <xTaskGenericNotifyWait+0xec>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8002f22:	4b0e      	ldr	r3, [pc, #56]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	3214      	adds	r2, #20
 8002f2a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	43d2      	mvns	r2, r2
 8002f32:	4011      	ands	r1, r2
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	3214      	adds	r2, #20
 8002f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8002f40:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <xTaskGenericNotifyWait+0x108>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4413      	add	r3, r2
 8002f48:	3354      	adds	r3, #84	; 0x54
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8002f4e:	f000 fb71 	bl	8003634 <vPortExitCritical>

        return xReturn;
 8002f52:	697b      	ldr	r3, [r7, #20]
    }
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000094 	.word	0x20000094
 8002f60:	e000ed04 	.word	0xe000ed04

08002f64 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b092      	sub	sp, #72	; 0x48
 8002f68:	af02      	add	r7, sp, #8
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8002f72:	2301      	movs	r3, #1
 8002f74:	63fb      	str	r3, [r7, #60]	; 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10a      	bne.n	8002f92 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8002f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f80:	f383 8811 	msr	BASEPRI, r3
 8002f84:	f3bf 8f6f 	isb	sy
 8002f88:	f3bf 8f4f 	dsb	sy
 8002f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8002f8e:	bf00      	nop
 8002f90:	e7fe      	b.n	8002f90 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00a      	beq.n	8002fae <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8002f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9c:	f383 8811 	msr	BASEPRI, r3
 8002fa0:	f3bf 8f6f 	isb	sy
 8002fa4:	f3bf 8f4f 	dsb	sy
 8002fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002faa:	bf00      	nop
 8002fac:	e7fe      	b.n	8002fac <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002fae:	f000 fbfd 	bl	80037ac <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	63bb      	str	r3, [r7, #56]	; 0x38

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002fb6:	f3ef 8211 	mrs	r2, BASEPRI
 8002fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbe:	f383 8811 	msr	BASEPRI, r3
 8002fc2:	f3bf 8f6f 	isb	sy
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	627a      	str	r2, [r7, #36]	; 0x24
 8002fcc:	623b      	str	r3, [r7, #32]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fd0:	637b      	str	r3, [r7, #52]	; 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 8002fd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d006      	beq.n	8002fe6 <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8002fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	3214      	adds	r2, #20
 8002fde:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002fe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fe4:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8002fe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4413      	add	r3, r2
 8002fec:	3354      	adds	r3, #84	; 0x54
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8002ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3354      	adds	r3, #84	; 0x54
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	2b04      	cmp	r3, #4
 8003004:	d83b      	bhi.n	800307e <xTaskGenericNotifyFromISR+0x11a>
 8003006:	a201      	add	r2, pc, #4	; (adr r2, 800300c <xTaskGenericNotifyFromISR+0xa8>)
 8003008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300c:	0800309d 	.word	0x0800309d
 8003010:	08003021 	.word	0x08003021
 8003014:	0800303d 	.word	0x0800303d
 8003018:	08003055 	.word	0x08003055
 800301c:	08003063 	.word	0x08003063
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8003020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	3214      	adds	r2, #20
 8003026:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	ea42 0103 	orr.w	r1, r2, r3
 8003030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	3214      	adds	r2, #20
 8003036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800303a:	e032      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800303c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	3214      	adds	r2, #20
 8003042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003046:	1c59      	adds	r1, r3, #1
 8003048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	3214      	adds	r2, #20
 800304e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003052:	e026      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	3214      	adds	r2, #20
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003060:	e01f      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003062:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003066:	2b02      	cmp	r3, #2
 8003068:	d006      	beq.n	8003078 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800306a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	3214      	adds	r2, #20
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8003076:	e014      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8003078:	2300      	movs	r3, #0
 800307a:	63fb      	str	r3, [r7, #60]	; 0x3c
                    break;
 800307c:	e011      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800307e:	4b3d      	ldr	r3, [pc, #244]	; (8003174 <xTaskGenericNotifyFromISR+0x210>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00c      	beq.n	80030a0 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 8003086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800308a:	f383 8811 	msr	BASEPRI, r3
 800308e:	f3bf 8f6f 	isb	sy
 8003092:	f3bf 8f4f 	dsb	sy
 8003096:	61fb      	str	r3, [r7, #28]
    }
 8003098:	bf00      	nop
 800309a:	e7fe      	b.n	800309a <xTaskGenericNotifyFromISR+0x136>
                    break;
 800309c:	bf00      	nop
 800309e:	e000      	b.n	80030a2 <xTaskGenericNotifyFromISR+0x13e>
                    break;
 80030a0:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 80030a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a4:	4618      	mov	r0, r3
 80030a6:	f003 f9d1 	bl	800644c <SEGGER_SYSVIEW_ShrinkId>
 80030aa:	78f9      	ldrb	r1, [r7, #3]
 80030ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030b0:	9201      	str	r2, [sp, #4]
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	460b      	mov	r3, r1
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	4601      	mov	r1, r0
 80030ba:	203f      	movs	r0, #63	; 0x3f
 80030bc:	f002 fc92 	bl	80059e4 <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80030c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d149      	bne.n	800315c <xTaskGenericNotifyFromISR+0x1f8>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80030c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00a      	beq.n	80030e6 <xTaskGenericNotifyFromISR+0x182>
        __asm volatile
 80030d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d4:	f383 8811 	msr	BASEPRI, r3
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	61bb      	str	r3, [r7, #24]
    }
 80030e2:	bf00      	nop
 80030e4:	e7fe      	b.n	80030e4 <xTaskGenericNotifyFromISR+0x180>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030e6:	4b24      	ldr	r3, [pc, #144]	; (8003178 <xTaskGenericNotifyFromISR+0x214>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d120      	bne.n	8003130 <xTaskGenericNotifyFromISR+0x1cc>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f0:	3304      	adds	r3, #4
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff f982 	bl	80023fc <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80030f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030fa:	4618      	mov	r0, r3
 80030fc:	f003 f904 	bl	8006308 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	2201      	movs	r2, #1
 8003106:	409a      	lsls	r2, r3
 8003108:	4b1c      	ldr	r3, [pc, #112]	; (800317c <xTaskGenericNotifyFromISR+0x218>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4313      	orrs	r3, r2
 800310e:	4a1b      	ldr	r2, [pc, #108]	; (800317c <xTaskGenericNotifyFromISR+0x218>)
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4a18      	ldr	r2, [pc, #96]	; (8003180 <xTaskGenericNotifyFromISR+0x21c>)
 8003120:	441a      	add	r2, r3
 8003122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003124:	3304      	adds	r3, #4
 8003126:	4619      	mov	r1, r3
 8003128:	4610      	mov	r0, r2
 800312a:	f7ff f90a 	bl	8002342 <vListInsertEnd>
 800312e:	e005      	b.n	800313c <xTaskGenericNotifyFromISR+0x1d8>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003132:	3318      	adds	r3, #24
 8003134:	4619      	mov	r1, r3
 8003136:	4813      	ldr	r0, [pc, #76]	; (8003184 <xTaskGenericNotifyFromISR+0x220>)
 8003138:	f7ff f903 	bl	8002342 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <xTaskGenericNotifyFromISR+0x224>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	429a      	cmp	r2, r3
 8003148:	d908      	bls.n	800315c <xTaskGenericNotifyFromISR+0x1f8>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800314a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <xTaskGenericNotifyFromISR+0x1f2>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8003150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003152:	2201      	movs	r2, #1
 8003154:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8003156:	4b0d      	ldr	r3, [pc, #52]	; (800318c <xTaskGenericNotifyFromISR+0x228>)
 8003158:	2201      	movs	r2, #1
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315e:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003166:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8003168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    }
 800316a:	4618      	mov	r0, r3
 800316c:	3740      	adds	r7, #64	; 0x40
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000170 	.word	0x20000170
 8003178:	20000194 	.word	0x20000194
 800317c:	20000174 	.word	0x20000174
 8003180:	20000098 	.word	0x20000098
 8003184:	2000012c 	.word	0x2000012c
 8003188:	20000094 	.word	0x20000094
 800318c:	20000180 	.word	0x20000180

08003190 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800319a:	4b32      	ldr	r3, [pc, #200]	; (8003264 <prvAddCurrentTaskToDelayedList+0xd4>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031a0:	4b31      	ldr	r3, [pc, #196]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	3304      	adds	r3, #4
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff f928 	bl	80023fc <uxListRemove>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80031b2:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	2201      	movs	r2, #1
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	43da      	mvns	r2, r3
 80031c0:	4b2a      	ldr	r3, [pc, #168]	; (800326c <prvAddCurrentTaskToDelayedList+0xdc>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4013      	ands	r3, r2
 80031c6:	4a29      	ldr	r2, [pc, #164]	; (800326c <prvAddCurrentTaskToDelayedList+0xdc>)
 80031c8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d0:	d110      	bne.n	80031f4 <prvAddCurrentTaskToDelayedList+0x64>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00d      	beq.n	80031f4 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80031d8:	4b23      	ldr	r3, [pc, #140]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	211b      	movs	r1, #27
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 f8d4 	bl	800638c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031e4:	4b20      	ldr	r3, [pc, #128]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	3304      	adds	r3, #4
 80031ea:	4619      	mov	r1, r3
 80031ec:	4820      	ldr	r0, [pc, #128]	; (8003270 <prvAddCurrentTaskToDelayedList+0xe0>)
 80031ee:	f7ff f8a8 	bl	8002342 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80031f2:	e032      	b.n	800325a <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4413      	add	r3, r2
 80031fa:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80031fc:	4b1a      	ldr	r3, [pc, #104]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	429a      	cmp	r2, r3
 800320a:	d20f      	bcs.n	800322c <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800320c:	4b16      	ldr	r3, [pc, #88]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2104      	movs	r1, #4
 8003212:	4618      	mov	r0, r3
 8003214:	f003 f8ba 	bl	800638c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003218:	4b16      	ldr	r3, [pc, #88]	; (8003274 <prvAddCurrentTaskToDelayedList+0xe4>)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b12      	ldr	r3, [pc, #72]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3304      	adds	r3, #4
 8003222:	4619      	mov	r1, r3
 8003224:	4610      	mov	r0, r2
 8003226:	f7ff f8b0 	bl	800238a <vListInsert>
}
 800322a:	e016      	b.n	800325a <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 800322c:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2104      	movs	r1, #4
 8003232:	4618      	mov	r0, r3
 8003234:	f003 f8aa 	bl	800638c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003238:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <prvAddCurrentTaskToDelayedList+0xe8>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <prvAddCurrentTaskToDelayedList+0xd8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	3304      	adds	r3, #4
 8003242:	4619      	mov	r1, r3
 8003244:	4610      	mov	r0, r2
 8003246:	f7ff f8a0 	bl	800238a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800324a:	4b0c      	ldr	r3, [pc, #48]	; (800327c <prvAddCurrentTaskToDelayedList+0xec>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	429a      	cmp	r2, r3
 8003252:	d202      	bcs.n	800325a <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003254:	4a09      	ldr	r2, [pc, #36]	; (800327c <prvAddCurrentTaskToDelayedList+0xec>)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	6013      	str	r3, [r2, #0]
}
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20000170 	.word	0x20000170
 8003268:	20000094 	.word	0x20000094
 800326c:	20000174 	.word	0x20000174
 8003270:	20000158 	.word	0x20000158
 8003274:	20000128 	.word	0x20000128
 8003278:	20000124 	.word	0x20000124
 800327c:	2000018c 	.word	0x2000018c

08003280 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3b04      	subs	r3, #4
 8003290:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003298:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	3b04      	subs	r3, #4
 800329e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f023 0201 	bic.w	r2, r3, #1
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	3b04      	subs	r3, #4
 80032ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80032b0:	4a0c      	ldr	r2, [pc, #48]	; (80032e4 <pxPortInitialiseStack+0x64>)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	3b14      	subs	r3, #20
 80032ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3b04      	subs	r3, #4
 80032c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f06f 0202 	mvn.w	r2, #2
 80032ce:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	3b20      	subs	r3, #32
 80032d4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80032d6:	68fb      	ldr	r3, [r7, #12]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	080032e9 	.word	0x080032e9

080032e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80032ee:	2300      	movs	r3, #0
 80032f0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80032f2:	4b12      	ldr	r3, [pc, #72]	; (800333c <prvTaskExitError+0x54>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fa:	d00a      	beq.n	8003312 <prvTaskExitError+0x2a>
        __asm volatile
 80032fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003300:	f383 8811 	msr	BASEPRI, r3
 8003304:	f3bf 8f6f 	isb	sy
 8003308:	f3bf 8f4f 	dsb	sy
 800330c:	60fb      	str	r3, [r7, #12]
    }
 800330e:	bf00      	nop
 8003310:	e7fe      	b.n	8003310 <prvTaskExitError+0x28>
        __asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	60bb      	str	r3, [r7, #8]
    }
 8003324:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003326:	bf00      	nop
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0fc      	beq.n	8003328 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800332e:	bf00      	nop
 8003330:	bf00      	nop
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	20000010 	.word	0x20000010

08003340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003340:	4b07      	ldr	r3, [pc, #28]	; (8003360 <pxCurrentTCBConst2>)
 8003342:	6819      	ldr	r1, [r3, #0]
 8003344:	6808      	ldr	r0, [r1, #0]
 8003346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800334a:	f380 8809 	msr	PSP, r0
 800334e:	f3bf 8f6f 	isb	sy
 8003352:	f04f 0000 	mov.w	r0, #0
 8003356:	f380 8811 	msr	BASEPRI, r0
 800335a:	4770      	bx	lr
 800335c:	f3af 8000 	nop.w

08003360 <pxCurrentTCBConst2>:
 8003360:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop

08003368 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003368:	4808      	ldr	r0, [pc, #32]	; (800338c <prvPortStartFirstTask+0x24>)
 800336a:	6800      	ldr	r0, [r0, #0]
 800336c:	6800      	ldr	r0, [r0, #0]
 800336e:	f380 8808 	msr	MSP, r0
 8003372:	f04f 0000 	mov.w	r0, #0
 8003376:	f380 8814 	msr	CONTROL, r0
 800337a:	b662      	cpsie	i
 800337c:	b661      	cpsie	f
 800337e:	f3bf 8f4f 	dsb	sy
 8003382:	f3bf 8f6f 	isb	sy
 8003386:	df00      	svc	0
 8003388:	bf00      	nop
 800338a:	0000      	.short	0x0000
 800338c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003390:	bf00      	nop
 8003392:	bf00      	nop

08003394 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800339a:	4b46      	ldr	r3, [pc, #280]	; (80034b4 <xPortStartScheduler+0x120>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a46      	ldr	r2, [pc, #280]	; (80034b8 <xPortStartScheduler+0x124>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d10a      	bne.n	80033ba <xPortStartScheduler+0x26>
        __asm volatile
 80033a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a8:	f383 8811 	msr	BASEPRI, r3
 80033ac:	f3bf 8f6f 	isb	sy
 80033b0:	f3bf 8f4f 	dsb	sy
 80033b4:	613b      	str	r3, [r7, #16]
    }
 80033b6:	bf00      	nop
 80033b8:	e7fe      	b.n	80033b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80033ba:	4b3e      	ldr	r3, [pc, #248]	; (80034b4 <xPortStartScheduler+0x120>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a3f      	ldr	r2, [pc, #252]	; (80034bc <xPortStartScheduler+0x128>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d10a      	bne.n	80033da <xPortStartScheduler+0x46>
        __asm volatile
 80033c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c8:	f383 8811 	msr	BASEPRI, r3
 80033cc:	f3bf 8f6f 	isb	sy
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	60fb      	str	r3, [r7, #12]
    }
 80033d6:	bf00      	nop
 80033d8:	e7fe      	b.n	80033d8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80033da:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <xPortStartScheduler+0x12c>)
 80033dc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	22ff      	movs	r2, #255	; 0xff
 80033ea:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80033f4:	78fb      	ldrb	r3, [r7, #3]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	4b31      	ldr	r3, [pc, #196]	; (80034c4 <xPortStartScheduler+0x130>)
 8003400:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003402:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <xPortStartScheduler+0x134>)
 8003404:	2207      	movs	r2, #7
 8003406:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003408:	e009      	b.n	800341e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800340a:	4b2f      	ldr	r3, [pc, #188]	; (80034c8 <xPortStartScheduler+0x134>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3b01      	subs	r3, #1
 8003410:	4a2d      	ldr	r2, [pc, #180]	; (80034c8 <xPortStartScheduler+0x134>)
 8003412:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	b2db      	uxtb	r3, r3
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	b2db      	uxtb	r3, r3
 800341c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800341e:	78fb      	ldrb	r3, [r7, #3]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003426:	2b80      	cmp	r3, #128	; 0x80
 8003428:	d0ef      	beq.n	800340a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800342a:	4b27      	ldr	r3, [pc, #156]	; (80034c8 <xPortStartScheduler+0x134>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1c3 0307 	rsb	r3, r3, #7
 8003432:	2b04      	cmp	r3, #4
 8003434:	d00a      	beq.n	800344c <xPortStartScheduler+0xb8>
        __asm volatile
 8003436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800343a:	f383 8811 	msr	BASEPRI, r3
 800343e:	f3bf 8f6f 	isb	sy
 8003442:	f3bf 8f4f 	dsb	sy
 8003446:	60bb      	str	r3, [r7, #8]
    }
 8003448:	bf00      	nop
 800344a:	e7fe      	b.n	800344a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800344c:	4b1e      	ldr	r3, [pc, #120]	; (80034c8 <xPortStartScheduler+0x134>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	4a1d      	ldr	r2, [pc, #116]	; (80034c8 <xPortStartScheduler+0x134>)
 8003454:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003456:	4b1c      	ldr	r3, [pc, #112]	; (80034c8 <xPortStartScheduler+0x134>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800345e:	4a1a      	ldr	r2, [pc, #104]	; (80034c8 <xPortStartScheduler+0x134>)
 8003460:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <xPortStartScheduler+0x138>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a17      	ldr	r2, [pc, #92]	; (80034cc <xPortStartScheduler+0x138>)
 8003470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003474:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003476:	4b15      	ldr	r3, [pc, #84]	; (80034cc <xPortStartScheduler+0x138>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a14      	ldr	r2, [pc, #80]	; (80034cc <xPortStartScheduler+0x138>)
 800347c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003480:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003482:	f000 f963 	bl	800374c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003486:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <xPortStartScheduler+0x13c>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800348c:	f000 f982 	bl	8003794 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003490:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <xPortStartScheduler+0x140>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a0f      	ldr	r2, [pc, #60]	; (80034d4 <xPortStartScheduler+0x140>)
 8003496:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800349a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800349c:	f7ff ff64 	bl	8003368 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80034a0:	f7ff fbbc 	bl	8002c1c <vTaskSwitchContext>
    prvTaskExitError();
 80034a4:	f7ff ff20 	bl	80032e8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3718      	adds	r7, #24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	e000ed00 	.word	0xe000ed00
 80034b8:	410fc271 	.word	0x410fc271
 80034bc:	410fc270 	.word	0x410fc270
 80034c0:	e000e400 	.word	0xe000e400
 80034c4:	20000198 	.word	0x20000198
 80034c8:	2000019c 	.word	0x2000019c
 80034cc:	e000ed20 	.word	0xe000ed20
 80034d0:	20000010 	.word	0x20000010
 80034d4:	e000ef34 	.word	0xe000ef34

080034d8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80034de:	4b37      	ldr	r3, [pc, #220]	; (80035bc <vInitPrioGroupValue+0xe4>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a37      	ldr	r2, [pc, #220]	; (80035c0 <vInitPrioGroupValue+0xe8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d10a      	bne.n	80034fe <vInitPrioGroupValue+0x26>
        __asm volatile
 80034e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ec:	f383 8811 	msr	BASEPRI, r3
 80034f0:	f3bf 8f6f 	isb	sy
 80034f4:	f3bf 8f4f 	dsb	sy
 80034f8:	613b      	str	r3, [r7, #16]
    }
 80034fa:	bf00      	nop
 80034fc:	e7fe      	b.n	80034fc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80034fe:	4b2f      	ldr	r3, [pc, #188]	; (80035bc <vInitPrioGroupValue+0xe4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a30      	ldr	r2, [pc, #192]	; (80035c4 <vInitPrioGroupValue+0xec>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d10a      	bne.n	800351e <vInitPrioGroupValue+0x46>
        __asm volatile
 8003508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800350c:	f383 8811 	msr	BASEPRI, r3
 8003510:	f3bf 8f6f 	isb	sy
 8003514:	f3bf 8f4f 	dsb	sy
 8003518:	60fb      	str	r3, [r7, #12]
    }
 800351a:	bf00      	nop
 800351c:	e7fe      	b.n	800351c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800351e:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <vInitPrioGroupValue+0xf0>)
 8003520:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	22ff      	movs	r2, #255	; 0xff
 800352e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003538:	78fb      	ldrb	r3, [r7, #3]
 800353a:	b2db      	uxtb	r3, r3
 800353c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003540:	b2da      	uxtb	r2, r3
 8003542:	4b22      	ldr	r3, [pc, #136]	; (80035cc <vInitPrioGroupValue+0xf4>)
 8003544:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003546:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003548:	2207      	movs	r2, #7
 800354a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800354c:	e009      	b.n	8003562 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800354e:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	3b01      	subs	r3, #1
 8003554:	4a1e      	ldr	r2, [pc, #120]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003556:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	b2db      	uxtb	r3, r3
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	b2db      	uxtb	r3, r3
 8003560:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003562:	78fb      	ldrb	r3, [r7, #3]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356a:	2b80      	cmp	r3, #128	; 0x80
 800356c:	d0ef      	beq.n	800354e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800356e:	4b18      	ldr	r3, [pc, #96]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f1c3 0307 	rsb	r3, r3, #7
 8003576:	2b04      	cmp	r3, #4
 8003578:	d00a      	beq.n	8003590 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800357a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357e:	f383 8811 	msr	BASEPRI, r3
 8003582:	f3bf 8f6f 	isb	sy
 8003586:	f3bf 8f4f 	dsb	sy
 800358a:	60bb      	str	r3, [r7, #8]
    }
 800358c:	bf00      	nop
 800358e:	e7fe      	b.n	800358e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003590:	4b0f      	ldr	r3, [pc, #60]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	021b      	lsls	r3, r3, #8
 8003596:	4a0e      	ldr	r2, [pc, #56]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 8003598:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800359a:	4b0d      	ldr	r3, [pc, #52]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035a2:	4a0b      	ldr	r2, [pc, #44]	; (80035d0 <vInitPrioGroupValue+0xf8>)
 80035a4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	e000ed00 	.word	0xe000ed00
 80035c0:	410fc271 	.word	0x410fc271
 80035c4:	410fc270 	.word	0x410fc270
 80035c8:	e000e400 	.word	0xe000e400
 80035cc:	20000198 	.word	0x20000198
 80035d0:	2000019c 	.word	0x2000019c

080035d4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
        __asm volatile
 80035da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035de:	f383 8811 	msr	BASEPRI, r3
 80035e2:	f3bf 8f6f 	isb	sy
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	607b      	str	r3, [r7, #4]
    }
 80035ec:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80035ee:	4b0f      	ldr	r3, [pc, #60]	; (800362c <vPortEnterCritical+0x58>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3301      	adds	r3, #1
 80035f4:	4a0d      	ldr	r2, [pc, #52]	; (800362c <vPortEnterCritical+0x58>)
 80035f6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80035f8:	4b0c      	ldr	r3, [pc, #48]	; (800362c <vPortEnterCritical+0x58>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d10f      	bne.n	8003620 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <vPortEnterCritical+0x5c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <vPortEnterCritical+0x4c>
        __asm volatile
 800360a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	603b      	str	r3, [r7, #0]
    }
 800361c:	bf00      	nop
 800361e:	e7fe      	b.n	800361e <vPortEnterCritical+0x4a>
    }
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	20000010 	.word	0x20000010
 8003630:	e000ed04 	.word	0xe000ed04

08003634 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800363a:	4b12      	ldr	r3, [pc, #72]	; (8003684 <vPortExitCritical+0x50>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10a      	bne.n	8003658 <vPortExitCritical+0x24>
        __asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	607b      	str	r3, [r7, #4]
    }
 8003654:	bf00      	nop
 8003656:	e7fe      	b.n	8003656 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003658:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <vPortExitCritical+0x50>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3b01      	subs	r3, #1
 800365e:	4a09      	ldr	r2, [pc, #36]	; (8003684 <vPortExitCritical+0x50>)
 8003660:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003662:	4b08      	ldr	r3, [pc, #32]	; (8003684 <vPortExitCritical+0x50>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d105      	bne.n	8003676 <vPortExitCritical+0x42>
 800366a:	2300      	movs	r3, #0
 800366c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	f383 8811 	msr	BASEPRI, r3
    }
 8003674:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	20000010 	.word	0x20000010
	...

08003690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003690:	f3ef 8009 	mrs	r0, PSP
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <pxCurrentTCBConst>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	f01e 0f10 	tst.w	lr, #16
 80036a0:	bf08      	it	eq
 80036a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80036a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036aa:	6010      	str	r0, [r2, #0]
 80036ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80036b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80036b4:	f380 8811 	msr	BASEPRI, r0
 80036b8:	f3bf 8f4f 	dsb	sy
 80036bc:	f3bf 8f6f 	isb	sy
 80036c0:	f7ff faac 	bl	8002c1c <vTaskSwitchContext>
 80036c4:	f04f 0000 	mov.w	r0, #0
 80036c8:	f380 8811 	msr	BASEPRI, r0
 80036cc:	bc09      	pop	{r0, r3}
 80036ce:	6819      	ldr	r1, [r3, #0]
 80036d0:	6808      	ldr	r0, [r1, #0]
 80036d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d6:	f01e 0f10 	tst.w	lr, #16
 80036da:	bf08      	it	eq
 80036dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80036e0:	f380 8809 	msr	PSP, r0
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	f3af 8000 	nop.w

080036f0 <pxCurrentTCBConst>:
 80036f0:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop

080036f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
        __asm volatile
 80036fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003702:	f383 8811 	msr	BASEPRI, r3
 8003706:	f3bf 8f6f 	isb	sy
 800370a:	f3bf 8f4f 	dsb	sy
 800370e:	607b      	str	r3, [r7, #4]
    }
 8003710:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003712:	f002 fcdf 	bl	80060d4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003716:	f7ff f9c5 	bl	8002aa4 <xTaskIncrementTick>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d006      	beq.n	800372e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003720:	f002 fd36 	bl	8006190 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003724:	4b08      	ldr	r3, [pc, #32]	; (8003748 <SysTick_Handler+0x50>)
 8003726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	e001      	b.n	8003732 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800372e:	f002 fd13 	bl	8006158 <SEGGER_SYSVIEW_RecordExitISR>
 8003732:	2300      	movs	r3, #0
 8003734:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	f383 8811 	msr	BASEPRI, r3
    }
 800373c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	e000ed04 	.word	0xe000ed04

0800374c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003750:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <vPortSetupTimerInterrupt+0x34>)
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003756:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <vPortSetupTimerInterrupt+0x38>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800375c:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <vPortSetupTimerInterrupt+0x3c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0a      	ldr	r2, [pc, #40]	; (800378c <vPortSetupTimerInterrupt+0x40>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	099b      	lsrs	r3, r3, #6
 8003768:	4a09      	ldr	r2, [pc, #36]	; (8003790 <vPortSetupTimerInterrupt+0x44>)
 800376a:	3b01      	subs	r3, #1
 800376c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800376e:	4b04      	ldr	r3, [pc, #16]	; (8003780 <vPortSetupTimerInterrupt+0x34>)
 8003770:	2207      	movs	r2, #7
 8003772:	601a      	str	r2, [r3, #0]
}
 8003774:	bf00      	nop
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	e000e010 	.word	0xe000e010
 8003784:	e000e018 	.word	0xe000e018
 8003788:	20000000 	.word	0x20000000
 800378c:	10624dd3 	.word	0x10624dd3
 8003790:	e000e014 	.word	0xe000e014

08003794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80037a4 <vPortEnableVFP+0x10>
 8003798:	6801      	ldr	r1, [r0, #0]
 800379a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800379e:	6001      	str	r1, [r0, #0]
 80037a0:	4770      	bx	lr
 80037a2:	0000      	.short	0x0000
 80037a4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop

080037ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80037b2:	f3ef 8305 	mrs	r3, IPSR
 80037b6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b0f      	cmp	r3, #15
 80037bc:	d914      	bls.n	80037e8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80037be:	4a17      	ldr	r2, [pc, #92]	; (800381c <vPortValidateInterruptPriority+0x70>)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4413      	add	r3, r2
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80037c8:	4b15      	ldr	r3, [pc, #84]	; (8003820 <vPortValidateInterruptPriority+0x74>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	7afa      	ldrb	r2, [r7, #11]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d20a      	bcs.n	80037e8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80037d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d6:	f383 8811 	msr	BASEPRI, r3
 80037da:	f3bf 8f6f 	isb	sy
 80037de:	f3bf 8f4f 	dsb	sy
 80037e2:	607b      	str	r3, [r7, #4]
    }
 80037e4:	bf00      	nop
 80037e6:	e7fe      	b.n	80037e6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80037e8:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <vPortValidateInterruptPriority+0x78>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037f0:	4b0d      	ldr	r3, [pc, #52]	; (8003828 <vPortValidateInterruptPriority+0x7c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d90a      	bls.n	800380e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80037f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fc:	f383 8811 	msr	BASEPRI, r3
 8003800:	f3bf 8f6f 	isb	sy
 8003804:	f3bf 8f4f 	dsb	sy
 8003808:	603b      	str	r3, [r7, #0]
    }
 800380a:	bf00      	nop
 800380c:	e7fe      	b.n	800380c <vPortValidateInterruptPriority+0x60>
    }
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	e000e3f0 	.word	0xe000e3f0
 8003820:	20000198 	.word	0x20000198
 8003824:	e000ed0c 	.word	0xe000ed0c
 8003828:	2000019c 	.word	0x2000019c

0800382c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003834:	2300      	movs	r3, #0
 8003836:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003838:	f7ff f874 	bl	8002924 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800383c:	4b65      	ldr	r3, [pc, #404]	; (80039d4 <pvPortMalloc+0x1a8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003844:	f000 f934 	bl	8003ab0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003848:	4b63      	ldr	r3, [pc, #396]	; (80039d8 <pvPortMalloc+0x1ac>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	f040 80a7 	bne.w	80039a4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d02d      	beq.n	80038b8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800385c:	2208      	movs	r2, #8
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	429a      	cmp	r2, r3
 8003866:	d227      	bcs.n	80038b8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003868:	2208      	movs	r2, #8
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4413      	add	r3, r2
 800386e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	2b00      	cmp	r3, #0
 8003878:	d021      	beq.n	80038be <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f023 0307 	bic.w	r3, r3, #7
 8003880:	3308      	adds	r3, #8
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	429a      	cmp	r2, r3
 8003886:	d214      	bcs.n	80038b2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f023 0307 	bic.w	r3, r3, #7
 800388e:	3308      	adds	r3, #8
 8003890:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	2b00      	cmp	r3, #0
 800389a:	d010      	beq.n	80038be <pvPortMalloc+0x92>
        __asm volatile
 800389c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a0:	f383 8811 	msr	BASEPRI, r3
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	617b      	str	r3, [r7, #20]
    }
 80038ae:	bf00      	nop
 80038b0:	e7fe      	b.n	80038b0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038b6:	e002      	b.n	80038be <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	607b      	str	r3, [r7, #4]
 80038bc:	e000      	b.n	80038c0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038be:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d06e      	beq.n	80039a4 <pvPortMalloc+0x178>
 80038c6:	4b45      	ldr	r3, [pc, #276]	; (80039dc <pvPortMalloc+0x1b0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d869      	bhi.n	80039a4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80038d0:	4b43      	ldr	r3, [pc, #268]	; (80039e0 <pvPortMalloc+0x1b4>)
 80038d2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80038d4:	4b42      	ldr	r3, [pc, #264]	; (80039e0 <pvPortMalloc+0x1b4>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038da:	e004      	b.n	80038e6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038de:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d903      	bls.n	80038f8 <pvPortMalloc+0xcc>
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f1      	bne.n	80038dc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80038f8:	4b36      	ldr	r3, [pc, #216]	; (80039d4 <pvPortMalloc+0x1a8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038fe:	429a      	cmp	r2, r3
 8003900:	d050      	beq.n	80039a4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2208      	movs	r2, #8
 8003908:	4413      	add	r3, r2
 800390a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	1ad2      	subs	r2, r2, r3
 800391c:	2308      	movs	r3, #8
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	429a      	cmp	r2, r3
 8003922:	d91f      	bls.n	8003964 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4413      	add	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <pvPortMalloc+0x120>
        __asm volatile
 8003936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	613b      	str	r3, [r7, #16]
    }
 8003948:	bf00      	nop
 800394a:	e7fe      	b.n	800394a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	1ad2      	subs	r2, r2, r3
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800395e:	69b8      	ldr	r0, [r7, #24]
 8003960:	f000 f908 	bl	8003b74 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003964:	4b1d      	ldr	r3, [pc, #116]	; (80039dc <pvPortMalloc+0x1b0>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	4a1b      	ldr	r2, [pc, #108]	; (80039dc <pvPortMalloc+0x1b0>)
 8003970:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003972:	4b1a      	ldr	r3, [pc, #104]	; (80039dc <pvPortMalloc+0x1b0>)
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	4b1b      	ldr	r3, [pc, #108]	; (80039e4 <pvPortMalloc+0x1b8>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d203      	bcs.n	8003986 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800397e:	4b17      	ldr	r3, [pc, #92]	; (80039dc <pvPortMalloc+0x1b0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <pvPortMalloc+0x1b8>)
 8003984:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	4b13      	ldr	r3, [pc, #76]	; (80039d8 <pvPortMalloc+0x1ac>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	431a      	orrs	r2, r3
 8003990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003992:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800399a:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <pvPortMalloc+0x1bc>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	3301      	adds	r3, #1
 80039a0:	4a11      	ldr	r2, [pc, #68]	; (80039e8 <pvPortMalloc+0x1bc>)
 80039a2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80039a4:	f7fe ffcc 	bl	8002940 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00a      	beq.n	80039c8 <pvPortMalloc+0x19c>
        __asm volatile
 80039b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b6:	f383 8811 	msr	BASEPRI, r3
 80039ba:	f3bf 8f6f 	isb	sy
 80039be:	f3bf 8f4f 	dsb	sy
 80039c2:	60fb      	str	r3, [r7, #12]
    }
 80039c4:	bf00      	nop
 80039c6:	e7fe      	b.n	80039c6 <pvPortMalloc+0x19a>
    return pvReturn;
 80039c8:	69fb      	ldr	r3, [r7, #28]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3728      	adds	r7, #40	; 0x28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	20012da8 	.word	0x20012da8
 80039d8:	20012dbc 	.word	0x20012dbc
 80039dc:	20012dac 	.word	0x20012dac
 80039e0:	20012da0 	.word	0x20012da0
 80039e4:	20012db0 	.word	0x20012db0
 80039e8:	20012db4 	.word	0x20012db4

080039ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d04d      	beq.n	8003a9a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80039fe:	2308      	movs	r3, #8
 8003a00:	425b      	negs	r3, r3
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4413      	add	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	4b24      	ldr	r3, [pc, #144]	; (8003aa4 <vPortFree+0xb8>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10a      	bne.n	8003a30 <vPortFree+0x44>
        __asm volatile
 8003a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a1e:	f383 8811 	msr	BASEPRI, r3
 8003a22:	f3bf 8f6f 	isb	sy
 8003a26:	f3bf 8f4f 	dsb	sy
 8003a2a:	60fb      	str	r3, [r7, #12]
    }
 8003a2c:	bf00      	nop
 8003a2e:	e7fe      	b.n	8003a2e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <vPortFree+0x62>
        __asm volatile
 8003a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3c:	f383 8811 	msr	BASEPRI, r3
 8003a40:	f3bf 8f6f 	isb	sy
 8003a44:	f3bf 8f4f 	dsb	sy
 8003a48:	60bb      	str	r3, [r7, #8]
    }
 8003a4a:	bf00      	nop
 8003a4c:	e7fe      	b.n	8003a4c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	4b14      	ldr	r3, [pc, #80]	; (8003aa4 <vPortFree+0xb8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01e      	beq.n	8003a9a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d11a      	bne.n	8003a9a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	4b0e      	ldr	r3, [pc, #56]	; (8003aa4 <vPortFree+0xb8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	401a      	ands	r2, r3
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003a74:	f7fe ff56 	bl	8002924 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <vPortFree+0xbc>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4413      	add	r3, r2
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <vPortFree+0xbc>)
 8003a84:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a86:	6938      	ldr	r0, [r7, #16]
 8003a88:	f000 f874 	bl	8003b74 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003a8c:	4b07      	ldr	r3, [pc, #28]	; (8003aac <vPortFree+0xc0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	3301      	adds	r3, #1
 8003a92:	4a06      	ldr	r2, [pc, #24]	; (8003aac <vPortFree+0xc0>)
 8003a94:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003a96:	f7fe ff53 	bl	8002940 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003a9a:	bf00      	nop
 8003a9c:	3718      	adds	r7, #24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20012dbc 	.word	0x20012dbc
 8003aa8:	20012dac 	.word	0x20012dac
 8003aac:	20012db8 	.word	0x20012db8

08003ab0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003ab6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8003aba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003abc:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <prvHeapInit+0xac>)
 8003abe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00c      	beq.n	8003ae4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	3307      	adds	r3, #7
 8003ace:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f023 0307 	bic.w	r3, r3, #7
 8003ad6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	4a1f      	ldr	r2, [pc, #124]	; (8003b5c <prvHeapInit+0xac>)
 8003ae0:	4413      	add	r3, r2
 8003ae2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	; (8003b60 <prvHeapInit+0xb0>)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003aee:	4b1c      	ldr	r3, [pc, #112]	; (8003b60 <prvHeapInit+0xb0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	4413      	add	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003afc:	2208      	movs	r2, #8
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	1a9b      	subs	r3, r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f023 0307 	bic.w	r3, r3, #7
 8003b0a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4a15      	ldr	r2, [pc, #84]	; (8003b64 <prvHeapInit+0xb4>)
 8003b10:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <prvHeapInit+0xb4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003b1a:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <prvHeapInit+0xb4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	1ad2      	subs	r2, r2, r3
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b30:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <prvHeapInit+0xb4>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <prvHeapInit+0xb8>)
 8003b3e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <prvHeapInit+0xbc>)
 8003b46:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b48:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <prvHeapInit+0xc0>)
 8003b4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b4e:	601a      	str	r2, [r3, #0]
}
 8003b50:	bf00      	nop
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	200001a0 	.word	0x200001a0
 8003b60:	20012da0 	.word	0x20012da0
 8003b64:	20012da8 	.word	0x20012da8
 8003b68:	20012db0 	.word	0x20012db0
 8003b6c:	20012dac 	.word	0x20012dac
 8003b70:	20012dbc 	.word	0x20012dbc

08003b74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b7c:	4b28      	ldr	r3, [pc, #160]	; (8003c20 <prvInsertBlockIntoFreeList+0xac>)
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	e002      	b.n	8003b88 <prvInsertBlockIntoFreeList+0x14>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d8f7      	bhi.n	8003b82 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d108      	bne.n	8003bb6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	441a      	add	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	441a      	add	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d118      	bne.n	8003bfc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	4b15      	ldr	r3, [pc, #84]	; (8003c24 <prvInsertBlockIntoFreeList+0xb0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d00d      	beq.n	8003bf2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	441a      	add	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	e008      	b.n	8003c04 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bf2:	4b0c      	ldr	r3, [pc, #48]	; (8003c24 <prvInsertBlockIntoFreeList+0xb0>)
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	e003      	b.n	8003c04 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d002      	beq.n	8003c12 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003c12:	bf00      	nop
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20012da0 	.word	0x20012da0
 8003c24:	20012da8 	.word	0x20012da8

08003c28 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8003c2c:	4803      	ldr	r0, [pc, #12]	; (8003c3c <_cbSendSystemDesc+0x14>)
 8003c2e:	f002 f9fb 	bl	8006028 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003c32:	4803      	ldr	r0, [pc, #12]	; (8003c40 <_cbSendSystemDesc+0x18>)
 8003c34:	f002 f9f8 	bl	8006028 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003c38:	bf00      	nop
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	080068d8 	.word	0x080068d8
 8003c40:	0800691c 	.word	0x0800691c

08003c44 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003c48:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <SEGGER_SYSVIEW_Conf+0x20>)
 8003c4a:	6818      	ldr	r0, [r3, #0]
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <SEGGER_SYSVIEW_Conf+0x20>)
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <SEGGER_SYSVIEW_Conf+0x24>)
 8003c52:	4a06      	ldr	r2, [pc, #24]	; (8003c6c <SEGGER_SYSVIEW_Conf+0x28>)
 8003c54:	f001 fd2c 	bl	80056b0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003c58:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003c5c:	f001 fd6c 	bl	8005738 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003c60:	bf00      	nop
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000000 	.word	0x20000000
 8003c68:	08003c29 	.word	0x08003c29
 8003c6c:	080069b0 	.word	0x080069b0

08003c70 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003c76:	2300      	movs	r3, #0
 8003c78:	607b      	str	r3, [r7, #4]
 8003c7a:	e033      	b.n	8003ce4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003c7c:	491e      	ldr	r1, [pc, #120]	; (8003cf8 <_cbSendTaskList+0x88>)
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	4413      	add	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	491a      	ldr	r1, [pc, #104]	; (8003cf8 <_cbSendTaskList+0x88>)
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	6819      	ldr	r1, [r3, #0]
 8003c9e:	4c16      	ldr	r4, [pc, #88]	; (8003cf8 <_cbSendTaskList+0x88>)
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4423      	add	r3, r4
 8003cac:	3308      	adds	r3, #8
 8003cae:	681c      	ldr	r4, [r3, #0]
 8003cb0:	4d11      	ldr	r5, [pc, #68]	; (8003cf8 <_cbSendTaskList+0x88>)
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4413      	add	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	442b      	add	r3, r5
 8003cbe:	330c      	adds	r3, #12
 8003cc0:	681d      	ldr	r5, [r3, #0]
 8003cc2:	4e0d      	ldr	r6, [pc, #52]	; (8003cf8 <_cbSendTaskList+0x88>)
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4413      	add	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4433      	add	r3, r6
 8003cd0:	3310      	adds	r3, #16
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	462b      	mov	r3, r5
 8003cd8:	4622      	mov	r2, r4
 8003cda:	f000 f979 	bl	8003fd0 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	607b      	str	r3, [r7, #4]
 8003ce4:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <_cbSendTaskList+0x8c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d3c6      	bcc.n	8003c7c <_cbSendTaskList+0xc>
  }
}
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cf8:	20012dc0 	.word	0x20012dc0
 8003cfc:	20012e60 	.word	0x20012e60

08003d00 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d04:	b082      	sub	sp, #8
 8003d06:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003d08:	f7fe feba 	bl	8002a80 <xTaskGetTickCountFromISR>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2200      	movs	r2, #0
 8003d10:	469a      	mov	sl, r3
 8003d12:	4693      	mov	fp, r2
 8003d14:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	f04f 0a00 	mov.w	sl, #0
 8003d24:	f04f 0b00 	mov.w	fp, #0
 8003d28:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8003d2c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003d30:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003d34:	4652      	mov	r2, sl
 8003d36:	465b      	mov	r3, fp
 8003d38:	1a14      	subs	r4, r2, r0
 8003d3a:	eb63 0501 	sbc.w	r5, r3, r1
 8003d3e:	f04f 0200 	mov.w	r2, #0
 8003d42:	f04f 0300 	mov.w	r3, #0
 8003d46:	00ab      	lsls	r3, r5, #2
 8003d48:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003d4c:	00a2      	lsls	r2, r4, #2
 8003d4e:	4614      	mov	r4, r2
 8003d50:	461d      	mov	r5, r3
 8003d52:	eb14 0800 	adds.w	r8, r4, r0
 8003d56:	eb45 0901 	adc.w	r9, r5, r1
 8003d5a:	f04f 0200 	mov.w	r2, #0
 8003d5e:	f04f 0300 	mov.w	r3, #0
 8003d62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d6e:	4690      	mov	r8, r2
 8003d70:	4699      	mov	r9, r3
 8003d72:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003d76:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003d88 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af02      	add	r7, sp, #8
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003d96:	2205      	movs	r2, #5
 8003d98:	492b      	ldr	r1, [pc, #172]	; (8003e48 <SYSVIEW_AddTask+0xc0>)
 8003d9a:	68b8      	ldr	r0, [r7, #8]
 8003d9c:	f002 fd04 	bl	80067a8 <memcmp>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d04b      	beq.n	8003e3e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003da6:	4b29      	ldr	r3, [pc, #164]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2b07      	cmp	r3, #7
 8003dac:	d903      	bls.n	8003db6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8003dae:	4828      	ldr	r0, [pc, #160]	; (8003e50 <SYSVIEW_AddTask+0xc8>)
 8003db0:	f002 fc4c 	bl	800664c <SEGGER_SYSVIEW_Warn>
    return;
 8003db4:	e044      	b.n	8003e40 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003db6:	4b25      	ldr	r3, [pc, #148]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	4926      	ldr	r1, [pc, #152]	; (8003e54 <SYSVIEW_AddTask+0xcc>)
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003dca:	4b20      	ldr	r3, [pc, #128]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	4921      	ldr	r1, [pc, #132]	; (8003e54 <SYSVIEW_AddTask+0xcc>)
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4413      	add	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	3304      	adds	r3, #4
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003de0:	4b1a      	ldr	r3, [pc, #104]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	491b      	ldr	r1, [pc, #108]	; (8003e54 <SYSVIEW_AddTask+0xcc>)
 8003de6:	4613      	mov	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4413      	add	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	3308      	adds	r3, #8
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003df6:	4b15      	ldr	r3, [pc, #84]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	4916      	ldr	r1, [pc, #88]	; (8003e54 <SYSVIEW_AddTask+0xcc>)
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	4413      	add	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	330c      	adds	r3, #12
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003e0c:	4b0f      	ldr	r3, [pc, #60]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4910      	ldr	r1, [pc, #64]	; (8003e54 <SYSVIEW_AddTask+0xcc>)
 8003e12:	4613      	mov	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	3310      	adds	r3, #16
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003e22:	4b0a      	ldr	r3, [pc, #40]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3301      	adds	r3, #1
 8003e28:	4a08      	ldr	r2, [pc, #32]	; (8003e4c <SYSVIEW_AddTask+0xc4>)
 8003e2a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f8ca 	bl	8003fd0 <SYSVIEW_SendTaskInfo>
 8003e3c:	e000      	b.n	8003e40 <SYSVIEW_AddTask+0xb8>
    return;
 8003e3e:	bf00      	nop

}
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	0800692c 	.word	0x0800692c
 8003e4c:	20012e60 	.word	0x20012e60
 8003e50:	08006934 	.word	0x08006934
 8003e54:	20012dc0 	.word	0x20012dc0

08003e58 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 8003e60:	4b59      	ldr	r3, [pc, #356]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 80ab 	beq.w	8003fc0 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	e00d      	b.n	8003e8c <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 8003e70:	4956      	ldr	r1, [pc, #344]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4613      	mov	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d008      	beq.n	8003e98 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	4b4e      	ldr	r3, [pc, #312]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d3ec      	bcc.n	8003e70 <SYSVIEW_DeleteTask+0x18>
 8003e96:	e000      	b.n	8003e9a <SYSVIEW_DeleteTask+0x42>
      break;
 8003e98:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 8003e9a:	4b4b      	ldr	r3, [pc, #300]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d111      	bne.n	8003eca <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4a46      	ldr	r2, [pc, #280]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003eb2:	4413      	add	r3, r2
 8003eb4:	2214      	movs	r2, #20
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f002 fc93 	bl	80067e4 <memset>
    _NumTasks--;
 8003ebe:	4b42      	ldr	r3, [pc, #264]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	4a40      	ldr	r2, [pc, #256]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003ec6:	6013      	str	r3, [r2, #0]
 8003ec8:	e07b      	b.n	8003fc2 <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 8003eca:	4b3f      	ldr	r3, [pc, #252]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d276      	bcs.n	8003fc2 <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 8003ed4:	4b3c      	ldr	r3, [pc, #240]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	1e5a      	subs	r2, r3, #1
 8003eda:	493c      	ldr	r1, [pc, #240]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003edc:	4613      	mov	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	6819      	ldr	r1, [r3, #0]
 8003ee8:	4838      	ldr	r0, [pc, #224]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	4613      	mov	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4403      	add	r3, r0
 8003ef6:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 8003ef8:	4b33      	ldr	r3, [pc, #204]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	1e5a      	subs	r2, r3, #1
 8003efe:	4933      	ldr	r1, [pc, #204]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f00:	4613      	mov	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	6819      	ldr	r1, [r3, #0]
 8003f0e:	482f      	ldr	r0, [pc, #188]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4403      	add	r3, r0
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 8003f20:	4b29      	ldr	r3, [pc, #164]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	1e5a      	subs	r2, r3, #1
 8003f26:	4929      	ldr	r1, [pc, #164]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f28:	4613      	mov	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	4413      	add	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3308      	adds	r3, #8
 8003f34:	6819      	ldr	r1, [r3, #0]
 8003f36:	4825      	ldr	r0, [pc, #148]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4403      	add	r3, r0
 8003f44:	3308      	adds	r3, #8
 8003f46:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 8003f48:	4b1f      	ldr	r3, [pc, #124]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	1e5a      	subs	r2, r3, #1
 8003f4e:	491f      	ldr	r1, [pc, #124]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f50:	4613      	mov	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4413      	add	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	330c      	adds	r3, #12
 8003f5c:	6819      	ldr	r1, [r3, #0]
 8003f5e:	481b      	ldr	r0, [pc, #108]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	4613      	mov	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	4403      	add	r3, r0
 8003f6c:	330c      	adds	r3, #12
 8003f6e:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 8003f70:	4b15      	ldr	r3, [pc, #84]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	1e5a      	subs	r2, r3, #1
 8003f76:	4915      	ldr	r1, [pc, #84]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f78:	4613      	mov	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4413      	add	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	3310      	adds	r3, #16
 8003f84:	6819      	ldr	r1, [r3, #0]
 8003f86:	4811      	ldr	r0, [pc, #68]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	4413      	add	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4403      	add	r3, r0
 8003f94:	3310      	adds	r3, #16
 8003f96:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	1e5a      	subs	r2, r3, #1
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4a09      	ldr	r2, [pc, #36]	; (8003fcc <SYSVIEW_DeleteTask+0x174>)
 8003fa8:	4413      	add	r3, r2
 8003faa:	2214      	movs	r2, #20
 8003fac:	2100      	movs	r1, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f002 fc18 	bl	80067e4 <memset>
    _NumTasks--;
 8003fb4:	4b04      	ldr	r3, [pc, #16]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	4a03      	ldr	r2, [pc, #12]	; (8003fc8 <SYSVIEW_DeleteTask+0x170>)
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	e000      	b.n	8003fc2 <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 8003fc0:	bf00      	nop
  }
}
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	20012e60 	.word	0x20012e60
 8003fcc:	20012dc0 	.word	0x20012dc0

08003fd0 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b08a      	sub	sp, #40	; 0x28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	2214      	movs	r2, #20
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f002 fbfc 	bl	80067e4 <memset>
  TaskInfo.TaskID     = TaskID;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004000:	f107 0314 	add.w	r3, r7, #20
 8004004:	4618      	mov	r0, r3
 8004006:	f001 ff17 	bl	8005e38 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800400a:	bf00      	nop
 800400c:	3728      	adds	r7, #40	; 0x28
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <__NVIC_EnableIRQ>:
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800401e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004022:	2b00      	cmp	r3, #0
 8004024:	db0b      	blt.n	800403e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004026:	79fb      	ldrb	r3, [r7, #7]
 8004028:	f003 021f 	and.w	r2, r3, #31
 800402c:	4907      	ldr	r1, [pc, #28]	; (800404c <__NVIC_EnableIRQ+0x38>)
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	2001      	movs	r0, #1
 8004036:	fa00 f202 	lsl.w	r2, r0, r2
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	e000e100 	.word	0xe000e100

08004050 <__NVIC_SetPriority>:
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	6039      	str	r1, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800405c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004060:	2b00      	cmp	r3, #0
 8004062:	db0a      	blt.n	800407a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	b2da      	uxtb	r2, r3
 8004068:	490c      	ldr	r1, [pc, #48]	; (800409c <__NVIC_SetPriority+0x4c>)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	0112      	lsls	r2, r2, #4
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	440b      	add	r3, r1
 8004074:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004078:	e00a      	b.n	8004090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4908      	ldr	r1, [pc, #32]	; (80040a0 <__NVIC_SetPriority+0x50>)
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	3b04      	subs	r3, #4
 8004088:	0112      	lsls	r2, r2, #4
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	440b      	add	r3, r1
 800408e:	761a      	strb	r2, [r3, #24]
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	e000e100 	.word	0xe000e100
 80040a0:	e000ed00 	.word	0xe000ed00

080040a4 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80040aa:	f002 fb2b 	bl	8006704 <SEGGER_SYSVIEW_IsStarted>
 80040ae:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80040b6:	f001 fd43 	bl	8005b40 <SEGGER_SYSVIEW_Start>
  }
}
 80040ba:	bf00      	nop
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80040ce:	4b0c      	ldr	r3, [pc, #48]	; (8004100 <_cbOnUARTRx+0x3c>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	d806      	bhi.n	80040e4 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80040d6:	4b0a      	ldr	r3, [pc, #40]	; (8004100 <_cbOnUARTRx+0x3c>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	3301      	adds	r3, #1
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	4b08      	ldr	r3, [pc, #32]	; (8004100 <_cbOnUARTRx+0x3c>)
 80040e0:	701a      	strb	r2, [r3, #0]
    goto Done;
 80040e2:	e009      	b.n	80040f8 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80040e4:	f7ff ffde 	bl	80040a4 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80040e8:	4b05      	ldr	r3, [pc, #20]	; (8004100 <_cbOnUARTRx+0x3c>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	4618      	mov	r0, r3
 80040ee:	1dfb      	adds	r3, r7, #7
 80040f0:	2201      	movs	r2, #1
 80040f2:	4619      	mov	r1, r3
 80040f4:	f000 fb9c 	bl	8004830 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80040f8:	bf00      	nop
}
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	20000014 	.word	0x20000014

08004104 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 800410c:	4b14      	ldr	r3, [pc, #80]	; (8004160 <_cbOnUARTTx+0x5c>)
 800410e:	785b      	ldrb	r3, [r3, #1]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d80f      	bhi.n	8004134 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004114:	4b12      	ldr	r3, [pc, #72]	; (8004160 <_cbOnUARTTx+0x5c>)
 8004116:	785b      	ldrb	r3, [r3, #1]
 8004118:	461a      	mov	r2, r3
 800411a:	4b12      	ldr	r3, [pc, #72]	; (8004164 <_cbOnUARTTx+0x60>)
 800411c:	5c9a      	ldrb	r2, [r3, r2]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004122:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <_cbOnUARTTx+0x5c>)
 8004124:	785b      	ldrb	r3, [r3, #1]
 8004126:	3301      	adds	r3, #1
 8004128:	b2da      	uxtb	r2, r3
 800412a:	4b0d      	ldr	r3, [pc, #52]	; (8004160 <_cbOnUARTTx+0x5c>)
 800412c:	705a      	strb	r2, [r3, #1]
    r = 1;
 800412e:	2301      	movs	r3, #1
 8004130:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004132:	e00f      	b.n	8004154 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004134:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <_cbOnUARTTx+0x5c>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4618      	mov	r0, r3
 800413e:	f000 fa1b 	bl	8004578 <SEGGER_RTT_ReadUpBufferNoLock>
 8004142:	4603      	mov	r3, r0
 8004144:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	da02      	bge.n	8004152 <_cbOnUARTTx+0x4e>
    r = 0;
 800414c:	2300      	movs	r3, #0
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	e000      	b.n	8004154 <_cbOnUARTTx+0x50>
  }
Done:
 8004152:	bf00      	nop
  return r;
 8004154:	68fb      	ldr	r3, [r7, #12]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000014 	.word	0x20000014
 8004164:	080069b8 	.word	0x080069b8

08004168 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004170:	4a04      	ldr	r2, [pc, #16]	; (8004184 <SEGGER_UART_init+0x1c>)
 8004172:	4905      	ldr	r1, [pc, #20]	; (8004188 <SEGGER_UART_init+0x20>)
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 f863 	bl	8004240 <HIF_UART_Init>
}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	080040c5 	.word	0x080040c5
 8004188:	08004105 	.word	0x08004105

0800418c <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004192:	4b1e      	ldr	r3, [pc, #120]	; (800420c <USART2_IRQHandler+0x80>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f003 0320 	and.w	r3, r3, #32
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d011      	beq.n	80041c6 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80041a2:	4b1b      	ldr	r3, [pc, #108]	; (8004210 <USART2_IRQHandler+0x84>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f003 030b 	and.w	r3, r3, #11
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d108      	bne.n	80041c6 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80041b4:	4b17      	ldr	r3, [pc, #92]	; (8004214 <USART2_IRQHandler+0x88>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d004      	beq.n	80041c6 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80041bc:	4b15      	ldr	r3, [pc, #84]	; (8004214 <USART2_IRQHandler+0x88>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	79fa      	ldrb	r2, [r7, #7]
 80041c2:	4610      	mov	r0, r2
 80041c4:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01a      	beq.n	8004206 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <USART2_IRQHandler+0x8c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d015      	beq.n	8004204 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80041d8:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <USART2_IRQHandler+0x8c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	1dfa      	adds	r2, r7, #7
 80041de:	4610      	mov	r0, r2
 80041e0:	4798      	blx	r3
 80041e2:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80041ea:	4b0c      	ldr	r3, [pc, #48]	; (800421c <USART2_IRQHandler+0x90>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a0b      	ldr	r2, [pc, #44]	; (800421c <USART2_IRQHandler+0x90>)
 80041f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	e006      	b.n	8004206 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <USART2_IRQHandler+0x80>)
 80041fa:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80041fc:	79fa      	ldrb	r2, [r7, #7]
 80041fe:	4b04      	ldr	r3, [pc, #16]	; (8004210 <USART2_IRQHandler+0x84>)
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	e000      	b.n	8004206 <USART2_IRQHandler+0x7a>
      return;
 8004204:	bf00      	nop
    }
  }
}
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40004400 	.word	0x40004400
 8004210:	40004404 	.word	0x40004404
 8004214:	20012e64 	.word	0x20012e64
 8004218:	20012e68 	.word	0x20012e68
 800421c:	4000440c 	.word	0x4000440c

08004220 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004224:	4b05      	ldr	r3, [pc, #20]	; (800423c <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a04      	ldr	r2, [pc, #16]	; (800423c <HIF_UART_EnableTXEInterrupt+0x1c>)
 800422a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800422e:	6013      	str	r3, [r2, #0]
}
 8004230:	bf00      	nop
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	4000440c 	.word	0x4000440c

08004240 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 800424c:	4b2e      	ldr	r3, [pc, #184]	; (8004308 <HIF_UART_Init+0xc8>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a2d      	ldr	r2, [pc, #180]	; (8004308 <HIF_UART_Init+0xc8>)
 8004252:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004256:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004258:	4b2c      	ldr	r3, [pc, #176]	; (800430c <HIF_UART_Init+0xcc>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a2b      	ldr	r2, [pc, #172]	; (800430c <HIF_UART_Init+0xcc>)
 800425e:	f043 0301 	orr.w	r3, r3, #1
 8004262:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004264:	4b2a      	ldr	r3, [pc, #168]	; (8004310 <HIF_UART_Init+0xd0>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004270:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8004278:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800427a:	4a25      	ldr	r2, [pc, #148]	; (8004310 <HIF_UART_Init+0xd0>)
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004280:	4b24      	ldr	r3, [pc, #144]	; (8004314 <HIF_UART_Init+0xd4>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800428c:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004294:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004296:	4a1f      	ldr	r2, [pc, #124]	; (8004314 <HIF_UART_Init+0xd4>)
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 800429c:	4b1e      	ldr	r3, [pc, #120]	; (8004318 <HIF_UART_Init+0xd8>)
 800429e:	f24a 022c 	movw	r2, #41004	; 0xa02c
 80042a2:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80042a4:	4b1d      	ldr	r3, [pc, #116]	; (800431c <HIF_UART_Init+0xdc>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80042aa:	4b1d      	ldr	r3, [pc, #116]	; (8004320 <HIF_UART_Init+0xe0>)
 80042ac:	2280      	movs	r2, #128	; 0x80
 80042ae:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80042b6:	4a1b      	ldr	r2, [pc, #108]	; (8004324 <HIF_UART_Init+0xe4>)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80042be:	3301      	adds	r3, #1
 80042c0:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	085b      	lsrs	r3, r3, #1
 80042c6:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042ce:	d302      	bcc.n	80042d6 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80042d0:	f640 73ff 	movw	r3, #4095	; 0xfff
 80042d4:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d004      	beq.n	80042e6 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	4a11      	ldr	r2, [pc, #68]	; (8004328 <HIF_UART_Init+0xe8>)
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 80042e6:	4a11      	ldr	r2, [pc, #68]	; (800432c <HIF_UART_Init+0xec>)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80042ec:	4a10      	ldr	r2, [pc, #64]	; (8004330 <HIF_UART_Init+0xf0>)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80042f2:	2106      	movs	r1, #6
 80042f4:	2026      	movs	r0, #38	; 0x26
 80042f6:	f7ff feab 	bl	8004050 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 80042fa:	2026      	movs	r0, #38	; 0x26
 80042fc:	f7ff fe8a 	bl	8004014 <__NVIC_EnableIRQ>
}
 8004300:	bf00      	nop
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40023840 	.word	0x40023840
 800430c:	40023830 	.word	0x40023830
 8004310:	40020020 	.word	0x40020020
 8004314:	40020000 	.word	0x40020000
 8004318:	4000440c 	.word	0x4000440c
 800431c:	40004410 	.word	0x40004410
 8004320:	40004414 	.word	0x40004414
 8004324:	0501bd00 	.word	0x0501bd00
 8004328:	40004408 	.word	0x40004408
 800432c:	20012e64 	.word	0x20012e64
 8004330:	20012e68 	.word	0x20012e68

08004334 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800433a:	4b26      	ldr	r3, [pc, #152]	; (80043d4 <_DoInit+0xa0>)
 800433c:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800433e:	22a8      	movs	r2, #168	; 0xa8
 8004340:	2100      	movs	r1, #0
 8004342:	6838      	ldr	r0, [r7, #0]
 8004344:	f002 fa4e 	bl	80067e4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2203      	movs	r2, #3
 800434c:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2203      	movs	r2, #3
 8004352:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	4a20      	ldr	r2, [pc, #128]	; (80043d8 <_DoInit+0xa4>)
 8004358:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	4a1f      	ldr	r2, [pc, #124]	; (80043dc <_DoInit+0xa8>)
 800435e:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004366:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2200      	movs	r2, #0
 800436c:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2200      	movs	r2, #0
 8004372:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2200      	movs	r2, #0
 8004378:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	4a16      	ldr	r2, [pc, #88]	; (80043d8 <_DoInit+0xa4>)
 800437e:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	4a17      	ldr	r2, [pc, #92]	; (80043e0 <_DoInit+0xac>)
 8004384:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2210      	movs	r2, #16
 800438a:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	2200      	movs	r2, #0
 8004390:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2200      	movs	r2, #0
 800439c:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800439e:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80043a2:	2300      	movs	r3, #0
 80043a4:	607b      	str	r3, [r7, #4]
 80043a6:	e00c      	b.n	80043c2 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f1c3 030f 	rsb	r3, r3, #15
 80043ae:	4a0d      	ldr	r2, [pc, #52]	; (80043e4 <_DoInit+0xb0>)
 80043b0:	5cd1      	ldrb	r1, [r2, r3]
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4413      	add	r3, r2
 80043b8:	460a      	mov	r2, r1
 80043ba:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3301      	adds	r3, #1
 80043c0:	607b      	str	r3, [r7, #4]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b0f      	cmp	r3, #15
 80043c6:	d9ef      	bls.n	80043a8 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80043c8:	f3bf 8f5f 	dmb	sy
}
 80043cc:	bf00      	nop
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	20012e6c 	.word	0x20012e6c
 80043d8:	08006984 	.word	0x08006984
 80043dc:	20012f14 	.word	0x20012f14
 80043e0:	20013314 	.word	0x20013314
 80043e4:	080069bc 	.word	0x080069bc

080043e8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08a      	sub	sp, #40	; 0x28
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80043f4:	2300      	movs	r3, #0
 80043f6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	429a      	cmp	r2, r3
 800440a:	d905      	bls.n	8004418 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	3b01      	subs	r3, #1
 8004414:	627b      	str	r3, [r7, #36]	; 0x24
 8004416:	e007      	b.n	8004428 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	69b9      	ldr	r1, [r7, #24]
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	1acb      	subs	r3, r1, r3
 8004422:	4413      	add	r3, r2
 8004424:	3b01      	subs	r3, #1
 8004426:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004432:	4293      	cmp	r3, r2
 8004434:	bf28      	it	cs
 8004436:	4613      	movcs	r3, r2
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800443a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4293      	cmp	r3, r2
 8004440:	bf28      	it	cs
 8004442:	4613      	movcs	r3, r2
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	4413      	add	r3, r2
 800444e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004452:	68b9      	ldr	r1, [r7, #8]
 8004454:	6978      	ldr	r0, [r7, #20]
 8004456:	f002 f9b7 	bl	80067c8 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800445a:	6a3a      	ldr	r2, [r7, #32]
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	4413      	add	r3, r2
 8004460:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	4413      	add	r3, r2
 8004468:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004472:	69fa      	ldr	r2, [r7, #28]
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	4413      	add	r3, r2
 8004478:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	69fa      	ldr	r2, [r7, #28]
 8004480:	429a      	cmp	r2, r3
 8004482:	d101      	bne.n	8004488 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004484:	2300      	movs	r3, #0
 8004486:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004488:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	69fa      	ldr	r2, [r7, #28]
 8004490:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1b2      	bne.n	80043fe <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004498:	6a3b      	ldr	r3, [r7, #32]
}
 800449a:	4618      	mov	r0, r3
 800449c:	3728      	adds	r7, #40	; 0x28
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b088      	sub	sp, #32
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d911      	bls.n	80044ea <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	4413      	add	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	68b9      	ldr	r1, [r7, #8]
 80044d4:	6938      	ldr	r0, [r7, #16]
 80044d6:	f002 f977 	bl	80067c8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80044da:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80044de:	69fa      	ldr	r2, [r7, #28]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	441a      	add	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80044e8:	e01f      	b.n	800452a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	4413      	add	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	68b9      	ldr	r1, [r7, #8]
 80044fc:	6938      	ldr	r0, [r7, #16]
 80044fe:	f002 f963 	bl	80067c8 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	4413      	add	r3, r2
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4619      	mov	r1, r3
 800451a:	6938      	ldr	r0, [r7, #16]
 800451c:	f002 f954 	bl	80067c8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004520:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	60da      	str	r2, [r3, #12]
}
 800452a:	bf00      	nop
 800452c:	3720      	adds	r7, #32
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004532:	b480      	push	{r7}
 8004534:	b087      	sub	sp, #28
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	429a      	cmp	r2, r3
 800454c:	d808      	bhi.n	8004560 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	689a      	ldr	r2, [r3, #8]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1ad2      	subs	r2, r2, r3
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4413      	add	r3, r2
 800455a:	3b01      	subs	r3, #1
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e004      	b.n	800456a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	3b01      	subs	r3, #1
 8004568:	617b      	str	r3, [r7, #20]
  }
  return r;
 800456a:	697b      	ldr	r3, [r7, #20]
}
 800456c:	4618      	mov	r0, r3
 800456e:	371c      	adds	r7, #28
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b08c      	sub	sp, #48	; 0x30
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004584:	4b3e      	ldr	r3, [pc, #248]	; (8004680 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004586:	623b      	str	r3, [r7, #32]
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8004592:	f7ff fecf 	bl	8004334 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	4613      	mov	r3, r2
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	4413      	add	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4a37      	ldr	r2, [pc, #220]	; (8004680 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80045a4:	4413      	add	r3, r2
 80045a6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80045b8:	2300      	movs	r3, #0
 80045ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80045bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d92b      	bls.n	800461c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4293      	cmp	r3, r2
 80045d4:	bf28      	it	cs
 80045d6:	4613      	movcs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e0:	4413      	add	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	6939      	ldr	r1, [r7, #16]
 80045e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80045ea:	f002 f8ed 	bl	80067c8 <memcpy>
    NumBytesRead += NumBytesRem;
 80045ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	4413      	add	r3, r2
 80045f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80045f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	4413      	add	r3, r2
 80045fc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	4413      	add	r3, r2
 800460c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004614:	429a      	cmp	r2, r3
 8004616:	d101      	bne.n	800461c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004618:	2300      	movs	r3, #0
 800461a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4293      	cmp	r3, r2
 800462a:	bf28      	it	cs
 800462c:	4613      	movcs	r3, r2
 800462e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d019      	beq.n	800466a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463c:	4413      	add	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	6939      	ldr	r1, [r7, #16]
 8004644:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004646:	f002 f8bf 	bl	80067c8 <memcpy>
    NumBytesRead += NumBytesRem;
 800464a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	4413      	add	r3, r2
 8004650:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	4413      	add	r3, r2
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	4413      	add	r3, r2
 8004668:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800466a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004674:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004678:	4618      	mov	r0, r3
 800467a:	3730      	adds	r7, #48	; 0x30
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20012e6c 	.word	0x20012e6c

08004684 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004684:	b580      	push	{r7, lr}
 8004686:	b08c      	sub	sp, #48	; 0x30
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004690:	4b3e      	ldr	r3, [pc, #248]	; (800478c <SEGGER_RTT_ReadNoLock+0x108>)
 8004692:	623b      	str	r3, [r7, #32]
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <SEGGER_RTT_ReadNoLock+0x1e>
 800469e:	f7ff fe49 	bl	8004334 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	4413      	add	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	3360      	adds	r3, #96	; 0x60
 80046ae:	4a37      	ldr	r2, [pc, #220]	; (800478c <SEGGER_RTT_ReadNoLock+0x108>)
 80046b0:	4413      	add	r3, r2
 80046b2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80046c4:	2300      	movs	r3, #0
 80046c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80046c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d92b      	bls.n	8004728 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4293      	cmp	r3, r2
 80046e0:	bf28      	it	cs
 80046e2:	4613      	movcs	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ec:	4413      	add	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	6939      	ldr	r1, [r7, #16]
 80046f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80046f6:	f002 f867 	bl	80067c8 <memcpy>
    NumBytesRead += NumBytesRem;
 80046fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	4413      	add	r3, r2
 8004700:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	4413      	add	r3, r2
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004712:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	4413      	add	r3, r2
 8004718:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004720:	429a      	cmp	r2, r3
 8004722:	d101      	bne.n	8004728 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004724:	2300      	movs	r3, #0
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4293      	cmp	r3, r2
 8004736:	bf28      	it	cs
 8004738:	4613      	movcs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d019      	beq.n	8004776 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004748:	4413      	add	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	6939      	ldr	r1, [r7, #16]
 8004750:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004752:	f002 f839 	bl	80067c8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004756:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	4413      	add	r3, r2
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800475e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	4413      	add	r3, r2
 8004764:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800476e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	4413      	add	r3, r2
 8004774:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004780:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004784:	4618      	mov	r0, r3
 8004786:	3730      	adds	r7, #48	; 0x30
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	20012e6c 	.word	0x20012e6c

08004790 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4613      	mov	r3, r2
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	4413      	add	r3, r2
 80047a8:	00db      	lsls	r3, r3, #3
 80047aa:	3360      	adds	r3, #96	; 0x60
 80047ac:	4a1f      	ldr	r2, [pc, #124]	; (800482c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80047ae:	4413      	add	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d029      	beq.n	800480e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d82e      	bhi.n	800481c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d002      	beq.n	80047c8 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d013      	beq.n	80047ee <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 80047c6:	e029      	b.n	800481c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80047c8:	6978      	ldr	r0, [r7, #20]
 80047ca:	f7ff feb2 	bl	8004532 <_GetAvailWriteSpace>
 80047ce:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d202      	bcs.n	80047de <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 80047d8:	2300      	movs	r3, #0
 80047da:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80047dc:	e021      	b.n	8004822 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	69b9      	ldr	r1, [r7, #24]
 80047e6:	6978      	ldr	r0, [r7, #20]
 80047e8:	f7ff fe5b 	bl	80044a2 <_WriteNoCheck>
    break;
 80047ec:	e019      	b.n	8004822 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80047ee:	6978      	ldr	r0, [r7, #20]
 80047f0:	f7ff fe9f 	bl	8004532 <_GetAvailWriteSpace>
 80047f4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4293      	cmp	r3, r2
 80047fc:	bf28      	it	cs
 80047fe:	4613      	movcs	r3, r2
 8004800:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004802:	69fa      	ldr	r2, [r7, #28]
 8004804:	69b9      	ldr	r1, [r7, #24]
 8004806:	6978      	ldr	r0, [r7, #20]
 8004808:	f7ff fe4b 	bl	80044a2 <_WriteNoCheck>
    break;
 800480c:	e009      	b.n	8004822 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	69b9      	ldr	r1, [r7, #24]
 8004812:	6978      	ldr	r0, [r7, #20]
 8004814:	f7ff fde8 	bl	80043e8 <_WriteBlocking>
 8004818:	61f8      	str	r0, [r7, #28]
    break;
 800481a:	e002      	b.n	8004822 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 800481c:	2300      	movs	r3, #0
 800481e:	61fb      	str	r3, [r7, #28]
    break;
 8004820:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004822:	69fb      	ldr	r3, [r7, #28]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3720      	adds	r7, #32
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20012e6c 	.word	0x20012e6c

08004830 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800483c:	4b0e      	ldr	r3, [pc, #56]	; (8004878 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800483e:	61fb      	str	r3, [r7, #28]
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800484a:	f7ff fd73 	bl	8004334 <_DoInit>
  SEGGER_RTT_LOCK();
 800484e:	f3ef 8311 	mrs	r3, BASEPRI
 8004852:	f04f 0120 	mov.w	r1, #32
 8004856:	f381 8811 	msr	BASEPRI, r1
 800485a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	68b9      	ldr	r1, [r7, #8]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f7ff ff95 	bl	8004790 <SEGGER_RTT_WriteDownBufferNoLock>
 8004866:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800486e:	697b      	ldr	r3, [r7, #20]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3720      	adds	r7, #32
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	20012e6c 	.word	0x20012e6c

0800487c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800488a:	4b3d      	ldr	r3, [pc, #244]	; (8004980 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800488c:	61bb      	str	r3, [r7, #24]
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <SEGGER_RTT_AllocUpBuffer+0x20>
 8004898:	f7ff fd4c 	bl	8004334 <_DoInit>
  SEGGER_RTT_LOCK();
 800489c:	f3ef 8311 	mrs	r3, BASEPRI
 80048a0:	f04f 0120 	mov.w	r1, #32
 80048a4:	f381 8811 	msr	BASEPRI, r1
 80048a8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80048aa:	4b35      	ldr	r3, [pc, #212]	; (8004980 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80048ac:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80048b2:	6939      	ldr	r1, [r7, #16]
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	4613      	mov	r3, r2
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	4413      	add	r3, r2
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	440b      	add	r3, r1
 80048c2:	3304      	adds	r3, #4
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d008      	beq.n	80048dc <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	3301      	adds	r3, #1
 80048ce:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	dbeb      	blt.n	80048b2 <SEGGER_RTT_AllocUpBuffer+0x36>
 80048da:	e000      	b.n	80048de <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80048dc:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	69fa      	ldr	r2, [r7, #28]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	da3f      	bge.n	8004968 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80048e8:	6939      	ldr	r1, [r7, #16]
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	4613      	mov	r3, r2
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	4413      	add	r3, r2
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	440b      	add	r3, r1
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80048fc:	6939      	ldr	r1, [r7, #16]
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	4613      	mov	r3, r2
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	4413      	add	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	440b      	add	r3, r1
 800490c:	3304      	adds	r3, #4
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004912:	6939      	ldr	r1, [r7, #16]
 8004914:	69fa      	ldr	r2, [r7, #28]
 8004916:	4613      	mov	r3, r2
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	4413      	add	r3, r2
 800491c:	00db      	lsls	r3, r3, #3
 800491e:	440b      	add	r3, r1
 8004920:	3320      	adds	r3, #32
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004926:	6939      	ldr	r1, [r7, #16]
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	4613      	mov	r3, r2
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	4413      	add	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	440b      	add	r3, r1
 8004934:	3328      	adds	r3, #40	; 0x28
 8004936:	2200      	movs	r2, #0
 8004938:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800493a:	6939      	ldr	r1, [r7, #16]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	4613      	mov	r3, r2
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	4413      	add	r3, r2
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	440b      	add	r3, r1
 8004948:	3324      	adds	r3, #36	; 0x24
 800494a:	2200      	movs	r2, #0
 800494c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800494e:	6939      	ldr	r1, [r7, #16]
 8004950:	69fa      	ldr	r2, [r7, #28]
 8004952:	4613      	mov	r3, r2
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	4413      	add	r3, r2
 8004958:	00db      	lsls	r3, r3, #3
 800495a:	440b      	add	r3, r1
 800495c:	332c      	adds	r3, #44	; 0x2c
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004962:	f3bf 8f5f 	dmb	sy
 8004966:	e002      	b.n	800496e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004968:	f04f 33ff 	mov.w	r3, #4294967295
 800496c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004974:	69fb      	ldr	r3, [r7, #28]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	20012e6c 	.word	0x20012e6c

08004984 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004984:	b580      	push	{r7, lr}
 8004986:	b08a      	sub	sp, #40	; 0x28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8004992:	4b21      	ldr	r3, [pc, #132]	; (8004a18 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8004994:	623b      	str	r3, [r7, #32]
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80049a0:	f7ff fcc8 	bl	8004334 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80049a4:	4b1c      	ldr	r3, [pc, #112]	; (8004a18 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80049a6:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d82c      	bhi.n	8004a08 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80049ae:	f3ef 8311 	mrs	r3, BASEPRI
 80049b2:	f04f 0120 	mov.w	r1, #32
 80049b6:	f381 8811 	msr	BASEPRI, r1
 80049ba:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4613      	mov	r3, r2
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	4413      	add	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	3360      	adds	r3, #96	; 0x60
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	4413      	add	r3, r2
 80049cc:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00e      	beq.n	80049f2 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	2200      	movs	r2, #0
 80049ea:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	2200      	movs	r2, #0
 80049f0:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049f6:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80049f8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24
 8004a06:	e002      	b.n	8004a0e <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3728      	adds	r7, #40	; 0x28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	20012e6c 	.word	0x20012e6c

08004a1c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004a1c:	b480      	push	{r7}
 8004a1e:	b087      	sub	sp, #28
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00f      	beq.n	8004a52 <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8004a32:	e002      	b.n	8004a3a <_EncodeStr+0x1e>
      Len++;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	3301      	adds	r3, #1
 8004a38:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	4413      	add	r3, r2
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f6      	bne.n	8004a34 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d901      	bls.n	8004a52 <_EncodeStr+0x36>
      Len = Limit;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2bfe      	cmp	r3, #254	; 0xfe
 8004a56:	d806      	bhi.n	8004a66 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	60fa      	str	r2, [r7, #12]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	701a      	strb	r2, [r3, #0]
 8004a64:	e011      	b.n	8004a8a <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	60fa      	str	r2, [r7, #12]
 8004a6c:	22ff      	movs	r2, #255	; 0xff
 8004a6e:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	1c5a      	adds	r2, r3, #1
 8004a74:	60fa      	str	r2, [r7, #12]
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	0a19      	lsrs	r1, r3, #8
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	60fa      	str	r2, [r7, #12]
 8004a86:	b2ca      	uxtb	r2, r1
 8004a88:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004a8e:	e00a      	b.n	8004aa6 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	1c53      	adds	r3, r2, #1
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	1c59      	adds	r1, r3, #1
 8004a9a:	60f9      	str	r1, [r7, #12]
 8004a9c:	7812      	ldrb	r2, [r2, #0]
 8004a9e:	701a      	strb	r2, [r3, #0]
    n++;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d3f0      	bcc.n	8004a90 <_EncodeStr+0x74>
  }
  return pPayload;
 8004aae:	68fb      	ldr	r3, [r7, #12]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3307      	adds	r3, #7
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004ada:	4b35      	ldr	r3, [pc, #212]	; (8004bb0 <_HandleIncomingPacket+0xdc>)
 8004adc:	7e1b      	ldrb	r3, [r3, #24]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	1cfb      	adds	r3, r7, #3
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	f7ff fdcd 	bl	8004684 <SEGGER_RTT_ReadNoLock>
 8004aea:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d052      	beq.n	8004b98 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 8004af2:	78fb      	ldrb	r3, [r7, #3]
 8004af4:	2b80      	cmp	r3, #128	; 0x80
 8004af6:	d031      	beq.n	8004b5c <_HandleIncomingPacket+0x88>
 8004af8:	2b80      	cmp	r3, #128	; 0x80
 8004afa:	dc40      	bgt.n	8004b7e <_HandleIncomingPacket+0xaa>
 8004afc:	2b07      	cmp	r3, #7
 8004afe:	dc15      	bgt.n	8004b2c <_HandleIncomingPacket+0x58>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	dd3c      	ble.n	8004b7e <_HandleIncomingPacket+0xaa>
 8004b04:	3b01      	subs	r3, #1
 8004b06:	2b06      	cmp	r3, #6
 8004b08:	d839      	bhi.n	8004b7e <_HandleIncomingPacket+0xaa>
 8004b0a:	a201      	add	r2, pc, #4	; (adr r2, 8004b10 <_HandleIncomingPacket+0x3c>)
 8004b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b10:	08004b33 	.word	0x08004b33
 8004b14:	08004b39 	.word	0x08004b39
 8004b18:	08004b3f 	.word	0x08004b3f
 8004b1c:	08004b45 	.word	0x08004b45
 8004b20:	08004b4b 	.word	0x08004b4b
 8004b24:	08004b51 	.word	0x08004b51
 8004b28:	08004b57 	.word	0x08004b57
 8004b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8004b2e:	d035      	beq.n	8004b9c <_HandleIncomingPacket+0xc8>
 8004b30:	e025      	b.n	8004b7e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004b32:	f001 f805 	bl	8005b40 <SEGGER_SYSVIEW_Start>
      break;
 8004b36:	e036      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004b38:	f001 f8be 	bl	8005cb8 <SEGGER_SYSVIEW_Stop>
      break;
 8004b3c:	e033      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004b3e:	f001 fa97 	bl	8006070 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004b42:	e030      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004b44:	f001 fa5c 	bl	8006000 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004b48:	e02d      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004b4a:	f001 f8db 	bl	8005d04 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004b4e:	e02a      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004b50:	f001 fd2a 	bl	80065a8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004b54:	e027      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004b56:	f001 fd09 	bl	800656c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004b5a:	e024      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004b5c:	4b14      	ldr	r3, [pc, #80]	; (8004bb0 <_HandleIncomingPacket+0xdc>)
 8004b5e:	7e1b      	ldrb	r3, [r3, #24]
 8004b60:	4618      	mov	r0, r3
 8004b62:	1cfb      	adds	r3, r7, #3
 8004b64:	2201      	movs	r2, #1
 8004b66:	4619      	mov	r1, r3
 8004b68:	f7ff fd8c 	bl	8004684 <SEGGER_RTT_ReadNoLock>
 8004b6c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d015      	beq.n	8004ba0 <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f001 fc78 	bl	800646c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004b7c:	e010      	b.n	8004ba0 <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	b25b      	sxtb	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	da0e      	bge.n	8004ba4 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004b86:	4b0a      	ldr	r3, [pc, #40]	; (8004bb0 <_HandleIncomingPacket+0xdc>)
 8004b88:	7e1b      	ldrb	r3, [r3, #24]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	1cfb      	adds	r3, r7, #3
 8004b8e:	2201      	movs	r2, #1
 8004b90:	4619      	mov	r1, r3
 8004b92:	f7ff fd77 	bl	8004684 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004b96:	e005      	b.n	8004ba4 <_HandleIncomingPacket+0xd0>
    }
  }
 8004b98:	bf00      	nop
 8004b9a:	e004      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
      break;
 8004b9c:	bf00      	nop
 8004b9e:	e002      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
      break;
 8004ba0:	bf00      	nop
 8004ba2:	e000      	b.n	8004ba6 <_HandleIncomingPacket+0xd2>
      break;
 8004ba4:	bf00      	nop
}
 8004ba6:	bf00      	nop
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	2001432c 	.word	0x2001432c

08004bb4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08c      	sub	sp, #48	; 0x30
 8004bb8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004bba:	2301      	movs	r3, #1
 8004bbc:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004bbe:	1d3b      	adds	r3, r7, #4
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bc8:	4b32      	ldr	r3, [pc, #200]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bce:	e00b      	b.n	8004be8 <_TrySendOverflowPacket+0x34>
 8004bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd6:	1c59      	adds	r1, r3, #1
 8004bd8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004bda:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	701a      	strb	r2, [r3, #0]
 8004be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be4:	09db      	lsrs	r3, r3, #7
 8004be6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bea:	2b7f      	cmp	r3, #127	; 0x7f
 8004bec:	d8f0      	bhi.n	8004bd0 <_TrySendOverflowPacket+0x1c>
 8004bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	701a      	strb	r2, [r3, #0]
 8004bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004bfe:	4b26      	ldr	r3, [pc, #152]	; (8004c98 <_TrySendOverflowPacket+0xe4>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004c04:	4b23      	ldr	r3, [pc, #140]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	623b      	str	r3, [r7, #32]
 8004c16:	e00b      	b.n	8004c30 <_TrySendOverflowPacket+0x7c>
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	1c59      	adds	r1, r3, #1
 8004c20:	6279      	str	r1, [r7, #36]	; 0x24
 8004c22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	09db      	lsrs	r3, r3, #7
 8004c2e:	623b      	str	r3, [r7, #32]
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	2b7f      	cmp	r3, #127	; 0x7f
 8004c34:	d8f0      	bhi.n	8004c18 <_TrySendOverflowPacket+0x64>
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	627a      	str	r2, [r7, #36]	; 0x24
 8004c3c:	6a3a      	ldr	r2, [r7, #32]
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8004c46:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c48:	785b      	ldrb	r3, [r3, #1]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	1d3b      	adds	r3, r7, #4
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	461a      	mov	r2, r3
 8004c54:	1d3b      	adds	r3, r7, #4
 8004c56:	4619      	mov	r1, r3
 8004c58:	f7fb faba 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8004c60:	f7ff fade 	bl	8004220 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d009      	beq.n	8004c7e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004c6a:	4a0a      	ldr	r2, [pc, #40]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	3b01      	subs	r3, #1
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c7a:	701a      	strb	r2, [r3, #0]
 8004c7c:	e004      	b.n	8004c88 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004c7e:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	3301      	adds	r3, #1
 8004c84:	4a03      	ldr	r2, [pc, #12]	; (8004c94 <_TrySendOverflowPacket+0xe0>)
 8004c86:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004c88:	693b      	ldr	r3, [r7, #16]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3730      	adds	r7, #48	; 0x30
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	2001432c 	.word	0x2001432c
 8004c98:	e0001004 	.word	0xe0001004

08004c9c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08a      	sub	sp, #40	; 0x28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004ca8:	4b96      	ldr	r3, [pc, #600]	; (8004f04 <_SendPacket+0x268>)
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d010      	beq.n	8004cd2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004cb0:	4b94      	ldr	r3, [pc, #592]	; (8004f04 <_SendPacket+0x268>)
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 8130 	beq.w	8004f1a <_SendPacket+0x27e>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004cba:	4b92      	ldr	r3, [pc, #584]	; (8004f04 <_SendPacket+0x268>)
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d109      	bne.n	8004cd6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004cc2:	f7ff ff77 	bl	8004bb4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004cc6:	4b8f      	ldr	r3, [pc, #572]	; (8004f04 <_SendPacket+0x268>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	f040 8127 	bne.w	8004f1e <_SendPacket+0x282>
      goto SendDone;
    }
  }
Send:
 8004cd0:	e001      	b.n	8004cd6 <_SendPacket+0x3a>
    goto Send;
 8004cd2:	bf00      	nop
 8004cd4:	e000      	b.n	8004cd8 <_SendPacket+0x3c>
Send:
 8004cd6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b1f      	cmp	r3, #31
 8004cdc:	d809      	bhi.n	8004cf2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004cde:	4b89      	ldr	r3, [pc, #548]	; (8004f04 <_SendPacket+0x268>)
 8004ce0:	69da      	ldr	r2, [r3, #28]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f040 8118 	bne.w	8004f22 <_SendPacket+0x286>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b17      	cmp	r3, #23
 8004cf6:	d807      	bhi.n	8004d08 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	701a      	strb	r2, [r3, #0]
 8004d06:	e0c4      	b.n	8004e92 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	2b7f      	cmp	r3, #127	; 0x7f
 8004d14:	d912      	bls.n	8004d3c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	09da      	lsrs	r2, r3, #7
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	60fb      	str	r3, [r7, #12]
 8004d20:	b2d2      	uxtb	r2, r2
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	3a01      	subs	r2, #1
 8004d2e:	60fa      	str	r2, [r7, #12]
 8004d30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e006      	b.n	8004d4a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b7e      	cmp	r3, #126	; 0x7e
 8004d4e:	d807      	bhi.n	8004d60 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	e098      	b.n	8004e92 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d66:	d212      	bcs.n	8004d8e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	09da      	lsrs	r2, r3, #7
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	b2d2      	uxtb	r2, r2
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	3a01      	subs	r2, #1
 8004d80:	60fa      	str	r2, [r7, #12]
 8004d82:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e081      	b.n	8004e92 <_SendPacket+0x1f6>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d94:	d21d      	bcs.n	8004dd2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	0b9a      	lsrs	r2, r3, #14
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	b2d2      	uxtb	r2, r2
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	09db      	lsrs	r3, r3, #7
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	3a01      	subs	r2, #1
 8004db0:	60fa      	str	r2, [r7, #12]
 8004db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	3a01      	subs	r2, #1
 8004dc4:	60fa      	str	r2, [r7, #12]
 8004dc6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	701a      	strb	r2, [r3, #0]
 8004dd0:	e05f      	b.n	8004e92 <_SendPacket+0x1f6>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dd8:	d228      	bcs.n	8004e2c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	0d5a      	lsrs	r2, r3, #21
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	0b9b      	lsrs	r3, r3, #14
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	3a01      	subs	r2, #1
 8004df4:	60fa      	str	r2, [r7, #12]
 8004df6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	09db      	lsrs	r3, r3, #7
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	3a01      	subs	r2, #1
 8004e0a:	60fa      	str	r2, [r7, #12]
 8004e0c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	3a01      	subs	r2, #1
 8004e1e:	60fa      	str	r2, [r7, #12]
 8004e20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e24:	b2da      	uxtb	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	701a      	strb	r2, [r3, #0]
 8004e2a:	e032      	b.n	8004e92 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	0f1a      	lsrs	r2, r3, #28
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	60fb      	str	r3, [r7, #12]
 8004e36:	b2d2      	uxtb	r2, r2
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	0d5b      	lsrs	r3, r3, #21
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	3a01      	subs	r2, #1
 8004e46:	60fa      	str	r2, [r7, #12]
 8004e48:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	0b9b      	lsrs	r3, r3, #14
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	3a01      	subs	r2, #1
 8004e5c:	60fa      	str	r2, [r7, #12]
 8004e5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e62:	b2da      	uxtb	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	09db      	lsrs	r3, r3, #7
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	3a01      	subs	r2, #1
 8004e72:	60fa      	str	r2, [r7, #12]
 8004e74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	3a01      	subs	r2, #1
 8004e86:	60fa      	str	r2, [r7, #12]
 8004e88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e8c:	b2da      	uxtb	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e92:	4b1d      	ldr	r3, [pc, #116]	; (8004f08 <_SendPacket+0x26c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004e98:	4b1a      	ldr	r3, [pc, #104]	; (8004f04 <_SendPacket+0x268>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	623b      	str	r3, [r7, #32]
 8004eaa:	e00b      	b.n	8004ec4 <_SendPacket+0x228>
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb2:	1c59      	adds	r1, r3, #1
 8004eb4:	6279      	str	r1, [r7, #36]	; 0x24
 8004eb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	701a      	strb	r2, [r3, #0]
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	09db      	lsrs	r3, r3, #7
 8004ec2:	623b      	str	r3, [r7, #32]
 8004ec4:	6a3b      	ldr	r3, [r7, #32]
 8004ec6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ec8:	d8f0      	bhi.n	8004eac <_SendPacket+0x210>
 8004eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ecc:	1c5a      	adds	r2, r3, #1
 8004ece:	627a      	str	r2, [r7, #36]	; 0x24
 8004ed0:	6a3a      	ldr	r2, [r7, #32]
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8004eda:	4b0a      	ldr	r3, [pc, #40]	; (8004f04 <_SendPacket+0x268>)
 8004edc:	785b      	ldrb	r3, [r3, #1]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68f9      	ldr	r1, [r7, #12]
 8004eea:	f7fb f971 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004eee:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004ef0:	f7ff f996 	bl	8004220 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d008      	beq.n	8004f0c <_SendPacket+0x270>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004efa:	4a02      	ldr	r2, [pc, #8]	; (8004f04 <_SendPacket+0x268>)
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	60d3      	str	r3, [r2, #12]
 8004f00:	e010      	b.n	8004f24 <_SendPacket+0x288>
 8004f02:	bf00      	nop
 8004f04:	2001432c 	.word	0x2001432c
 8004f08:	e0001004 	.word	0xe0001004
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004f0c:	4b19      	ldr	r3, [pc, #100]	; (8004f74 <_SendPacket+0x2d8>)
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	3301      	adds	r3, #1
 8004f12:	b2da      	uxtb	r2, r3
 8004f14:	4b17      	ldr	r3, [pc, #92]	; (8004f74 <_SendPacket+0x2d8>)
 8004f16:	701a      	strb	r2, [r3, #0]
 8004f18:	e004      	b.n	8004f24 <_SendPacket+0x288>
    goto SendDone;
 8004f1a:	bf00      	nop
 8004f1c:	e002      	b.n	8004f24 <_SendPacket+0x288>
      goto SendDone;
 8004f1e:	bf00      	nop
 8004f20:	e000      	b.n	8004f24 <_SendPacket+0x288>
      goto SendDone;
 8004f22:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004f24:	4b13      	ldr	r3, [pc, #76]	; (8004f74 <_SendPacket+0x2d8>)
 8004f26:	7e1b      	ldrb	r3, [r3, #24]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4a13      	ldr	r2, [pc, #76]	; (8004f78 <_SendPacket+0x2dc>)
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	440b      	add	r3, r1
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	4413      	add	r3, r2
 8004f36:	336c      	adds	r3, #108	; 0x6c
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	4b0e      	ldr	r3, [pc, #56]	; (8004f74 <_SendPacket+0x2d8>)
 8004f3c:	7e1b      	ldrb	r3, [r3, #24]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	490d      	ldr	r1, [pc, #52]	; (8004f78 <_SendPacket+0x2dc>)
 8004f42:	4603      	mov	r3, r0
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	4403      	add	r3, r0
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	440b      	add	r3, r1
 8004f4c:	3370      	adds	r3, #112	; 0x70
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d00b      	beq.n	8004f6c <_SendPacket+0x2d0>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004f54:	4b07      	ldr	r3, [pc, #28]	; (8004f74 <_SendPacket+0x2d8>)
 8004f56:	789b      	ldrb	r3, [r3, #2]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d107      	bne.n	8004f6c <_SendPacket+0x2d0>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004f5c:	4b05      	ldr	r3, [pc, #20]	; (8004f74 <_SendPacket+0x2d8>)
 8004f5e:	2201      	movs	r2, #1
 8004f60:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004f62:	f7ff fdb7 	bl	8004ad4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004f66:	4b03      	ldr	r3, [pc, #12]	; (8004f74 <_SendPacket+0x2d8>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004f6c:	bf00      	nop
 8004f6e:	3728      	adds	r7, #40	; 0x28
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	2001432c 	.word	0x2001432c
 8004f78:	20012e6c 	.word	0x20012e6c

08004f7c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b08a      	sub	sp, #40	; 0x28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	3301      	adds	r3, #1
 8004f92:	2b80      	cmp	r3, #128	; 0x80
 8004f94:	d80a      	bhi.n	8004fac <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	1c59      	adds	r1, r3, #1
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6051      	str	r1, [r2, #4]
 8004fa0:	78fa      	ldrb	r2, [r7, #3]
 8004fa2:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	2b80      	cmp	r3, #128	; 0x80
 8004fb2:	d15a      	bne.n	800506a <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691a      	ldr	r2, [r3, #16]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	623b      	str	r3, [r7, #32]
 8004fd4:	e00b      	b.n	8004fee <_StoreChar+0x72>
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fdc:	1c59      	adds	r1, r3, #1
 8004fde:	6279      	str	r1, [r7, #36]	; 0x24
 8004fe0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fe4:	b2d2      	uxtb	r2, r2
 8004fe6:	701a      	strb	r2, [r3, #0]
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	09db      	lsrs	r3, r3, #7
 8004fec:	623b      	str	r3, [r7, #32]
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	2b7f      	cmp	r3, #127	; 0x7f
 8004ff2:	d8f0      	bhi.n	8004fd6 <_StoreChar+0x5a>
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	627a      	str	r2, [r7, #36]	; 0x24
 8004ffa:	6a3a      	ldr	r2, [r7, #32]
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	701a      	strb	r2, [r3, #0]
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	61fb      	str	r3, [r7, #28]
 8005008:	2300      	movs	r3, #0
 800500a:	61bb      	str	r3, [r7, #24]
 800500c:	e00b      	b.n	8005026 <_StoreChar+0xaa>
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	b2da      	uxtb	r2, r3
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	1c59      	adds	r1, r3, #1
 8005016:	61f9      	str	r1, [r7, #28]
 8005018:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800501c:	b2d2      	uxtb	r2, r2
 800501e:	701a      	strb	r2, [r3, #0]
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	09db      	lsrs	r3, r3, #7
 8005024:	61bb      	str	r3, [r7, #24]
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	2b7f      	cmp	r3, #127	; 0x7f
 800502a:	d8f0      	bhi.n	800500e <_StoreChar+0x92>
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	61fa      	str	r2, [r7, #28]
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	701a      	strb	r2, [r3, #0]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	221a      	movs	r2, #26
 8005042:	6939      	ldr	r1, [r7, #16]
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fe29 	bl	8004c9c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff fd34 	bl	8004abc <_PreparePacket>
 8005054:	4602      	mov	r2, r0
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
  }
}
 800506a:	bf00      	nop
 800506c:	3728      	adds	r7, #40	; 0x28
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005074:	b580      	push	{r7, lr}
 8005076:	b08a      	sub	sp, #40	; 0x28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005086:	2301      	movs	r3, #1
 8005088:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800508a:	2301      	movs	r3, #1
 800508c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800508e:	e007      	b.n	80050a0 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005090:	6a3a      	ldr	r2, [r7, #32]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	fbb2 f3f3 	udiv	r3, r2, r3
 8005098:	623b      	str	r3, [r7, #32]
    Width++;
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	3301      	adds	r3, #1
 800509e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80050a0:	6a3a      	ldr	r2, [r7, #32]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d2f3      	bcs.n	8005090 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d901      	bls.n	80050b4 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80050b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d11f      	bne.n	80050fe <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 80050be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d01c      	beq.n	80050fe <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80050c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d005      	beq.n	80050da <_PrintUnsigned+0x66>
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d102      	bne.n	80050da <_PrintUnsigned+0x66>
        c = '0';
 80050d4:	2330      	movs	r3, #48	; 0x30
 80050d6:	76fb      	strb	r3, [r7, #27]
 80050d8:	e001      	b.n	80050de <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80050da:	2320      	movs	r3, #32
 80050dc:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80050de:	e007      	b.n	80050f0 <_PrintUnsigned+0x7c>
        FieldWidth--;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	3b01      	subs	r3, #1
 80050e4:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80050e6:	7efb      	ldrb	r3, [r7, #27]
 80050e8:	4619      	mov	r1, r3
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f7ff ff46 	bl	8004f7c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <_PrintUnsigned+0x8a>
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d3f0      	bcc.n	80050e0 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d903      	bls.n	800510c <_PrintUnsigned+0x98>
      NumDigits--;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	3b01      	subs	r3, #1
 8005108:	603b      	str	r3, [r7, #0]
 800510a:	e009      	b.n	8005120 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	429a      	cmp	r2, r3
 800511c:	d200      	bcs.n	8005120 <_PrintUnsigned+0xac>
        break;
 800511e:	e005      	b.n	800512c <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	fb02 f303 	mul.w	r3, r2, r3
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800512a:	e7e8      	b.n	80050fe <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005144:	4a15      	ldr	r2, [pc, #84]	; (800519c <_PrintUnsigned+0x128>)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	4413      	add	r3, r2
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	4619      	mov	r1, r3
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff ff14 	bl	8004f7c <_StoreChar>
    Digit /= Base;
 8005154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	fbb2 f3f3 	udiv	r3, r2, r3
 800515c:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 800515e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e3      	bne.n	800512c <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d011      	beq.n	8005192 <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 800516e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00e      	beq.n	8005192 <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005174:	e006      	b.n	8005184 <_PrintUnsigned+0x110>
        FieldWidth--;
 8005176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005178:	3b01      	subs	r3, #1
 800517a:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 800517c:	2120      	movs	r1, #32
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f7ff fefc 	bl	8004f7c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <_PrintUnsigned+0x11e>
 800518a:	69fa      	ldr	r2, [r7, #28]
 800518c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800518e:	429a      	cmp	r2, r3
 8005190:	d3f1      	bcc.n	8005176 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005192:	bf00      	nop
 8005194:	3728      	adds	r7, #40	; 0x28
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	080069dc 	.word	0x080069dc

080051a0 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	bfb8      	it	lt
 80051b4:	425b      	neglt	r3, r3
 80051b6:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80051b8:	2301      	movs	r3, #1
 80051ba:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80051bc:	e007      	b.n	80051ce <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80051c6:	613b      	str	r3, [r7, #16]
    Width++;
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	3301      	adds	r3, #1
 80051cc:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	daf3      	bge.n	80051be <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d901      	bls.n	80051e2 <_PrintInt+0x42>
    Width = NumDigits;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <_PrintInt+0x5e>
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	db04      	blt.n	80051f8 <_PrintInt+0x58>
 80051ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <_PrintInt+0x5e>
    FieldWidth--;
 80051f8:	6a3b      	ldr	r3, [r7, #32]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <_PrintInt+0x6e>
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d016      	beq.n	800523c <_PrintInt+0x9c>
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	2b00      	cmp	r3, #0
 8005216:	d111      	bne.n	800523c <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00e      	beq.n	800523c <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800521e:	e006      	b.n	800522e <_PrintInt+0x8e>
        FieldWidth--;
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	3b01      	subs	r3, #1
 8005224:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005226:	2120      	movs	r1, #32
 8005228:	68f8      	ldr	r0, [r7, #12]
 800522a:	f7ff fea7 	bl	8004f7c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <_PrintInt+0x9c>
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	429a      	cmp	r2, r3
 800523a:	d3f1      	bcc.n	8005220 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	da07      	bge.n	8005252 <_PrintInt+0xb2>
    v = -v;
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	425b      	negs	r3, r3
 8005246:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005248:	212d      	movs	r1, #45	; 0x2d
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f7ff fe96 	bl	8004f7c <_StoreChar>
 8005250:	e008      	b.n	8005264 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	f003 0304 	and.w	r3, r3, #4
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800525c:	212b      	movs	r1, #43	; 0x2b
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f7ff fe8c 	bl	8004f7c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d019      	beq.n	80052a2 <_PrintInt+0x102>
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b00      	cmp	r3, #0
 8005276:	d114      	bne.n	80052a2 <_PrintInt+0x102>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d111      	bne.n	80052a2 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00e      	beq.n	80052a2 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005284:	e006      	b.n	8005294 <_PrintInt+0xf4>
        FieldWidth--;
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	3b01      	subs	r3, #1
 800528a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800528c:	2130      	movs	r1, #48	; 0x30
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f7ff fe74 	bl	8004f7c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <_PrintInt+0x102>
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d3f1      	bcc.n	8005286 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	9301      	str	r3, [sp, #4]
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	9300      	str	r3, [sp, #0]
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f7ff fedf 	bl	8005074 <_PrintUnsigned>
}
 80052b6:	bf00      	nop
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
	...

080052c0 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b098      	sub	sp, #96	; 0x60
 80052c4:	af02      	add	r7, sp, #8
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80052cc:	f3ef 8311 	mrs	r3, BASEPRI
 80052d0:	f04f 0120 	mov.w	r1, #32
 80052d4:	f381 8811 	msr	BASEPRI, r1
 80052d8:	633b      	str	r3, [r7, #48]	; 0x30
 80052da:	48b7      	ldr	r0, [pc, #732]	; (80055b8 <_VPrintTarget+0x2f8>)
 80052dc:	f7ff fbee 	bl	8004abc <_PreparePacket>
 80052e0:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80052e2:	4bb5      	ldr	r3, [pc, #724]	; (80055b8 <_VPrintTarget+0x2f8>)
 80052e4:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80052e6:	2300      	movs	r3, #0
 80052e8:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80052ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ec:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	3301      	adds	r3, #1
 80052f2:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	3301      	adds	r3, #1
 8005304:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005306:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 8183 	beq.w	8005616 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005310:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005314:	2b25      	cmp	r3, #37	; 0x25
 8005316:	f040 8170 	bne.w	80055fa <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800531a:	2300      	movs	r3, #0
 800531c:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 800531e:	2301      	movs	r3, #1
 8005320:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 800532a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800532e:	3b23      	subs	r3, #35	; 0x23
 8005330:	2b0d      	cmp	r3, #13
 8005332:	d83f      	bhi.n	80053b4 <_VPrintTarget+0xf4>
 8005334:	a201      	add	r2, pc, #4	; (adr r2, 800533c <_VPrintTarget+0x7c>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	080053a5 	.word	0x080053a5
 8005340:	080053b5 	.word	0x080053b5
 8005344:	080053b5 	.word	0x080053b5
 8005348:	080053b5 	.word	0x080053b5
 800534c:	080053b5 	.word	0x080053b5
 8005350:	080053b5 	.word	0x080053b5
 8005354:	080053b5 	.word	0x080053b5
 8005358:	080053b5 	.word	0x080053b5
 800535c:	08005395 	.word	0x08005395
 8005360:	080053b5 	.word	0x080053b5
 8005364:	08005375 	.word	0x08005375
 8005368:	080053b5 	.word	0x080053b5
 800536c:	080053b5 	.word	0x080053b5
 8005370:	08005385 	.word	0x08005385
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005374:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	64bb      	str	r3, [r7, #72]	; 0x48
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	3301      	adds	r3, #1
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	e01a      	b.n	80053ba <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005386:	f043 0302 	orr.w	r3, r3, #2
 800538a:	64bb      	str	r3, [r7, #72]	; 0x48
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	3301      	adds	r3, #1
 8005390:	60fb      	str	r3, [r7, #12]
 8005392:	e012      	b.n	80053ba <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005394:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005396:	f043 0304 	orr.w	r3, r3, #4
 800539a:	64bb      	str	r3, [r7, #72]	; 0x48
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3301      	adds	r3, #1
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	e00a      	b.n	80053ba <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80053a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053a6:	f043 0308 	orr.w	r3, r3, #8
 80053aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3301      	adds	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	e002      	b.n	80053ba <_VPrintTarget+0xfa>
        default:  v = 0; break;
 80053b4:	2300      	movs	r3, #0
 80053b6:	653b      	str	r3, [r7, #80]	; 0x50
 80053b8:	bf00      	nop
        }
      } while (v);
 80053ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1b0      	bne.n	8005322 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80053c0:	2300      	movs	r3, #0
 80053c2:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 80053cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053d0:	2b2f      	cmp	r3, #47	; 0x2f
 80053d2:	d912      	bls.n	80053fa <_VPrintTarget+0x13a>
 80053d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053d8:	2b39      	cmp	r3, #57	; 0x39
 80053da:	d80e      	bhi.n	80053fa <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3301      	adds	r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80053e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053e4:	4613      	mov	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	461a      	mov	r2, r3
 80053ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80053f2:	4413      	add	r3, r2
 80053f4:	3b30      	subs	r3, #48	; 0x30
 80053f6:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 80053f8:	e7e4      	b.n	80053c4 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80053fa:	2300      	movs	r3, #0
 80053fc:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8005406:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800540a:	2b2e      	cmp	r3, #46	; 0x2e
 800540c:	d11d      	bne.n	800544a <_VPrintTarget+0x18a>
        sFormat++;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	3301      	adds	r3, #1
 8005412:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 800541c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005420:	2b2f      	cmp	r3, #47	; 0x2f
 8005422:	d912      	bls.n	800544a <_VPrintTarget+0x18a>
 8005424:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005428:	2b39      	cmp	r3, #57	; 0x39
 800542a:	d80e      	bhi.n	800544a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	3301      	adds	r3, #1
 8005430:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005432:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005434:	4613      	mov	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	461a      	mov	r2, r3
 800543e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005442:	4413      	add	r3, r2
 8005444:	3b30      	subs	r3, #48	; 0x30
 8005446:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8005448:	e7e4      	b.n	8005414 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005452:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005456:	2b6c      	cmp	r3, #108	; 0x6c
 8005458:	d003      	beq.n	8005462 <_VPrintTarget+0x1a2>
 800545a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800545e:	2b68      	cmp	r3, #104	; 0x68
 8005460:	d107      	bne.n	8005472 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	3301      	adds	r3, #1
 800546e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005470:	e7ef      	b.n	8005452 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005472:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005476:	2b25      	cmp	r3, #37	; 0x25
 8005478:	f000 80b3 	beq.w	80055e2 <_VPrintTarget+0x322>
 800547c:	2b25      	cmp	r3, #37	; 0x25
 800547e:	f2c0 80b7 	blt.w	80055f0 <_VPrintTarget+0x330>
 8005482:	2b78      	cmp	r3, #120	; 0x78
 8005484:	f300 80b4 	bgt.w	80055f0 <_VPrintTarget+0x330>
 8005488:	2b58      	cmp	r3, #88	; 0x58
 800548a:	f2c0 80b1 	blt.w	80055f0 <_VPrintTarget+0x330>
 800548e:	3b58      	subs	r3, #88	; 0x58
 8005490:	2b20      	cmp	r3, #32
 8005492:	f200 80ad 	bhi.w	80055f0 <_VPrintTarget+0x330>
 8005496:	a201      	add	r2, pc, #4	; (adr r2, 800549c <_VPrintTarget+0x1dc>)
 8005498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800549c:	08005593 	.word	0x08005593
 80054a0:	080055f1 	.word	0x080055f1
 80054a4:	080055f1 	.word	0x080055f1
 80054a8:	080055f1 	.word	0x080055f1
 80054ac:	080055f1 	.word	0x080055f1
 80054b0:	080055f1 	.word	0x080055f1
 80054b4:	080055f1 	.word	0x080055f1
 80054b8:	080055f1 	.word	0x080055f1
 80054bc:	080055f1 	.word	0x080055f1
 80054c0:	080055f1 	.word	0x080055f1
 80054c4:	080055f1 	.word	0x080055f1
 80054c8:	08005521 	.word	0x08005521
 80054cc:	08005547 	.word	0x08005547
 80054d0:	080055f1 	.word	0x080055f1
 80054d4:	080055f1 	.word	0x080055f1
 80054d8:	080055f1 	.word	0x080055f1
 80054dc:	080055f1 	.word	0x080055f1
 80054e0:	080055f1 	.word	0x080055f1
 80054e4:	080055f1 	.word	0x080055f1
 80054e8:	080055f1 	.word	0x080055f1
 80054ec:	080055f1 	.word	0x080055f1
 80054f0:	080055f1 	.word	0x080055f1
 80054f4:	080055f1 	.word	0x080055f1
 80054f8:	080055f1 	.word	0x080055f1
 80054fc:	080055bd 	.word	0x080055bd
 8005500:	080055f1 	.word	0x080055f1
 8005504:	080055f1 	.word	0x080055f1
 8005508:	080055f1 	.word	0x080055f1
 800550c:	080055f1 	.word	0x080055f1
 8005510:	0800556d 	.word	0x0800556d
 8005514:	080055f1 	.word	0x080055f1
 8005518:	080055f1 	.word	0x080055f1
 800551c:	08005593 	.word	0x08005593
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	1d19      	adds	r1, r3, #4
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6011      	str	r1, [r2, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 800552e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005530:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8005534:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8005538:	f107 0314 	add.w	r3, r7, #20
 800553c:	4611      	mov	r1, r2
 800553e:	4618      	mov	r0, r3
 8005540:	f7ff fd1c 	bl	8004f7c <_StoreChar>
        break;
 8005544:	e055      	b.n	80055f2 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	1d19      	adds	r1, r3, #4
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6011      	str	r1, [r2, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005554:	f107 0014 	add.w	r0, r7, #20
 8005558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800555a:	9301      	str	r3, [sp, #4]
 800555c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005562:	220a      	movs	r2, #10
 8005564:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005566:	f7ff fe1b 	bl	80051a0 <_PrintInt>
        break;
 800556a:	e042      	b.n	80055f2 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	1d19      	adds	r1, r3, #4
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6011      	str	r1, [r2, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800557a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800557c:	f107 0014 	add.w	r0, r7, #20
 8005580:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005582:	9301      	str	r3, [sp, #4]
 8005584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558a:	220a      	movs	r2, #10
 800558c:	f7ff fd72 	bl	8005074 <_PrintUnsigned>
        break;
 8005590:	e02f      	b.n	80055f2 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	1d19      	adds	r1, r3, #4
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6011      	str	r1, [r2, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 80055a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80055a2:	f107 0014 	add.w	r0, r7, #20
 80055a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055b0:	2210      	movs	r2, #16
 80055b2:	f7ff fd5f 	bl	8005074 <_PrintUnsigned>
        break;
 80055b6:	e01c      	b.n	80055f2 <_VPrintTarget+0x332>
 80055b8:	2001435c 	.word	0x2001435c
      case 'p':
        v = va_arg(*pParamList, int);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	1d19      	adds	r1, r3, #4
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	6011      	str	r1, [r2, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 80055ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80055cc:	f107 0014 	add.w	r0, r7, #20
 80055d0:	2300      	movs	r3, #0
 80055d2:	9301      	str	r3, [sp, #4]
 80055d4:	2308      	movs	r3, #8
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	2308      	movs	r3, #8
 80055da:	2210      	movs	r2, #16
 80055dc:	f7ff fd4a 	bl	8005074 <_PrintUnsigned>
        break;
 80055e0:	e007      	b.n	80055f2 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 80055e2:	f107 0314 	add.w	r3, r7, #20
 80055e6:	2125      	movs	r1, #37	; 0x25
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fcc7 	bl	8004f7c <_StoreChar>
        break;
 80055ee:	e000      	b.n	80055f2 <_VPrintTarget+0x332>
      default:
        break;
 80055f0:	bf00      	nop
      }
      sFormat++;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	3301      	adds	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	e007      	b.n	800560a <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 80055fa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80055fe:	f107 0314 	add.w	r3, r7, #20
 8005602:	4611      	mov	r1, r2
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fcb9 	bl	8004f7c <_StoreChar>
    }
  } while (*sFormat);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	f47f ae72 	bne.w	80052f8 <_VPrintTarget+0x38>
 8005614:	e000      	b.n	8005618 <_VPrintTarget+0x358>
      break;
 8005616:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561a:	2b00      	cmp	r3, #0
 800561c:	d041      	beq.n	80056a2 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800561e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	b2d2      	uxtb	r2, r2
 8005624:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	643b      	str	r3, [r7, #64]	; 0x40
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800562e:	e00b      	b.n	8005648 <_VPrintTarget+0x388>
 8005630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005632:	b2da      	uxtb	r2, r3
 8005634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005636:	1c59      	adds	r1, r3, #1
 8005638:	6439      	str	r1, [r7, #64]	; 0x40
 800563a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]
 8005642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005644:	09db      	lsrs	r3, r3, #7
 8005646:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800564a:	2b7f      	cmp	r3, #127	; 0x7f
 800564c:	d8f0      	bhi.n	8005630 <_VPrintTarget+0x370>
 800564e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	643a      	str	r2, [r7, #64]	; 0x40
 8005654:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800565c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	63bb      	str	r3, [r7, #56]	; 0x38
 8005662:	2300      	movs	r3, #0
 8005664:	637b      	str	r3, [r7, #52]	; 0x34
 8005666:	e00b      	b.n	8005680 <_VPrintTarget+0x3c0>
 8005668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800566a:	b2da      	uxtb	r2, r3
 800566c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800566e:	1c59      	adds	r1, r3, #1
 8005670:	63b9      	str	r1, [r7, #56]	; 0x38
 8005672:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]
 800567a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800567c:	09db      	lsrs	r3, r3, #7
 800567e:	637b      	str	r3, [r7, #52]	; 0x34
 8005680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005682:	2b7f      	cmp	r3, #127	; 0x7f
 8005684:	d8f0      	bhi.n	8005668 <_VPrintTarget+0x3a8>
 8005686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	63ba      	str	r2, [r7, #56]	; 0x38
 800568c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005694:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	69b9      	ldr	r1, [r7, #24]
 800569a:	221a      	movs	r2, #26
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff fafd 	bl	8004c9c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 80056a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a4:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80056a8:	bf00      	nop
 80056aa:	3758      	adds	r7, #88	; 0x58
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af02      	add	r7, sp, #8
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80056be:	2300      	movs	r3, #0
 80056c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056c4:	4917      	ldr	r1, [pc, #92]	; (8005724 <SEGGER_SYSVIEW_Init+0x74>)
 80056c6:	4818      	ldr	r0, [pc, #96]	; (8005728 <SEGGER_SYSVIEW_Init+0x78>)
 80056c8:	f7ff f8d8 	bl	800487c <SEGGER_RTT_AllocUpBuffer>
 80056cc:	4603      	mov	r3, r0
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	4b16      	ldr	r3, [pc, #88]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056d2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80056d4:	4b15      	ldr	r3, [pc, #84]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056d6:	785a      	ldrb	r2, [r3, #1]
 80056d8:	4b14      	ldr	r3, [pc, #80]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056da:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80056dc:	4b13      	ldr	r3, [pc, #76]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056de:	7e1b      	ldrb	r3, [r3, #24]
 80056e0:	4618      	mov	r0, r3
 80056e2:	2300      	movs	r3, #0
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	2308      	movs	r3, #8
 80056e8:	4a11      	ldr	r2, [pc, #68]	; (8005730 <SEGGER_SYSVIEW_Init+0x80>)
 80056ea:	490f      	ldr	r1, [pc, #60]	; (8005728 <SEGGER_SYSVIEW_Init+0x78>)
 80056ec:	f7ff f94a 	bl	8004984 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80056f0:	4b0e      	ldr	r3, [pc, #56]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80056f6:	4b0f      	ldr	r3, [pc, #60]	; (8005734 <SEGGER_SYSVIEW_Init+0x84>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a0c      	ldr	r2, [pc, #48]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 80056fc:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80056fe:	4a0b      	ldr	r2, [pc, #44]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005704:	4a09      	ldr	r2, [pc, #36]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800570a:	4a08      	ldr	r2, [pc, #32]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005710:	4a06      	ldr	r2, [pc, #24]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005716:	4b05      	ldr	r3, [pc, #20]	; (800572c <SEGGER_SYSVIEW_Init+0x7c>)
 8005718:	2200      	movs	r2, #0
 800571a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800571c:	bf00      	nop
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	20013324 	.word	0x20013324
 8005728:	08006990 	.word	0x08006990
 800572c:	2001432c 	.word	0x2001432c
 8005730:	20014324 	.word	0x20014324
 8005734:	e0001004 	.word	0xe0001004

08005738 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005740:	4a04      	ldr	r2, [pc, #16]	; (8005754 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6113      	str	r3, [r2, #16]
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	2001432c 	.word	0x2001432c

08005758 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005760:	f3ef 8311 	mrs	r3, BASEPRI
 8005764:	f04f 0120 	mov.w	r1, #32
 8005768:	f381 8811 	msr	BASEPRI, r1
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	4808      	ldr	r0, [pc, #32]	; (8005790 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005770:	f7ff f9a4 	bl	8004abc <_PreparePacket>
 8005774:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	68b8      	ldr	r0, [r7, #8]
 800577c:	f7ff fa8e 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f383 8811 	msr	BASEPRI, r3
}
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	2001435c 	.word	0x2001435c

08005794 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005794:	b580      	push	{r7, lr}
 8005796:	b088      	sub	sp, #32
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800579e:	f3ef 8311 	mrs	r3, BASEPRI
 80057a2:	f04f 0120 	mov.w	r1, #32
 80057a6:	f381 8811 	msr	BASEPRI, r1
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	4816      	ldr	r0, [pc, #88]	; (8005808 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80057ae:	f7ff f985 	bl	8004abc <_PreparePacket>
 80057b2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	61fb      	str	r3, [r7, #28]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	61bb      	str	r3, [r7, #24]
 80057c0:	e00b      	b.n	80057da <SEGGER_SYSVIEW_RecordU32+0x46>
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	b2da      	uxtb	r2, r3
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	1c59      	adds	r1, r3, #1
 80057ca:	61f9      	str	r1, [r7, #28]
 80057cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057d0:	b2d2      	uxtb	r2, r2
 80057d2:	701a      	strb	r2, [r3, #0]
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	09db      	lsrs	r3, r3, #7
 80057d8:	61bb      	str	r3, [r7, #24]
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	2b7f      	cmp	r3, #127	; 0x7f
 80057de:	d8f0      	bhi.n	80057c2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	61fa      	str	r2, [r7, #28]
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	701a      	strb	r2, [r3, #0]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	68f9      	ldr	r1, [r7, #12]
 80057f4:	6938      	ldr	r0, [r7, #16]
 80057f6:	f7ff fa51 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f383 8811 	msr	BASEPRI, r3
}
 8005800:	bf00      	nop
 8005802:	3720      	adds	r7, #32
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2001435c 	.word	0x2001435c

0800580c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800580c:	b580      	push	{r7, lr}
 800580e:	b08c      	sub	sp, #48	; 0x30
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005818:	f3ef 8311 	mrs	r3, BASEPRI
 800581c:	f04f 0120 	mov.w	r1, #32
 8005820:	f381 8811 	msr	BASEPRI, r1
 8005824:	61fb      	str	r3, [r7, #28]
 8005826:	4825      	ldr	r0, [pc, #148]	; (80058bc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005828:	f7ff f948 	bl	8004abc <_PreparePacket>
 800582c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	62bb      	str	r3, [r7, #40]	; 0x28
 800583a:	e00b      	b.n	8005854 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800583c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583e:	b2da      	uxtb	r2, r3
 8005840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005842:	1c59      	adds	r1, r3, #1
 8005844:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005846:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800584a:	b2d2      	uxtb	r2, r2
 800584c:	701a      	strb	r2, [r3, #0]
 800584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005850:	09db      	lsrs	r3, r3, #7
 8005852:	62bb      	str	r3, [r7, #40]	; 0x28
 8005854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005856:	2b7f      	cmp	r3, #127	; 0x7f
 8005858:	d8f0      	bhi.n	800583c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800585a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005860:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005862:	b2d2      	uxtb	r2, r2
 8005864:	701a      	strb	r2, [r3, #0]
 8005866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005868:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	623b      	str	r3, [r7, #32]
 8005872:	e00b      	b.n	800588c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005874:	6a3b      	ldr	r3, [r7, #32]
 8005876:	b2da      	uxtb	r2, r3
 8005878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587a:	1c59      	adds	r1, r3, #1
 800587c:	6279      	str	r1, [r7, #36]	; 0x24
 800587e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	09db      	lsrs	r3, r3, #7
 800588a:	623b      	str	r3, [r7, #32]
 800588c:	6a3b      	ldr	r3, [r7, #32]
 800588e:	2b7f      	cmp	r3, #127	; 0x7f
 8005890:	d8f0      	bhi.n	8005874 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	627a      	str	r2, [r7, #36]	; 0x24
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	701a      	strb	r2, [r3, #0]
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	6979      	ldr	r1, [r7, #20]
 80058a6:	69b8      	ldr	r0, [r7, #24]
 80058a8:	f7ff f9f8 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	f383 8811 	msr	BASEPRI, r3
}
 80058b2:	bf00      	nop
 80058b4:	3730      	adds	r7, #48	; 0x30
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	2001435c 	.word	0x2001435c

080058c0 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b090      	sub	sp, #64	; 0x40
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
 80058cc:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80058ce:	f3ef 8311 	mrs	r3, BASEPRI
 80058d2:	f04f 0120 	mov.w	r1, #32
 80058d6:	f381 8811 	msr	BASEPRI, r1
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	4840      	ldr	r0, [pc, #256]	; (80059e0 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80058de:	f7ff f8ed 	bl	8004abc <_PreparePacket>
 80058e2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80058f0:	e00b      	b.n	800590a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80058f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f4:	b2da      	uxtb	r2, r3
 80058f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058f8:	1c59      	adds	r1, r3, #1
 80058fa:	63f9      	str	r1, [r7, #60]	; 0x3c
 80058fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	701a      	strb	r2, [r3, #0]
 8005904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005906:	09db      	lsrs	r3, r3, #7
 8005908:	63bb      	str	r3, [r7, #56]	; 0x38
 800590a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590c:	2b7f      	cmp	r3, #127	; 0x7f
 800590e:	d8f0      	bhi.n	80058f2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005912:	1c5a      	adds	r2, r3, #1
 8005914:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005916:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005918:	b2d2      	uxtb	r2, r2
 800591a:	701a      	strb	r2, [r3, #0]
 800591c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800591e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	637b      	str	r3, [r7, #52]	; 0x34
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	633b      	str	r3, [r7, #48]	; 0x30
 8005928:	e00b      	b.n	8005942 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800592a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592c:	b2da      	uxtb	r2, r3
 800592e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005930:	1c59      	adds	r1, r3, #1
 8005932:	6379      	str	r1, [r7, #52]	; 0x34
 8005934:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593e:	09db      	lsrs	r3, r3, #7
 8005940:	633b      	str	r3, [r7, #48]	; 0x30
 8005942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005944:	2b7f      	cmp	r3, #127	; 0x7f
 8005946:	d8f0      	bhi.n	800592a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	637a      	str	r2, [r7, #52]	; 0x34
 800594e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005950:	b2d2      	uxtb	r2, r2
 8005952:	701a      	strb	r2, [r3, #0]
 8005954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005956:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005960:	e00b      	b.n	800597a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005964:	b2da      	uxtb	r2, r3
 8005966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005968:	1c59      	adds	r1, r3, #1
 800596a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800596c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	701a      	strb	r2, [r3, #0]
 8005974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005976:	09db      	lsrs	r3, r3, #7
 8005978:	62bb      	str	r3, [r7, #40]	; 0x28
 800597a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597c:	2b7f      	cmp	r3, #127	; 0x7f
 800597e:	d8f0      	bhi.n	8005962 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005988:	b2d2      	uxtb	r2, r2
 800598a:	701a      	strb	r2, [r3, #0]
 800598c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	627b      	str	r3, [r7, #36]	; 0x24
 8005994:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005996:	623b      	str	r3, [r7, #32]
 8005998:	e00b      	b.n	80059b2 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	b2da      	uxtb	r2, r3
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	1c59      	adds	r1, r3, #1
 80059a2:	6279      	str	r1, [r7, #36]	; 0x24
 80059a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	09db      	lsrs	r3, r3, #7
 80059b0:	623b      	str	r3, [r7, #32]
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	2b7f      	cmp	r3, #127	; 0x7f
 80059b6:	d8f0      	bhi.n	800599a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 80059b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ba:	1c5a      	adds	r2, r3, #1
 80059bc:	627a      	str	r2, [r7, #36]	; 0x24
 80059be:	6a3a      	ldr	r2, [r7, #32]
 80059c0:	b2d2      	uxtb	r2, r2
 80059c2:	701a      	strb	r2, [r3, #0]
 80059c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	6979      	ldr	r1, [r7, #20]
 80059cc:	69b8      	ldr	r0, [r7, #24]
 80059ce:	f7ff f965 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	f383 8811 	msr	BASEPRI, r3
}
 80059d8:	bf00      	nop
 80059da:	3740      	adds	r7, #64	; 0x40
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	2001435c 	.word	0x2001435c

080059e4 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b092      	sub	sp, #72	; 0x48
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
 80059f0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 80059f2:	f3ef 8311 	mrs	r3, BASEPRI
 80059f6:	f04f 0120 	mov.w	r1, #32
 80059fa:	f381 8811 	msr	BASEPRI, r1
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	484e      	ldr	r0, [pc, #312]	; (8005b3c <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 8005a02:	f7ff f85b 	bl	8004abc <_PreparePacket>
 8005a06:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	643b      	str	r3, [r7, #64]	; 0x40
 8005a14:	e00b      	b.n	8005a2e <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8005a16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a18:	b2da      	uxtb	r2, r3
 8005a1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a1c:	1c59      	adds	r1, r3, #1
 8005a1e:	6479      	str	r1, [r7, #68]	; 0x44
 8005a20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a2a:	09db      	lsrs	r3, r3, #7
 8005a2c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a30:	2b7f      	cmp	r3, #127	; 0x7f
 8005a32:	d8f0      	bhi.n	8005a16 <SEGGER_SYSVIEW_RecordU32x5+0x32>
 8005a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a36:	1c5a      	adds	r2, r3, #1
 8005a38:	647a      	str	r2, [r7, #68]	; 0x44
 8005a3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a3c:	b2d2      	uxtb	r2, r2
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a42:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a4c:	e00b      	b.n	8005a66 <SEGGER_SYSVIEW_RecordU32x5+0x82>
 8005a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a54:	1c59      	adds	r1, r3, #1
 8005a56:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005a58:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a5c:	b2d2      	uxtb	r2, r2
 8005a5e:	701a      	strb	r2, [r3, #0]
 8005a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a62:	09db      	lsrs	r3, r3, #7
 8005a64:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a68:	2b7f      	cmp	r3, #127	; 0x7f
 8005a6a:	d8f0      	bhi.n	8005a4e <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 8005a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a6e:	1c5a      	adds	r2, r3, #1
 8005a70:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a74:	b2d2      	uxtb	r2, r2
 8005a76:	701a      	strb	r2, [r3, #0]
 8005a78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a7a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	637b      	str	r3, [r7, #52]	; 0x34
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	633b      	str	r3, [r7, #48]	; 0x30
 8005a84:	e00b      	b.n	8005a9e <SEGGER_SYSVIEW_RecordU32x5+0xba>
 8005a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a8c:	1c59      	adds	r1, r3, #1
 8005a8e:	6379      	str	r1, [r7, #52]	; 0x34
 8005a90:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a94:	b2d2      	uxtb	r2, r2
 8005a96:	701a      	strb	r2, [r3, #0]
 8005a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9a:	09db      	lsrs	r3, r3, #7
 8005a9c:	633b      	str	r3, [r7, #48]	; 0x30
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa0:	2b7f      	cmp	r3, #127	; 0x7f
 8005aa2:	d8f0      	bhi.n	8005a86 <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 8005aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa6:	1c5a      	adds	r2, r3, #1
 8005aa8:	637a      	str	r2, [r7, #52]	; 0x34
 8005aaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005aac:	b2d2      	uxtb	r2, r2
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aba:	62bb      	str	r3, [r7, #40]	; 0x28
 8005abc:	e00b      	b.n	8005ad6 <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 8005abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac0:	b2da      	uxtb	r2, r3
 8005ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac4:	1c59      	adds	r1, r3, #1
 8005ac6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005ac8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005acc:	b2d2      	uxtb	r2, r2
 8005ace:	701a      	strb	r2, [r3, #0]
 8005ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad2:	09db      	lsrs	r3, r3, #7
 8005ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad8:	2b7f      	cmp	r3, #127	; 0x7f
 8005ada:	d8f0      	bhi.n	8005abe <SEGGER_SYSVIEW_RecordU32x5+0xda>
 8005adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ae4:	b2d2      	uxtb	r2, r2
 8005ae6:	701a      	strb	r2, [r3, #0]
 8005ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aea:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	627b      	str	r3, [r7, #36]	; 0x24
 8005af0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005af2:	623b      	str	r3, [r7, #32]
 8005af4:	e00b      	b.n	8005b0e <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	1c59      	adds	r1, r3, #1
 8005afe:	6279      	str	r1, [r7, #36]	; 0x24
 8005b00:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b04:	b2d2      	uxtb	r2, r2
 8005b06:	701a      	strb	r2, [r3, #0]
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	09db      	lsrs	r3, r3, #7
 8005b0c:	623b      	str	r3, [r7, #32]
 8005b0e:	6a3b      	ldr	r3, [r7, #32]
 8005b10:	2b7f      	cmp	r3, #127	; 0x7f
 8005b12:	d8f0      	bhi.n	8005af6 <SEGGER_SYSVIEW_RecordU32x5+0x112>
 8005b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	627a      	str	r2, [r7, #36]	; 0x24
 8005b1a:	6a3a      	ldr	r2, [r7, #32]
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	701a      	strb	r2, [r3, #0]
 8005b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b22:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	6979      	ldr	r1, [r7, #20]
 8005b28:	69b8      	ldr	r0, [r7, #24]
 8005b2a:	f7ff f8b7 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	f383 8811 	msr	BASEPRI, r3
}
 8005b34:	bf00      	nop
 8005b36:	3748      	adds	r7, #72	; 0x48
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	2001435c 	.word	0x2001435c

08005b40 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b08c      	sub	sp, #48	; 0x30
 8005b44:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005b46:	4b59      	ldr	r3, [pc, #356]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005b48:	2201      	movs	r2, #1
 8005b4a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005b4c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b50:	f04f 0120 	mov.w	r1, #32
 8005b54:	f381 8811 	msr	BASEPRI, r1
 8005b58:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005b5a:	4b54      	ldr	r3, [pc, #336]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005b5c:	785b      	ldrb	r3, [r3, #1]
 8005b5e:	220a      	movs	r2, #10
 8005b60:	4953      	ldr	r1, [pc, #332]	; (8005cb0 <SEGGER_SYSVIEW_Start+0x170>)
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fa fb34 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005b6e:	f7fe fb57 	bl	8004220 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005b72:	200a      	movs	r0, #10
 8005b74:	f7ff fdf0 	bl	8005758 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b78:	f3ef 8311 	mrs	r3, BASEPRI
 8005b7c:	f04f 0120 	mov.w	r1, #32
 8005b80:	f381 8811 	msr	BASEPRI, r1
 8005b84:	60bb      	str	r3, [r7, #8]
 8005b86:	484b      	ldr	r0, [pc, #300]	; (8005cb4 <SEGGER_SYSVIEW_Start+0x174>)
 8005b88:	f7fe ff98 	bl	8004abc <_PreparePacket>
 8005b8c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b96:	4b45      	ldr	r3, [pc, #276]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9c:	e00b      	b.n	8005bb6 <SEGGER_SYSVIEW_Start+0x76>
 8005b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba0:	b2da      	uxtb	r2, r3
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	1c59      	adds	r1, r3, #1
 8005ba6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005ba8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	701a      	strb	r2, [r3, #0]
 8005bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb2:	09db      	lsrs	r3, r3, #7
 8005bb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb8:	2b7f      	cmp	r3, #127	; 0x7f
 8005bba:	d8f0      	bhi.n	8005b9e <SEGGER_SYSVIEW_Start+0x5e>
 8005bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bca:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd0:	4b36      	ldr	r3, [pc, #216]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	623b      	str	r3, [r7, #32]
 8005bd6:	e00b      	b.n	8005bf0 <SEGGER_SYSVIEW_Start+0xb0>
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	b2da      	uxtb	r2, r3
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bde:	1c59      	adds	r1, r3, #1
 8005be0:	6279      	str	r1, [r7, #36]	; 0x24
 8005be2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005be6:	b2d2      	uxtb	r2, r2
 8005be8:	701a      	strb	r2, [r3, #0]
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	09db      	lsrs	r3, r3, #7
 8005bee:	623b      	str	r3, [r7, #32]
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	2b7f      	cmp	r3, #127	; 0x7f
 8005bf4:	d8f0      	bhi.n	8005bd8 <SEGGER_SYSVIEW_Start+0x98>
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf8:	1c5a      	adds	r2, r3, #1
 8005bfa:	627a      	str	r2, [r7, #36]	; 0x24
 8005bfc:	6a3a      	ldr	r2, [r7, #32]
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	701a      	strb	r2, [r3, #0]
 8005c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c04:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	61fb      	str	r3, [r7, #28]
 8005c0a:	4b28      	ldr	r3, [pc, #160]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	61bb      	str	r3, [r7, #24]
 8005c10:	e00b      	b.n	8005c2a <SEGGER_SYSVIEW_Start+0xea>
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	b2da      	uxtb	r2, r3
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	1c59      	adds	r1, r3, #1
 8005c1a:	61f9      	str	r1, [r7, #28]
 8005c1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c20:	b2d2      	uxtb	r2, r2
 8005c22:	701a      	strb	r2, [r3, #0]
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	09db      	lsrs	r3, r3, #7
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c2e:	d8f0      	bhi.n	8005c12 <SEGGER_SYSVIEW_Start+0xd2>
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	61fa      	str	r2, [r7, #28]
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	b2d2      	uxtb	r2, r2
 8005c3a:	701a      	strb	r2, [r3, #0]
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	617b      	str	r3, [r7, #20]
 8005c44:	2300      	movs	r3, #0
 8005c46:	613b      	str	r3, [r7, #16]
 8005c48:	e00b      	b.n	8005c62 <SEGGER_SYSVIEW_Start+0x122>
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	1c59      	adds	r1, r3, #1
 8005c52:	6179      	str	r1, [r7, #20]
 8005c54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	701a      	strb	r2, [r3, #0]
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	09db      	lsrs	r3, r3, #7
 8005c60:	613b      	str	r3, [r7, #16]
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	2b7f      	cmp	r3, #127	; 0x7f
 8005c66:	d8f0      	bhi.n	8005c4a <SEGGER_SYSVIEW_Start+0x10a>
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	617a      	str	r2, [r7, #20]
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	b2d2      	uxtb	r2, r2
 8005c72:	701a      	strb	r2, [r3, #0]
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005c78:	2218      	movs	r2, #24
 8005c7a:	6839      	ldr	r1, [r7, #0]
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f7ff f80d 	bl	8004c9c <_SendPacket>
      RECORD_END();
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005c88:	4b08      	ldr	r3, [pc, #32]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005c90:	4b06      	ldr	r3, [pc, #24]	; (8005cac <SEGGER_SYSVIEW_Start+0x16c>)
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005c96:	f000 f9eb 	bl	8006070 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005c9a:	f000 f9b1 	bl	8006000 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005c9e:	f000 fc83 	bl	80065a8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005ca2:	bf00      	nop
 8005ca4:	3730      	adds	r7, #48	; 0x30
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	2001432c 	.word	0x2001432c
 8005cb0:	080069d0 	.word	0x080069d0
 8005cb4:	2001435c 	.word	0x2001435c

08005cb8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005cbe:	f3ef 8311 	mrs	r3, BASEPRI
 8005cc2:	f04f 0120 	mov.w	r1, #32
 8005cc6:	f381 8811 	msr	BASEPRI, r1
 8005cca:	607b      	str	r3, [r7, #4]
 8005ccc:	480b      	ldr	r0, [pc, #44]	; (8005cfc <SEGGER_SYSVIEW_Stop+0x44>)
 8005cce:	f7fe fef5 	bl	8004abc <_PreparePacket>
 8005cd2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005cd4:	4b0a      	ldr	r3, [pc, #40]	; (8005d00 <SEGGER_SYSVIEW_Stop+0x48>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d007      	beq.n	8005cec <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005cdc:	220b      	movs	r2, #11
 8005cde:	6839      	ldr	r1, [r7, #0]
 8005ce0:	6838      	ldr	r0, [r7, #0]
 8005ce2:	f7fe ffdb 	bl	8004c9c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005ce6:	4b06      	ldr	r3, [pc, #24]	; (8005d00 <SEGGER_SYSVIEW_Stop+0x48>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f383 8811 	msr	BASEPRI, r3
}
 8005cf2:	bf00      	nop
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	2001435c 	.word	0x2001435c
 8005d00:	2001432c 	.word	0x2001432c

08005d04 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08c      	sub	sp, #48	; 0x30
 8005d08:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d0a:	f3ef 8311 	mrs	r3, BASEPRI
 8005d0e:	f04f 0120 	mov.w	r1, #32
 8005d12:	f381 8811 	msr	BASEPRI, r1
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	4845      	ldr	r0, [pc, #276]	; (8005e30 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005d1a:	f7fe fecf 	bl	8004abc <_PreparePacket>
 8005d1e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d28:	4b42      	ldr	r3, [pc, #264]	; (8005e34 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d2e:	e00b      	b.n	8005d48 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d36:	1c59      	adds	r1, r3, #1
 8005d38:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d3a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]
 8005d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d44:	09db      	lsrs	r3, r3, #7
 8005d46:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d4a:	2b7f      	cmp	r3, #127	; 0x7f
 8005d4c:	d8f0      	bhi.n	8005d30 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	701a      	strb	r2, [r3, #0]
 8005d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	627b      	str	r3, [r7, #36]	; 0x24
 8005d62:	4b34      	ldr	r3, [pc, #208]	; (8005e34 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	623b      	str	r3, [r7, #32]
 8005d68:	e00b      	b.n	8005d82 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d70:	1c59      	adds	r1, r3, #1
 8005d72:	6279      	str	r1, [r7, #36]	; 0x24
 8005d74:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d78:	b2d2      	uxtb	r2, r2
 8005d7a:	701a      	strb	r2, [r3, #0]
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	09db      	lsrs	r3, r3, #7
 8005d80:	623b      	str	r3, [r7, #32]
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	2b7f      	cmp	r3, #127	; 0x7f
 8005d86:	d8f0      	bhi.n	8005d6a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	627a      	str	r2, [r7, #36]	; 0x24
 8005d8e:	6a3a      	ldr	r2, [r7, #32]
 8005d90:	b2d2      	uxtb	r2, r2
 8005d92:	701a      	strb	r2, [r3, #0]
 8005d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d96:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	61fb      	str	r3, [r7, #28]
 8005d9c:	4b25      	ldr	r3, [pc, #148]	; (8005e34 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	61bb      	str	r3, [r7, #24]
 8005da2:	e00b      	b.n	8005dbc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	1c59      	adds	r1, r3, #1
 8005dac:	61f9      	str	r1, [r7, #28]
 8005dae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	09db      	lsrs	r3, r3, #7
 8005dba:	61bb      	str	r3, [r7, #24]
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	2b7f      	cmp	r3, #127	; 0x7f
 8005dc0:	d8f0      	bhi.n	8005da4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	61fa      	str	r2, [r7, #28]
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	701a      	strb	r2, [r3, #0]
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	613b      	str	r3, [r7, #16]
 8005dda:	e00b      	b.n	8005df4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	1c59      	adds	r1, r3, #1
 8005de4:	6179      	str	r1, [r7, #20]
 8005de6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	701a      	strb	r2, [r3, #0]
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	09db      	lsrs	r3, r3, #7
 8005df2:	613b      	str	r3, [r7, #16]
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	2b7f      	cmp	r3, #127	; 0x7f
 8005df8:	d8f0      	bhi.n	8005ddc <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	617a      	str	r2, [r7, #20]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005e0a:	2218      	movs	r2, #24
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	68b8      	ldr	r0, [r7, #8]
 8005e10:	f7fe ff44 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005e1a:	4b06      	ldr	r3, [pc, #24]	; (8005e34 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d002      	beq.n	8005e28 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005e22:	4b04      	ldr	r3, [pc, #16]	; (8005e34 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e26:	4798      	blx	r3
  }
}
 8005e28:	bf00      	nop
 8005e2a:	3730      	adds	r7, #48	; 0x30
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	2001435c 	.word	0x2001435c
 8005e34:	2001432c 	.word	0x2001432c

08005e38 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b092      	sub	sp, #72	; 0x48
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005e40:	f3ef 8311 	mrs	r3, BASEPRI
 8005e44:	f04f 0120 	mov.w	r1, #32
 8005e48:	f381 8811 	msr	BASEPRI, r1
 8005e4c:	617b      	str	r3, [r7, #20]
 8005e4e:	486a      	ldr	r0, [pc, #424]	; (8005ff8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005e50:	f7fe fe34 	bl	8004abc <_PreparePacket>
 8005e54:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b66      	ldr	r3, [pc, #408]	; (8005ffc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	643b      	str	r3, [r7, #64]	; 0x40
 8005e6a:	e00b      	b.n	8005e84 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005e6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e6e:	b2da      	uxtb	r2, r3
 8005e70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e72:	1c59      	adds	r1, r3, #1
 8005e74:	6479      	str	r1, [r7, #68]	; 0x44
 8005e76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e7a:	b2d2      	uxtb	r2, r2
 8005e7c:	701a      	strb	r2, [r3, #0]
 8005e7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e80:	09db      	lsrs	r3, r3, #7
 8005e82:	643b      	str	r3, [r7, #64]	; 0x40
 8005e84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e86:	2b7f      	cmp	r3, #127	; 0x7f
 8005e88:	d8f0      	bhi.n	8005e6c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	647a      	str	r2, [r7, #68]	; 0x44
 8005e90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]
 8005e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ea4:	e00b      	b.n	8005ebe <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eac:	1c59      	adds	r1, r3, #1
 8005eae:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005eb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eb4:	b2d2      	uxtb	r2, r2
 8005eb6:	701a      	strb	r2, [r3, #0]
 8005eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eba:	09db      	lsrs	r3, r3, #7
 8005ebc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec0:	2b7f      	cmp	r3, #127	; 0x7f
 8005ec2:	d8f0      	bhi.n	8005ea6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005eca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ecc:	b2d2      	uxtb	r2, r2
 8005ece:	701a      	strb	r2, [r3, #0]
 8005ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	2220      	movs	r2, #32
 8005eda:	4619      	mov	r1, r3
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f7fe fd9d 	bl	8004a1c <_EncodeStr>
 8005ee2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005ee4:	2209      	movs	r2, #9
 8005ee6:	68f9      	ldr	r1, [r7, #12]
 8005ee8:	6938      	ldr	r0, [r7, #16]
 8005eea:	f7fe fed7 	bl	8004c9c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	637b      	str	r3, [r7, #52]	; 0x34
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	4b40      	ldr	r3, [pc, #256]	; (8005ffc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	633b      	str	r3, [r7, #48]	; 0x30
 8005f02:	e00b      	b.n	8005f1c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f0a:	1c59      	adds	r1, r3, #1
 8005f0c:	6379      	str	r1, [r7, #52]	; 0x34
 8005f0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	701a      	strb	r2, [r3, #0]
 8005f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f18:	09db      	lsrs	r3, r3, #7
 8005f1a:	633b      	str	r3, [r7, #48]	; 0x30
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f20:	d8f0      	bhi.n	8005f04 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	637a      	str	r2, [r7, #52]	; 0x34
 8005f28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f30:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f3c:	e00b      	b.n	8005f56 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f44:	1c59      	adds	r1, r3, #1
 8005f46:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f4c:	b2d2      	uxtb	r2, r2
 8005f4e:	701a      	strb	r2, [r3, #0]
 8005f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f52:	09db      	lsrs	r3, r3, #7
 8005f54:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f58:	2b7f      	cmp	r3, #127	; 0x7f
 8005f5a:	d8f0      	bhi.n	8005f3e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f64:	b2d2      	uxtb	r2, r2
 8005f66:	701a      	strb	r2, [r3, #0]
 8005f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f6a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	623b      	str	r3, [r7, #32]
 8005f76:	e00b      	b.n	8005f90 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	b2da      	uxtb	r2, r3
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7e:	1c59      	adds	r1, r3, #1
 8005f80:	6279      	str	r1, [r7, #36]	; 0x24
 8005f82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	6a3b      	ldr	r3, [r7, #32]
 8005f8c:	09db      	lsrs	r3, r3, #7
 8005f8e:	623b      	str	r3, [r7, #32]
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	2b7f      	cmp	r3, #127	; 0x7f
 8005f94:	d8f0      	bhi.n	8005f78 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f9c:	6a3a      	ldr	r2, [r7, #32]
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	61fb      	str	r3, [r7, #28]
 8005faa:	2300      	movs	r3, #0
 8005fac:	61bb      	str	r3, [r7, #24]
 8005fae:	e00b      	b.n	8005fc8 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	1c59      	adds	r1, r3, #1
 8005fb8:	61f9      	str	r1, [r7, #28]
 8005fba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	701a      	strb	r2, [r3, #0]
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	09db      	lsrs	r3, r3, #7
 8005fc6:	61bb      	str	r3, [r7, #24]
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	2b7f      	cmp	r3, #127	; 0x7f
 8005fcc:	d8f0      	bhi.n	8005fb0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	61fa      	str	r2, [r7, #28]
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	b2d2      	uxtb	r2, r2
 8005fd8:	701a      	strb	r2, [r3, #0]
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005fde:	2215      	movs	r2, #21
 8005fe0:	68f9      	ldr	r1, [r7, #12]
 8005fe2:	6938      	ldr	r0, [r7, #16]
 8005fe4:	f7fe fe5a 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f383 8811 	msr	BASEPRI, r3
}
 8005fee:	bf00      	nop
 8005ff0:	3748      	adds	r7, #72	; 0x48
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	2001435c 	.word	0x2001435c
 8005ffc:	2001432c 	.word	0x2001432c

08006000 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006004:	4b07      	ldr	r3, [pc, #28]	; (8006024 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d008      	beq.n	800601e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800600c:	4b05      	ldr	r3, [pc, #20]	; (8006024 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006016:	4b03      	ldr	r3, [pc, #12]	; (8006024 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4798      	blx	r3
  }
}
 800601e:	bf00      	nop
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	2001432c 	.word	0x2001432c

08006028 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006030:	f3ef 8311 	mrs	r3, BASEPRI
 8006034:	f04f 0120 	mov.w	r1, #32
 8006038:	f381 8811 	msr	BASEPRI, r1
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	480b      	ldr	r0, [pc, #44]	; (800606c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006040:	f7fe fd3c 	bl	8004abc <_PreparePacket>
 8006044:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006046:	2280      	movs	r2, #128	; 0x80
 8006048:	6879      	ldr	r1, [r7, #4]
 800604a:	6938      	ldr	r0, [r7, #16]
 800604c:	f7fe fce6 	bl	8004a1c <_EncodeStr>
 8006050:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006052:	220e      	movs	r2, #14
 8006054:	68f9      	ldr	r1, [r7, #12]
 8006056:	6938      	ldr	r0, [r7, #16]
 8006058:	f7fe fe20 	bl	8004c9c <_SendPacket>
  RECORD_END();
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f383 8811 	msr	BASEPRI, r3
}
 8006062:	bf00      	nop
 8006064:	3718      	adds	r7, #24
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	2001435c 	.word	0x2001435c

08006070 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006070:	b590      	push	{r4, r7, lr}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006076:	4b15      	ldr	r3, [pc, #84]	; (80060cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d01a      	beq.n	80060b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800607e:	4b13      	ldr	r3, [pc, #76]	; (80060cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d015      	beq.n	80060b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006088:	4b10      	ldr	r3, [pc, #64]	; (80060cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4798      	blx	r3
 8006090:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006094:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006096:	e9d7 0100 	ldrd	r0, r1, [r7]
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	f04f 0300 	mov.w	r3, #0
 80060a2:	000a      	movs	r2, r1
 80060a4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060a6:	4613      	mov	r3, r2
 80060a8:	461a      	mov	r2, r3
 80060aa:	4621      	mov	r1, r4
 80060ac:	200d      	movs	r0, #13
 80060ae:	f7ff fbad 	bl	800580c <SEGGER_SYSVIEW_RecordU32x2>
 80060b2:	e006      	b.n	80060c2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80060b4:	4b06      	ldr	r3, [pc, #24]	; (80060d0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4619      	mov	r1, r3
 80060ba:	200c      	movs	r0, #12
 80060bc:	f7ff fb6a 	bl	8005794 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80060c0:	bf00      	nop
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd90      	pop	{r4, r7, pc}
 80060ca:	bf00      	nop
 80060cc:	2001432c 	.word	0x2001432c
 80060d0:	e0001004 	.word	0xe0001004

080060d4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80060da:	f3ef 8311 	mrs	r3, BASEPRI
 80060de:	f04f 0120 	mov.w	r1, #32
 80060e2:	f381 8811 	msr	BASEPRI, r1
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	4819      	ldr	r0, [pc, #100]	; (8006150 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80060ea:	f7fe fce7 	bl	8004abc <_PreparePacket>
 80060ee:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80060f4:	4b17      	ldr	r3, [pc, #92]	; (8006154 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	613b      	str	r3, [r7, #16]
 8006106:	e00b      	b.n	8006120 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	b2da      	uxtb	r2, r3
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	1c59      	adds	r1, r3, #1
 8006110:	6179      	str	r1, [r7, #20]
 8006112:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006116:	b2d2      	uxtb	r2, r2
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	09db      	lsrs	r3, r3, #7
 800611e:	613b      	str	r3, [r7, #16]
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	2b7f      	cmp	r3, #127	; 0x7f
 8006124:	d8f0      	bhi.n	8006108 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	617a      	str	r2, [r7, #20]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	b2d2      	uxtb	r2, r2
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006136:	2202      	movs	r2, #2
 8006138:	6879      	ldr	r1, [r7, #4]
 800613a:	68b8      	ldr	r0, [r7, #8]
 800613c:	f7fe fdae 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f383 8811 	msr	BASEPRI, r3
}
 8006146:	bf00      	nop
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	2001435c 	.word	0x2001435c
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800615e:	f3ef 8311 	mrs	r3, BASEPRI
 8006162:	f04f 0120 	mov.w	r1, #32
 8006166:	f381 8811 	msr	BASEPRI, r1
 800616a:	607b      	str	r3, [r7, #4]
 800616c:	4807      	ldr	r0, [pc, #28]	; (800618c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800616e:	f7fe fca5 	bl	8004abc <_PreparePacket>
 8006172:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006174:	2203      	movs	r2, #3
 8006176:	6839      	ldr	r1, [r7, #0]
 8006178:	6838      	ldr	r0, [r7, #0]
 800617a:	f7fe fd8f 	bl	8004c9c <_SendPacket>
  RECORD_END();
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f383 8811 	msr	BASEPRI, r3
}
 8006184:	bf00      	nop
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	2001435c 	.word	0x2001435c

08006190 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006196:	f3ef 8311 	mrs	r3, BASEPRI
 800619a:	f04f 0120 	mov.w	r1, #32
 800619e:	f381 8811 	msr	BASEPRI, r1
 80061a2:	607b      	str	r3, [r7, #4]
 80061a4:	4807      	ldr	r0, [pc, #28]	; (80061c4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80061a6:	f7fe fc89 	bl	8004abc <_PreparePacket>
 80061aa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80061ac:	2212      	movs	r2, #18
 80061ae:	6839      	ldr	r1, [r7, #0]
 80061b0:	6838      	ldr	r0, [r7, #0]
 80061b2:	f7fe fd73 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f383 8811 	msr	BASEPRI, r3
}
 80061bc:	bf00      	nop
 80061be:	3708      	adds	r7, #8
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	2001435c 	.word	0x2001435c

080061c8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061ce:	f3ef 8311 	mrs	r3, BASEPRI
 80061d2:	f04f 0120 	mov.w	r1, #32
 80061d6:	f381 8811 	msr	BASEPRI, r1
 80061da:	607b      	str	r3, [r7, #4]
 80061dc:	4807      	ldr	r0, [pc, #28]	; (80061fc <SEGGER_SYSVIEW_OnIdle+0x34>)
 80061de:	f7fe fc6d 	bl	8004abc <_PreparePacket>
 80061e2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80061e4:	2211      	movs	r2, #17
 80061e6:	6839      	ldr	r1, [r7, #0]
 80061e8:	6838      	ldr	r0, [r7, #0]
 80061ea:	f7fe fd57 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f383 8811 	msr	BASEPRI, r3
}
 80061f4:	bf00      	nop
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	2001435c 	.word	0x2001435c

08006200 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006208:	f3ef 8311 	mrs	r3, BASEPRI
 800620c:	f04f 0120 	mov.w	r1, #32
 8006210:	f381 8811 	msr	BASEPRI, r1
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	4819      	ldr	r0, [pc, #100]	; (800627c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006218:	f7fe fc50 	bl	8004abc <_PreparePacket>
 800621c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006222:	4b17      	ldr	r3, [pc, #92]	; (8006280 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	61fb      	str	r3, [r7, #28]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	61bb      	str	r3, [r7, #24]
 8006234:	e00b      	b.n	800624e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	b2da      	uxtb	r2, r3
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	1c59      	adds	r1, r3, #1
 800623e:	61f9      	str	r1, [r7, #28]
 8006240:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	701a      	strb	r2, [r3, #0]
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	09db      	lsrs	r3, r3, #7
 800624c:	61bb      	str	r3, [r7, #24]
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	2b7f      	cmp	r3, #127	; 0x7f
 8006252:	d8f0      	bhi.n	8006236 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	61fa      	str	r2, [r7, #28]
 800625a:	69ba      	ldr	r2, [r7, #24]
 800625c:	b2d2      	uxtb	r2, r2
 800625e:	701a      	strb	r2, [r3, #0]
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006264:	2208      	movs	r2, #8
 8006266:	68f9      	ldr	r1, [r7, #12]
 8006268:	6938      	ldr	r0, [r7, #16]
 800626a:	f7fe fd17 	bl	8004c9c <_SendPacket>
  RECORD_END();
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f383 8811 	msr	BASEPRI, r3
}
 8006274:	bf00      	nop
 8006276:	3720      	adds	r7, #32
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	2001435c 	.word	0x2001435c
 8006280:	2001432c 	.word	0x2001432c

08006284 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006284:	b580      	push	{r7, lr}
 8006286:	b088      	sub	sp, #32
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800628c:	f3ef 8311 	mrs	r3, BASEPRI
 8006290:	f04f 0120 	mov.w	r1, #32
 8006294:	f381 8811 	msr	BASEPRI, r1
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	4819      	ldr	r0, [pc, #100]	; (8006300 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800629c:	f7fe fc0e 	bl	8004abc <_PreparePacket>
 80062a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80062a6:	4b17      	ldr	r3, [pc, #92]	; (8006304 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	61fb      	str	r3, [r7, #28]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	61bb      	str	r3, [r7, #24]
 80062b8:	e00b      	b.n	80062d2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	1c59      	adds	r1, r3, #1
 80062c2:	61f9      	str	r1, [r7, #28]
 80062c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	701a      	strb	r2, [r3, #0]
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	09db      	lsrs	r3, r3, #7
 80062d0:	61bb      	str	r3, [r7, #24]
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	2b7f      	cmp	r3, #127	; 0x7f
 80062d6:	d8f0      	bhi.n	80062ba <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	61fa      	str	r2, [r7, #28]
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	701a      	strb	r2, [r3, #0]
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80062e8:	2204      	movs	r2, #4
 80062ea:	68f9      	ldr	r1, [r7, #12]
 80062ec:	6938      	ldr	r0, [r7, #16]
 80062ee:	f7fe fcd5 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f383 8811 	msr	BASEPRI, r3
}
 80062f8:	bf00      	nop
 80062fa:	3720      	adds	r7, #32
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	2001435c 	.word	0x2001435c
 8006304:	2001432c 	.word	0x2001432c

08006308 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006310:	f3ef 8311 	mrs	r3, BASEPRI
 8006314:	f04f 0120 	mov.w	r1, #32
 8006318:	f381 8811 	msr	BASEPRI, r1
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	4819      	ldr	r0, [pc, #100]	; (8006384 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006320:	f7fe fbcc 	bl	8004abc <_PreparePacket>
 8006324:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800632a:	4b17      	ldr	r3, [pc, #92]	; (8006388 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	61fb      	str	r3, [r7, #28]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	61bb      	str	r3, [r7, #24]
 800633c:	e00b      	b.n	8006356 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	b2da      	uxtb	r2, r3
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	1c59      	adds	r1, r3, #1
 8006346:	61f9      	str	r1, [r7, #28]
 8006348:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800634c:	b2d2      	uxtb	r2, r2
 800634e:	701a      	strb	r2, [r3, #0]
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	09db      	lsrs	r3, r3, #7
 8006354:	61bb      	str	r3, [r7, #24]
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	2b7f      	cmp	r3, #127	; 0x7f
 800635a:	d8f0      	bhi.n	800633e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	1c5a      	adds	r2, r3, #1
 8006360:	61fa      	str	r2, [r7, #28]
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	b2d2      	uxtb	r2, r2
 8006366:	701a      	strb	r2, [r3, #0]
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800636c:	2206      	movs	r2, #6
 800636e:	68f9      	ldr	r1, [r7, #12]
 8006370:	6938      	ldr	r0, [r7, #16]
 8006372:	f7fe fc93 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f383 8811 	msr	BASEPRI, r3
}
 800637c:	bf00      	nop
 800637e:	3720      	adds	r7, #32
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	2001435c 	.word	0x2001435c
 8006388:	2001432c 	.word	0x2001432c

0800638c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	; 0x28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006396:	f3ef 8311 	mrs	r3, BASEPRI
 800639a:	f04f 0120 	mov.w	r1, #32
 800639e:	f381 8811 	msr	BASEPRI, r1
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	4827      	ldr	r0, [pc, #156]	; (8006444 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80063a6:	f7fe fb89 	bl	8004abc <_PreparePacket>
 80063aa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80063b0:	4b25      	ldr	r3, [pc, #148]	; (8006448 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	627b      	str	r3, [r7, #36]	; 0x24
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	623b      	str	r3, [r7, #32]
 80063c2:	e00b      	b.n	80063dc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	1c59      	adds	r1, r3, #1
 80063cc:	6279      	str	r1, [r7, #36]	; 0x24
 80063ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	6a3b      	ldr	r3, [r7, #32]
 80063d8:	09db      	lsrs	r3, r3, #7
 80063da:	623b      	str	r3, [r7, #32]
 80063dc:	6a3b      	ldr	r3, [r7, #32]
 80063de:	2b7f      	cmp	r3, #127	; 0x7f
 80063e0:	d8f0      	bhi.n	80063c4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	627a      	str	r2, [r7, #36]	; 0x24
 80063e8:	6a3a      	ldr	r2, [r7, #32]
 80063ea:	b2d2      	uxtb	r2, r2
 80063ec:	701a      	strb	r2, [r3, #0]
 80063ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	61fb      	str	r3, [r7, #28]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	61bb      	str	r3, [r7, #24]
 80063fa:	e00b      	b.n	8006414 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	1c59      	adds	r1, r3, #1
 8006404:	61f9      	str	r1, [r7, #28]
 8006406:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	701a      	strb	r2, [r3, #0]
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	09db      	lsrs	r3, r3, #7
 8006412:	61bb      	str	r3, [r7, #24]
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	2b7f      	cmp	r3, #127	; 0x7f
 8006418:	d8f0      	bhi.n	80063fc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	61fa      	str	r2, [r7, #28]
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800642a:	2207      	movs	r2, #7
 800642c:	68f9      	ldr	r1, [r7, #12]
 800642e:	6938      	ldr	r0, [r7, #16]
 8006430:	f7fe fc34 	bl	8004c9c <_SendPacket>
  RECORD_END();
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f383 8811 	msr	BASEPRI, r3
}
 800643a:	bf00      	nop
 800643c:	3728      	adds	r7, #40	; 0x28
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	2001435c 	.word	0x2001435c
 8006448:	2001432c 	.word	0x2001432c

0800644c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006454:	4b04      	ldr	r3, [pc, #16]	; (8006468 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	1ad3      	subs	r3, r2, r3
}
 800645c:	4618      	mov	r0, r3
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	2001432c 	.word	0x2001432c

0800646c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800646c:	b580      	push	{r7, lr}
 800646e:	b08c      	sub	sp, #48	; 0x30
 8006470:	af00      	add	r7, sp, #0
 8006472:	4603      	mov	r3, r0
 8006474:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006476:	4b3b      	ldr	r3, [pc, #236]	; (8006564 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d06d      	beq.n	800655a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800647e:	4b39      	ldr	r3, [pc, #228]	; (8006564 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006484:	2300      	movs	r3, #0
 8006486:	62bb      	str	r3, [r7, #40]	; 0x28
 8006488:	e008      	b.n	800649c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800648a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d007      	beq.n	80064a6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	3301      	adds	r3, #1
 800649a:	62bb      	str	r3, [r7, #40]	; 0x28
 800649c:	79fb      	ldrb	r3, [r7, #7]
 800649e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d3f2      	bcc.n	800648a <SEGGER_SYSVIEW_SendModule+0x1e>
 80064a4:	e000      	b.n	80064a8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80064a6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d055      	beq.n	800655a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064ae:	f3ef 8311 	mrs	r3, BASEPRI
 80064b2:	f04f 0120 	mov.w	r1, #32
 80064b6:	f381 8811 	msr	BASEPRI, r1
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	482a      	ldr	r0, [pc, #168]	; (8006568 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80064be:	f7fe fafd 	bl	8004abc <_PreparePacket>
 80064c2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	627b      	str	r3, [r7, #36]	; 0x24
 80064cc:	79fb      	ldrb	r3, [r7, #7]
 80064ce:	623b      	str	r3, [r7, #32]
 80064d0:	e00b      	b.n	80064ea <SEGGER_SYSVIEW_SendModule+0x7e>
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	1c59      	adds	r1, r3, #1
 80064da:	6279      	str	r1, [r7, #36]	; 0x24
 80064dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064e0:	b2d2      	uxtb	r2, r2
 80064e2:	701a      	strb	r2, [r3, #0]
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	09db      	lsrs	r3, r3, #7
 80064e8:	623b      	str	r3, [r7, #32]
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	2b7f      	cmp	r3, #127	; 0x7f
 80064ee:	d8f0      	bhi.n	80064d2 <SEGGER_SYSVIEW_SendModule+0x66>
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	1c5a      	adds	r2, r3, #1
 80064f4:	627a      	str	r2, [r7, #36]	; 0x24
 80064f6:	6a3a      	ldr	r2, [r7, #32]
 80064f8:	b2d2      	uxtb	r2, r2
 80064fa:	701a      	strb	r2, [r3, #0]
 80064fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fe:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	61fb      	str	r3, [r7, #28]
 8006504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	61bb      	str	r3, [r7, #24]
 800650a:	e00b      	b.n	8006524 <SEGGER_SYSVIEW_SendModule+0xb8>
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	b2da      	uxtb	r2, r3
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	1c59      	adds	r1, r3, #1
 8006514:	61f9      	str	r1, [r7, #28]
 8006516:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	09db      	lsrs	r3, r3, #7
 8006522:	61bb      	str	r3, [r7, #24]
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	2b7f      	cmp	r3, #127	; 0x7f
 8006528:	d8f0      	bhi.n	800650c <SEGGER_SYSVIEW_SendModule+0xa0>
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	61fa      	str	r2, [r7, #28]
 8006530:	69ba      	ldr	r2, [r7, #24]
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800653a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2280      	movs	r2, #128	; 0x80
 8006540:	4619      	mov	r1, r3
 8006542:	68f8      	ldr	r0, [r7, #12]
 8006544:	f7fe fa6a 	bl	8004a1c <_EncodeStr>
 8006548:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800654a:	2216      	movs	r2, #22
 800654c:	68f9      	ldr	r1, [r7, #12]
 800654e:	6938      	ldr	r0, [r7, #16]
 8006550:	f7fe fba4 	bl	8004c9c <_SendPacket>
      RECORD_END();
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800655a:	bf00      	nop
 800655c:	3730      	adds	r7, #48	; 0x30
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	20014354 	.word	0x20014354
 8006568:	2001435c 	.word	0x2001435c

0800656c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006572:	4b0c      	ldr	r3, [pc, #48]	; (80065a4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00f      	beq.n	800659a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800657a:	4b0a      	ldr	r3, [pc, #40]	; (80065a4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1f2      	bne.n	8006580 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800659a:	bf00      	nop
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20014354 	.word	0x20014354

080065a8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80065ae:	f3ef 8311 	mrs	r3, BASEPRI
 80065b2:	f04f 0120 	mov.w	r1, #32
 80065b6:	f381 8811 	msr	BASEPRI, r1
 80065ba:	60fb      	str	r3, [r7, #12]
 80065bc:	4817      	ldr	r0, [pc, #92]	; (800661c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80065be:	f7fe fa7d 	bl	8004abc <_PreparePacket>
 80065c2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	617b      	str	r3, [r7, #20]
 80065cc:	4b14      	ldr	r3, [pc, #80]	; (8006620 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	613b      	str	r3, [r7, #16]
 80065d2:	e00b      	b.n	80065ec <SEGGER_SYSVIEW_SendNumModules+0x44>
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	1c59      	adds	r1, r3, #1
 80065dc:	6179      	str	r1, [r7, #20]
 80065de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065e2:	b2d2      	uxtb	r2, r2
 80065e4:	701a      	strb	r2, [r3, #0]
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	09db      	lsrs	r3, r3, #7
 80065ea:	613b      	str	r3, [r7, #16]
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	2b7f      	cmp	r3, #127	; 0x7f
 80065f0:	d8f0      	bhi.n	80065d4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	617a      	str	r2, [r7, #20]
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	b2d2      	uxtb	r2, r2
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006602:	221b      	movs	r2, #27
 8006604:	6879      	ldr	r1, [r7, #4]
 8006606:	68b8      	ldr	r0, [r7, #8]
 8006608:	f7fe fb48 	bl	8004c9c <_SendPacket>
  RECORD_END();
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f383 8811 	msr	BASEPRI, r3
}
 8006612:	bf00      	nop
 8006614:	3718      	adds	r7, #24
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	2001435c 	.word	0x2001435c
 8006620:	20014358 	.word	0x20014358

08006624 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006624:	b40f      	push	{r0, r1, r2, r3}
 8006626:	b580      	push	{r7, lr}
 8006628:	b082      	sub	sp, #8
 800662a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800662c:	f107 0314 	add.w	r3, r7, #20
 8006630:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006632:	1d3b      	adds	r3, r7, #4
 8006634:	461a      	mov	r2, r3
 8006636:	2100      	movs	r1, #0
 8006638:	6938      	ldr	r0, [r7, #16]
 800663a:	f7fe fe41 	bl	80052c0 <_VPrintTarget>
  va_end(ParamList);
}
 800663e:	bf00      	nop
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006648:	b004      	add	sp, #16
 800664a:	4770      	bx	lr

0800664c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	; 0x28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006654:	f3ef 8311 	mrs	r3, BASEPRI
 8006658:	f04f 0120 	mov.w	r1, #32
 800665c:	f381 8811 	msr	BASEPRI, r1
 8006660:	617b      	str	r3, [r7, #20]
 8006662:	4827      	ldr	r0, [pc, #156]	; (8006700 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006664:	f7fe fa2a 	bl	8004abc <_PreparePacket>
 8006668:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800666a:	2280      	movs	r2, #128	; 0x80
 800666c:	6879      	ldr	r1, [r7, #4]
 800666e:	6938      	ldr	r0, [r7, #16]
 8006670:	f7fe f9d4 	bl	8004a1c <_EncodeStr>
 8006674:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	627b      	str	r3, [r7, #36]	; 0x24
 800667a:	2301      	movs	r3, #1
 800667c:	623b      	str	r3, [r7, #32]
 800667e:	e00b      	b.n	8006698 <SEGGER_SYSVIEW_Warn+0x4c>
 8006680:	6a3b      	ldr	r3, [r7, #32]
 8006682:	b2da      	uxtb	r2, r3
 8006684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006686:	1c59      	adds	r1, r3, #1
 8006688:	6279      	str	r1, [r7, #36]	; 0x24
 800668a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800668e:	b2d2      	uxtb	r2, r2
 8006690:	701a      	strb	r2, [r3, #0]
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	09db      	lsrs	r3, r3, #7
 8006696:	623b      	str	r3, [r7, #32]
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	2b7f      	cmp	r3, #127	; 0x7f
 800669c:	d8f0      	bhi.n	8006680 <SEGGER_SYSVIEW_Warn+0x34>
 800669e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a0:	1c5a      	adds	r2, r3, #1
 80066a2:	627a      	str	r2, [r7, #36]	; 0x24
 80066a4:	6a3a      	ldr	r2, [r7, #32]
 80066a6:	b2d2      	uxtb	r2, r2
 80066a8:	701a      	strb	r2, [r3, #0]
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	61fb      	str	r3, [r7, #28]
 80066b2:	2300      	movs	r3, #0
 80066b4:	61bb      	str	r3, [r7, #24]
 80066b6:	e00b      	b.n	80066d0 <SEGGER_SYSVIEW_Warn+0x84>
 80066b8:	69bb      	ldr	r3, [r7, #24]
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	1c59      	adds	r1, r3, #1
 80066c0:	61f9      	str	r1, [r7, #28]
 80066c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066c6:	b2d2      	uxtb	r2, r2
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	09db      	lsrs	r3, r3, #7
 80066ce:	61bb      	str	r3, [r7, #24]
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	2b7f      	cmp	r3, #127	; 0x7f
 80066d4:	d8f0      	bhi.n	80066b8 <SEGGER_SYSVIEW_Warn+0x6c>
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	61fa      	str	r2, [r7, #28]
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80066e6:	221a      	movs	r2, #26
 80066e8:	68f9      	ldr	r1, [r7, #12]
 80066ea:	6938      	ldr	r0, [r7, #16]
 80066ec:	f7fe fad6 	bl	8004c9c <_SendPacket>
  RECORD_END();
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f383 8811 	msr	BASEPRI, r3
}
 80066f6:	bf00      	nop
 80066f8:	3728      	adds	r7, #40	; 0x28
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	2001435c 	.word	0x2001435c

08006704 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006708:	4b13      	ldr	r3, [pc, #76]	; (8006758 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800670a:	7e1b      	ldrb	r3, [r3, #24]
 800670c:	4619      	mov	r1, r3
 800670e:	4a13      	ldr	r2, [pc, #76]	; (800675c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006710:	460b      	mov	r3, r1
 8006712:	005b      	lsls	r3, r3, #1
 8006714:	440b      	add	r3, r1
 8006716:	00db      	lsls	r3, r3, #3
 8006718:	4413      	add	r3, r2
 800671a:	336c      	adds	r3, #108	; 0x6c
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	4b0e      	ldr	r3, [pc, #56]	; (8006758 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006720:	7e1b      	ldrb	r3, [r3, #24]
 8006722:	4618      	mov	r0, r3
 8006724:	490d      	ldr	r1, [pc, #52]	; (800675c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006726:	4603      	mov	r3, r0
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	4403      	add	r3, r0
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	440b      	add	r3, r1
 8006730:	3370      	adds	r3, #112	; 0x70
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	429a      	cmp	r2, r3
 8006736:	d00b      	beq.n	8006750 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006738:	4b07      	ldr	r3, [pc, #28]	; (8006758 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800673a:	789b      	ldrb	r3, [r3, #2]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d107      	bne.n	8006750 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006740:	4b05      	ldr	r3, [pc, #20]	; (8006758 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006742:	2201      	movs	r2, #1
 8006744:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006746:	f7fe f9c5 	bl	8004ad4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800674a:	4b03      	ldr	r3, [pc, #12]	; (8006758 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800674c:	2200      	movs	r2, #0
 800674e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.Enable