INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/UART_Reciever/UART_Reciever.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/UART_Reciever/UART_Reciever.srcs/sim_1/new/UART_TX_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX_TB
