Release 13.4 Map O.87xd (lin64)
Xilinx Map Application Log File for Design 'fifo_64x512_top'

Design Information
------------------
Command Line   : map -o mapped.ncd fifo_64x512_top.ngd 
Target Device  : xc5vlx330
Target Package : ff1760
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Apr  1 14:42:15 2012

Mapping design into LUTs...
Writing file mapped.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
   gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_
   noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   fg0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
   gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_
   noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
   gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_
   noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   fg0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
   gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_
   noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11acb) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11acb) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11acb) REAL time: 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:11acb) REAL time: 24 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:11acb) REAL time: 40 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:11acb) REAL time: 40 secs 

Phase 7.2  Initial Clock and IO Placement
.....
Phase 7.2  Initial Clock and IO Placement (Checksum:64eac956) REAL time: 42 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:64eac956) REAL time: 42 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:64eac956) REAL time: 42 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:8ad13efd) REAL time: 44 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ad13efd) REAL time: 44 secs 

Phase 12.8  Global Placement
..........................
..
Phase 12.8  Global Placement (Checksum:6bc2667a) REAL time: 45 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:6bc2667a) REAL time: 45 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:6bc2667a) REAL time: 45 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:665b38d9) REAL time: 50 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:665b38d9) REAL time: 50 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:665b38d9) REAL time: 50 secs 

Total REAL time to Placer completion: 50 secs 
Total CPU  time to Placer completion: 48 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                   119 out of 207,360    1%
    Number used as Flip Flops:                 119
  Number of Slice LUTs:                         63 out of 207,360    1%
    Number used as logic:                       61 out of 207,360    1%
      Number using O6 output only:              25
      Number using O5 output only:              14
      Number using O5 and O6:                   22
    Number used as exclusive route-thru:         2
  Number of route-thrus:                        16
    Number using O6 output only:                16

Slice Logic Distribution:
  Number of occupied Slices:                    60 out of  51,840    1%
  Number of LUT Flip Flop pairs used:          138
    Number with an unused Flip Flop:            19 out of     138   13%
    Number with an unused LUT:                  75 out of     138   54%
    Number of fully used LUT-FF pairs:          44 out of     138   31%
    Number of unique control sets:               7
    Number of slice register sites lost
      to control set restrictions:              13 out of 207,360    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       135 out of   1,200   11%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       1 out of     288    1%
    Number using BlockRAM only:                  1
    Total primitives used:
      Number of 36k BlockRAM used:               1
    Total Memory used (KB):                     36 out of  10,368    1%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1

Average Fanout of Non-Clock Nets:                2.48

Peak Memory Usage:  1265 MB
Total REAL time to MAP completion:  51 secs 
Total CPU time to MAP completion:   49 secs 

Mapping completed.
See MAP report file "mapped.mrp" for details.
