===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.4373 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2401 (  3.3%)    0.2401 (  5.4%)  FIR Parser
    6.1665 ( 85.9%)    3.4280 ( 77.3%)  'firrtl.circuit' Pipeline
    0.1896 (  2.6%)    0.1062 (  2.4%)    'firrtl.module' Pipeline
    0.1763 (  2.5%)    0.0958 (  2.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0133 (  0.2%)    0.0104 (  0.2%)      LowerCHIRRTL
    0.0160 (  0.2%)    0.0160 (  0.4%)    InferWidths
    0.0442 (  0.6%)    0.0442 (  1.0%)    InferResets
    0.0019 (  0.0%)    0.0019 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0905 (  1.3%)    0.0905 (  2.0%)    LowerFIRRTLTypes
    4.6399 ( 64.7%)    2.6324 ( 59.3%)    'firrtl.module' Pipeline
    0.0788 (  1.1%)    0.0432 (  1.0%)      ExpandWhens
    4.5611 ( 63.6%)    2.5968 ( 58.5%)      Canonicalizer
    0.0220 (  0.3%)    0.0220 (  0.5%)    Inliner
    0.0268 (  0.4%)    0.0268 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.4894 (  6.8%)    0.4894 ( 11.0%)    'firrtl.module' Pipeline
    0.4894 (  6.8%)    0.4894 ( 11.0%)      Canonicalizer
    0.0853 (  1.2%)    0.0853 (  1.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.6117 (  8.5%)    0.6117 ( 13.8%)  'hw.module' Pipeline
    0.0011 (  0.0%)    0.0011 (  0.0%)    HWCleanup
    0.0262 (  0.4%)    0.0262 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.5835 (  8.1%)    0.5835 ( 13.2%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.0%)    HWLegalizeModules
    0.0056 (  0.1%)    0.0056 (  0.1%)  HWLegalizeNames
    0.0145 (  0.2%)    0.0145 (  0.3%)  'hw.module' Pipeline
    0.0145 (  0.2%)    0.0145 (  0.3%)    PrettifyVerilog
    0.0511 (  0.7%)    0.0511 (  1.2%)  ExportVerilog emission
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    7.1759 (100.0%)    4.4373 (100.0%)  Total

{
  totalTime: 4.446,
  maxMemory: 68280320
}
