Synthesizing design: USB_rx_top_level.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg138/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {USB_encoder.sv USB_timer_tx.sv USB_crc_tx.sv USB_tx_controller.sv USB_tx_sr.sv  USB_timer_rx.sv USB_crc_16.sv USB_crc_5.sv USB_crc_block.sv USB_decoder.sv USB_edge_detect.sv USB_eop_detect.sv USB_rx_controller.sv USB_rx_sr.sv USB_sync_high.sv USB_sync_low.sv HM_timer.sv HM_check_hash.sv HM_controller.sv HM_hash_selection.sv HM_SHA_256.sv HM_bus_select.sv PD_block_storage.sv PD_hash_separation.sv flex_counter.sv flex_pts_sr.sv flex_stp_sr.sv flex_counter_fix.sv USB_rx_top_level.sv}
Running PRESTO HDLC
Compiling source file ./source/USB_encoder.sv
Compiling source file ./source/USB_timer_tx.sv
Compiling source file ./source/USB_crc_tx.sv
Compiling source file ./source/USB_tx_controller.sv
Compiling source file ./source/USB_tx_sr.sv
Compiling source file ./source/USB_timer_rx.sv
Compiling source file ./source/USB_crc_16.sv
Compiling source file ./source/USB_crc_5.sv
Compiling source file ./source/USB_crc_block.sv
Compiling source file ./source/USB_decoder.sv
Compiling source file ./source/USB_edge_detect.sv
Compiling source file ./source/USB_eop_detect.sv
Compiling source file ./source/USB_rx_controller.sv
Compiling source file ./source/USB_rx_sr.sv
Compiling source file ./source/USB_sync_high.sv
Compiling source file ./source/USB_sync_low.sv
Compiling source file ./source/HM_timer.sv
Compiling source file ./source/HM_check_hash.sv
Compiling source file ./source/HM_controller.sv
Compiling source file ./source/HM_hash_selection.sv
Compiling source file ./source/HM_SHA_256.sv
Compiling source file ./source/HM_bus_select.sv
Compiling source file ./source/PD_block_storage.sv
Compiling source file ./source/PD_hash_separation.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/flex_counter_fix.sv
Compiling source file ./source/USB_rx_top_level.sv
Warning:  ./source/USB_rx_top_level.sv:46: the undeclared symbol 'byte_received' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate USB_rx_top_level -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'USB_rx_top_level'.
Information: Building the design 'USB_sync_high'. (HDL-193)

Inferred memory devices in process
	in routine USB_sync_high line 19 in file
		'./source/USB_sync_high.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     signal_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_sync_low'. (HDL-193)

Inferred memory devices in process
	in routine USB_sync_low line 19 in file
		'./source/USB_sync_low.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     signal_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_eop_detect'. (HDL-193)

Inferred memory devices in process
	in routine USB_eop_detect line 19 in file
		'./source/USB_eop_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_eop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_decoder'. (HDL-193)

Inferred memory devices in process
	in routine USB_decoder line 24 in file
		'./source/USB_decoder.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| d_plus_sync_prev_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_edge_detect'. (HDL-193)

Inferred memory devices in process
	in routine USB_edge_detect line 19 in file
		'./source/USB_edge_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        d_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_crc_block'. (HDL-193)

Inferred memory devices in process
	in routine USB_crc_block line 25 in file
		'./source/USB_crc_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| temp_crc_check_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_rx_sr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'USB_rx_controller'. (HDL-193)

Statistics for case statements in always block at line 41 in file
	'./source/USB_rx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine USB_rx_controller line 29 in file
		'./source/USB_rx_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_timer_rx'. (HDL-193)

Statistics for case statements in always block at line 64 in file
	'./source/USB_timer_rx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine USB_timer_rx line 52 in file
		'./source/USB_timer_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_crc_5'. (HDL-193)

Inferred memory devices in process
	in routine USB_crc_5 line 23 in file
		'./source/USB_crc_5.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'USB_crc_16'. (HDL-193)

Inferred memory devices in process
	in routine USB_crc_16 line 23 in file
		'./source/USB_crc_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'USB_rx_sr' with
	the parameters "8,1". (HDL-193)
Warning:  ./source/flex_stp_sr.sv:40: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB1 line 26 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'USB_timer_rx' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 30 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 3 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area 10000000
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 10
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
  Processing 'USB_timer_rx'
  Processing 'USB_rx_controller'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'USB_rx_sr'
  Processing 'USB_crc_16'
  Processing 'USB_crc_5'
  Processing 'USB_crc_block'
  Processing 'USB_edge_detect'
  Processing 'USB_decoder'
  Processing 'USB_eop_detect'
  Processing 'USB_sync_low'
  Processing 'USB_sync_high'
  Processing 'USB_rx_top_level'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_0_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS4_1_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS4_2_DW01_inc_0'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_0_DW_mult_uns_0'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_1_DW_mult_uns_0'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_2_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  192267.0      0.00       0.0       0.0                          
    0:00:01  192267.0      0.00       0.0       0.0                          
    0:00:01  192267.0      0.00       0.0       0.0                          
    0:00:01  192267.0      0.00       0.0       0.0                          
    0:00:01  192267.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  188955.0      0.00       0.0       0.0                          
    0:00:01  187155.0      0.00       0.0       0.0                          
    0:00:01  186435.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
    0:00:01  186147.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 4 -nworst 1 > reports/USB_rx_top_level.rep
report_area >> reports/USB_rx_top_level.rep
report_power -hier >> reports/USB_rx_top_level.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/USB_rx_top_level.v"
Writing verilog file '/home/ecegrid/a/mg138/ece337/BitcoinMiner/mapped/USB_rx_top_level.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Sun Dec  3 13:01:14 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              19
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         13
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'USB_timer_rx', cell 'FLEX_COUNTER' does not drive any nets. (LINT-1)
Warning: In design 'USB_timer_rx', cell 'FLEX_COUNTER3_BIT_STUFFING' does not drive any nets. (LINT-1)
Warning: In design 'USB_rx_top_level', a pin on submodule 'CRC' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'crc_clear' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER2_BYTE_RECEIVED' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER2_BYTE_RECEIVED' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER2_BYTE_RECEIVED' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER2_BYTE_RECEIVED' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER3_BIT_STUFFING' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER3_BIT_STUFFING' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER3_BIT_STUFFING' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'USB_timer_rx', a pin on submodule 'FLEX_COUNTER3_BIT_STUFFING' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'USB_timer_rx', the same net is connected to more than one pin on submodule 'FLEX_COUNTER'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_timer_rx', the same net is connected to more than one pin on submodule 'FLEX_COUNTER2_BYTE_RECEIVED'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'USB_timer_rx', the same net is connected to more than one pin on submodule 'FLEX_COUNTER3_BIT_STUFFING'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'USB_timer_rx', the same net is connected to more than one pin on submodule 'FLEX_COUNTER3_BIT_STUFFING'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
quit

Thank you...
Done


