[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5650       tick       3691919       1631296       1578685       3691919 
      2   5650       tick       5437148       2502561       2482715       5437148 
      3   5650       tick       5437991       2504691       2488314       5437991 
      4   5650       tick       5423864       2499108       2482128       5423864 
      5   5650       tick       5428926       2502250       2485154       5428926 
      6   5650       tick       5439776       2504101       2487531       5439776 
      7   5650       tick       5434026       2503000       2487178       5434026 
      8   5650       tick       5432001       2505001       2488076       5432001 
      9   5650       tick       5428404       2500239       2479432       5428404 
     10   5650       tick       5439678       2506083       2490286       5439678 
     11   5650       tick       5233928       2412000       2394606       5233928 
     12   5650       tick       5608368       2583482       2561149       5608368 
     13   5650       tick       5423656       2497469       2481196       5423656 
     14   5650       tick       5440300       2504069       2487207       5440300 
     15   5650       tick       5423898       2496794       2480026       5423898 
     16   5650       tick       5442123       2505615       2488261       5442123 
     17   5650       tick       5421518       2497321       2455807       5421518 
     18   5650       tick       5427006       2498984       2455420       5427006 
     19   5650       exit       2023509        932227        916039       2023509 
