ARM GAS  /tmp/ccypPAir.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccypPAir.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 70 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccypPAir.s 			page 3


  46              		.loc 1 70 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 71 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 71 3 view .LVU8
  53              		.loc 1 71 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 71 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 71 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 77 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 77 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 77 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 77 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 77 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 82 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
ARM GAS  /tmp/ccypPAir.s 			page 4


  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_TIM_Base_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_TIM_Base_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 91 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 8
 107              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 108              		.loc 1 92 3 view .LVU21
 109              		.loc 1 92 15 is_stmt 0 view .LVU22
 110 0000 0268     		ldr	r2, [r0]
 111              		.loc 1 92 5 view .LVU23
 112 0002 0E4B     		ldr	r3, .L12
 113 0004 9A42     		cmp	r2, r3
 114 0006 00D0     		beq	.L11
 115 0008 7047     		bx	lr
 116              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 117              		.loc 1 91 1 view .LVU24
 118 000a 00B5     		push	{lr}
 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 14, -4
 121 000c 83B0     		sub	sp, sp, #12
 122              		.cfi_def_cfa_offset 16
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 123              		.loc 1 98 5 is_stmt 1 view .LVU25
 124              	.LBB5:
 125              		.loc 1 98 5 view .LVU26
 126              		.loc 1 98 5 view .LVU27
 127 000e 03F50333 		add	r3, r3, #134144
 128 0012 DA69     		ldr	r2, [r3, #28]
 129 0014 42F00202 		orr	r2, r2, #2
 130 0018 DA61     		str	r2, [r3, #28]
 131              		.loc 1 98 5 view .LVU28
 132 001a DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccypPAir.s 			page 5


 133 001c 03F00203 		and	r3, r3, #2
 134 0020 0193     		str	r3, [sp, #4]
 135              		.loc 1 98 5 view .LVU29
 136 0022 019B     		ldr	r3, [sp, #4]
 137              	.LBE5:
 138              		.loc 1 98 5 view .LVU30
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 100:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 139              		.loc 1 100 5 view .LVU31
 140 0024 0022     		movs	r2, #0
 141 0026 1146     		mov	r1, r2
 142 0028 1D20     		movs	r0, #29
 143              	.LVL4:
 144              		.loc 1 100 5 is_stmt 0 view .LVU32
 145 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 146              	.LVL5:
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 147              		.loc 1 101 5 is_stmt 1 view .LVU33
 148 002e 1D20     		movs	r0, #29
 149 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 150              	.LVL6:
 102:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 105:Core/Src/stm32f1xx_hal_msp.c ****   }
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c **** }
 151              		.loc 1 107 1 is_stmt 0 view .LVU34
 152 0034 03B0     		add	sp, sp, #12
 153              		.cfi_def_cfa_offset 4
 154              		@ sp needed
 155 0036 5DF804FB 		ldr	pc, [sp], #4
 156              	.L13:
 157 003a 00BF     		.align	2
 158              	.L12:
 159 003c 00040040 		.word	1073742848
 160              		.cfi_endproc
 161              	.LFE66:
 163              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_TIM_Base_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	HAL_TIM_Base_MspDeInit:
 171              	.LVL7:
 172              	.LFB67:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c **** /**
 110:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 111:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 113:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 114:Core/Src/stm32f1xx_hal_msp.c **** */
 115:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 116:Core/Src/stm32f1xx_hal_msp.c **** {
 173              		.loc 1 116 1 is_stmt 1 view -0
ARM GAS  /tmp/ccypPAir.s 			page 6


 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		.loc 1 116 1 is_stmt 0 view .LVU36
 178 0000 08B5     		push	{r3, lr}
 179              		.cfi_def_cfa_offset 8
 180              		.cfi_offset 3, -8
 181              		.cfi_offset 14, -4
 117:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 182              		.loc 1 117 3 is_stmt 1 view .LVU37
 183              		.loc 1 117 15 is_stmt 0 view .LVU38
 184 0002 0268     		ldr	r2, [r0]
 185              		.loc 1 117 5 view .LVU39
 186 0004 064B     		ldr	r3, .L18
 187 0006 9A42     		cmp	r2, r3
 188 0008 00D0     		beq	.L17
 189              	.LVL8:
 190              	.L14:
 118:Core/Src/stm32f1xx_hal_msp.c ****   {
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 122:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 126:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 127:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 130:Core/Src/stm32f1xx_hal_msp.c ****   }
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c **** }
 191              		.loc 1 132 1 view .LVU40
 192 000a 08BD     		pop	{r3, pc}
 193              	.LVL9:
 194              	.L17:
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 123 5 is_stmt 1 view .LVU41
 196 000c 054A     		ldr	r2, .L18+4
 197 000e D369     		ldr	r3, [r2, #28]
 198 0010 23F00203 		bic	r3, r3, #2
 199 0014 D361     		str	r3, [r2, #28]
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 200              		.loc 1 126 5 view .LVU42
 201 0016 1D20     		movs	r0, #29
 202              	.LVL10:
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 203              		.loc 1 126 5 is_stmt 0 view .LVU43
 204 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 205              	.LVL11:
 206              		.loc 1 132 1 view .LVU44
 207 001c F5E7     		b	.L14
 208              	.L19:
 209 001e 00BF     		.align	2
 210              	.L18:
 211 0020 00040040 		.word	1073742848
ARM GAS  /tmp/ccypPAir.s 			page 7


 212 0024 00100240 		.word	1073876992
 213              		.cfi_endproc
 214              	.LFE67:
 216              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_UART_MspInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	HAL_UART_MspInit:
 224              	.LVL12:
 225              	.LFB68:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c **** /**
 135:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 136:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 137:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 138:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f1xx_hal_msp.c **** */
 140:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 141:Core/Src/stm32f1xx_hal_msp.c **** {
 226              		.loc 1 141 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 24
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		.loc 1 141 1 is_stmt 0 view .LVU46
 231 0000 10B5     		push	{r4, lr}
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 4, -8
 234              		.cfi_offset 14, -4
 235 0002 86B0     		sub	sp, sp, #24
 236              		.cfi_def_cfa_offset 32
 142:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 237              		.loc 1 142 3 is_stmt 1 view .LVU47
 238              		.loc 1 142 20 is_stmt 0 view .LVU48
 239 0004 0023     		movs	r3, #0
 240 0006 0293     		str	r3, [sp, #8]
 241 0008 0393     		str	r3, [sp, #12]
 242 000a 0493     		str	r3, [sp, #16]
 243 000c 0593     		str	r3, [sp, #20]
 143:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 244              		.loc 1 143 3 is_stmt 1 view .LVU49
 245              		.loc 1 143 11 is_stmt 0 view .LVU50
 246 000e 0268     		ldr	r2, [r0]
 247              		.loc 1 143 5 view .LVU51
 248 0010 174B     		ldr	r3, .L24
 249 0012 9A42     		cmp	r2, r3
 250 0014 01D0     		beq	.L23
 251              	.LVL13:
 252              	.L20:
 144:Core/Src/stm32f1xx_hal_msp.c ****   {
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 148:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 149:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 150:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccypPAir.s 			page 8


 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 153:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 155:Core/Src/stm32f1xx_hal_msp.c ****     */
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 169:Core/Src/stm32f1xx_hal_msp.c ****   }
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** }
 253              		.loc 1 171 1 view .LVU52
 254 0016 06B0     		add	sp, sp, #24
 255              		.cfi_remember_state
 256              		.cfi_def_cfa_offset 8
 257              		@ sp needed
 258 0018 10BD     		pop	{r4, pc}
 259              	.LVL14:
 260              	.L23:
 261              		.cfi_restore_state
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 262              		.loc 1 149 5 is_stmt 1 view .LVU53
 263              	.LBB6:
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 264              		.loc 1 149 5 view .LVU54
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 265              		.loc 1 149 5 view .LVU55
 266 001a 03F55843 		add	r3, r3, #55296
 267 001e 9A69     		ldr	r2, [r3, #24]
 268 0020 42F48042 		orr	r2, r2, #16384
 269 0024 9A61     		str	r2, [r3, #24]
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 270              		.loc 1 149 5 view .LVU56
 271 0026 9A69     		ldr	r2, [r3, #24]
 272 0028 02F48042 		and	r2, r2, #16384
 273 002c 0092     		str	r2, [sp]
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 274              		.loc 1 149 5 view .LVU57
 275 002e 009A     		ldr	r2, [sp]
 276              	.LBE6:
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 149 5 view .LVU58
 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 278              		.loc 1 151 5 view .LVU59
 279              	.LBB7:
 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 280              		.loc 1 151 5 view .LVU60
ARM GAS  /tmp/ccypPAir.s 			page 9


 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 281              		.loc 1 151 5 view .LVU61
 282 0030 9A69     		ldr	r2, [r3, #24]
 283 0032 42F00402 		orr	r2, r2, #4
 284 0036 9A61     		str	r2, [r3, #24]
 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 285              		.loc 1 151 5 view .LVU62
 286 0038 9B69     		ldr	r3, [r3, #24]
 287 003a 03F00403 		and	r3, r3, #4
 288 003e 0193     		str	r3, [sp, #4]
 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 289              		.loc 1 151 5 view .LVU63
 290 0040 019B     		ldr	r3, [sp, #4]
 291              	.LBE7:
 151:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 292              		.loc 1 151 5 view .LVU64
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 156 5 view .LVU65
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294              		.loc 1 156 25 is_stmt 0 view .LVU66
 295 0042 4FF40073 		mov	r3, #512
 296 0046 0293     		str	r3, [sp, #8]
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 297              		.loc 1 157 5 is_stmt 1 view .LVU67
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 298              		.loc 1 157 26 is_stmt 0 view .LVU68
 299 0048 0223     		movs	r3, #2
 300 004a 0393     		str	r3, [sp, #12]
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 158 5 is_stmt 1 view .LVU69
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302              		.loc 1 158 27 is_stmt 0 view .LVU70
 303 004c 0323     		movs	r3, #3
 304 004e 0593     		str	r3, [sp, #20]
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 305              		.loc 1 159 5 is_stmt 1 view .LVU71
 306 0050 084C     		ldr	r4, .L24+4
 307 0052 02A9     		add	r1, sp, #8
 308 0054 2046     		mov	r0, r4
 309              	.LVL15:
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 310              		.loc 1 159 5 is_stmt 0 view .LVU72
 311 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL16:
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 313              		.loc 1 161 5 is_stmt 1 view .LVU73
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 314              		.loc 1 161 25 is_stmt 0 view .LVU74
 315 005a 4FF48063 		mov	r3, #1024
 316 005e 0293     		str	r3, [sp, #8]
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 162 5 is_stmt 1 view .LVU75
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 162 26 is_stmt 0 view .LVU76
 319 0060 0023     		movs	r3, #0
 320 0062 0393     		str	r3, [sp, #12]
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccypPAir.s 			page 10


 321              		.loc 1 163 5 is_stmt 1 view .LVU77
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 322              		.loc 1 163 26 is_stmt 0 view .LVU78
 323 0064 0493     		str	r3, [sp, #16]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 164 5 is_stmt 1 view .LVU79
 325 0066 02A9     		add	r1, sp, #8
 326 0068 2046     		mov	r0, r4
 327 006a FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL17:
 329              		.loc 1 171 1 is_stmt 0 view .LVU80
 330 006e D2E7     		b	.L20
 331              	.L25:
 332              		.align	2
 333              	.L24:
 334 0070 00380140 		.word	1073821696
 335 0074 00080140 		.word	1073809408
 336              		.cfi_endproc
 337              	.LFE68:
 339              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 340              		.align	1
 341              		.global	HAL_UART_MspDeInit
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	HAL_UART_MspDeInit:
 347              	.LVL18:
 348              	.LFB69:
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c **** /**
 174:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 175:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 176:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 177:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 178:Core/Src/stm32f1xx_hal_msp.c **** */
 179:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 180:Core/Src/stm32f1xx_hal_msp.c **** {
 349              		.loc 1 180 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		.loc 1 180 1 is_stmt 0 view .LVU82
 354 0000 08B5     		push	{r3, lr}
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 3, -8
 357              		.cfi_offset 14, -4
 181:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 358              		.loc 1 181 3 is_stmt 1 view .LVU83
 359              		.loc 1 181 11 is_stmt 0 view .LVU84
 360 0002 0268     		ldr	r2, [r0]
 361              		.loc 1 181 5 view .LVU85
 362 0004 074B     		ldr	r3, .L30
 363 0006 9A42     		cmp	r2, r3
 364 0008 00D0     		beq	.L29
 365              	.LVL19:
 366              	.L26:
 182:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccypPAir.s 			page 11


 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 187:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 190:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 191:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 192:Core/Src/stm32f1xx_hal_msp.c ****     */
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c ****   }
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c **** }
 367              		.loc 1 200 1 view .LVU86
 368 000a 08BD     		pop	{r3, pc}
 369              	.LVL20:
 370              	.L29:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 371              		.loc 1 187 5 is_stmt 1 view .LVU87
 372 000c 064A     		ldr	r2, .L30+4
 373 000e 9369     		ldr	r3, [r2, #24]
 374 0010 23F48043 		bic	r3, r3, #16384
 375 0014 9361     		str	r3, [r2, #24]
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 376              		.loc 1 193 5 view .LVU88
 377 0016 4FF4C061 		mov	r1, #1536
 378 001a 0448     		ldr	r0, .L30+8
 379              	.LVL21:
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 380              		.loc 1 193 5 is_stmt 0 view .LVU89
 381 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 382              	.LVL22:
 383              		.loc 1 200 1 view .LVU90
 384 0020 F3E7     		b	.L26
 385              	.L31:
 386 0022 00BF     		.align	2
 387              	.L30:
 388 0024 00380140 		.word	1073821696
 389 0028 00100240 		.word	1073876992
 390 002c 00080140 		.word	1073809408
 391              		.cfi_endproc
 392              	.LFE69:
 394              		.text
 395              	.Letext0:
 396              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 397              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 398              		.file 4 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 399              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 400              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 401              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 402              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 403              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccypPAir.s 			page 12


 404              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccypPAir.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccypPAir.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccypPAir.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccypPAir.s:89     .text.HAL_MspInit:0000003c $d
     /tmp/ccypPAir.s:95     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccypPAir.s:101    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccypPAir.s:159    .text.HAL_TIM_Base_MspInit:0000003c $d
     /tmp/ccypPAir.s:164    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccypPAir.s:170    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccypPAir.s:211    .text.HAL_TIM_Base_MspDeInit:00000020 $d
     /tmp/ccypPAir.s:217    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccypPAir.s:223    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccypPAir.s:334    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccypPAir.s:340    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccypPAir.s:346    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccypPAir.s:388    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
