Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 14 10:52:16 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_LightControl_timing_summary_routed.rpt -pb top_LightControl_timing_summary_routed.pb -rpx top_LightControl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_LightControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.540        0.000                      0                  210        0.168        0.000                      0                  210        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.540        0.000                      0                  210        0.168        0.000                      0                  210        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 2.448ns (44.456%)  route 3.059ns (55.544%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  OffBTN/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.275    OffBTN/r_counter_reg[24]_i_1__1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.598 r  OffBTN/r_counter_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.598    OffBTN/r_counter_reg[28]_i_1__1_n_6
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.109    15.138    OffBTN/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.440ns (44.375%)  route 3.059ns (55.625%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  OffBTN/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.275    OffBTN/r_counter_reg[24]_i_1__1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.590 r  OffBTN/r_counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    10.590    OffBTN/r_counter_reg[28]_i_1__1_n_4
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.109    15.138    OffBTN/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.364ns (43.596%)  route 3.059ns (56.404%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  OffBTN/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.275    OffBTN/r_counter_reg[24]_i_1__1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.514 r  OffBTN/r_counter_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    10.514    OffBTN/r_counter_reg[28]_i_1__1_n_5
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.109    15.138    OffBTN/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.344ns (43.387%)  route 3.059ns (56.613%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  OffBTN/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.275    OffBTN/r_counter_reg[24]_i_1__1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.494 r  OffBTN/r_counter_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    10.494    OffBTN/r_counter_reg[28]_i_1__1_n_7
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  OffBTN/r_counter_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.109    15.138    OffBTN/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 DownBTN/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DownBTN/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.465ns (45.631%)  route 2.937ns (54.369%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  DownBTN/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 f  DownBTN/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.830     6.506    DownBTN/r_counter_reg[23]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.630 r  DownBTN/r_button_i_6__0/O
                         net (fo=1, routed)           0.633     7.263    DownBTN/r_button_i_6__0_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  DownBTN/r_button_i_2__0/O
                         net (fo=36, routed)          0.801     8.188    DownBTN/r_button_i_2__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  DownBTN/r_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.673     8.985    DownBTN/r_prevState113_out
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.535 r  DownBTN/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.535    DownBTN/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.652 r  DownBTN/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    DownBTN/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.769 r  DownBTN/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.769    DownBTN/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.886 r  DownBTN/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.886    DownBTN/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  DownBTN/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    DownBTN/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  DownBTN/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.120    DownBTN/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  DownBTN/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.237    DownBTN/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.560 r  DownBTN/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.560    DownBTN/r_counter_reg[28]_i_1__0_n_6
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    15.206    DownBTN/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 DownBTN/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DownBTN/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.457ns (45.550%)  route 2.937ns (54.450%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  DownBTN/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 f  DownBTN/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.830     6.506    DownBTN/r_counter_reg[23]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.630 r  DownBTN/r_button_i_6__0/O
                         net (fo=1, routed)           0.633     7.263    DownBTN/r_button_i_6__0_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  DownBTN/r_button_i_2__0/O
                         net (fo=36, routed)          0.801     8.188    DownBTN/r_button_i_2__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  DownBTN/r_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.673     8.985    DownBTN/r_prevState113_out
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.535 r  DownBTN/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.535    DownBTN/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.652 r  DownBTN/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    DownBTN/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.769 r  DownBTN/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.769    DownBTN/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.886 r  DownBTN/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.886    DownBTN/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  DownBTN/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    DownBTN/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  DownBTN/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.120    DownBTN/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  DownBTN/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.237    DownBTN/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.552 r  DownBTN/r_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.552    DownBTN/r_counter_reg[28]_i_1__0_n_4
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    15.206    DownBTN/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.331ns (43.250%)  route 3.059ns (56.750%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.481 r  OffBTN/r_counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.481    OffBTN/r_counter_reg[24]_i_1__1_n_6
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[25]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.109    15.139    OffBTN/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.323ns (43.166%)  route 3.059ns (56.834%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.473 r  OffBTN/r_counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    10.473    OffBTN/r_counter_reg[24]_i_1__1_n_4
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[27]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.109    15.139    OffBTN/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 DownBTN/r_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DownBTN/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.381ns (44.772%)  route 2.937ns (55.228%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.637     5.158    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  DownBTN/r_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 f  DownBTN/r_counter_reg[23]/Q
                         net (fo=2, routed)           0.830     6.506    DownBTN/r_counter_reg[23]
    SLICE_X1Y8           LUT4 (Prop_lut4_I2_O)        0.124     6.630 r  DownBTN/r_button_i_6__0/O
                         net (fo=1, routed)           0.633     7.263    DownBTN/r_button_i_6__0_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  DownBTN/r_button_i_2__0/O
                         net (fo=36, routed)          0.801     8.188    DownBTN/r_button_i_2__0_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  DownBTN/r_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.673     8.985    DownBTN/r_prevState113_out
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.535 r  DownBTN/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.535    DownBTN/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.652 r  DownBTN/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.652    DownBTN/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.769 r  DownBTN/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.769    DownBTN/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.886 r  DownBTN/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.886    DownBTN/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.003 r  DownBTN/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    DownBTN/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.120 r  DownBTN/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.120    DownBTN/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.237 r  DownBTN/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.237    DownBTN/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.476 r  DownBTN/r_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.476    DownBTN/r_counter_reg[28]_i_1__0_n_5
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    DownBTN/i_clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  DownBTN/r_counter_reg[30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.109    15.206    DownBTN/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 OffBTN/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OffBTN/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 2.247ns (42.352%)  route 3.059ns (57.648%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.091    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  OffBTN/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 f  OffBTN/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.973     6.582    OffBTN/r_counter_reg[6]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.706 r  OffBTN/r_counter[0]_i_9__1/O
                         net (fo=3, routed)           1.015     7.721    OffBTN/r_counter[0]_i_9__1_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.845 f  OffBTN/r_counter[0]_i_3__1/O
                         net (fo=20, routed)          1.070     8.916    OffBTN/r_counter[0]_i_3__1_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  OffBTN/r_counter[0]_i_7__1/O
                         net (fo=1, routed)           0.000     9.040    OffBTN/r_counter[0]_i_7__1_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.573 r  OffBTN/r_counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.573    OffBTN/r_counter_reg[0]_i_2__1_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.690 r  OffBTN/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.690    OffBTN/r_counter_reg[4]_i_1__1_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.807 r  OffBTN/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.807    OffBTN/r_counter_reg[8]_i_1__1_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.924 r  OffBTN/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.924    OffBTN/r_counter_reg[12]_i_1__1_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.041 r  OffBTN/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    OffBTN/r_counter_reg[16]_i_1__1_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.158 r  OffBTN/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.158    OffBTN/r_counter_reg[20]_i_1__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.397 r  OffBTN/r_counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    10.397    OffBTN/r_counter_reg[24]_i_1__1_n_5
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    OffBTN/i_clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  OffBTN/r_counter_reg[26]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.109    15.139    OffBTN/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.087     1.707    clkdiv/r_counter[4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  clkdiv/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    clkdiv/r_counter_0[5]
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.092     1.584    clkdiv/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  clkdiv/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.088     1.708    clkdiv/r_counter[4]
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  clkdiv/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    clkdiv/r_counter_0[1]
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091     1.583    clkdiv/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 f  clkdiv/r_counter_reg[5]/Q
                         net (fo=4, routed)           0.092     1.712    clkdiv/r_counter[5]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  clkdiv/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.757    clkdiv/r_counter_0[4]
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092     1.584    clkdiv/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.092     1.712    clkdiv/r_counter[0]
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  clkdiv/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.757    clkdiv/r_clk_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_clk_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     1.583    clkdiv/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.142     1.762    clkdiv/r_counter[1]
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.049     1.811 r  clkdiv/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    clkdiv/r_counter_0[3]
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.107     1.599    clkdiv/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clkdiv/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    clkdiv/i_clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  clkdiv/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.142     1.762    clkdiv/r_counter[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  clkdiv/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    clkdiv/r_counter_0[2]
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    clkdiv/i_clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  clkdiv/r_counter_reg[2]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.092     1.584    clkdiv/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 DownBTN/r_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_led/FSM_onehot_r_curState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.903%)  route 0.219ns (54.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.478    DownBTN/i_clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  DownBTN/r_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  DownBTN/r_button_reg/Q
                         net (fo=6, routed)           0.219     1.838    fsm_led/w_button[1]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  fsm_led/FSM_onehot_r_curState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    fsm_led/FSM_onehot_r_curState[0]_i_1_n_0
    SLICE_X6Y1           FDPE                                         r  fsm_led/FSM_onehot_r_curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    fsm_led/i_clk_IBUF_BUFG
    SLICE_X6Y1           FDPE                                         r  fsm_led/FSM_onehot_r_curState_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y1           FDPE (Hold_fdpe_C_D)         0.121     1.635    fsm_led/FSM_onehot_r_curState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fsm_led/FSM_onehot_r_curState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_led/FSM_onehot_r_curState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.279%)  route 0.157ns (45.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    fsm_led/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  fsm_led/FSM_onehot_r_curState_reg[4]/Q
                         net (fo=6, routed)           0.157     1.777    fsm_led/FSM_onehot_r_curState_reg_n_0_[4]
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  fsm_led/FSM_onehot_r_curState[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    fsm_led/FSM_onehot_r_curState[4]_i_1_n_0
    SLICE_X3Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    fsm_led/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.092     1.571    fsm_led/FSM_onehot_r_curState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DownBTN/r_button_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_led/FSM_onehot_r_curState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.677%)  route 0.221ns (54.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.478    DownBTN/i_clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  DownBTN/r_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  DownBTN/r_button_reg/Q
                         net (fo=6, routed)           0.221     1.840    fsm_led/w_button[1]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.885 r  fsm_led/FSM_onehot_r_curState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    fsm_led/FSM_onehot_r_curState[1]_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     1.992    fsm_led/i_clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[1]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120     1.634    fsm_led/FSM_onehot_r_curState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fsm_led/FSM_onehot_r_curState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_led/FSM_onehot_r_curState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.939%)  route 0.186ns (47.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.477    fsm_led/i_clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  fsm_led/FSM_onehot_r_curState_reg[1]/Q
                         net (fo=7, routed)           0.186     1.827    fsm_led/FSM_onehot_r_curState_reg_n_0_[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  fsm_led/FSM_onehot_r_curState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    fsm_led/FSM_onehot_r_curState[2]_i_1_n_0
    SLICE_X3Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    fsm_led/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  fsm_led/FSM_onehot_r_curState_reg[2]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.091     1.607    fsm_led/FSM_onehot_r_curState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     DownBTN/r_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     DownBTN/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     DownBTN/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     DownBTN/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     DownBTN/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     DownBTN/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     DownBTN/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     DownBTN/r_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     DownBTN/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     DownBTN/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     DownBTN/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     DownBTN/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     DownBTN/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     DownBTN/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     DownBTN/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     DownBTN/r_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     DownBTN/r_counter_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     UpBTN/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     UpBTN/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     DownBTN/r_button_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     DownBTN/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     DownBTN/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     DownBTN/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     DownBTN/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     DownBTN/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     DownBTN/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     DownBTN/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     DownBTN/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     DownBTN/r_counter_reg[7]/C



