Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul  4 16:58:40 2023
| Host         : ZEL678 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  115         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (292)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (292)
--------------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  294          inf        0.000                      0                  294           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/tx_w_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.134ns  (logic 4.051ns (49.801%)  route 4.083ns (50.199%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE                         0.000     0.000 r  design_1_i/uart_tx/inst/tx_w_reg/C
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/uart_tx/inst/tx_w_reg/Q
                         net (fo=1, routed)           4.083     4.539    tx_OBUF
    Y10                  OBUF (Prop_obuf_I_O)         3.595     8.134 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.134    tx
    Y10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 3.986ns (53.605%)  route 3.450ns (46.395%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE                         0.000     0.000 r  design_1_i/uart_tx/inst/tx_done_reg/C
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/uart_tx/inst/tx_done_reg/Q
                         net (fo=11, routed)          3.450     3.906    tx_done_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530     7.436 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.436    tx_done
    U21                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 1.771ns (23.858%)  route 5.651ns (76.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.669     7.422    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y42         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 1.771ns (23.858%)  route 5.651ns (76.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.669     7.422    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y42         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 1.771ns (23.858%)  route 5.651ns (76.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.669     7.422    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y42         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 1.771ns (23.858%)  route 5.651ns (76.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.669     7.422    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y42         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.771ns (23.878%)  route 5.645ns (76.122%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.663     7.415    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y45         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.771ns (23.878%)  route 5.645ns (76.122%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.663     7.415    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y45         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.771ns (23.878%)  route 5.645ns (76.122%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.663     7.415    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y45         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            design_1_i/uart_rx/inst/baud_cnt_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.771ns (23.878%)  route 5.645ns (76.122%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rx_IBUF_inst/O
                         net (fo=27, routed)          4.174     5.697    design_1_i/uart_rx/inst/rx
    SLICE_X63Y43         LUT3 (Prop_lut3_I2_O)        0.124     5.821 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_8/O
                         net (fo=1, routed)           0.808     6.629    design_1_i/uart_rx/inst/baud_cnt[13]_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.753 r  design_1_i/uart_rx/inst/baud_cnt[13]_i_1/O
                         net (fo=14, routed)          0.663     7.415    design_1_i/uart_rx/inst/baud_cnt
    SLICE_X65Y45         FDSE                                         r  design_1_i/uart_rx/inst/baud_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/uart_tx/inst/FSM_sequential_PRESENT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE                         0.000     0.000 r  design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[0]/C
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/uart_tx/inst/NEXT[0]
    SLICE_X56Y45         FDRE                                         r  design_1_i/uart_tx/inst/FSM_sequential_PRESENT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/uart_tx/inst/FSM_sequential_PRESENT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE                         0.000     0.000 r  design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[1]/C
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/uart_tx/inst/FSM_sequential_NEXT_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    design_1_i/uart_tx/inst/NEXT[1]
    SLICE_X57Y45         FDRE                                         r  design_1_i/uart_tx/inst/FSM_sequential_PRESENT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.635%)  route 0.155ns (52.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.155     0.296    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X52Y44         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.160     0.301    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X52Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.808%)  route 0.160ns (53.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.160     0.301    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X53Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.352%)  route 0.163ns (53.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.163     0.304    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X53Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/Q
                         net (fo=9, routed)           0.091     0.219    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[1]
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.099     0.318 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/O
                         net (fo=1, routed)           0.000     0.318    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X56Y47         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/uart_tx/inst/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE                         0.000     0.000 r  design_1_i/uart_tx/inst/bit_cnt_reg[0]/C
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/uart_tx/inst/bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.098     0.226    design_1_i/uart_tx/inst/bit_cnt[0]
    SLICE_X57Y45         LUT6 (Prop_lut6_I0_O)        0.099     0.325 r  design_1_i/uart_tx/inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    design_1_i/uart_tx/inst/bit_cnt[1]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  design_1_i/uart_tx/inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.437%)  route 0.191ns (57.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.191     0.332    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X55Y44         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx/inst/FSM_sequential_NEXT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/uart_rx/inst/FSM_sequential_PRESENT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE                         0.000     0.000 r  design_1_i/uart_rx/inst/FSM_sequential_NEXT_reg[0]/C
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/uart_rx/inst/FSM_sequential_NEXT_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    design_1_i/uart_rx/inst/NEXT[0]
    SLICE_X62Y44         FDRE                                         r  design_1_i/uart_rx/inst/FSM_sequential_PRESENT_reg[0]/D
  -------------------------------------------------------------------    -------------------





