/*
  set_resistance for design filter_unfolded
  Format: for resistance: set_resistance <res in Kohm> <netName>
  Resistance Scale Factor: 1.000000
*/
auto_link_disable = true
set_resistance 1.080 "VIN"
set_resistance 0.472 "RST_n"
set_resistance 22.402 "CLK"
set_resistance 1.204 "DIN_0[11]"
set_resistance 1.212 "DIN_0[10]"
set_resistance 1.235 "DIN_0[9]"
set_resistance 1.250 "DIN_0[8]"
set_resistance 1.249 "DIN_0[7]"
set_resistance 1.238 "DIN_0[6]"
set_resistance 1.256 "DIN_0[5]"
set_resistance 1.269 "DIN_0[4]"
set_resistance 1.280 "DIN_0[3]"
set_resistance 1.283 "DIN_0[2]"
set_resistance 1.297 "DIN_0[1]"
set_resistance 1.342 "DIN_0[0]"
set_resistance 1.037 "DIN_1[11]"
set_resistance 1.064 "DIN_1[10]"
set_resistance 1.057 "DIN_1[9]"
set_resistance 1.073 "DIN_1[8]"
set_resistance 1.073 "DIN_1[7]"
set_resistance 1.084 "DIN_1[6]"
set_resistance 1.085 "DIN_1[5]"
set_resistance 1.116 "DIN_1[4]"
set_resistance 1.130 "DIN_1[3]"
set_resistance 1.114 "DIN_1[2]"
set_resistance 1.137 "DIN_1[1]"
set_resistance 1.137 "DIN_1[0]"
set_resistance 1.059 "DIN_2[11]"
set_resistance 1.069 "DIN_2[10]"
set_resistance 1.077 "DIN_2[9]"
set_resistance 1.095 "DIN_2[8]"
set_resistance 1.167 "DIN_2[7]"
set_resistance 1.200 "DIN_2[6]"
set_resistance 1.237 "DIN_2[5]"
set_resistance 1.259 "DIN_2[4]"
set_resistance 1.293 "DIN_2[3]"
set_resistance 1.318 "DIN_2[2]"
set_resistance 1.307 "DIN_2[1]"
set_resistance 1.296 "DIN_2[0]"
set_resistance 2.253 "B0[11]"
set_resistance 1.778 "B0[10]"
set_resistance 2.305 "B0[9]"
set_resistance 1.863 "B0[8]"
set_resistance 2.387 "B0[7]"
set_resistance 1.924 "B0[6]"
set_resistance 2.525 "B0[5]"
set_resistance 1.961 "B0[4]"
set_resistance 2.603 "B0[3]"
set_resistance 2.007 "B0[2]"
set_resistance 2.482 "B0[1]"
set_resistance 1.278 "B0[0]"
set_resistance 2.333 "B1[11]"
set_resistance 1.708 "B1[10]"
set_resistance 2.262 "B1[9]"
set_resistance 1.721 "B1[8]"
set_resistance 2.335 "B1[7]"
set_resistance 1.699 "B1[6]"
set_resistance 2.338 "B1[5]"
set_resistance 1.688 "B1[4]"
set_resistance 2.243 "B1[3]"
set_resistance 1.653 "B1[2]"
set_resistance 2.151 "B1[1]"
set_resistance 1.105 "B1[0]"
set_resistance 2.048 "B2[11]"
set_resistance 1.417 "B2[10]"
set_resistance 2.024 "B2[9]"
set_resistance 1.521 "B2[8]"
set_resistance 2.145 "B2[7]"
set_resistance 1.520 "B2[6]"
set_resistance 2.055 "B2[5]"
set_resistance 1.489 "B2[4]"
set_resistance 2.060 "B2[3]"
set_resistance 1.516 "B2[2]"
set_resistance 1.953 "B2[1]"
set_resistance 0.909 "B2[0]"
set_resistance 1.679 "B3[11]"
set_resistance 1.213 "B3[10]"
set_resistance 1.681 "B3[9]"
set_resistance 1.203 "B3[8]"
set_resistance 1.697 "B3[7]"
set_resistance 1.174 "B3[6]"
set_resistance 1.721 "B3[5]"
set_resistance 1.163 "B3[4]"
set_resistance 1.677 "B3[3]"
set_resistance 1.143 "B3[2]"
set_resistance 1.616 "B3[1]"
set_resistance 0.680 "B3[0]"
set_resistance 1.584 "B4[11]"
set_resistance 0.879 "B4[10]"
set_resistance 1.572 "B4[9]"
set_resistance 0.913 "B4[8]"
set_resistance 1.551 "B4[7]"
set_resistance 0.926 "B4[6]"
set_resistance 1.600 "B4[5]"
set_resistance 0.922 "B4[4]"
set_resistance 1.556 "B4[3]"
set_resistance 0.915 "B4[2]"
set_resistance 1.421 "B4[1]"
set_resistance 0.538 "B4[0]"
set_resistance 1.375 "B5[11]"
set_resistance 0.630 "B5[10]"
set_resistance 1.363 "B5[9]"
set_resistance 0.639 "B5[8]"
set_resistance 1.283 "B5[7]"
set_resistance 0.618 "B5[6]"
set_resistance 1.212 "B5[5]"
set_resistance 0.602 "B5[4]"
set_resistance 1.158 "B5[3]"
set_resistance 0.556 "B5[2]"
set_resistance 1.117 "B5[1]"
set_resistance 0.236 "B5[0]"
set_resistance 1.186 "B6[11]"
set_resistance 0.593 "B6[10]"
set_resistance 1.087 "B6[9]"
set_resistance 0.573 "B6[8]"
set_resistance 1.044 "B6[7]"
set_resistance 0.423 "B6[6]"
set_resistance 1.024 "B6[5]"
set_resistance 0.344 "B6[4]"
set_resistance 1.042 "B6[3]"
set_resistance 0.309 "B6[2]"
set_resistance 0.957 "B6[1]"
set_resistance 0.128 "B6[0]"
set_resistance 1.511 "B7[11]"
set_resistance 0.893 "B7[10]"
set_resistance 1.536 "B7[9]"
set_resistance 0.915 "B7[8]"
set_resistance 1.504 "B7[7]"
set_resistance 0.942 "B7[6]"
set_resistance 1.609 "B7[5]"
set_resistance 0.974 "B7[4]"
set_resistance 1.679 "B7[3]"
set_resistance 0.999 "B7[2]"
set_resistance 1.409 "B7[1]"
set_resistance 0.593 "B7[0]"
set_resistance 1.909 "B8[11]"
set_resistance 1.200 "B8[10]"
set_resistance 1.798 "B8[9]"
set_resistance 1.207 "B8[8]"
set_resistance 1.841 "B8[7]"
set_resistance 1.163 "B8[6]"
set_resistance 1.882 "B8[5]"
set_resistance 1.108 "B8[4]"
set_resistance 1.767 "B8[3]"
set_resistance 1.069 "B8[2]"
set_resistance 1.610 "B8[1]"
set_resistance 0.652 "B8[0]"
set_resistance 0.865 "DOUT_0[11]"
set_resistance 0.888 "DOUT_0[10]"
set_resistance 0.857 "DOUT_0[9]"
set_resistance 0.881 "DOUT_0[8]"
set_resistance 0.886 "DOUT_0[7]"
set_resistance 0.877 "DOUT_0[6]"
set_resistance 0.832 "DOUT_0[5]"
set_resistance 0.822 "DOUT_0[4]"
set_resistance 0.867 "DOUT_0[3]"
set_resistance 0.859 "DOUT_0[2]"
set_resistance 0.823 "DOUT_0[1]"
set_resistance 0.806 "DOUT_0[0]"
set_resistance 0.836 "DOUT_1[11]"
set_resistance 0.819 "DOUT_1[10]"
set_resistance 0.787 "DOUT_1[9]"
set_resistance 0.798 "DOUT_1[8]"
set_resistance 0.783 "DOUT_1[7]"
set_resistance 0.783 "DOUT_1[6]"
set_resistance 0.780 "DOUT_1[5]"
set_resistance 0.756 "DOUT_1[4]"
set_resistance 0.744 "DOUT_1[3]"
set_resistance 0.734 "DOUT_1[2]"
set_resistance 0.746 "DOUT_1[1]"
set_resistance 0.762 "DOUT_1[0]"
set_resistance 0.892 "DOUT_2[11]"
set_resistance 0.981 "DOUT_2[10]"
set_resistance 0.994 "DOUT_2[9]"
set_resistance 0.999 "DOUT_2[8]"
set_resistance 0.988 "DOUT_2[7]"
set_resistance 0.975 "DOUT_2[6]"
set_resistance 0.966 "DOUT_2[5]"
set_resistance 0.952 "DOUT_2[4]"
set_resistance 0.944 "DOUT_2[3]"
set_resistance 0.937 "DOUT_2[2]"
set_resistance 0.913 "DOUT_2[1]"
set_resistance 0.930 "DOUT_2[0]"
set_resistance 1.004 "VOUT"
set_resistance 1.287 "FE_OFN166_RST_n"
set_resistance 0.963 "FE_OFN165_RST_n"
set_resistance 1.084 "FE_OFN164_RST_n"
set_resistance 1.224 "FE_OFN163_RST_n"
set_resistance 1.127 "FE_OFN162_RST_n"
set_resistance 1.261 "FE_OFN161_RST_n"
set_resistance 1.333 "FE_OFN160_RST_n"
set_resistance 1.109 "FE_OFN159_RST_n"
set_resistance 1.208 "FE_OFN158_RST_n"
set_resistance 1.213 "FE_OFN157_RST_n"
set_resistance 1.172 "FE_OFN156_RST_n"
set_resistance 1.162 "FE_OFN155_RST_n"
set_resistance 1.127 "FE_OFN154_RST_n"
set_resistance 1.020 "FE_OFN153_RST_n"
set_resistance 1.124 "FE_OFN152_RST_n"
set_resistance 1.211 "FE_OFN151_RST_n"
set_resistance 1.059 "FE_OFN150_RST_n"
set_resistance 1.364 "FE_OFN149_RST_n"
set_resistance 1.055 "FE_OFN148_VIN"
set_resistance 1.067 "FE_OFN147_VIN"
set_resistance 1.389 "FE_OFN146_VIN"
set_resistance 1.451 "FE_OFN145_VIN"
set_resistance 1.244 "FE_OFN144_VIN"
set_resistance 0.800 "FE_OFN143_X_3k1_0"
set_resistance 0.838 "FE_OFN142_X_3k1_1_9"
set_resistance 0.932 "FE_OFN141_X_3k1_1_10"
set_resistance 0.866 "FE_OFN140_X_3k1_1_8"
set_resistance 0.848 "FE_OFN139_X_3k1_1_11"
set_resistance 0.942 "FE_OFN138_X_3k_1"
set_resistance 0.895 "FE_OFN137_X_3k1_1_6"
set_resistance 0.893 "FE_OFN136_X_3k1_1_7"
set_resistance 0.848 "FE_OFN135_X_3k2_2_1"
set_resistance 0.891 "FE_OFN134_X_3k1_2_10"
set_resistance 0.876 "FE_OFN133_X_3k1_2_9"
set_resistance 0.870 "FE_OFN132_X_3k1_1_5"
set_resistance 0.958 "FE_OFN131_X_3k_11"
set_resistance 0.939 "FE_OFN130_X_3k_3"
set_resistance 0.958 "FE_OFN129_X_3k1_2_8"
set_resistance 0.898 "FE_OFN128_X_3k1_1_4"
set_resistance 0.915 "FE_OFN127_X_3k_1_10"
set_resistance 0.827 "FE_OFN126_X_3k2_2_2"
set_resistance 0.981 "FE_OFN125_X_3k_10"
set_resistance 0.971 "FE_OFN124_X_3k1_2_7"
set_resistance 0.993 "FE_OFN123_X_3k_2"
set_resistance 1.004 "FE_OFN122_X_3k_4"
set_resistance 0.968 "FE_OFN121_X_3k_5"
set_resistance 0.939 "FE_OFN120_X_3k_1_5"
set_resistance 0.991 "FE_OFN119_X_3k_9"
set_resistance 0.962 "FE_OFN118_X_3k1_2_6"
set_resistance 1.019 "FE_OFN117_X_3k_8"
set_resistance 1.009 "FE_OFN116_X_3k_6"
set_resistance 0.951 "FE_OFN115_X_3k1_2_11"
set_resistance 0.971 "FE_OFN114_X_3k_2_9"
set_resistance 0.968 "FE_OFN113_X_3k_7"
set_resistance 0.974 "FE_OFN112_X_3k1_1_3"
set_resistance 0.996 "FE_OFN111_X_3k_1_9"
set_resistance 1.028 "FE_OFN110_X_3k_1_7"
set_resistance 0.974 "FE_OFN109_X_3k_1_6"
set_resistance 0.976 "FE_OFN108_X_3k1_2_5"
set_resistance 0.941 "FE_OFN107_X_3k2_2_6"
set_resistance 0.947 "FE_OFN106_X_3k_1_8"
set_resistance 1.037 "FE_OFN105_X_3k_2_10"
set_resistance 1.097 "FE_OFN104_X_3k_2_1"
set_resistance 0.927 "FE_OFN103_X_3k2_2_3"
set_resistance 0.998 "FE_OFN102_X_3k_1_11"
set_resistance 1.004 "FE_OFN101_X_3k1_2_4"
set_resistance 1.020 "FE_OFN100_X_3k_2_11"
set_resistance 1.000 "FE_OFN99_X_3k2_2_7"
set_resistance 1.112 "FE_OFN98_X_3k1_2_3"
set_resistance 1.023 "FE_OFN97_X_3k_1_1"
set_resistance 0.989 "FE_OFN96_X_3k_2_7"
set_resistance 0.973 "FE_OFN95_X_3k_1_4"
set_resistance 0.997 "FE_OFN94_X_3k2_2_8"
set_resistance 1.100 "FE_OFN93_X_3k1_2_1"
set_resistance 0.983 "FE_OFN92_X_3k_2_8"
set_resistance 1.038 "FE_OFN91_X_3k_2_6"
set_resistance 1.103 "FE_OFN90_X_3k1_2_2"
set_resistance 0.979 "FE_OFN89_X_3k1_1_2"
set_resistance 0.421 "FE_OFN88_X_3k2_2_4"
set_resistance 0.062 "FE_OFN84_X_3k2_2_4"
set_resistance 1.006 "FE_OFN83_X_3k_1_3"
set_resistance 0.414 "FE_OFN82_X_3k2_2_5"
set_resistance 0.077 "FE_OFN78_X_3k2_2_5"
set_resistance 0.955 "FE_OFN77_X_3k_2_5"
set_resistance 1.046 "FE_OFN76_X_3k1_1_1"
set_resistance 0.426 "FE_OFN75_X_3k2_1_1"
set_resistance 0.159 "FE_OFN70_X_3k2_1_1"
set_resistance 0.945 "FE_OFN69_X_3k_1_2"
set_resistance 0.078 "FE_OFN68_X_3k2_1_10"
set_resistance 0.999 "FE_OFN67_X_3k2_1_10"
set_resistance 1.028 "FE_OFN66_X_3k2_1_11"
set_resistance 0.089 "FE_OFN65_X_3k2_1_2"
set_resistance 0.850 "FE_OFN64_X_3k2_1_2"
set_resistance 0.100 "FE_OFN63_X_3k2_1_9"
set_resistance 0.966 "FE_OFN62_X_3k2_1_9"
set_resistance 1.018 "FE_OFN61_X_3k2_2_9"
set_resistance 0.017 "FE_OFN60_X_3k2_1_8"
set_resistance 0.087 "FE_OFN59_X_3k2_1_8"
set_resistance 0.012 "FE_OFN58_X_3k2_1_8"
set_resistance 0.976 "FE_OFN57_X_3k2_1_8"
set_resistance 1.020 "FE_OFN56_X_3k2_2_11"
set_resistance 0.012 "FE_OFN55_X_3k2_1_5"
set_resistance 0.104 "FE_OFN54_X_3k2_1_5"
set_resistance 0.990 "FE_OFN53_X_3k2_1_5"
set_resistance 0.966 "FE_OFN52_X_3k2_2_10"
set_resistance 1.065 "FE_OFN51_X_3k_2_4"
set_resistance 0.024 "FE_OFN50_X_3k2_1_3"
set_resistance 1.040 "FE_OFN49_X_3k2_1_3"
set_resistance 1.043 "FE_OFN48_X_3k2_1_7"
set_resistance 1.144 "FE_OFN47_X_3k_2_3"
set_resistance 0.019 "FE_OFN46_X_3k2_1_6"
set_resistance 0.025 "FE_OFN45_X_3k2_1_6"
set_resistance 0.012 "FE_OFN44_X_3k2_1_6"
set_resistance 1.099 "FE_OFN43_X_3k2_1_6"
set_resistance 0.023 "FE_OFN42_X_3k2_1_4"
set_resistance 0.013 "FE_OFN41_X_3k2_1_4"
set_resistance 0.012 "FE_OFN40_X_3k2_1_4"
set_resistance 1.074 "FE_OFN39_X_3k2_1_4"
set_resistance 1.111 "FE_OFN38_X_3k_2_2"
set_resistance 1.214 "FE_OFN37_X_3k_0"
set_resistance 1.094 "FE_OFN36_X_3k_1_0"
set_resistance 1.210 "FE_OFN35_X_3k_2_0"
set_resistance 1.266 "FE_OFN34_X_3k1_2_0"
set_resistance 1.248 "FE_OFN33_X_3k1_1_0"
set_resistance 1.186 "FE_OFN32_X_3k2_2_0"
set_resistance 1.319 "FE_OFN31_X_3k2_1_0"
set_resistance 1.028 "FE_OFN30_VAL_tmp_4"
set_resistance 0.965 "FE_OFN29_VAL_tmp_3"
set_resistance 1.130 "FE_OFN28_VAL_tmp_3"
set_resistance 0.974 "FE_OFN27_VAL_tmp_3"
set_resistance 0.876 "FE_OFN26_VAL_tmp_2"
set_resistance 1.133 "FE_OFN25_VAL_tmp_2"
set_resistance 1.016 "FE_OFN24_VAL_tmp_2"
set_resistance 1.238 "FE_OFN23_VAL_tmp_2"
set_resistance 1.453 "FE_OFN22_VAL_tmp_1"
set_resistance 0.677 "FE_OFN21_VAL_tmp_1"
set_resistance 0.859 "FE_OFN20_VAL_tmp_1"
set_resistance 1.382 "FE_OFN19_VAL_tmp_1"
set_resistance 1.144 "FE_OFN18_VAL_tmp_1"
set_resistance 0.967 "FE_OFN17_VAL_tmp_1"
set_resistance 1.409 "FE_OFN16_VAL_tmp_1"
set_resistance 0.840 "FE_OFN15_VAL_tmp_1"
set_resistance 1.072 "FE_OFN14_VAL_tmp_0"
set_resistance 1.177 "FE_OFN13_VAL_tmp_0"
set_resistance 1.082 "FE_OFN12_VAL_tmp_0"
set_resistance 1.201 "FE_OFN11_VAL_tmp_0"
set_resistance 1.089 "FE_OFN10_VAL_tmp_0"
set_resistance 1.312 "FE_OFN9_VAL_tmp_0"
set_resistance 1.205 "FE_OFN8_VAL_tmp_0"
set_resistance 1.219 "FE_OFN7_VAL_tmp_0"
set_resistance 1.147 "FE_OFN6_VAL_tmp_0"
set_resistance 0.995 "FE_OFN5_VAL_tmp_0"
set_resistance 0.823 "FE_OFN4_VAL_tmp_0"
set_resistance 1.212 "FE_OFN3_VAL_tmp_0"
set_resistance 0.248 "FE_OFN2_VAL_tmp_0"
set_resistance 0.425 "FE_OFN1_VAL_tmp_0"
set_resistance 1.223 "FE_OFN0_VAL_tmp_0"
set_resistance 0.208 "FE_DBTN71_B0_11"
set_resistance 0.247 "FE_DBTN70_B0_9"
set_resistance 0.301 "FE_DBTN69_B0_7"
set_resistance 0.270 "FE_DBTN68_B0_5"
set_resistance 0.365 "FE_DBTN67_B0_3"
set_resistance 0.232 "FE_DBTN66_B0_1"
set_resistance 0.784 "FE_DBTN65_B0_0"
set_resistance 0.262 "FE_DBTN64_B1_11"
set_resistance 0.355 "FE_DBTN63_B1_9"
set_resistance 0.302 "FE_DBTN62_B1_7"
set_resistance 0.304 "FE_DBTN61_B1_5"
set_resistance 0.452 "FE_DBTN60_B1_3"
set_resistance 0.267 "FE_DBTN59_B1_1"
set_resistance 0.809 "FE_DBTN58_B1_0"
set_resistance 0.305 "FE_DBTN57_B2_11"
set_resistance 0.366 "FE_DBTN56_B2_9"
set_resistance 0.321 "FE_DBTN55_B2_7"
set_resistance 0.228 "FE_DBTN54_B2_5"
set_resistance 0.343 "FE_DBTN53_B2_3"
set_resistance 0.188 "FE_DBTN52_B2_1"
set_resistance 0.773 "FE_DBTN51_B2_0"
set_resistance 0.215 "FE_DBTN50_B3_11"
set_resistance 0.330 "FE_DBTN49_B3_9"
set_resistance 0.335 "FE_DBTN48_B3_7"
set_resistance 0.221 "FE_DBTN47_B3_5"
set_resistance 0.471 "FE_DBTN46_B3_3"
set_resistance 0.296 "FE_DBTN45_B3_1"
set_resistance 0.848 "FE_DBTN44_B3_0"
set_resistance 0.253 "FE_DBTN43_B4_11"
set_resistance 0.329 "FE_DBTN42_B4_9"
set_resistance 0.327 "FE_DBTN41_B4_7"
set_resistance 0.282 "FE_DBTN40_B4_5"
set_resistance 0.334 "FE_DBTN39_B4_3"
set_resistance 0.229 "FE_DBTN38_B4_1"
set_resistance 0.788 "FE_DBTN37_B4_0"
set_resistance 0.186 "FE_DBTN36_B5_11"
set_resistance 0.259 "FE_DBTN35_B5_9"
set_resistance 0.239 "FE_DBTN34_B5_7"
set_resistance 0.260 "FE_DBTN33_B5_5"
set_resistance 0.480 "FE_DBTN32_B5_3"
set_resistance 0.341 "FE_DBTN31_B5_1"
set_resistance 0.860 "FE_DBTN30_B5_0"
set_resistance 0.219 "FE_DBTN29_B6_11"
set_resistance 0.280 "FE_DBTN28_B6_9"
set_resistance 0.352 "FE_DBTN27_B6_7"
set_resistance 0.252 "FE_DBTN26_B6_5"
set_resistance 0.399 "FE_DBTN25_B6_3"
set_resistance 0.304 "FE_DBTN24_B6_1"
set_resistance 0.804 "FE_DBTN23_B6_0"
set_resistance 0.173 "FE_DBTN22_B7_11"
set_resistance 0.256 "FE_DBTN21_B7_9"
set_resistance 0.337 "FE_DBTN20_B7_7"
set_resistance 0.262 "FE_DBTN19_B7_5"
set_resistance 0.463 "FE_DBTN18_B7_3"
set_resistance 0.207 "FE_DBTN17_B7_1"
set_resistance 0.781 "FE_DBTN16_B7_0"
set_resistance 0.247 "FE_DBTN15_B8_11"
set_resistance 0.339 "FE_DBTN14_B8_9"
set_resistance 0.369 "FE_DBTN13_B8_7"
set_resistance 0.272 "FE_DBTN12_B8_5"
set_resistance 0.422 "FE_DBTN11_B8_3"
set_resistance 0.246 "FE_DBTN10_B8_1"
set_resistance 0.780 "FE_DBTN9_B8_0"
set_resistance 0.822 "FE_DBTN8_X_3k_0"
set_resistance 0.554 "FE_DBTN7_X_3k1_0"
set_resistance 0.766 "FE_DBTN6_X_3k_1_0"
set_resistance 0.839 "FE_DBTN5_X_3k1_1_0"
set_resistance 0.931 "FE_DBTN4_X_3k2_1_0"
set_resistance 0.886 "FE_DBTN3_X_3k_2_0"
set_resistance 0.927 "FE_DBTN2_X_3k1_2_0"
set_resistance 0.815 "FE_DBTN1_X_3k2_2_0"
set_resistance 0.442 "FE_DBTN0_X_3k2_3_0"
set_resistance 0.014 "VAL_tmp_0"
set_resistance 0.025 "VAL_tmp_1"
set_resistance 0.293 "VAL_tmp_2"
set_resistance 0.001 "VAL_tmp_3"
set_resistance 0.013 "VAL_tmp_4"
set_resistance 0.262 "n49"
set_resistance 0.273 "n51"
set_resistance 0.229 "n64"
set_resistance 0.243 "n66"
set_resistance 0.275 "n78"
set_resistance 0.294 "n80"
set_resistance 0.016 "n92"
set_resistance 0.035 "n93"
set_resistance 0.025 "n94"
set_resistance 0.017 "n95"
set_resistance 0.019 "n96"
set_resistance 0.016 "n97"
set_resistance 0.029 "n98"
set_resistance 0.028 "n99"
set_resistance 0.026 "n100"
set_resistance 0.019 "n101"
set_resistance 0.019 "n102"
set_resistance 0.018 "n103"
set_resistance 0.020 "n104"
set_resistance 0.033 "n105"
set_resistance 0.019 "n106"
set_resistance 0.035 "n107"
set_resistance 0.018 "n108"
set_resistance 0.014 "n109"
set_resistance 0.019 "n110"
set_resistance 0.017 "n111"
set_resistance 0.014 "n112"
set_resistance 0.039 "n113"
set_resistance 0.020 "n114"
set_resistance 0.029 "n115"
set_resistance 0.045 "n116"
set_resistance 0.027 "n117"
set_resistance 0.015 "n118"
set_resistance 0.016 "n119"
set_resistance 0.034 "n120"
set_resistance 0.034 "n121"
set_resistance 0.030 "n122"
set_resistance 0.017 "n123"
set_resistance 0.044 "n124"
set_resistance 0.033 "n125"
set_resistance 0.018 "n126"
set_resistance 0.039 "n127"
set_resistance 0.023 "n128"
set_resistance 0.015 "n129"
set_resistance 0.024 "n130"
set_resistance 0.023 "n131"
set_resistance 0.021 "n132"
set_resistance 0.023 "n133"
set_resistance 0.022 "n134"
set_resistance 0.023 "n135"
set_resistance 0.034 "n136"
set_resistance 0.021 "n137"
set_resistance 0.021 "n138"
set_resistance 0.029 "n139"
set_resistance 0.021 "n140"
set_resistance 0.014 "n141"
set_resistance 0.030 "n142"
set_resistance 0.015 "n143"
set_resistance 0.022 "n144"
set_resistance 0.027 "n145"
set_resistance 0.022 "n146"
set_resistance 0.022 "n147"
set_resistance 0.025 "n148"
set_resistance 0.018 "n149"
set_resistance 0.027 "n150"
set_resistance 0.017 "n151"
set_resistance 0.029 "n152"
set_resistance 0.034 "n153"
set_resistance 0.034 "n154"
set_resistance 0.036 "n155"
set_resistance 0.025 "n156"
set_resistance 0.025 "n157"
set_resistance 0.019 "n158"
set_resistance 0.022 "n159"
set_resistance 0.026 "n160"
set_resistance 0.015 "n161"
set_resistance 0.022 "n162"
set_resistance 0.029 "n163"
set_resistance 0.106 "n177"
set_resistance 0.059 "n194"
set_resistance 0.030 "n195"
set_resistance 0.014 "n196"
set_resistance 0.017 "n197"
set_resistance 0.029 "n198"
set_resistance 0.023 "n199"
set_resistance 0.003 "n200"
set_resistance 0.007 "n201"
set_resistance 0.015 "n202"
set_resistance 0.017 "n203"
set_resistance 0.018 "n204"
set_resistance 0.022 "n205"
set_resistance 0.056 "n206"
set_resistance 0.001 "n207"
set_resistance 0.023 "n208"
set_resistance 0.032 "n209"
set_resistance 0.014 "n210"
set_resistance 0.035 "n211"
set_resistance 0.034 "n212"
set_resistance 0.019 "n213"
set_resistance 0.023 "n214"
set_resistance 0.031 "n215"
set_resistance 0.016 "n216"
set_resistance 0.034 "n217"
set_resistance 0.113 "n218"
set_resistance 0.033 "n219"
set_resistance 0.030 "n220"
set_resistance 0.015 "n221"
set_resistance 0.023 "n222"
set_resistance 0.020 "n223"
set_resistance 0.024 "n224"
set_resistance 0.018 "n225"
set_resistance 0.021 "n226"
set_resistance 0.012 "n227"
set_resistance 0.016 "n228"
set_resistance 0.030 "n229"
set_resistance 0.028 "x_3k_r_n36"
set_resistance 0.036 "x_3k_r_n35"
set_resistance 0.036 "x_3k_r_n34"
set_resistance 0.031 "x_3k_r_n33"
set_resistance 0.030 "x_3k_r_n32"
set_resistance 0.038 "x_3k_r_n31"
set_resistance 0.020 "x_3k_r_n30"
set_resistance 0.039 "x_3k_r_n29"
set_resistance 0.033 "x_3k_r_n28"
set_resistance 0.037 "x_3k_r_n27"
set_resistance 0.035 "x_3k_r_n26"
set_resistance 0.024 "x_3k_r_n25"
set_resistance 0.018 "x_3k_r_n24"
set_resistance 0.026 "x_3k_r_n23"
set_resistance 0.018 "x_3k_r_n22"
set_resistance 0.015 "x_3k_r_n21"
set_resistance 0.018 "x_3k_r_n20"
set_resistance 0.028 "x_3k_r_n19"
set_resistance 0.027 "x_3k_r_n18"
set_resistance 0.029 "x_3k_r_n17"
set_resistance 0.027 "x_3k_r_n16"
set_resistance 0.021 "x_3k_r_n15"
set_resistance 0.017 "x_3k_r_n14"
set_resistance 0.034 "x_3k_r_n13"
set_resistance 0.013 "x_3k_r_n12"
set_resistance 0.019 "x_3k_r_n11"
set_resistance 0.020 "x_3k_r_n10"
set_resistance 0.019 "x_3k_r_n9"
set_resistance 0.013 "x_3k_r_n8"
set_resistance 0.013 "x_3k_r_n7"
set_resistance 0.040 "x_3k_r_n6"
set_resistance 0.019 "x_3k_r_n5"
set_resistance 0.009 "x_3k_r_n4"
set_resistance 0.019 "x_3k_r_n3"
set_resistance 0.020 "x_3k_r_n2"
set_resistance 0.019 "x_3k_r_n1"
set_resistance 0.011 "x_3k1_r_n75"
set_resistance 0.030 "x_3k1_r_n74"
set_resistance 0.017 "x_3k1_r_n73"
set_resistance 0.015 "x_3k1_r_n72"
set_resistance 0.011 "x_3k1_r_n71"
set_resistance 0.028 "x_3k1_r_n70"
set_resistance 0.014 "x_3k1_r_n69"
set_resistance 0.045 "x_3k1_r_n68"
set_resistance 0.028 "x_3k1_r_n67"
set_resistance 0.038 "x_3k1_r_n66"
set_resistance 0.010 "x_3k1_r_n65"
set_resistance 0.020 "x_3k1_r_n64"
set_resistance 0.032 "x_3k1_r_n63"
set_resistance 0.018 "x_3k1_r_n62"
set_resistance 0.026 "x_3k1_r_n61"
set_resistance 0.036 "x_3k1_r_n60"
set_resistance 0.017 "x_3k1_r_n59"
set_resistance 0.018 "x_3k1_r_n58"
set_resistance 0.029 "x_3k1_r_n57"
set_resistance 0.031 "x_3k1_r_n56"
set_resistance 0.033 "x_3k1_r_n55"
set_resistance 0.017 "x_3k1_r_n54"
set_resistance 0.035 "x_3k1_r_n53"
set_resistance 0.036 "x_3k1_r_n52"
set_resistance 0.015 "x_3k1_r_n51"
set_resistance 0.029 "x_3k1_r_n50"
set_resistance 0.036 "x_3k1_r_n49"
set_resistance 0.026 "x_3k1_r_n48"
set_resistance 0.030 "x_3k1_r_n47"
set_resistance 0.028 "x_3k1_r_n46"
set_resistance 0.038 "x_3k1_r_n45"
set_resistance 0.015 "x_3k1_r_n44"
set_resistance 0.015 "x_3k1_r_n43"
set_resistance 0.030 "x_3k1_r_n42"
set_resistance 0.014 "x_3k1_r_n41"
set_resistance 0.017 "x_3k1_r_n40"
set_resistance 0.037 "x_3k2_r_n75"
set_resistance 0.035 "x_3k2_r_n74"
set_resistance 0.020 "x_3k2_r_n73"
set_resistance 0.015 "x_3k2_r_n72"
set_resistance 0.018 "x_3k2_r_n71"
set_resistance 0.009 "x_3k2_r_n70"
set_resistance 0.013 "x_3k2_r_n69"
set_resistance 0.020 "x_3k2_r_n68"
set_resistance 0.017 "x_3k2_r_n67"
set_resistance 0.044 "x_3k2_r_n66"
set_resistance 0.013 "x_3k2_r_n65"
set_resistance 0.027 "x_3k2_r_n64"
set_resistance 0.017 "x_3k2_r_n63"
set_resistance 0.032 "x_3k2_r_n62"
set_resistance 0.033 "x_3k2_r_n61"
set_resistance 0.032 "x_3k2_r_n60"
set_resistance 0.018 "x_3k2_r_n59"
set_resistance 0.038 "x_3k2_r_n58"
set_resistance 0.032 "x_3k2_r_n57"
set_resistance 0.039 "x_3k2_r_n56"
set_resistance 0.026 "x_3k2_r_n55"
set_resistance 0.034 "x_3k2_r_n54"
set_resistance 0.017 "x_3k2_r_n53"
set_resistance 0.041 "x_3k2_r_n52"
set_resistance 0.029 "x_3k2_r_n51"
set_resistance 0.014 "x_3k2_r_n50"
set_resistance 0.013 "x_3k2_r_n49"
set_resistance 0.014 "x_3k2_r_n48"
set_resistance 0.028 "x_3k2_r_n47"
set_resistance 0.025 "x_3k2_r_n46"
set_resistance 0.015 "x_3k2_r_n45"
set_resistance 0.018 "x_3k2_r_n44"
set_resistance 0.036 "x_3k2_r_n43"
set_resistance 0.015 "x_3k2_r_n42"
set_resistance 0.030 "x_3k2_r_n41"
set_resistance 0.021 "x_3k2_r_n40"
set_resistance 0.132 "x_3k_1_r_n75"
set_resistance 0.118 "x_3k_1_r_n74"
set_resistance 0.116 "x_3k_1_r_n73"
set_resistance 0.129 "x_3k_1_r_n72"
set_resistance 0.115 "x_3k_1_r_n71"
set_resistance 0.112 "x_3k_1_r_n70"
set_resistance 0.100 "x_3k_1_r_n69"
set_resistance 0.090 "x_3k_1_r_n68"
set_resistance 0.082 "x_3k_1_r_n67"
set_resistance 0.067 "x_3k_1_r_n66"
set_resistance 0.070 "x_3k_1_r_n65"
set_resistance 0.080 "x_3k_1_r_n64"
set_resistance 0.016 "x_3k_1_r_n63"
set_resistance 0.017 "x_3k_1_r_n62"
set_resistance 0.036 "x_3k_1_r_n61"
set_resistance 0.036 "x_3k_1_r_n60"
set_resistance 0.016 "x_3k_1_r_n59"
set_resistance 0.036 "x_3k_1_r_n58"
set_resistance 0.030 "x_3k_1_r_n57"
set_resistance 0.031 "x_3k_1_r_n56"
set_resistance 0.034 "x_3k_1_r_n55"
set_resistance 0.037 "x_3k_1_r_n54"
set_resistance 0.015 "x_3k_1_r_n53"
set_resistance 0.015 "x_3k_1_r_n52"
set_resistance 0.032 "x_3k_1_r_n51"
set_resistance 0.031 "x_3k_1_r_n50"
set_resistance 0.023 "x_3k_1_r_n49"
set_resistance 0.024 "x_3k_1_r_n48"
set_resistance 0.030 "x_3k_1_r_n47"
set_resistance 0.015 "x_3k_1_r_n46"
set_resistance 0.016 "x_3k_1_r_n45"
set_resistance 0.018 "x_3k_1_r_n44"
set_resistance 0.033 "x_3k_1_r_n43"
set_resistance 0.018 "x_3k_1_r_n42"
set_resistance 0.036 "x_3k_1_r_n41"
set_resistance 0.032 "x_3k_1_r_n40"
set_resistance 0.056 "x_3k_2_r_n75"
set_resistance 0.075 "x_3k_2_r_n74"
set_resistance 0.035 "x_3k_2_r_n73"
set_resistance 0.027 "x_3k_2_r_n72"
set_resistance 0.021 "x_3k_2_r_n71"
set_resistance 0.042 "x_3k_2_r_n70"
set_resistance 0.051 "x_3k_2_r_n69"
set_resistance 0.055 "x_3k_2_r_n68"
set_resistance 0.039 "x_3k_2_r_n67"
set_resistance 0.054 "x_3k_2_r_n66"
set_resistance 0.053 "x_3k_2_r_n65"
set_resistance 0.031 "x_3k_2_r_n64"
set_resistance 0.018 "x_3k_2_r_n63"
set_resistance 0.017 "x_3k_2_r_n62"
set_resistance 0.016 "x_3k_2_r_n61"
set_resistance 0.017 "x_3k_2_r_n60"
set_resistance 0.015 "x_3k_2_r_n59"
set_resistance 0.029 "x_3k_2_r_n58"
set_resistance 0.031 "x_3k_2_r_n57"
set_resistance 0.029 "x_3k_2_r_n56"
set_resistance 0.027 "x_3k_2_r_n55"
set_resistance 0.034 "x_3k_2_r_n54"
set_resistance 0.029 "x_3k_2_r_n53"
set_resistance 0.040 "x_3k_2_r_n52"
set_resistance 0.036 "x_3k_2_r_n51"
set_resistance 0.031 "x_3k_2_r_n50"
set_resistance 0.031 "x_3k_2_r_n49"
set_resistance 0.031 "x_3k_2_r_n48"
set_resistance 0.032 "x_3k_2_r_n47"
set_resistance 0.028 "x_3k_2_r_n46"
set_resistance 0.016 "x_3k_2_r_n45"
set_resistance 0.030 "x_3k_2_r_n44"
set_resistance 0.030 "x_3k_2_r_n43"
set_resistance 0.034 "x_3k_2_r_n42"
set_resistance 0.018 "x_3k_2_r_n41"
set_resistance 0.029 "x_3k_2_r_n40"
set_resistance 0.072 "x_3k1_1_r_n75"
set_resistance 0.081 "x_3k1_1_r_n74"
set_resistance 0.081 "x_3k1_1_r_n73"
set_resistance 0.114 "x_3k1_1_r_n72"
set_resistance 0.117 "x_3k1_1_r_n71"
set_resistance 0.118 "x_3k1_1_r_n70"
set_resistance 0.113 "x_3k1_1_r_n69"
set_resistance 0.120 "x_3k1_1_r_n68"
set_resistance 0.142 "x_3k1_1_r_n67"
set_resistance 0.155 "x_3k1_1_r_n66"
set_resistance 0.140 "x_3k1_1_r_n65"
set_resistance 0.144 "x_3k1_1_r_n64"
set_resistance 0.037 "x_3k1_1_r_n63"
set_resistance 0.031 "x_3k1_1_r_n62"
set_resistance 0.029 "x_3k1_1_r_n61"
set_resistance 0.034 "x_3k1_1_r_n60"
set_resistance 0.034 "x_3k1_1_r_n59"
set_resistance 0.034 "x_3k1_1_r_n58"
set_resistance 0.030 "x_3k1_1_r_n57"
set_resistance 0.027 "x_3k1_1_r_n56"
set_resistance 0.027 "x_3k1_1_r_n55"
set_resistance 0.034 "x_3k1_1_r_n54"
set_resistance 0.030 "x_3k1_1_r_n53"
set_resistance 0.035 "x_3k1_1_r_n52"
set_resistance 0.028 "x_3k1_1_r_n51"
set_resistance 0.017 "x_3k1_1_r_n50"
set_resistance 0.028 "x_3k1_1_r_n49"
set_resistance 0.013 "x_3k1_1_r_n48"
set_resistance 0.013 "x_3k1_1_r_n47"
set_resistance 0.025 "x_3k1_1_r_n46"
set_resistance 0.027 "x_3k1_1_r_n45"
set_resistance 0.037 "x_3k1_1_r_n44"
set_resistance 0.030 "x_3k1_1_r_n43"
set_resistance 0.014 "x_3k1_1_r_n42"
set_resistance 0.016 "x_3k1_1_r_n41"
set_resistance 0.014 "x_3k1_1_r_n40"
set_resistance 0.103 "x_3k1_2_r_n75"
set_resistance 0.103 "x_3k1_2_r_n74"
set_resistance 0.129 "x_3k1_2_r_n73"
set_resistance 0.106 "x_3k1_2_r_n72"
set_resistance 0.118 "x_3k1_2_r_n71"
set_resistance 0.106 "x_3k1_2_r_n70"
set_resistance 0.104 "x_3k1_2_r_n69"
set_resistance 0.114 "x_3k1_2_r_n68"
set_resistance 0.095 "x_3k1_2_r_n67"
set_resistance 0.093 "x_3k1_2_r_n66"
set_resistance 0.089 "x_3k1_2_r_n65"
set_resistance 0.139 "x_3k1_2_r_n64"
set_resistance 0.031 "x_3k1_2_r_n63"
set_resistance 0.015 "x_3k1_2_r_n62"
set_resistance 0.024 "x_3k1_2_r_n61"
set_resistance 0.033 "x_3k1_2_r_n60"
set_resistance 0.030 "x_3k1_2_r_n59"
set_resistance 0.029 "x_3k1_2_r_n58"
set_resistance 0.032 "x_3k1_2_r_n57"
set_resistance 0.032 "x_3k1_2_r_n56"
set_resistance 0.018 "x_3k1_2_r_n55"
set_resistance 0.016 "x_3k1_2_r_n54"
set_resistance 0.031 "x_3k1_2_r_n53"
set_resistance 0.018 "x_3k1_2_r_n52"
set_resistance 0.017 "x_3k1_2_r_n51"
set_resistance 0.032 "x_3k1_2_r_n50"
set_resistance 0.034 "x_3k1_2_r_n49"
set_resistance 0.033 "x_3k1_2_r_n48"
set_resistance 0.016 "x_3k1_2_r_n47"
set_resistance 0.027 "x_3k1_2_r_n46"
set_resistance 0.016 "x_3k1_2_r_n45"
set_resistance 0.015 "x_3k1_2_r_n44"
set_resistance 0.029 "x_3k1_2_r_n43"
set_resistance 0.031 "x_3k1_2_r_n42"
set_resistance 0.016 "x_3k1_2_r_n41"
set_resistance 0.028 "x_3k1_2_r_n40"
set_resistance 0.153 "x_3k1_3_r_n75"
set_resistance 0.156 "x_3k1_3_r_n74"
set_resistance 0.154 "x_3k1_3_r_n73"
set_resistance 0.158 "x_3k1_3_r_n72"
set_resistance 0.153 "x_3k1_3_r_n71"
set_resistance 0.164 "x_3k1_3_r_n70"
set_resistance 0.178 "x_3k1_3_r_n69"
set_resistance 0.196 "x_3k1_3_r_n68"
set_resistance 0.192 "x_3k1_3_r_n67"
set_resistance 0.203 "x_3k1_3_r_n66"
set_resistance 0.197 "x_3k1_3_r_n65"
set_resistance 0.195 "x_3k1_3_r_n64"
set_resistance 0.030 "x_3k1_3_r_n63"
set_resistance 0.031 "x_3k1_3_r_n62"
set_resistance 0.030 "x_3k1_3_r_n61"
set_resistance 0.030 "x_3k1_3_r_n60"
set_resistance 0.035 "x_3k1_3_r_n59"
set_resistance 0.036 "x_3k1_3_r_n58"
set_resistance 0.030 "x_3k1_3_r_n57"
set_resistance 0.033 "x_3k1_3_r_n56"
set_resistance 0.031 "x_3k1_3_r_n55"
set_resistance 0.032 "x_3k1_3_r_n54"
set_resistance 0.036 "x_3k1_3_r_n53"
set_resistance 0.036 "x_3k1_3_r_n52"
set_resistance 0.027 "x_3k1_3_r_n51"
set_resistance 0.017 "x_3k1_3_r_n50"
set_resistance 0.017 "x_3k1_3_r_n49"
set_resistance 0.028 "x_3k1_3_r_n48"
set_resistance 0.014 "x_3k1_3_r_n47"
set_resistance 0.024 "x_3k1_3_r_n46"
set_resistance 0.017 "x_3k1_3_r_n45"
set_resistance 0.013 "x_3k1_3_r_n44"
set_resistance 0.016 "x_3k1_3_r_n43"
set_resistance 0.017 "x_3k1_3_r_n42"
set_resistance 0.015 "x_3k1_3_r_n41"
set_resistance 0.021 "x_3k1_3_r_n40"
set_resistance 0.038 "x_3k2_1_r_n75"
set_resistance 0.040 "x_3k2_1_r_n74"
set_resistance 0.046 "x_3k2_1_r_n73"
set_resistance 0.045 "x_3k2_1_r_n72"
set_resistance 0.025 "x_3k2_1_r_n71"
set_resistance 0.052 "x_3k2_1_r_n70"
set_resistance 0.056 "x_3k2_1_r_n69"
set_resistance 0.058 "x_3k2_1_r_n68"
set_resistance 0.020 "x_3k2_1_r_n67"
set_resistance 0.044 "x_3k2_1_r_n66"
set_resistance 0.029 "x_3k2_1_r_n65"
set_resistance 0.021 "x_3k2_1_r_n64"
set_resistance 0.037 "x_3k2_1_r_n63"
set_resistance 0.031 "x_3k2_1_r_n62"
set_resistance 0.031 "x_3k2_1_r_n61"
set_resistance 0.035 "x_3k2_1_r_n60"
set_resistance 0.039 "x_3k2_1_r_n59"
set_resistance 0.036 "x_3k2_1_r_n58"
set_resistance 0.028 "x_3k2_1_r_n57"
set_resistance 0.030 "x_3k2_1_r_n56"
set_resistance 0.033 "x_3k2_1_r_n55"
set_resistance 0.036 "x_3k2_1_r_n54"
set_resistance 0.037 "x_3k2_1_r_n53"
set_resistance 0.038 "x_3k2_1_r_n52"
set_resistance 0.025 "x_3k2_1_r_n51"
set_resistance 0.016 "x_3k2_1_r_n50"
set_resistance 0.017 "x_3k2_1_r_n49"
set_resistance 0.015 "x_3k2_1_r_n48"
set_resistance 0.026 "x_3k2_1_r_n47"
set_resistance 0.024 "x_3k2_1_r_n46"
set_resistance 0.028 "x_3k2_1_r_n45"
set_resistance 0.016 "x_3k2_1_r_n44"
set_resistance 0.015 "x_3k2_1_r_n43"
set_resistance 0.015 "x_3k2_1_r_n42"
set_resistance 0.025 "x_3k2_1_r_n41"
set_resistance 0.025 "x_3k2_1_r_n40"
set_resistance 0.051 "x_3k2_2_r_n75"
set_resistance 0.107 "x_3k2_2_r_n74"
set_resistance 0.079 "x_3k2_2_r_n73"
set_resistance 0.060 "x_3k2_2_r_n72"
set_resistance 0.062 "x_3k2_2_r_n71"
set_resistance 0.043 "x_3k2_2_r_n70"
set_resistance 0.101 "x_3k2_2_r_n69"
set_resistance 0.082 "x_3k2_2_r_n68"
set_resistance 0.081 "x_3k2_2_r_n67"
set_resistance 0.029 "x_3k2_2_r_n66"
set_resistance 0.015 "x_3k2_2_r_n65"
set_resistance 0.019 "x_3k2_2_r_n64"
set_resistance 0.017 "x_3k2_2_r_n63"
set_resistance 0.018 "x_3k2_2_r_n62"
set_resistance 0.029 "x_3k2_2_r_n61"
set_resistance 0.030 "x_3k2_2_r_n60"
set_resistance 0.018 "x_3k2_2_r_n59"
set_resistance 0.029 "x_3k2_2_r_n58"
set_resistance 0.014 "x_3k2_2_r_n57"
set_resistance 0.016 "x_3k2_2_r_n56"
set_resistance 0.033 "x_3k2_2_r_n55"
set_resistance 0.028 "x_3k2_2_r_n54"
set_resistance 0.015 "x_3k2_2_r_n53"
set_resistance 0.024 "x_3k2_2_r_n52"
set_resistance 0.030 "x_3k2_2_r_n51"
set_resistance 0.028 "x_3k2_2_r_n50"
set_resistance 0.018 "x_3k2_2_r_n49"
set_resistance 0.017 "x_3k2_2_r_n48"
set_resistance 0.028 "x_3k2_2_r_n47"
set_resistance 0.029 "x_3k2_2_r_n46"
set_resistance 0.032 "x_3k2_2_r_n45"
set_resistance 0.037 "x_3k2_2_r_n44"
set_resistance 0.014 "x_3k2_2_r_n43"
set_resistance 0.019 "x_3k2_2_r_n42"
set_resistance 0.033 "x_3k2_2_r_n41"
set_resistance 0.041 "x_3k2_2_r_n40"
set_resistance 0.106 "x_3k2_3_r_n75"
set_resistance 0.179 "x_3k2_3_r_n74"
set_resistance 0.102 "x_3k2_3_r_n73"
set_resistance 0.178 "x_3k2_3_r_n72"
set_resistance 0.164 "x_3k2_3_r_n71"
set_resistance 0.175 "x_3k2_3_r_n70"
set_resistance 0.138 "x_3k2_3_r_n69"
set_resistance 0.121 "x_3k2_3_r_n68"
set_resistance 0.097 "x_3k2_3_r_n67"
set_resistance 0.090 "x_3k2_3_r_n66"
set_resistance 0.097 "x_3k2_3_r_n65"
set_resistance 0.101 "x_3k2_3_r_n64"
set_resistance 0.037 "x_3k2_3_r_n63"
set_resistance 0.031 "x_3k2_3_r_n62"
set_resistance 0.042 "x_3k2_3_r_n61"
set_resistance 0.029 "x_3k2_3_r_n60"
set_resistance 0.037 "x_3k2_3_r_n59"
set_resistance 0.036 "x_3k2_3_r_n58"
set_resistance 0.044 "x_3k2_3_r_n57"
set_resistance 0.037 "x_3k2_3_r_n56"
set_resistance 0.018 "x_3k2_3_r_n55"
set_resistance 0.031 "x_3k2_3_r_n54"
set_resistance 0.037 "x_3k2_3_r_n53"
set_resistance 0.035 "x_3k2_3_r_n52"
set_resistance 0.025 "x_3k2_3_r_n51"
set_resistance 0.017 "x_3k2_3_r_n50"
set_resistance 0.032 "x_3k2_3_r_n49"
set_resistance 0.028 "x_3k2_3_r_n48"
set_resistance 0.028 "x_3k2_3_r_n47"
set_resistance 0.014 "x_3k2_3_r_n46"
set_resistance 0.033 "x_3k2_3_r_n45"
set_resistance 0.028 "x_3k2_3_r_n44"
set_resistance 0.030 "x_3k2_3_r_n43"
set_resistance 0.017 "x_3k2_3_r_n42"
set_resistance 0.026 "x_3k2_3_r_n41"
set_resistance 0.025 "x_3k2_3_r_n40"
set_resistance 0.034 "reg_M0_0_n39"
set_resistance 0.013 "reg_M0_0_n38"
set_resistance 0.022 "reg_M0_0_n37"
set_resistance 0.014 "reg_M0_0_n36"
set_resistance 0.015 "reg_M0_0_n35"
set_resistance 0.030 "reg_M0_0_n34"
set_resistance 0.032 "reg_M0_0_n33"
set_resistance 0.016 "reg_M0_0_n32"
set_resistance 0.016 "reg_M0_0_n31"
set_resistance 0.016 "reg_M0_0_n30"
set_resistance 0.025 "reg_M0_0_n29"
set_resistance 0.017 "reg_M0_0_n28"
set_resistance 0.025 "reg_M0_0_n27"
set_resistance 0.023 "reg_M0_0_n26"
set_resistance 0.033 "reg_M0_0_n25"
set_resistance 0.042 "reg_M0_0_n24"
set_resistance 0.034 "reg_M0_0_n23"
set_resistance 0.035 "reg_M0_0_n22"
set_resistance 0.029 "reg_M0_0_n21"
set_resistance 0.040 "reg_M0_0_n20"
set_resistance 0.031 "reg_M0_0_n19"
set_resistance 0.030 "reg_M0_0_n18"
set_resistance 0.031 "reg_M0_0_n17"
set_resistance 0.036 "reg_M0_0_n16"
set_resistance 0.037 "reg_M0_0_n15"
set_resistance 0.037 "reg_M0_0_n14"
set_resistance 0.024 "reg_M0_0_n13"
set_resistance 0.007 "reg_M0_0_n12"
set_resistance 0.019 "reg_M0_0_n11"
set_resistance 0.021 "reg_M0_0_n10"
set_resistance 0.008 "reg_M0_0_n9"
set_resistance 0.030 "reg_M0_0_n8"
set_resistance 0.020 "reg_M0_0_n7"
set_resistance 0.015 "reg_M0_0_n6"
set_resistance 0.026 "reg_M0_0_n5"
set_resistance 0.022 "reg_M0_0_n4"
set_resistance 0.028 "reg_M0_0_n3"
set_resistance 0.022 "reg_M0_0_n2"
set_resistance 0.011 "reg_M0_0_n1"
set_resistance 0.020 "reg_M1_0_n82"
set_resistance 0.005 "reg_M1_0_n81"
set_resistance 0.015 "reg_M1_0_n80"
set_resistance 0.014 "reg_M1_0_n79"
set_resistance 0.014 "reg_M1_0_n78"
set_resistance 0.023 "reg_M1_0_n77"
set_resistance 0.019 "reg_M1_0_n76"
set_resistance 0.012 "reg_M1_0_n75"
set_resistance 0.021 "reg_M1_0_n74"
set_resistance 0.014 "reg_M1_0_n73"
set_resistance 0.027 "reg_M1_0_n72"
set_resistance 0.013 "reg_M1_0_n71"
set_resistance 0.017 "reg_M1_0_n70"
set_resistance 0.034 "reg_M1_0_n69"
set_resistance 0.027 "reg_M1_0_n68"
set_resistance 0.017 "reg_M1_0_n67"
set_resistance 0.017 "reg_M1_0_n66"
set_resistance 0.030 "reg_M1_0_n65"
set_resistance 0.016 "reg_M1_0_n64"
set_resistance 0.029 "reg_M1_0_n63"
set_resistance 0.029 "reg_M1_0_n62"
set_resistance 0.040 "reg_M1_0_n61"
set_resistance 0.035 "reg_M1_0_n60"
set_resistance 0.019 "reg_M1_0_n59"
set_resistance 0.033 "reg_M1_0_n58"
set_resistance 0.031 "reg_M1_0_n57"
set_resistance 0.014 "reg_M1_0_n56"
set_resistance 0.029 "reg_M1_0_n55"
set_resistance 0.030 "reg_M1_0_n54"
set_resistance 0.030 "reg_M1_0_n53"
set_resistance 0.018 "reg_M1_0_n52"
set_resistance 0.033 "reg_M1_0_n51"
set_resistance 0.029 "reg_M1_0_n50"
set_resistance 0.029 "reg_M1_0_n49"
set_resistance 0.020 "reg_M1_0_n48"
set_resistance 0.013 "reg_M1_0_n47"
set_resistance 0.018 "reg_M1_0_n46"
set_resistance 0.016 "reg_M1_0_n45"
set_resistance 0.026 "reg_M1_0_n44"
set_resistance 0.030 "reg_M2_0_n82"
set_resistance 0.017 "reg_M2_0_n81"
set_resistance 0.021 "reg_M2_0_n80"
set_resistance 0.031 "reg_M2_0_n79"
set_resistance 0.010 "reg_M2_0_n78"
set_resistance 0.009 "reg_M2_0_n77"
set_resistance 0.049 "reg_M2_0_n76"
set_resistance 0.017 "reg_M2_0_n75"
set_resistance 0.011 "reg_M2_0_n74"
set_resistance 0.011 "reg_M2_0_n73"
set_resistance 0.020 "reg_M2_0_n72"
set_resistance 0.005 "reg_M2_0_n71"
set_resistance 0.020 "reg_M2_0_n70"
set_resistance 0.030 "reg_M2_0_n69"
set_resistance 0.039 "reg_M2_0_n68"
set_resistance 0.034 "reg_M2_0_n67"
set_resistance 0.031 "reg_M2_0_n66"
set_resistance 0.034 "reg_M2_0_n65"
set_resistance 0.030 "reg_M2_0_n64"
set_resistance 0.031 "reg_M2_0_n63"
set_resistance 0.034 "reg_M2_0_n62"
set_resistance 0.036 "reg_M2_0_n61"
set_resistance 0.031 "reg_M2_0_n60"
set_resistance 0.034 "reg_M2_0_n59"
set_resistance 0.033 "reg_M2_0_n58"
set_resistance 0.032 "reg_M2_0_n57"
set_resistance 0.016 "reg_M2_0_n56"
set_resistance 0.025 "reg_M2_0_n55"
set_resistance 0.013 "reg_M2_0_n54"
set_resistance 0.017 "reg_M2_0_n53"
set_resistance 0.016 "reg_M2_0_n52"
set_resistance 0.018 "reg_M2_0_n51"
set_resistance 0.017 "reg_M2_0_n50"
set_resistance 0.013 "reg_M2_0_n49"
set_resistance 0.025 "reg_M2_0_n48"
set_resistance 0.016 "reg_M2_0_n47"
set_resistance 0.014 "reg_M2_0_n46"
set_resistance 0.016 "reg_M2_0_n45"
set_resistance 0.016 "reg_M2_0_n44"
set_resistance 0.125 "reg_M3_0_n82"
set_resistance 0.127 "reg_M3_0_n81"
set_resistance 0.138 "reg_M3_0_n80"
set_resistance 0.129 "reg_M3_0_n79"
set_resistance 0.100 "reg_M3_0_n78"
set_resistance 0.123 "reg_M3_0_n77"
set_resistance 0.095 "reg_M3_0_n76"
set_resistance 0.090 "reg_M3_0_n75"
set_resistance 0.099 "reg_M3_0_n74"
set_resistance 0.044 "reg_M3_0_n73"
set_resistance 0.062 "reg_M3_0_n72"
set_resistance 0.084 "reg_M3_0_n71"
set_resistance 0.095 "reg_M3_0_n70"
set_resistance 0.031 "reg_M3_0_n69"
set_resistance 0.030 "reg_M3_0_n68"
set_resistance 0.028 "reg_M3_0_n67"
set_resistance 0.032 "reg_M3_0_n66"
set_resistance 0.038 "reg_M3_0_n65"
set_resistance 0.029 "reg_M3_0_n64"
set_resistance 0.039 "reg_M3_0_n63"
set_resistance 0.034 "reg_M3_0_n62"
set_resistance 0.037 "reg_M3_0_n61"
set_resistance 0.046 "reg_M3_0_n60"
set_resistance 0.029 "reg_M3_0_n59"
set_resistance 0.037 "reg_M3_0_n58"
set_resistance 0.034 "reg_M3_0_n57"
set_resistance 0.018 "reg_M3_0_n56"
set_resistance 0.017 "reg_M3_0_n55"
set_resistance 0.028 "reg_M3_0_n54"
set_resistance 0.014 "reg_M3_0_n53"
set_resistance 0.018 "reg_M3_0_n52"
set_resistance 0.028 "reg_M3_0_n51"
set_resistance 0.030 "reg_M3_0_n50"
set_resistance 0.014 "reg_M3_0_n49"
set_resistance 0.016 "reg_M3_0_n48"
set_resistance 0.027 "reg_M3_0_n47"
set_resistance 0.028 "reg_M3_0_n46"
set_resistance 0.016 "reg_M3_0_n45"
set_resistance 0.014 "reg_M3_0_n44"
set_resistance 0.075 "reg_M4_0_n82"
set_resistance 0.076 "reg_M4_0_n81"
set_resistance 0.083 "reg_M4_0_n80"
set_resistance 0.068 "reg_M4_0_n79"
set_resistance 0.104 "reg_M4_0_n78"
set_resistance 0.061 "reg_M4_0_n77"
set_resistance 0.065 "reg_M4_0_n76"
set_resistance 0.049 "reg_M4_0_n75"
set_resistance 0.042 "reg_M4_0_n74"
set_resistance 0.015 "reg_M4_0_n73"
set_resistance 0.018 "reg_M4_0_n72"
set_resistance 0.020 "reg_M4_0_n71"
set_resistance 0.025 "reg_M4_0_n70"
set_resistance 0.018 "reg_M4_0_n69"
set_resistance 0.031 "reg_M4_0_n68"
set_resistance 0.015 "reg_M4_0_n67"
set_resistance 0.029 "reg_M4_0_n66"
set_resistance 0.018 "reg_M4_0_n65"
set_resistance 0.033 "reg_M4_0_n64"
set_resistance 0.038 "reg_M4_0_n63"
set_resistance 0.015 "reg_M4_0_n62"
set_resistance 0.016 "reg_M4_0_n61"
set_resistance 0.036 "reg_M4_0_n60"
set_resistance 0.033 "reg_M4_0_n59"
set_resistance 0.028 "reg_M4_0_n58"
set_resistance 0.028 "reg_M4_0_n57"
set_resistance 0.028 "reg_M4_0_n56"
set_resistance 0.016 "reg_M4_0_n55"
set_resistance 0.037 "reg_M4_0_n54"
set_resistance 0.028 "reg_M4_0_n53"
set_resistance 0.031 "reg_M4_0_n52"
set_resistance 0.013 "reg_M4_0_n51"
set_resistance 0.014 "reg_M4_0_n50"
set_resistance 0.031 "reg_M4_0_n49"
set_resistance 0.033 "reg_M4_0_n48"
set_resistance 0.027 "reg_M4_0_n47"
set_resistance 0.015 "reg_M4_0_n46"
set_resistance 0.029 "reg_M4_0_n45"
set_resistance 0.028 "reg_M4_0_n44"
set_resistance 0.013 "reg_M5_0_n82"
set_resistance 0.015 "reg_M5_0_n81"
set_resistance 0.017 "reg_M5_0_n80"
set_resistance 0.012 "reg_M5_0_n79"
set_resistance 0.019 "reg_M5_0_n78"
set_resistance 0.009 "reg_M5_0_n77"
set_resistance 0.013 "reg_M5_0_n76"
set_resistance 0.018 "reg_M5_0_n75"
set_resistance 0.013 "reg_M5_0_n74"
set_resistance 0.026 "reg_M5_0_n73"
set_resistance 0.013 "reg_M5_0_n72"
set_resistance 0.009 "reg_M5_0_n71"
set_resistance 0.029 "reg_M5_0_n70"
set_resistance 0.037 "reg_M5_0_n69"
set_resistance 0.029 "reg_M5_0_n68"
set_resistance 0.029 "reg_M5_0_n67"
set_resistance 0.028 "reg_M5_0_n66"
set_resistance 0.017 "reg_M5_0_n65"
set_resistance 0.016 "reg_M5_0_n64"
set_resistance 0.038 "reg_M5_0_n63"
set_resistance 0.018 "reg_M5_0_n62"
set_resistance 0.029 "reg_M5_0_n61"
set_resistance 0.034 "reg_M5_0_n60"
set_resistance 0.018 "reg_M5_0_n59"
set_resistance 0.016 "reg_M5_0_n58"
set_resistance 0.018 "reg_M5_0_n57"
set_resistance 0.024 "reg_M5_0_n56"
set_resistance 0.018 "reg_M5_0_n55"
set_resistance 0.027 "reg_M5_0_n54"
set_resistance 0.029 "reg_M5_0_n53"
set_resistance 0.030 "reg_M5_0_n52"
set_resistance 0.031 "reg_M5_0_n51"
set_resistance 0.032 "reg_M5_0_n50"
set_resistance 0.031 "reg_M5_0_n49"
set_resistance 0.018 "reg_M5_0_n48"
set_resistance 0.014 "reg_M5_0_n47"
set_resistance 0.028 "reg_M5_0_n46"
set_resistance 0.036 "reg_M5_0_n45"
set_resistance 0.031 "reg_M5_0_n44"
set_resistance 0.026 "reg_M6_0_n82"
set_resistance 0.052 "reg_M6_0_n81"
set_resistance 0.055 "reg_M6_0_n80"
set_resistance 0.054 "reg_M6_0_n79"
set_resistance 0.020 "reg_M6_0_n78"
set_resistance 0.020 "reg_M6_0_n77"
set_resistance 0.035 "reg_M6_0_n76"
set_resistance 0.021 "reg_M6_0_n75"
set_resistance 0.020 "reg_M6_0_n74"
set_resistance 0.019 "reg_M6_0_n73"
set_resistance 0.013 "reg_M6_0_n72"
set_resistance 0.014 "reg_M6_0_n71"
set_resistance 0.007 "reg_M6_0_n70"
set_resistance 0.037 "reg_M6_0_n69"
set_resistance 0.029 "reg_M6_0_n68"
set_resistance 0.035 "reg_M6_0_n67"
set_resistance 0.029 "reg_M6_0_n66"
set_resistance 0.036 "reg_M6_0_n65"
set_resistance 0.039 "reg_M6_0_n64"
set_resistance 0.029 "reg_M6_0_n63"
set_resistance 0.039 "reg_M6_0_n62"
set_resistance 0.033 "reg_M6_0_n61"
set_resistance 0.031 "reg_M6_0_n60"
set_resistance 0.016 "reg_M6_0_n59"
set_resistance 0.036 "reg_M6_0_n58"
set_resistance 0.017 "reg_M6_0_n57"
set_resistance 0.026 "reg_M6_0_n56"
set_resistance 0.029 "reg_M6_0_n55"
set_resistance 0.023 "reg_M6_0_n54"
set_resistance 0.028 "reg_M6_0_n53"
set_resistance 0.025 "reg_M6_0_n52"
set_resistance 0.026 "reg_M6_0_n51"
set_resistance 0.028 "reg_M6_0_n50"
set_resistance 0.022 "reg_M6_0_n49"
set_resistance 0.013 "reg_M6_0_n48"
set_resistance 0.017 "reg_M6_0_n47"
set_resistance 0.030 "reg_M6_0_n46"
set_resistance 0.017 "reg_M6_0_n45"
set_resistance 0.030 "reg_M6_0_n44"
set_resistance 0.023 "reg_M7_0_n82"
set_resistance 0.044 "reg_M7_0_n81"
set_resistance 0.041 "reg_M7_0_n80"
set_resistance 0.048 "reg_M7_0_n79"
set_resistance 0.050 "reg_M7_0_n78"
set_resistance 0.017 "reg_M7_0_n77"
set_resistance 0.020 "reg_M7_0_n76"
set_resistance 0.030 "reg_M7_0_n75"
set_resistance 0.011 "reg_M7_0_n74"
set_resistance 0.021 "reg_M7_0_n73"
set_resistance 0.008 "reg_M7_0_n72"
set_resistance 0.024 "reg_M7_0_n71"
set_resistance 0.006 "reg_M7_0_n70"
set_resistance 0.034 "reg_M7_0_n69"
set_resistance 0.033 "reg_M7_0_n68"
set_resistance 0.030 "reg_M7_0_n67"
set_resistance 0.029 "reg_M7_0_n66"
set_resistance 0.017 "reg_M7_0_n65"
set_resistance 0.036 "reg_M7_0_n64"
set_resistance 0.028 "reg_M7_0_n63"
set_resistance 0.035 "reg_M7_0_n62"
set_resistance 0.033 "reg_M7_0_n61"
set_resistance 0.039 "reg_M7_0_n60"
set_resistance 0.034 "reg_M7_0_n59"
set_resistance 0.030 "reg_M7_0_n58"
set_resistance 0.018 "reg_M7_0_n57"
set_resistance 0.015 "reg_M7_0_n56"
set_resistance 0.018 "reg_M7_0_n55"
set_resistance 0.018 "reg_M7_0_n54"
set_resistance 0.029 "reg_M7_0_n53"
set_resistance 0.030 "reg_M7_0_n52"
set_resistance 0.025 "reg_M7_0_n51"
set_resistance 0.028 "reg_M7_0_n50"
set_resistance 0.014 "reg_M7_0_n49"
set_resistance 0.016 "reg_M7_0_n48"
set_resistance 0.028 "reg_M7_0_n47"
set_resistance 0.015 "reg_M7_0_n46"
set_resistance 0.018 "reg_M7_0_n45"
set_resistance 0.031 "reg_M7_0_n44"
set_resistance 0.015 "reg_M8_0_n82"
set_resistance 0.029 "reg_M8_0_n81"
set_resistance 0.050 "reg_M8_0_n80"
set_resistance 0.031 "reg_M8_0_n79"
set_resistance 0.048 "reg_M8_0_n78"
set_resistance 0.040 "reg_M8_0_n77"
set_resistance 0.056 "reg_M8_0_n76"
set_resistance 0.037 "reg_M8_0_n75"
set_resistance 0.016 "reg_M8_0_n74"
set_resistance 0.015 "reg_M8_0_n73"
set_resistance 0.035 "reg_M8_0_n72"
set_resistance 0.058 "reg_M8_0_n71"
set_resistance 0.037 "reg_M8_0_n70"
set_resistance 0.031 "reg_M8_0_n69"
set_resistance 0.030 "reg_M8_0_n68"
set_resistance 0.032 "reg_M8_0_n67"
set_resistance 0.031 "reg_M8_0_n66"
set_resistance 0.027 "reg_M8_0_n65"
set_resistance 0.017 "reg_M8_0_n64"
set_resistance 0.030 "reg_M8_0_n63"
set_resistance 0.037 "reg_M8_0_n62"
set_resistance 0.025 "reg_M8_0_n61"
set_resistance 0.031 "reg_M8_0_n60"
set_resistance 0.030 "reg_M8_0_n59"
set_resistance 0.037 "reg_M8_0_n58"
set_resistance 0.036 "reg_M8_0_n57"
set_resistance 0.021 "reg_M8_0_n56"
set_resistance 0.018 "reg_M8_0_n55"
set_resistance 0.018 "reg_M8_0_n54"
set_resistance 0.016 "reg_M8_0_n53"
set_resistance 0.029 "reg_M8_0_n52"
set_resistance 0.030 "reg_M8_0_n51"
set_resistance 0.017 "reg_M8_0_n50"
set_resistance 0.028 "reg_M8_0_n49"
set_resistance 0.032 "reg_M8_0_n48"
set_resistance 0.018 "reg_M8_0_n47"
set_resistance 0.017 "reg_M8_0_n46"
set_resistance 0.022 "reg_M8_0_n45"
set_resistance 0.023 "reg_M8_0_n44"
set_resistance 0.011 "reg_M0_1_n82"
set_resistance 0.049 "reg_M0_1_n81"
set_resistance 0.020 "reg_M0_1_n80"
set_resistance 0.021 "reg_M0_1_n79"
set_resistance 0.032 "reg_M0_1_n78"
set_resistance 0.144 "reg_M0_1_n77"
set_resistance 0.134 "reg_M0_1_n76"
set_resistance 0.111 "reg_M0_1_n75"
set_resistance 0.126 "reg_M0_1_n74"
set_resistance 0.110 "reg_M0_1_n73"
set_resistance 0.077 "reg_M0_1_n72"
set_resistance 0.041 "reg_M0_1_n71"
set_resistance 0.095 "reg_M0_1_n70"
set_resistance 0.032 "reg_M0_1_n69"
set_resistance 0.029 "reg_M0_1_n68"
set_resistance 0.036 "reg_M0_1_n67"
set_resistance 0.033 "reg_M0_1_n66"
set_resistance 0.030 "reg_M0_1_n65"
set_resistance 0.042 "reg_M0_1_n64"
set_resistance 0.035 "reg_M0_1_n63"
set_resistance 0.041 "reg_M0_1_n62"
set_resistance 0.036 "reg_M0_1_n61"
set_resistance 0.017 "reg_M0_1_n60"
set_resistance 0.037 "reg_M0_1_n59"
set_resistance 0.040 "reg_M0_1_n58"
set_resistance 0.035 "reg_M0_1_n57"
set_resistance 0.017 "reg_M0_1_n56"
set_resistance 0.028 "reg_M0_1_n55"
set_resistance 0.027 "reg_M0_1_n54"
set_resistance 0.017 "reg_M0_1_n53"
set_resistance 0.028 "reg_M0_1_n52"
set_resistance 0.030 "reg_M0_1_n51"
set_resistance 0.014 "reg_M0_1_n50"
set_resistance 0.027 "reg_M0_1_n49"
set_resistance 0.025 "reg_M0_1_n48"
set_resistance 0.030 "reg_M0_1_n47"
set_resistance 0.025 "reg_M0_1_n46"
set_resistance 0.029 "reg_M0_1_n45"
set_resistance 0.015 "reg_M0_1_n44"
set_resistance 0.042 "reg_M1_1_n82"
set_resistance 0.029 "reg_M1_1_n81"
set_resistance 0.053 "reg_M1_1_n80"
set_resistance 0.029 "reg_M1_1_n79"
set_resistance 0.099 "reg_M1_1_n78"
set_resistance 0.104 "reg_M1_1_n77"
set_resistance 0.097 "reg_M1_1_n76"
set_resistance 0.030 "reg_M1_1_n75"
set_resistance 0.019 "reg_M1_1_n74"
set_resistance 0.025 "reg_M1_1_n73"
set_resistance 0.013 "reg_M1_1_n72"
set_resistance 0.019 "reg_M1_1_n71"
set_resistance 0.038 "reg_M1_1_n70"
set_resistance 0.030 "reg_M1_1_n69"
set_resistance 0.036 "reg_M1_1_n68"
set_resistance 0.027 "reg_M1_1_n67"
set_resistance 0.028 "reg_M1_1_n66"
set_resistance 0.030 "reg_M1_1_n65"
set_resistance 0.028 "reg_M1_1_n64"
set_resistance 0.027 "reg_M1_1_n63"
set_resistance 0.032 "reg_M1_1_n62"
set_resistance 0.036 "reg_M1_1_n61"
set_resistance 0.035 "reg_M1_1_n60"
set_resistance 0.032 "reg_M1_1_n59"
set_resistance 0.033 "reg_M1_1_n58"
set_resistance 0.030 "reg_M1_1_n57"
set_resistance 0.026 "reg_M1_1_n56"
set_resistance 0.036 "reg_M1_1_n55"
set_resistance 0.030 "reg_M1_1_n54"
set_resistance 0.030 "reg_M1_1_n53"
set_resistance 0.027 "reg_M1_1_n52"
set_resistance 0.028 "reg_M1_1_n51"
set_resistance 0.029 "reg_M1_1_n50"
set_resistance 0.028 "reg_M1_1_n49"
set_resistance 0.022 "reg_M1_1_n48"
set_resistance 0.034 "reg_M1_1_n47"
set_resistance 0.015 "reg_M1_1_n46"
set_resistance 0.036 "reg_M1_1_n45"
set_resistance 0.017 "reg_M1_1_n44"
set_resistance 0.035 "reg_M2_1_n82"
set_resistance 0.015 "reg_M2_1_n81"
set_resistance 0.046 "reg_M2_1_n80"
set_resistance 0.039 "reg_M2_1_n79"
set_resistance 0.014 "reg_M2_1_n78"
set_resistance 0.017 "reg_M2_1_n77"
set_resistance 0.032 "reg_M2_1_n76"
set_resistance 0.025 "reg_M2_1_n75"
set_resistance 0.050 "reg_M2_1_n74"
set_resistance 0.024 "reg_M2_1_n73"
set_resistance 0.018 "reg_M2_1_n72"
set_resistance 0.020 "reg_M2_1_n71"
set_resistance 0.032 "reg_M2_1_n70"
set_resistance 0.026 "reg_M2_1_n69"
set_resistance 0.033 "reg_M2_1_n68"
set_resistance 0.029 "reg_M2_1_n67"
set_resistance 0.018 "reg_M2_1_n66"
set_resistance 0.029 "reg_M2_1_n65"
set_resistance 0.031 "reg_M2_1_n64"
set_resistance 0.017 "reg_M2_1_n63"
set_resistance 0.030 "reg_M2_1_n62"
set_resistance 0.033 "reg_M2_1_n61"
set_resistance 0.036 "reg_M2_1_n60"
set_resistance 0.029 "reg_M2_1_n59"
set_resistance 0.018 "reg_M2_1_n58"
set_resistance 0.017 "reg_M2_1_n57"
set_resistance 0.033 "reg_M2_1_n56"
set_resistance 0.034 "reg_M2_1_n55"
set_resistance 0.027 "reg_M2_1_n54"
set_resistance 0.029 "reg_M2_1_n53"
set_resistance 0.028 "reg_M2_1_n52"
set_resistance 0.016 "reg_M2_1_n51"
set_resistance 0.030 "reg_M2_1_n50"
set_resistance 0.017 "reg_M2_1_n49"
set_resistance 0.015 "reg_M2_1_n48"
set_resistance 0.015 "reg_M2_1_n47"
set_resistance 0.018 "reg_M2_1_n46"
set_resistance 0.031 "reg_M2_1_n45"
set_resistance 0.029 "reg_M2_1_n44"
set_resistance 0.020 "reg_M3_1_n82"
set_resistance 0.025 "reg_M3_1_n81"
set_resistance 0.019 "reg_M3_1_n80"
set_resistance 0.016 "reg_M3_1_n79"
set_resistance 0.025 "reg_M3_1_n78"
set_resistance 0.012 "reg_M3_1_n77"
set_resistance 0.046 "reg_M3_1_n76"
set_resistance 0.027 "reg_M3_1_n75"
set_resistance 0.036 "reg_M3_1_n74"
set_resistance 0.041 "reg_M3_1_n73"
set_resistance 0.039 "reg_M3_1_n72"
set_resistance 0.057 "reg_M3_1_n71"
set_resistance 0.042 "reg_M3_1_n70"
set_resistance 0.030 "reg_M3_1_n69"
set_resistance 0.018 "reg_M3_1_n68"
set_resistance 0.032 "reg_M3_1_n67"
set_resistance 0.031 "reg_M3_1_n66"
set_resistance 0.038 "reg_M3_1_n65"
set_resistance 0.030 "reg_M3_1_n64"
set_resistance 0.019 "reg_M3_1_n63"
set_resistance 0.034 "reg_M3_1_n62"
set_resistance 0.032 "reg_M3_1_n61"
set_resistance 0.036 "reg_M3_1_n60"
set_resistance 0.035 "reg_M3_1_n59"
set_resistance 0.028 "reg_M3_1_n58"
set_resistance 0.036 "reg_M3_1_n57"
set_resistance 0.026 "reg_M3_1_n56"
set_resistance 0.030 "reg_M3_1_n55"
set_resistance 0.019 "reg_M3_1_n54"
set_resistance 0.017 "reg_M3_1_n53"
set_resistance 0.017 "reg_M3_1_n52"
set_resistance 0.018 "reg_M3_1_n51"
set_resistance 0.029 "reg_M3_1_n50"
set_resistance 0.024 "reg_M3_1_n49"
set_resistance 0.017 "reg_M3_1_n48"
set_resistance 0.017 "reg_M3_1_n47"
set_resistance 0.013 "reg_M3_1_n46"
set_resistance 0.028 "reg_M3_1_n45"
set_resistance 0.026 "reg_M3_1_n44"
set_resistance 0.090 "reg_M4_1_n82"
set_resistance 0.019 "reg_M4_1_n81"
set_resistance 0.049 "reg_M4_1_n80"
set_resistance 0.028 "reg_M4_1_n79"
set_resistance 0.022 "reg_M4_1_n78"
set_resistance 0.026 "reg_M4_1_n77"
set_resistance 0.014 "reg_M4_1_n76"
set_resistance 0.015 "reg_M4_1_n75"
set_resistance 0.014 "reg_M4_1_n74"
set_resistance 0.009 "reg_M4_1_n73"
set_resistance 0.024 "reg_M4_1_n72"
set_resistance 0.013 "reg_M4_1_n71"
set_resistance 0.024 "reg_M4_1_n70"
set_resistance 0.028 "reg_M4_1_n69"
set_resistance 0.018 "reg_M4_1_n68"
set_resistance 0.028 "reg_M4_1_n67"
set_resistance 0.032 "reg_M4_1_n66"
set_resistance 0.028 "reg_M4_1_n65"
set_resistance 0.028 "reg_M4_1_n64"
set_resistance 0.028 "reg_M4_1_n63"
set_resistance 0.020 "reg_M4_1_n62"
set_resistance 0.017 "reg_M4_1_n61"
set_resistance 0.037 "reg_M4_1_n60"
set_resistance 0.033 "reg_M4_1_n59"
set_resistance 0.029 "reg_M4_1_n58"
set_resistance 0.017 "reg_M4_1_n57"
set_resistance 0.029 "reg_M4_1_n56"
set_resistance 0.029 "reg_M4_1_n55"
set_resistance 0.028 "reg_M4_1_n54"
set_resistance 0.014 "reg_M4_1_n53"
set_resistance 0.030 "reg_M4_1_n52"
set_resistance 0.022 "reg_M4_1_n51"
set_resistance 0.028 "reg_M4_1_n50"
set_resistance 0.038 "reg_M4_1_n49"
set_resistance 0.030 "reg_M4_1_n48"
set_resistance 0.016 "reg_M4_1_n47"
set_resistance 0.013 "reg_M4_1_n46"
set_resistance 0.018 "reg_M4_1_n45"
set_resistance 0.032 "reg_M4_1_n44"
set_resistance 0.015 "reg_M5_1_n82"
set_resistance 0.014 "reg_M5_1_n81"
set_resistance 0.013 "reg_M5_1_n80"
set_resistance 0.025 "reg_M5_1_n79"
set_resistance 0.018 "reg_M5_1_n78"
set_resistance 0.022 "reg_M5_1_n77"
set_resistance 0.013 "reg_M5_1_n76"
set_resistance 0.015 "reg_M5_1_n75"
set_resistance 0.016 "reg_M5_1_n74"
set_resistance 0.018 "reg_M5_1_n73"
set_resistance 0.012 "reg_M5_1_n72"
set_resistance 0.014 "reg_M5_1_n71"
set_resistance 0.032 "reg_M5_1_n70"
set_resistance 0.016 "reg_M5_1_n69"
set_resistance 0.035 "reg_M5_1_n68"
set_resistance 0.028 "reg_M5_1_n67"
set_resistance 0.029 "reg_M5_1_n66"
set_resistance 0.028 "reg_M5_1_n65"
set_resistance 0.029 "reg_M5_1_n64"
set_resistance 0.031 "reg_M5_1_n63"
set_resistance 0.031 "reg_M5_1_n62"
set_resistance 0.018 "reg_M5_1_n61"
set_resistance 0.034 "reg_M5_1_n60"
set_resistance 0.030 "reg_M5_1_n59"
set_resistance 0.017 "reg_M5_1_n58"
set_resistance 0.032 "reg_M5_1_n57"
set_resistance 0.031 "reg_M5_1_n56"
set_resistance 0.036 "reg_M5_1_n55"
set_resistance 0.029 "reg_M5_1_n54"
set_resistance 0.018 "reg_M5_1_n53"
set_resistance 0.019 "reg_M5_1_n52"
set_resistance 0.039 "reg_M5_1_n51"
set_resistance 0.016 "reg_M5_1_n50"
set_resistance 0.027 "reg_M5_1_n49"
set_resistance 0.028 "reg_M5_1_n48"
set_resistance 0.014 "reg_M5_1_n47"
set_resistance 0.039 "reg_M5_1_n46"
set_resistance 0.030 "reg_M5_1_n45"
set_resistance 0.016 "reg_M5_1_n44"
set_resistance 0.070 "reg_M6_1_n82"
set_resistance 0.033 "reg_M6_1_n81"
set_resistance 0.041 "reg_M6_1_n80"
set_resistance 0.059 "reg_M6_1_n79"
set_resistance 0.019 "reg_M6_1_n78"
set_resistance 0.035 "reg_M6_1_n77"
set_resistance 0.015 "reg_M6_1_n76"
set_resistance 0.020 "reg_M6_1_n75"
set_resistance 0.018 "reg_M6_1_n74"
set_resistance 0.010 "reg_M6_1_n73"
set_resistance 0.021 "reg_M6_1_n72"
set_resistance 0.028 "reg_M6_1_n71"
set_resistance 0.011 "reg_M6_1_n70"
set_resistance 0.036 "reg_M6_1_n69"
set_resistance 0.018 "reg_M6_1_n68"
set_resistance 0.033 "reg_M6_1_n67"
set_resistance 0.027 "reg_M6_1_n66"
set_resistance 0.032 "reg_M6_1_n65"
set_resistance 0.032 "reg_M6_1_n64"
set_resistance 0.032 "reg_M6_1_n63"
set_resistance 0.031 "reg_M6_1_n62"
set_resistance 0.028 "reg_M6_1_n61"
set_resistance 0.032 "reg_M6_1_n60"
set_resistance 0.029 "reg_M6_1_n59"
set_resistance 0.029 "reg_M6_1_n58"
set_resistance 0.030 "reg_M6_1_n57"
set_resistance 0.017 "reg_M6_1_n56"
set_resistance 0.031 "reg_M6_1_n55"
set_resistance 0.014 "reg_M6_1_n54"
set_resistance 0.034 "reg_M6_1_n53"
set_resistance 0.017 "reg_M6_1_n52"
set_resistance 0.015 "reg_M6_1_n51"
set_resistance 0.027 "reg_M6_1_n50"
set_resistance 0.018 "reg_M6_1_n49"
set_resistance 0.030 "reg_M6_1_n48"
set_resistance 0.016 "reg_M6_1_n47"
set_resistance 0.018 "reg_M6_1_n46"
set_resistance 0.018 "reg_M6_1_n45"
set_resistance 0.016 "reg_M6_1_n44"
set_resistance 0.111 "reg_M7_1_n82"
set_resistance 0.080 "reg_M7_1_n81"
set_resistance 0.085 "reg_M7_1_n80"
set_resistance 0.089 "reg_M7_1_n79"
set_resistance 0.065 "reg_M7_1_n78"
set_resistance 0.015 "reg_M7_1_n77"
set_resistance 0.008 "reg_M7_1_n76"
set_resistance 0.018 "reg_M7_1_n75"
set_resistance 0.022 "reg_M7_1_n74"
set_resistance 0.026 "reg_M7_1_n73"
set_resistance 0.007 "reg_M7_1_n72"
set_resistance 0.009 "reg_M7_1_n71"
set_resistance 0.014 "reg_M7_1_n70"
set_resistance 0.029 "reg_M7_1_n69"
set_resistance 0.031 "reg_M7_1_n68"
set_resistance 0.032 "reg_M7_1_n67"
set_resistance 0.032 "reg_M7_1_n66"
set_resistance 0.037 "reg_M7_1_n65"
set_resistance 0.032 "reg_M7_1_n64"
set_resistance 0.018 "reg_M7_1_n63"
set_resistance 0.032 "reg_M7_1_n62"
set_resistance 0.030 "reg_M7_1_n61"
set_resistance 0.028 "reg_M7_1_n60"
set_resistance 0.029 "reg_M7_1_n59"
set_resistance 0.034 "reg_M7_1_n58"
set_resistance 0.036 "reg_M7_1_n57"
set_resistance 0.029 "reg_M7_1_n56"
set_resistance 0.026 "reg_M7_1_n55"
set_resistance 0.035 "reg_M7_1_n54"
set_resistance 0.040 "reg_M7_1_n53"
set_resistance 0.021 "reg_M7_1_n52"
set_resistance 0.017 "reg_M7_1_n51"
set_resistance 0.030 "reg_M7_1_n50"
set_resistance 0.016 "reg_M7_1_n49"
set_resistance 0.016 "reg_M7_1_n48"
set_resistance 0.030 "reg_M7_1_n47"
set_resistance 0.029 "reg_M7_1_n46"
set_resistance 0.014 "reg_M7_1_n45"
set_resistance 0.027 "reg_M7_1_n44"
set_resistance 0.014 "reg_M8_1_n82"
set_resistance 0.034 "reg_M8_1_n81"
set_resistance 0.020 "reg_M8_1_n80"
set_resistance 0.034 "reg_M8_1_n79"
set_resistance 0.042 "reg_M8_1_n78"
set_resistance 0.015 "reg_M8_1_n77"
set_resistance 0.015 "reg_M8_1_n76"
set_resistance 0.025 "reg_M8_1_n75"
set_resistance 0.014 "reg_M8_1_n74"
set_resistance 0.020 "reg_M8_1_n73"
set_resistance 0.021 "reg_M8_1_n72"
set_resistance 0.019 "reg_M8_1_n71"
set_resistance 0.026 "reg_M8_1_n70"
set_resistance 0.031 "reg_M8_1_n69"
set_resistance 0.029 "reg_M8_1_n68"
set_resistance 0.029 "reg_M8_1_n67"
set_resistance 0.036 "reg_M8_1_n66"
set_resistance 0.032 "reg_M8_1_n65"
set_resistance 0.017 "reg_M8_1_n64"
set_resistance 0.030 "reg_M8_1_n63"
set_resistance 0.032 "reg_M8_1_n62"
set_resistance 0.017 "reg_M8_1_n61"
set_resistance 0.018 "reg_M8_1_n60"
set_resistance 0.031 "reg_M8_1_n59"
set_resistance 0.030 "reg_M8_1_n58"
set_resistance 0.030 "reg_M8_1_n57"
set_resistance 0.029 "reg_M8_1_n56"
set_resistance 0.018 "reg_M8_1_n55"
set_resistance 0.028 "reg_M8_1_n54"
set_resistance 0.022 "reg_M8_1_n53"
set_resistance 0.016 "reg_M8_1_n52"
set_resistance 0.030 "reg_M8_1_n51"
set_resistance 0.017 "reg_M8_1_n50"
set_resistance 0.017 "reg_M8_1_n49"
set_resistance 0.029 "reg_M8_1_n48"
set_resistance 0.028 "reg_M8_1_n47"
set_resistance 0.017 "reg_M8_1_n46"
set_resistance 0.027 "reg_M8_1_n45"
set_resistance 0.017 "reg_M8_1_n44"
set_resistance 0.034 "reg_M0_2_n82"
set_resistance 0.023 "reg_M0_2_n81"
set_resistance 0.028 "reg_M0_2_n80"
set_resistance 0.027 "reg_M0_2_n79"
set_resistance 0.029 "reg_M0_2_n78"
set_resistance 0.015 "reg_M0_2_n77"
set_resistance 0.013 "reg_M0_2_n76"
set_resistance 0.040 "reg_M0_2_n75"
set_resistance 0.039 "reg_M0_2_n74"
set_resistance 0.045 "reg_M0_2_n73"
set_resistance 0.023 "reg_M0_2_n72"
set_resistance 0.027 "reg_M0_2_n71"
set_resistance 0.038 "reg_M0_2_n70"
set_resistance 0.028 "reg_M0_2_n69"
set_resistance 0.036 "reg_M0_2_n68"
set_resistance 0.034 "reg_M0_2_n67"
set_resistance 0.028 "reg_M0_2_n66"
set_resistance 0.034 "reg_M0_2_n65"
set_resistance 0.018 "reg_M0_2_n64"
set_resistance 0.031 "reg_M0_2_n63"
set_resistance 0.031 "reg_M0_2_n62"
set_resistance 0.029 "reg_M0_2_n61"
set_resistance 0.038 "reg_M0_2_n60"
set_resistance 0.035 "reg_M0_2_n59"
set_resistance 0.017 "reg_M0_2_n58"
set_resistance 0.018 "reg_M0_2_n57"
set_resistance 0.028 "reg_M0_2_n56"
set_resistance 0.014 "reg_M0_2_n55"
set_resistance 0.015 "reg_M0_2_n54"
set_resistance 0.030 "reg_M0_2_n53"
set_resistance 0.013 "reg_M0_2_n52"
set_resistance 0.031 "reg_M0_2_n51"
set_resistance 0.017 "reg_M0_2_n50"
set_resistance 0.017 "reg_M0_2_n49"
set_resistance 0.029 "reg_M0_2_n48"
set_resistance 0.022 "reg_M0_2_n47"
set_resistance 0.014 "reg_M0_2_n46"
set_resistance 0.034 "reg_M0_2_n45"
set_resistance 0.029 "reg_M0_2_n44"
set_resistance 0.009 "reg_M1_2_n82"
set_resistance 0.017 "reg_M1_2_n81"
set_resistance 0.018 "reg_M1_2_n80"
set_resistance 0.011 "reg_M1_2_n79"
set_resistance 0.019 "reg_M1_2_n78"
set_resistance 0.009 "reg_M1_2_n77"
set_resistance 0.009 "reg_M1_2_n76"
set_resistance 0.009 "reg_M1_2_n75"
set_resistance 0.017 "reg_M1_2_n74"
set_resistance 0.019 "reg_M1_2_n73"
set_resistance 0.021 "reg_M1_2_n72"
set_resistance 0.020 "reg_M1_2_n71"
set_resistance 0.021 "reg_M1_2_n70"
set_resistance 0.031 "reg_M1_2_n69"
set_resistance 0.033 "reg_M1_2_n68"
set_resistance 0.028 "reg_M1_2_n67"
set_resistance 0.029 "reg_M1_2_n66"
set_resistance 0.034 "reg_M1_2_n65"
set_resistance 0.036 "reg_M1_2_n64"
set_resistance 0.034 "reg_M1_2_n63"
set_resistance 0.024 "reg_M1_2_n62"
set_resistance 0.025 "reg_M1_2_n61"
set_resistance 0.033 "reg_M1_2_n60"
set_resistance 0.029 "reg_M1_2_n59"
set_resistance 0.029 "reg_M1_2_n58"
set_resistance 0.030 "reg_M1_2_n57"
set_resistance 0.017 "reg_M1_2_n56"
set_resistance 0.015 "reg_M1_2_n55"
set_resistance 0.028 "reg_M1_2_n54"
set_resistance 0.029 "reg_M1_2_n53"
set_resistance 0.013 "reg_M1_2_n52"
set_resistance 0.015 "reg_M1_2_n51"
set_resistance 0.013 "reg_M1_2_n50"
set_resistance 0.033 "reg_M1_2_n49"
set_resistance 0.035 "reg_M1_2_n48"
set_resistance 0.013 "reg_M1_2_n47"
set_resistance 0.028 "reg_M1_2_n46"
set_resistance 0.030 "reg_M1_2_n45"
set_resistance 0.018 "reg_M1_2_n44"
set_resistance 0.022 "reg_M2_2_n82"
set_resistance 0.051 "reg_M2_2_n81"
set_resistance 0.017 "reg_M2_2_n80"
set_resistance 0.014 "reg_M2_2_n79"
set_resistance 0.016 "reg_M2_2_n78"
set_resistance 0.014 "reg_M2_2_n77"
set_resistance 0.010 "reg_M2_2_n76"
set_resistance 0.019 "reg_M2_2_n75"
set_resistance 0.018 "reg_M2_2_n74"
set_resistance 0.021 "reg_M2_2_n73"
set_resistance 0.020 "reg_M2_2_n72"
set_resistance 0.014 "reg_M2_2_n71"
set_resistance 0.027 "reg_M2_2_n70"
set_resistance 0.029 "reg_M2_2_n69"
set_resistance 0.024 "reg_M2_2_n68"
set_resistance 0.035 "reg_M2_2_n67"
set_resistance 0.031 "reg_M2_2_n66"
set_resistance 0.029 "reg_M2_2_n65"
set_resistance 0.029 "reg_M2_2_n64"
set_resistance 0.017 "reg_M2_2_n63"
set_resistance 0.032 "reg_M2_2_n62"
set_resistance 0.028 "reg_M2_2_n61"
set_resistance 0.029 "reg_M2_2_n60"
set_resistance 0.028 "reg_M2_2_n59"
set_resistance 0.030 "reg_M2_2_n58"
set_resistance 0.017 "reg_M2_2_n57"
set_resistance 0.028 "reg_M2_2_n56"
set_resistance 0.034 "reg_M2_2_n55"
set_resistance 0.022 "reg_M2_2_n54"
set_resistance 0.026 "reg_M2_2_n53"
set_resistance 0.018 "reg_M2_2_n52"
set_resistance 0.028 "reg_M2_2_n51"
set_resistance 0.030 "reg_M2_2_n50"
set_resistance 0.028 "reg_M2_2_n49"
set_resistance 0.028 "reg_M2_2_n48"
set_resistance 0.030 "reg_M2_2_n47"
set_resistance 0.029 "reg_M2_2_n46"
set_resistance 0.017 "reg_M2_2_n45"
set_resistance 0.030 "reg_M2_2_n44"
set_resistance 0.010 "reg_M3_2_n82"
set_resistance 0.040 "reg_M3_2_n81"
set_resistance 0.024 "reg_M3_2_n80"
set_resistance 0.027 "reg_M3_2_n79"
set_resistance 0.015 "reg_M3_2_n78"
set_resistance 0.017 "reg_M3_2_n77"
set_resistance 0.048 "reg_M3_2_n76"
set_resistance 0.031 "reg_M3_2_n75"
set_resistance 0.156 "reg_M3_2_n74"
set_resistance 0.221 "reg_M3_2_n73"
set_resistance 0.211 "reg_M3_2_n72"
set_resistance 0.210 "reg_M3_2_n71"
set_resistance 0.022 "reg_M3_2_n70"
set_resistance 0.041 "reg_M3_2_n69"
set_resistance 0.045 "reg_M3_2_n68"
set_resistance 0.036 "reg_M3_2_n67"
set_resistance 0.030 "reg_M3_2_n66"
set_resistance 0.031 "reg_M3_2_n65"
set_resistance 0.030 "reg_M3_2_n64"
set_resistance 0.028 "reg_M3_2_n63"
set_resistance 0.028 "reg_M3_2_n62"
set_resistance 0.030 "reg_M3_2_n61"
set_resistance 0.033 "reg_M3_2_n60"
set_resistance 0.041 "reg_M3_2_n59"
set_resistance 0.032 "reg_M3_2_n58"
set_resistance 0.031 "reg_M3_2_n57"
set_resistance 0.033 "reg_M3_2_n56"
set_resistance 0.033 "reg_M3_2_n55"
set_resistance 0.017 "reg_M3_2_n54"
set_resistance 0.016 "reg_M3_2_n53"
set_resistance 0.016 "reg_M3_2_n52"
set_resistance 0.018 "reg_M3_2_n51"
set_resistance 0.028 "reg_M3_2_n50"
set_resistance 0.028 "reg_M3_2_n49"
set_resistance 0.016 "reg_M3_2_n48"
set_resistance 0.015 "reg_M3_2_n47"
set_resistance 0.029 "reg_M3_2_n46"
set_resistance 0.016 "reg_M3_2_n45"
set_resistance 0.028 "reg_M3_2_n44"
set_resistance 0.018 "reg_M4_2_n82"
set_resistance 0.017 "reg_M4_2_n81"
set_resistance 0.010 "reg_M4_2_n80"
set_resistance 0.018 "reg_M4_2_n79"
set_resistance 0.018 "reg_M4_2_n78"
set_resistance 0.025 "reg_M4_2_n77"
set_resistance 0.014 "reg_M4_2_n76"
set_resistance 0.020 "reg_M4_2_n75"
set_resistance 0.021 "reg_M4_2_n74"
set_resistance 0.026 "reg_M4_2_n73"
set_resistance 0.012 "reg_M4_2_n72"
set_resistance 0.018 "reg_M4_2_n71"
set_resistance 0.013 "reg_M4_2_n70"
set_resistance 0.035 "reg_M4_2_n69"
set_resistance 0.029 "reg_M4_2_n68"
set_resistance 0.029 "reg_M4_2_n67"
set_resistance 0.035 "reg_M4_2_n66"
set_resistance 0.028 "reg_M4_2_n65"
set_resistance 0.029 "reg_M4_2_n64"
set_resistance 0.026 "reg_M4_2_n63"
set_resistance 0.014 "reg_M4_2_n62"
set_resistance 0.016 "reg_M4_2_n61"
set_resistance 0.034 "reg_M4_2_n60"
set_resistance 0.029 "reg_M4_2_n59"
set_resistance 0.015 "reg_M4_2_n58"
set_resistance 0.029 "reg_M4_2_n57"
set_resistance 0.014 "reg_M4_2_n56"
set_resistance 0.028 "reg_M4_2_n55"
set_resistance 0.018 "reg_M4_2_n54"
set_resistance 0.020 "reg_M4_2_n53"
set_resistance 0.019 "reg_M4_2_n52"
set_resistance 0.027 "reg_M4_2_n51"
set_resistance 0.038 "reg_M4_2_n50"
set_resistance 0.032 "reg_M4_2_n49"
set_resistance 0.031 "reg_M4_2_n48"
set_resistance 0.015 "reg_M4_2_n47"
set_resistance 0.018 "reg_M4_2_n46"
set_resistance 0.034 "reg_M4_2_n45"
set_resistance 0.029 "reg_M4_2_n44"
set_resistance 0.040 "reg_M5_2_n82"
set_resistance 0.048 "reg_M5_2_n81"
set_resistance 0.065 "reg_M5_2_n80"
set_resistance 0.062 "reg_M5_2_n79"
set_resistance 0.020 "reg_M5_2_n78"
set_resistance 0.019 "reg_M5_2_n77"
set_resistance 0.069 "reg_M5_2_n76"
set_resistance 0.046 "reg_M5_2_n75"
set_resistance 0.014 "reg_M5_2_n74"
set_resistance 0.028 "reg_M5_2_n73"
set_resistance 0.033 "reg_M5_2_n72"
set_resistance 0.027 "reg_M5_2_n71"
set_resistance 0.035 "reg_M5_2_n70"
set_resistance 0.033 "reg_M5_2_n69"
set_resistance 0.032 "reg_M5_2_n68"
set_resistance 0.029 "reg_M5_2_n67"
set_resistance 0.030 "reg_M5_2_n66"
set_resistance 0.030 "reg_M5_2_n65"
set_resistance 0.030 "reg_M5_2_n64"
set_resistance 0.030 "reg_M5_2_n63"
set_resistance 0.017 "reg_M5_2_n62"
set_resistance 0.030 "reg_M5_2_n61"
set_resistance 0.032 "reg_M5_2_n60"
set_resistance 0.026 "reg_M5_2_n59"
set_resistance 0.031 "reg_M5_2_n58"
set_resistance 0.035 "reg_M5_2_n57"
set_resistance 0.016 "reg_M5_2_n56"
set_resistance 0.017 "reg_M5_2_n55"
set_resistance 0.029 "reg_M5_2_n54"
set_resistance 0.016 "reg_M5_2_n53"
set_resistance 0.018 "reg_M5_2_n52"
set_resistance 0.017 "reg_M5_2_n51"
set_resistance 0.018 "reg_M5_2_n50"
set_resistance 0.030 "reg_M5_2_n49"
set_resistance 0.016 "reg_M5_2_n48"
set_resistance 0.015 "reg_M5_2_n47"
set_resistance 0.035 "reg_M5_2_n46"
set_resistance 0.016 "reg_M5_2_n45"
set_resistance 0.015 "reg_M5_2_n44"
set_resistance 0.096 "reg_M6_2_n82"
set_resistance 0.033 "reg_M6_2_n81"
set_resistance 0.072 "reg_M6_2_n80"
set_resistance 0.034 "reg_M6_2_n79"
set_resistance 0.085 "reg_M6_2_n78"
set_resistance 0.043 "reg_M6_2_n77"
set_resistance 0.125 "reg_M6_2_n76"
set_resistance 0.125 "reg_M6_2_n75"
set_resistance 0.053 "reg_M6_2_n74"
set_resistance 0.101 "reg_M6_2_n73"
set_resistance 0.147 "reg_M6_2_n72"
set_resistance 0.021 "reg_M6_2_n71"
set_resistance 0.037 "reg_M6_2_n70"
set_resistance 0.034 "reg_M6_2_n69"
set_resistance 0.036 "reg_M6_2_n68"
set_resistance 0.038 "reg_M6_2_n67"
set_resistance 0.041 "reg_M6_2_n66"
set_resistance 0.035 "reg_M6_2_n65"
set_resistance 0.030 "reg_M6_2_n64"
set_resistance 0.036 "reg_M6_2_n63"
set_resistance 0.028 "reg_M6_2_n62"
set_resistance 0.035 "reg_M6_2_n61"
set_resistance 0.029 "reg_M6_2_n60"
set_resistance 0.030 "reg_M6_2_n59"
set_resistance 0.031 "reg_M6_2_n58"
set_resistance 0.030 "reg_M6_2_n57"
set_resistance 0.015 "reg_M6_2_n56"
set_resistance 0.016 "reg_M6_2_n55"
set_resistance 0.018 "reg_M6_2_n54"
set_resistance 0.020 "reg_M6_2_n53"
set_resistance 0.016 "reg_M6_2_n52"
set_resistance 0.016 "reg_M6_2_n51"
set_resistance 0.021 "reg_M6_2_n50"
set_resistance 0.028 "reg_M6_2_n49"
set_resistance 0.013 "reg_M6_2_n48"
set_resistance 0.029 "reg_M6_2_n47"
set_resistance 0.017 "reg_M6_2_n46"
set_resistance 0.026 "reg_M6_2_n45"
set_resistance 0.016 "reg_M6_2_n44"
set_resistance 0.025 "reg_M7_2_n82"
set_resistance 0.011 "reg_M7_2_n81"
set_resistance 0.020 "reg_M7_2_n80"
set_resistance 0.018 "reg_M7_2_n79"
set_resistance 0.015 "reg_M7_2_n78"
set_resistance 0.014 "reg_M7_2_n77"
set_resistance 0.019 "reg_M7_2_n76"
set_resistance 0.027 "reg_M7_2_n75"
set_resistance 0.019 "reg_M7_2_n74"
set_resistance 0.016 "reg_M7_2_n73"
set_resistance 0.018 "reg_M7_2_n72"
set_resistance 0.021 "reg_M7_2_n71"
set_resistance 0.021 "reg_M7_2_n70"
set_resistance 0.039 "reg_M7_2_n69"
set_resistance 0.035 "reg_M7_2_n68"
set_resistance 0.017 "reg_M7_2_n67"
set_resistance 0.029 "reg_M7_2_n66"
set_resistance 0.030 "reg_M7_2_n65"
set_resistance 0.036 "reg_M7_2_n64"
set_resistance 0.034 "reg_M7_2_n63"
set_resistance 0.033 "reg_M7_2_n62"
set_resistance 0.035 "reg_M7_2_n61"
set_resistance 0.030 "reg_M7_2_n60"
set_resistance 0.032 "reg_M7_2_n59"
set_resistance 0.028 "reg_M7_2_n58"
set_resistance 0.028 "reg_M7_2_n57"
set_resistance 0.019 "reg_M7_2_n56"
set_resistance 0.022 "reg_M7_2_n55"
set_resistance 0.035 "reg_M7_2_n54"
set_resistance 0.028 "reg_M7_2_n53"
set_resistance 0.017 "reg_M7_2_n52"
set_resistance 0.017 "reg_M7_2_n51"
set_resistance 0.035 "reg_M7_2_n50"
set_resistance 0.016 "reg_M7_2_n49"
set_resistance 0.016 "reg_M7_2_n48"
set_resistance 0.026 "reg_M7_2_n47"
set_resistance 0.028 "reg_M7_2_n46"
set_resistance 0.019 "reg_M7_2_n45"
set_resistance 0.029 "reg_M7_2_n44"
set_resistance 0.025 "reg_M8_2_n82"
set_resistance 0.043 "reg_M8_2_n81"
set_resistance 0.020 "reg_M8_2_n80"
set_resistance 0.031 "reg_M8_2_n79"
set_resistance 0.016 "reg_M8_2_n78"
set_resistance 0.013 "reg_M8_2_n77"
set_resistance 0.016 "reg_M8_2_n76"
set_resistance 0.015 "reg_M8_2_n75"
set_resistance 0.040 "reg_M8_2_n74"
set_resistance 0.021 "reg_M8_2_n73"
set_resistance 0.023 "reg_M8_2_n72"
set_resistance 0.019 "reg_M8_2_n71"
set_resistance 0.050 "reg_M8_2_n70"
set_resistance 0.017 "reg_M8_2_n69"
set_resistance 0.031 "reg_M8_2_n68"
set_resistance 0.029 "reg_M8_2_n67"
set_resistance 0.028 "reg_M8_2_n66"
set_resistance 0.031 "reg_M8_2_n65"
set_resistance 0.036 "reg_M8_2_n64"
set_resistance 0.036 "reg_M8_2_n63"
set_resistance 0.036 "reg_M8_2_n62"
set_resistance 0.017 "reg_M8_2_n61"
set_resistance 0.030 "reg_M8_2_n60"
set_resistance 0.018 "reg_M8_2_n59"
set_resistance 0.032 "reg_M8_2_n58"
set_resistance 0.016 "reg_M8_2_n57"
set_resistance 0.029 "reg_M8_2_n56"
set_resistance 0.015 "reg_M8_2_n55"
set_resistance 0.028 "reg_M8_2_n54"
set_resistance 0.029 "reg_M8_2_n53"
set_resistance 0.018 "reg_M8_2_n52"
set_resistance 0.025 "reg_M8_2_n51"
set_resistance 0.024 "reg_M8_2_n50"
set_resistance 0.024 "reg_M8_2_n49"
set_resistance 0.030 "reg_M8_2_n48"
set_resistance 0.018 "reg_M8_2_n47"
set_resistance 0.029 "reg_M8_2_n46"
set_resistance 0.017 "reg_M8_2_n45"
set_resistance 0.031 "reg_M8_2_n44"
set_resistance 0.095 "reg_S1_0_n82"
set_resistance 0.096 "reg_S1_0_n81"
set_resistance 0.108 "reg_S1_0_n80"
set_resistance 0.097 "reg_S1_0_n79"
set_resistance 0.121 "reg_S1_0_n78"
set_resistance 0.105 "reg_S1_0_n77"
set_resistance 0.132 "reg_S1_0_n76"
set_resistance 0.132 "reg_S1_0_n75"
set_resistance 0.137 "reg_S1_0_n74"
set_resistance 0.055 "reg_S1_0_n73"
set_resistance 0.035 "reg_S1_0_n72"
set_resistance 0.018 "reg_S1_0_n71"
set_resistance 0.044 "reg_S1_0_n70"
set_resistance 0.030 "reg_S1_0_n69"
set_resistance 0.033 "reg_S1_0_n68"
set_resistance 0.024 "reg_S1_0_n67"
set_resistance 0.033 "reg_S1_0_n66"
set_resistance 0.019 "reg_S1_0_n65"
set_resistance 0.017 "reg_S1_0_n64"
set_resistance 0.038 "reg_S1_0_n63"
set_resistance 0.037 "reg_S1_0_n62"
set_resistance 0.031 "reg_S1_0_n61"
set_resistance 0.030 "reg_S1_0_n60"
set_resistance 0.035 "reg_S1_0_n59"
set_resistance 0.038 "reg_S1_0_n58"
set_resistance 0.036 "reg_S1_0_n57"
set_resistance 0.027 "reg_S1_0_n56"
set_resistance 0.015 "reg_S1_0_n55"
set_resistance 0.033 "reg_S1_0_n54"
set_resistance 0.015 "reg_S1_0_n53"
set_resistance 0.029 "reg_S1_0_n52"
set_resistance 0.030 "reg_S1_0_n51"
set_resistance 0.027 "reg_S1_0_n50"
set_resistance 0.016 "reg_S1_0_n49"
set_resistance 0.016 "reg_S1_0_n48"
set_resistance 0.016 "reg_S1_0_n47"
set_resistance 0.016 "reg_S1_0_n46"
set_resistance 0.027 "reg_S1_0_n45"
set_resistance 0.017 "reg_S1_0_n44"
set_resistance 0.041 "reg_S2_0_n82"
set_resistance 0.019 "reg_S2_0_n81"
set_resistance 0.016 "reg_S2_0_n80"
set_resistance 0.046 "reg_S2_0_n79"
set_resistance 0.047 "reg_S2_0_n78"
set_resistance 0.039 "reg_S2_0_n77"
set_resistance 0.043 "reg_S2_0_n76"
set_resistance 0.020 "reg_S2_0_n75"
set_resistance 0.050 "reg_S2_0_n74"
set_resistance 0.031 "reg_S2_0_n73"
set_resistance 0.062 "reg_S2_0_n72"
set_resistance 0.053 "reg_S2_0_n71"
set_resistance 0.074 "reg_S2_0_n70"
set_resistance 0.036 "reg_S2_0_n69"
set_resistance 0.029 "reg_S2_0_n68"
set_resistance 0.017 "reg_S2_0_n67"
set_resistance 0.033 "reg_S2_0_n66"
set_resistance 0.018 "reg_S2_0_n65"
set_resistance 0.039 "reg_S2_0_n64"
set_resistance 0.037 "reg_S2_0_n63"
set_resistance 0.029 "reg_S2_0_n62"
set_resistance 0.029 "reg_S2_0_n61"
set_resistance 0.039 "reg_S2_0_n60"
set_resistance 0.031 "reg_S2_0_n59"
set_resistance 0.038 "reg_S2_0_n58"
set_resistance 0.037 "reg_S2_0_n57"
set_resistance 0.017 "reg_S2_0_n56"
set_resistance 0.028 "reg_S2_0_n55"
set_resistance 0.030 "reg_S2_0_n54"
set_resistance 0.017 "reg_S2_0_n53"
set_resistance 0.030 "reg_S2_0_n52"
set_resistance 0.027 "reg_S2_0_n51"
set_resistance 0.025 "reg_S2_0_n50"
set_resistance 0.029 "reg_S2_0_n49"
set_resistance 0.028 "reg_S2_0_n48"
set_resistance 0.028 "reg_S2_0_n47"
set_resistance 0.016 "reg_S2_0_n46"
set_resistance 0.027 "reg_S2_0_n45"
set_resistance 0.025 "reg_S2_0_n44"
set_resistance 0.065 "reg_S3_0_n82"
set_resistance 0.043 "reg_S3_0_n81"
set_resistance 0.017 "reg_S3_0_n80"
set_resistance 0.053 "reg_S3_0_n79"
set_resistance 0.079 "reg_S3_0_n78"
set_resistance 0.066 "reg_S3_0_n77"
set_resistance 0.051 "reg_S3_0_n76"
set_resistance 0.027 "reg_S3_0_n75"
set_resistance 0.049 "reg_S3_0_n74"
set_resistance 0.033 "reg_S3_0_n73"
set_resistance 0.029 "reg_S3_0_n72"
set_resistance 0.046 "reg_S3_0_n71"
set_resistance 0.047 "reg_S3_0_n70"
set_resistance 0.031 "reg_S3_0_n69"
set_resistance 0.030 "reg_S3_0_n68"
set_resistance 0.036 "reg_S3_0_n67"
set_resistance 0.036 "reg_S3_0_n66"
set_resistance 0.041 "reg_S3_0_n65"
set_resistance 0.018 "reg_S3_0_n64"
set_resistance 0.041 "reg_S3_0_n63"
set_resistance 0.030 "reg_S3_0_n62"
set_resistance 0.036 "reg_S3_0_n61"
set_resistance 0.038 "reg_S3_0_n60"
set_resistance 0.031 "reg_S3_0_n59"
set_resistance 0.031 "reg_S3_0_n58"
set_resistance 0.034 "reg_S3_0_n57"
set_resistance 0.016 "reg_S3_0_n56"
set_resistance 0.018 "reg_S3_0_n55"
set_resistance 0.026 "reg_S3_0_n54"
set_resistance 0.025 "reg_S3_0_n53"
set_resistance 0.027 "reg_S3_0_n52"
set_resistance 0.030 "reg_S3_0_n51"
set_resistance 0.028 "reg_S3_0_n50"
set_resistance 0.018 "reg_S3_0_n49"
set_resistance 0.015 "reg_S3_0_n48"
set_resistance 0.015 "reg_S3_0_n47"
set_resistance 0.027 "reg_S3_0_n46"
set_resistance 0.018 "reg_S3_0_n45"
set_resistance 0.013 "reg_S3_0_n44"
set_resistance 0.013 "reg_S4_0_n82"
set_resistance 0.017 "reg_S4_0_n81"
set_resistance 0.026 "reg_S4_0_n80"
set_resistance 0.018 "reg_S4_0_n79"
set_resistance 0.019 "reg_S4_0_n78"
set_resistance 0.031 "reg_S4_0_n77"
set_resistance 0.036 "reg_S4_0_n76"
set_resistance 0.013 "reg_S4_0_n75"
set_resistance 0.024 "reg_S4_0_n74"
set_resistance 0.013 "reg_S4_0_n73"
set_resistance 0.075 "reg_S4_0_n72"
set_resistance 0.087 "reg_S4_0_n71"
set_resistance 0.056 "reg_S4_0_n70"
set_resistance 0.016 "reg_S4_0_n69"
set_resistance 0.028 "reg_S4_0_n68"
set_resistance 0.029 "reg_S4_0_n67"
set_resistance 0.017 "reg_S4_0_n66"
set_resistance 0.034 "reg_S4_0_n65"
set_resistance 0.030 "reg_S4_0_n64"
set_resistance 0.028 "reg_S4_0_n63"
set_resistance 0.028 "reg_S4_0_n62"
set_resistance 0.032 "reg_S4_0_n61"
set_resistance 0.035 "reg_S4_0_n60"
set_resistance 0.015 "reg_S4_0_n59"
set_resistance 0.028 "reg_S4_0_n58"
set_resistance 0.029 "reg_S4_0_n57"
set_resistance 0.031 "reg_S4_0_n56"
set_resistance 0.019 "reg_S4_0_n55"
set_resistance 0.028 "reg_S4_0_n54"
set_resistance 0.029 "reg_S4_0_n53"
set_resistance 0.026 "reg_S4_0_n52"
set_resistance 0.017 "reg_S4_0_n51"
set_resistance 0.028 "reg_S4_0_n50"
set_resistance 0.032 "reg_S4_0_n49"
set_resistance 0.015 "reg_S4_0_n48"
set_resistance 0.015 "reg_S4_0_n47"
set_resistance 0.032 "reg_S4_0_n46"
set_resistance 0.040 "reg_S4_0_n45"
set_resistance 0.028 "reg_S4_0_n44"
set_resistance 0.011 "reg_M8_0_r2_n82"
set_resistance 0.015 "reg_M8_0_r2_n81"
set_resistance 0.017 "reg_M8_0_r2_n80"
set_resistance 0.022 "reg_M8_0_r2_n79"
set_resistance 0.024 "reg_M8_0_r2_n78"
set_resistance 0.037 "reg_M8_0_r2_n77"
set_resistance 0.020 "reg_M8_0_r2_n76"
set_resistance 0.018 "reg_M8_0_r2_n75"
set_resistance 0.017 "reg_M8_0_r2_n74"
set_resistance 0.014 "reg_M8_0_r2_n73"
set_resistance 0.013 "reg_M8_0_r2_n72"
set_resistance 0.014 "reg_M8_0_r2_n71"
set_resistance 0.015 "reg_M8_0_r2_n70"
set_resistance 0.017 "reg_M8_0_r2_n69"
set_resistance 0.028 "reg_M8_0_r2_n68"
set_resistance 0.029 "reg_M8_0_r2_n67"
set_resistance 0.029 "reg_M8_0_r2_n66"
set_resistance 0.034 "reg_M8_0_r2_n65"
set_resistance 0.034 "reg_M8_0_r2_n64"
set_resistance 0.032 "reg_M8_0_r2_n63"
set_resistance 0.029 "reg_M8_0_r2_n62"
set_resistance 0.030 "reg_M8_0_r2_n61"
set_resistance 0.022 "reg_M8_0_r2_n60"
set_resistance 0.035 "reg_M8_0_r2_n59"
set_resistance 0.029 "reg_M8_0_r2_n58"
set_resistance 0.028 "reg_M8_0_r2_n57"
set_resistance 0.032 "reg_M8_0_r2_n56"
set_resistance 0.030 "reg_M8_0_r2_n55"
set_resistance 0.028 "reg_M8_0_r2_n54"
set_resistance 0.018 "reg_M8_0_r2_n53"
set_resistance 0.023 "reg_M8_0_r2_n52"
set_resistance 0.015 "reg_M8_0_r2_n51"
set_resistance 0.015 "reg_M8_0_r2_n50"
set_resistance 0.027 "reg_M8_0_r2_n49"
set_resistance 0.016 "reg_M8_0_r2_n48"
set_resistance 0.035 "reg_M8_0_r2_n47"
set_resistance 0.022 "reg_M8_0_r2_n46"
set_resistance 0.018 "reg_M8_0_r2_n45"
set_resistance 0.019 "reg_M8_0_r2_n44"
set_resistance 0.012 "reg_S1_1_n82"
set_resistance 0.019 "reg_S1_1_n81"
set_resistance 0.024 "reg_S1_1_n80"
set_resistance 0.038 "reg_S1_1_n79"
set_resistance 0.021 "reg_S1_1_n78"
set_resistance 0.023 "reg_S1_1_n77"
set_resistance 0.044 "reg_S1_1_n76"
set_resistance 0.043 "reg_S1_1_n75"
set_resistance 0.038 "reg_S1_1_n74"
set_resistance 0.058 "reg_S1_1_n73"
set_resistance 0.053 "reg_S1_1_n72"
set_resistance 0.055 "reg_S1_1_n71"
set_resistance 0.063 "reg_S1_1_n70"
set_resistance 0.035 "reg_S1_1_n69"
set_resistance 0.037 "reg_S1_1_n68"
set_resistance 0.032 "reg_S1_1_n67"
set_resistance 0.040 "reg_S1_1_n66"
set_resistance 0.030 "reg_S1_1_n65"
set_resistance 0.032 "reg_S1_1_n64"
set_resistance 0.032 "reg_S1_1_n63"
set_resistance 0.035 "reg_S1_1_n62"
set_resistance 0.031 "reg_S1_1_n61"
set_resistance 0.034 "reg_S1_1_n60"
set_resistance 0.040 "reg_S1_1_n59"
set_resistance 0.028 "reg_S1_1_n58"
set_resistance 0.016 "reg_S1_1_n57"
set_resistance 0.015 "reg_S1_1_n56"
set_resistance 0.015 "reg_S1_1_n55"
set_resistance 0.016 "reg_S1_1_n54"
set_resistance 0.026 "reg_S1_1_n53"
set_resistance 0.016 "reg_S1_1_n52"
set_resistance 0.016 "reg_S1_1_n51"
set_resistance 0.016 "reg_S1_1_n50"
set_resistance 0.024 "reg_S1_1_n49"
set_resistance 0.016 "reg_S1_1_n48"
set_resistance 0.015 "reg_S1_1_n47"
set_resistance 0.033 "reg_S1_1_n46"
set_resistance 0.031 "reg_S1_1_n45"
set_resistance 0.031 "reg_S1_1_n44"
set_resistance 0.028 "reg_S2_1_n82"
set_resistance 0.040 "reg_S2_1_n81"
set_resistance 0.088 "reg_S2_1_n80"
set_resistance 0.063 "reg_S2_1_n79"
set_resistance 0.097 "reg_S2_1_n78"
set_resistance 0.063 "reg_S2_1_n77"
set_resistance 0.089 "reg_S2_1_n76"
set_resistance 0.070 "reg_S2_1_n75"
set_resistance 0.059 "reg_S2_1_n74"
set_resistance 0.066 "reg_S2_1_n73"
set_resistance 0.047 "reg_S2_1_n72"
set_resistance 0.053 "reg_S2_1_n71"
set_resistance 0.049 "reg_S2_1_n70"
set_resistance 0.035 "reg_S2_1_n69"
set_resistance 0.031 "reg_S2_1_n68"
set_resistance 0.030 "reg_S2_1_n67"
set_resistance 0.031 "reg_S2_1_n66"
set_resistance 0.029 "reg_S2_1_n65"
set_resistance 0.036 "reg_S2_1_n64"
set_resistance 0.031 "reg_S2_1_n63"
set_resistance 0.032 "reg_S2_1_n62"
set_resistance 0.033 "reg_S2_1_n61"
set_resistance 0.041 "reg_S2_1_n60"
set_resistance 0.032 "reg_S2_1_n59"
set_resistance 0.034 "reg_S2_1_n58"
set_resistance 0.018 "reg_S2_1_n57"
set_resistance 0.022 "reg_S2_1_n56"
set_resistance 0.016 "reg_S2_1_n55"
set_resistance 0.016 "reg_S2_1_n54"
set_resistance 0.018 "reg_S2_1_n53"
set_resistance 0.029 "reg_S2_1_n52"
set_resistance 0.017 "reg_S2_1_n51"
set_resistance 0.016 "reg_S2_1_n50"
set_resistance 0.016 "reg_S2_1_n49"
set_resistance 0.015 "reg_S2_1_n48"
set_resistance 0.018 "reg_S2_1_n47"
set_resistance 0.016 "reg_S2_1_n46"
set_resistance 0.014 "reg_S2_1_n45"
set_resistance 0.031 "reg_S2_1_n44"
set_resistance 0.042 "reg_S3_1_n82"
set_resistance 0.023 "reg_S3_1_n81"
set_resistance 0.021 "reg_S3_1_n80"
set_resistance 0.015 "reg_S3_1_n79"
set_resistance 0.028 "reg_S3_1_n78"
set_resistance 0.050 "reg_S3_1_n77"
set_resistance 0.016 "reg_S3_1_n76"
set_resistance 0.032 "reg_S3_1_n75"
set_resistance 0.036 "reg_S3_1_n74"
set_resistance 0.009 "reg_S3_1_n73"
set_resistance 0.009 "reg_S3_1_n72"
set_resistance 0.031 "reg_S3_1_n71"
set_resistance 0.020 "reg_S3_1_n70"
set_resistance 0.018 "reg_S3_1_n69"
set_resistance 0.037 "reg_S3_1_n68"
set_resistance 0.036 "reg_S3_1_n67"
set_resistance 0.040 "reg_S3_1_n66"
set_resistance 0.029 "reg_S3_1_n65"
set_resistance 0.028 "reg_S3_1_n64"
set_resistance 0.045 "reg_S3_1_n63"
set_resistance 0.036 "reg_S3_1_n62"
set_resistance 0.030 "reg_S3_1_n61"
set_resistance 0.036 "reg_S3_1_n60"
set_resistance 0.032 "reg_S3_1_n59"
set_resistance 0.032 "reg_S3_1_n58"
set_resistance 0.016 "reg_S3_1_n57"
set_resistance 0.030 "reg_S3_1_n56"
set_resistance 0.013 "reg_S3_1_n55"
set_resistance 0.025 "reg_S3_1_n54"
set_resistance 0.016 "reg_S3_1_n53"
set_resistance 0.028 "reg_S3_1_n52"
set_resistance 0.031 "reg_S3_1_n51"
set_resistance 0.035 "reg_S3_1_n50"
set_resistance 0.014 "reg_S3_1_n49"
set_resistance 0.018 "reg_S3_1_n48"
set_resistance 0.027 "reg_S3_1_n47"
set_resistance 0.014 "reg_S3_1_n46"
set_resistance 0.015 "reg_S3_1_n45"
set_resistance 0.031 "reg_S3_1_n44"
set_resistance 0.014 "reg_S4_1_n82"
set_resistance 0.038 "reg_S4_1_n81"
set_resistance 0.035 "reg_S4_1_n80"
set_resistance 0.051 "reg_S4_1_n79"
set_resistance 0.046 "reg_S4_1_n78"
set_resistance 0.046 "reg_S4_1_n77"
set_resistance 0.013 "reg_S4_1_n76"
set_resistance 0.036 "reg_S4_1_n75"
set_resistance 0.030 "reg_S4_1_n74"
set_resistance 0.020 "reg_S4_1_n73"
set_resistance 0.047 "reg_S4_1_n72"
set_resistance 0.066 "reg_S4_1_n71"
set_resistance 0.068 "reg_S4_1_n70"
set_resistance 0.018 "reg_S4_1_n69"
set_resistance 0.029 "reg_S4_1_n68"
set_resistance 0.030 "reg_S4_1_n67"
set_resistance 0.029 "reg_S4_1_n66"
set_resistance 0.016 "reg_S4_1_n65"
set_resistance 0.028 "reg_S4_1_n64"
set_resistance 0.028 "reg_S4_1_n63"
set_resistance 0.027 "reg_S4_1_n62"
set_resistance 0.030 "reg_S4_1_n61"
set_resistance 0.018 "reg_S4_1_n60"
set_resistance 0.031 "reg_S4_1_n59"
set_resistance 0.032 "reg_S4_1_n58"
set_resistance 0.029 "reg_S4_1_n57"
set_resistance 0.028 "reg_S4_1_n56"
set_resistance 0.028 "reg_S4_1_n55"
set_resistance 0.018 "reg_S4_1_n54"
set_resistance 0.028 "reg_S4_1_n53"
set_resistance 0.031 "reg_S4_1_n52"
set_resistance 0.029 "reg_S4_1_n51"
set_resistance 0.029 "reg_S4_1_n50"
set_resistance 0.030 "reg_S4_1_n49"
set_resistance 0.034 "reg_S4_1_n48"
set_resistance 0.031 "reg_S4_1_n47"
set_resistance 0.029 "reg_S4_1_n46"
set_resistance 0.017 "reg_S4_1_n45"
set_resistance 0.028 "reg_S4_1_n44"
set_resistance 0.016 "reg_M8_1_r2_n82"
set_resistance 0.017 "reg_M8_1_r2_n81"
set_resistance 0.023 "reg_M8_1_r2_n80"
set_resistance 0.017 "reg_M8_1_r2_n79"
set_resistance 0.019 "reg_M8_1_r2_n78"
set_resistance 0.019 "reg_M8_1_r2_n77"
set_resistance 0.040 "reg_M8_1_r2_n76"
set_resistance 0.022 "reg_M8_1_r2_n75"
set_resistance 0.021 "reg_M8_1_r2_n74"
set_resistance 0.011 "reg_M8_1_r2_n73"
set_resistance 0.017 "reg_M8_1_r2_n72"
set_resistance 0.019 "reg_M8_1_r2_n71"
set_resistance 0.042 "reg_M8_1_r2_n70"
set_resistance 0.028 "reg_M8_1_r2_n69"
set_resistance 0.031 "reg_M8_1_r2_n68"
set_resistance 0.029 "reg_M8_1_r2_n67"
set_resistance 0.036 "reg_M8_1_r2_n66"
set_resistance 0.028 "reg_M8_1_r2_n65"
set_resistance 0.030 "reg_M8_1_r2_n64"
set_resistance 0.017 "reg_M8_1_r2_n63"
set_resistance 0.030 "reg_M8_1_r2_n62"
set_resistance 0.031 "reg_M8_1_r2_n61"
set_resistance 0.029 "reg_M8_1_r2_n60"
set_resistance 0.030 "reg_M8_1_r2_n59"
set_resistance 0.030 "reg_M8_1_r2_n58"
set_resistance 0.038 "reg_M8_1_r2_n57"
set_resistance 0.028 "reg_M8_1_r2_n56"
set_resistance 0.027 "reg_M8_1_r2_n55"
set_resistance 0.028 "reg_M8_1_r2_n54"
set_resistance 0.017 "reg_M8_1_r2_n53"
set_resistance 0.019 "reg_M8_1_r2_n52"
set_resistance 0.017 "reg_M8_1_r2_n51"
set_resistance 0.030 "reg_M8_1_r2_n50"
set_resistance 0.018 "reg_M8_1_r2_n49"
set_resistance 0.016 "reg_M8_1_r2_n48"
set_resistance 0.031 "reg_M8_1_r2_n47"
set_resistance 0.016 "reg_M8_1_r2_n46"
set_resistance 0.017 "reg_M8_1_r2_n45"
set_resistance 0.021 "reg_M8_1_r2_n44"
set_resistance 0.137 "reg_S1_2_n82"
set_resistance 0.129 "reg_S1_2_n81"
set_resistance 0.102 "reg_S1_2_n80"
set_resistance 0.107 "reg_S1_2_n79"
set_resistance 0.097 "reg_S1_2_n78"
set_resistance 0.092 "reg_S1_2_n77"
set_resistance 0.098 "reg_S1_2_n76"
set_resistance 0.090 "reg_S1_2_n75"
set_resistance 0.074 "reg_S1_2_n74"
set_resistance 0.063 "reg_S1_2_n73"
set_resistance 0.021 "reg_S1_2_n72"
set_resistance 0.024 "reg_S1_2_n71"
set_resistance 0.021 "reg_S1_2_n70"
set_resistance 0.033 "reg_S1_2_n69"
set_resistance 0.018 "reg_S1_2_n68"
set_resistance 0.035 "reg_S1_2_n67"
set_resistance 0.031 "reg_S1_2_n66"
set_resistance 0.037 "reg_S1_2_n65"
set_resistance 0.034 "reg_S1_2_n64"
set_resistance 0.029 "reg_S1_2_n63"
set_resistance 0.031 "reg_S1_2_n62"
set_resistance 0.034 "reg_S1_2_n61"
set_resistance 0.031 "reg_S1_2_n60"
set_resistance 0.017 "reg_S1_2_n59"
set_resistance 0.036 "reg_S1_2_n58"
set_resistance 0.032 "reg_S1_2_n57"
set_resistance 0.016 "reg_S1_2_n56"
set_resistance 0.031 "reg_S1_2_n55"
set_resistance 0.014 "reg_S1_2_n54"
set_resistance 0.017 "reg_S1_2_n53"
set_resistance 0.026 "reg_S1_2_n52"
set_resistance 0.025 "reg_S1_2_n51"
set_resistance 0.018 "reg_S1_2_n50"
set_resistance 0.018 "reg_S1_2_n49"
set_resistance 0.013 "reg_S1_2_n48"
set_resistance 0.017 "reg_S1_2_n47"
set_resistance 0.035 "reg_S1_2_n46"
set_resistance 0.016 "reg_S1_2_n45"
set_resistance 0.016 "reg_S1_2_n44"
set_resistance 0.086 "reg_S2_2_n82"
set_resistance 0.024 "reg_S2_2_n81"
set_resistance 0.048 "reg_S2_2_n80"
set_resistance 0.089 "reg_S2_2_n79"
set_resistance 0.055 "reg_S2_2_n78"
set_resistance 0.074 "reg_S2_2_n77"
set_resistance 0.073 "reg_S2_2_n76"
set_resistance 0.068 "reg_S2_2_n75"
set_resistance 0.068 "reg_S2_2_n74"
set_resistance 0.089 "reg_S2_2_n73"
set_resistance 0.083 "reg_S2_2_n72"
set_resistance 0.115 "reg_S2_2_n71"
set_resistance 0.129 "reg_S2_2_n70"
set_resistance 0.032 "reg_S2_2_n69"
set_resistance 0.033 "reg_S2_2_n68"
set_resistance 0.028 "reg_S2_2_n67"
set_resistance 0.035 "reg_S2_2_n66"
set_resistance 0.029 "reg_S2_2_n65"
set_resistance 0.033 "reg_S2_2_n64"
set_resistance 0.032 "reg_S2_2_n63"
set_resistance 0.038 "reg_S2_2_n62"
set_resistance 0.036 "reg_S2_2_n61"
set_resistance 0.032 "reg_S2_2_n60"
set_resistance 0.036 "reg_S2_2_n59"
set_resistance 0.038 "reg_S2_2_n58"
set_resistance 0.038 "reg_S2_2_n57"
set_resistance 0.017 "reg_S2_2_n56"
set_resistance 0.027 "reg_S2_2_n55"
set_resistance 0.030 "reg_S2_2_n54"
set_resistance 0.025 "reg_S2_2_n53"
set_resistance 0.029 "reg_S2_2_n52"
set_resistance 0.016 "reg_S2_2_n51"
set_resistance 0.016 "reg_S2_2_n50"
set_resistance 0.021 "reg_S2_2_n49"
set_resistance 0.016 "reg_S2_2_n48"
set_resistance 0.016 "reg_S2_2_n47"
set_resistance 0.024 "reg_S2_2_n46"
set_resistance 0.029 "reg_S2_2_n45"
set_resistance 0.028 "reg_S2_2_n44"
set_resistance 0.114 "reg_S3_2_n82"
set_resistance 0.017 "reg_S3_2_n81"
set_resistance 0.094 "reg_S3_2_n80"
set_resistance 0.094 "reg_S3_2_n79"
set_resistance 0.072 "reg_S3_2_n78"
set_resistance 0.017 "reg_S3_2_n77"
set_resistance 0.042 "reg_S3_2_n76"
set_resistance 0.048 "reg_S3_2_n75"
set_resistance 0.013 "reg_S3_2_n74"
set_resistance 0.045 "reg_S3_2_n73"
set_resistance 0.018 "reg_S3_2_n72"
set_resistance 0.014 "reg_S3_2_n71"
set_resistance 0.012 "reg_S3_2_n70"
set_resistance 0.041 "reg_S3_2_n69"
set_resistance 0.034 "reg_S3_2_n68"
set_resistance 0.036 "reg_S3_2_n67"
set_resistance 0.030 "reg_S3_2_n66"
set_resistance 0.029 "reg_S3_2_n65"
set_resistance 0.036 "reg_S3_2_n64"
set_resistance 0.036 "reg_S3_2_n63"
set_resistance 0.031 "reg_S3_2_n62"
set_resistance 0.018 "reg_S3_2_n61"
set_resistance 0.032 "reg_S3_2_n60"
set_resistance 0.039 "reg_S3_2_n59"
set_resistance 0.015 "reg_S3_2_n58"
set_resistance 0.029 "reg_S3_2_n57"
set_resistance 0.028 "reg_S3_2_n56"
set_resistance 0.024 "reg_S3_2_n55"
set_resistance 0.015 "reg_S3_2_n54"
set_resistance 0.017 "reg_S3_2_n53"
set_resistance 0.028 "reg_S3_2_n52"
set_resistance 0.032 "reg_S3_2_n51"
set_resistance 0.030 "reg_S3_2_n50"
set_resistance 0.026 "reg_S3_2_n49"
set_resistance 0.030 "reg_S3_2_n48"
set_resistance 0.015 "reg_S3_2_n47"
set_resistance 0.022 "reg_S3_2_n46"
set_resistance 0.032 "reg_S3_2_n45"
set_resistance 0.028 "reg_S3_2_n44"
set_resistance 0.071 "reg_S4_2_n82"
set_resistance 0.081 "reg_S4_2_n81"
set_resistance 0.008 "reg_S4_2_n80"
set_resistance 0.018 "reg_S4_2_n79"
set_resistance 0.059 "reg_S4_2_n78"
set_resistance 0.031 "reg_S4_2_n77"
set_resistance 0.027 "reg_S4_2_n76"
set_resistance 0.051 "reg_S4_2_n75"
set_resistance 0.032 "reg_S4_2_n74"
set_resistance 0.015 "reg_S4_2_n73"
set_resistance 0.017 "reg_S4_2_n72"
set_resistance 0.025 "reg_S4_2_n71"
set_resistance 0.018 "reg_S4_2_n70"
set_resistance 0.030 "reg_S4_2_n69"
set_resistance 0.027 "reg_S4_2_n68"
set_resistance 0.034 "reg_S4_2_n67"
set_resistance 0.029 "reg_S4_2_n66"
set_resistance 0.030 "reg_S4_2_n65"
set_resistance 0.014 "reg_S4_2_n64"
set_resistance 0.030 "reg_S4_2_n63"
set_resistance 0.028 "reg_S4_2_n62"
set_resistance 0.027 "reg_S4_2_n61"
set_resistance 0.030 "reg_S4_2_n60"
set_resistance 0.035 "reg_S4_2_n59"
set_resistance 0.029 "reg_S4_2_n58"
set_resistance 0.016 "reg_S4_2_n57"
set_resistance 0.020 "reg_S4_2_n56"
set_resistance 0.032 "reg_S4_2_n55"
set_resistance 0.015 "reg_S4_2_n54"
set_resistance 0.027 "reg_S4_2_n53"
set_resistance 0.017 "reg_S4_2_n52"
set_resistance 0.034 "reg_S4_2_n51"
set_resistance 0.017 "reg_S4_2_n50"
set_resistance 0.030 "reg_S4_2_n49"
set_resistance 0.030 "reg_S4_2_n48"
set_resistance 0.017 "reg_S4_2_n47"
set_resistance 0.022 "reg_S4_2_n46"
set_resistance 0.018 "reg_S4_2_n45"
set_resistance 0.031 "reg_S4_2_n44"
set_resistance 0.020 "reg_M8_2_r2_n82"
set_resistance 0.028 "reg_M8_2_r2_n81"
set_resistance 0.014 "reg_M8_2_r2_n80"
set_resistance 0.036 "reg_M8_2_r2_n79"
set_resistance 0.049 "reg_M8_2_r2_n78"
set_resistance 0.019 "reg_M8_2_r2_n77"
set_resistance 0.035 "reg_M8_2_r2_n76"
set_resistance 0.023 "reg_M8_2_r2_n75"
set_resistance 0.017 "reg_M8_2_r2_n74"
set_resistance 0.016 "reg_M8_2_r2_n73"
set_resistance 0.014 "reg_M8_2_r2_n72"
set_resistance 0.025 "reg_M8_2_r2_n71"
set_resistance 0.019 "reg_M8_2_r2_n70"
set_resistance 0.031 "reg_M8_2_r2_n69"
set_resistance 0.029 "reg_M8_2_r2_n68"
set_resistance 0.034 "reg_M8_2_r2_n67"
set_resistance 0.014 "reg_M8_2_r2_n66"
set_resistance 0.030 "reg_M8_2_r2_n65"
set_resistance 0.030 "reg_M8_2_r2_n64"
set_resistance 0.015 "reg_M8_2_r2_n63"
set_resistance 0.029 "reg_M8_2_r2_n62"
set_resistance 0.018 "reg_M8_2_r2_n61"
set_resistance 0.030 "reg_M8_2_r2_n60"
set_resistance 0.029 "reg_M8_2_r2_n59"
set_resistance 0.028 "reg_M8_2_r2_n58"
set_resistance 0.028 "reg_M8_2_r2_n57"
set_resistance 0.017 "reg_M8_2_r2_n56"
set_resistance 0.030 "reg_M8_2_r2_n55"
set_resistance 0.014 "reg_M8_2_r2_n54"
set_resistance 0.035 "reg_M8_2_r2_n53"
set_resistance 0.017 "reg_M8_2_r2_n52"
set_resistance 0.017 "reg_M8_2_r2_n51"
set_resistance 0.032 "reg_M8_2_r2_n50"
set_resistance 0.018 "reg_M8_2_r2_n49"
set_resistance 0.028 "reg_M8_2_r2_n48"
set_resistance 0.017 "reg_M8_2_r2_n47"
set_resistance 0.018 "reg_M8_2_r2_n46"
set_resistance 0.019 "reg_M8_2_r2_n45"
set_resistance 0.028 "reg_M8_2_r2_n44"
set_resistance 0.038 "reg_S5_0_n82"
set_resistance 0.027 "reg_S5_0_n81"
set_resistance 0.039 "reg_S5_0_n80"
set_resistance 0.036 "reg_S5_0_n79"
set_resistance 0.021 "reg_S5_0_n78"
set_resistance 0.037 "reg_S5_0_n77"
set_resistance 0.045 "reg_S5_0_n76"
set_resistance 0.052 "reg_S5_0_n75"
set_resistance 0.041 "reg_S5_0_n74"
set_resistance 0.042 "reg_S5_0_n73"
set_resistance 0.082 "reg_S5_0_n72"
set_resistance 0.073 "reg_S5_0_n71"
set_resistance 0.044 "reg_S5_0_n70"
set_resistance 0.037 "reg_S5_0_n69"
set_resistance 0.031 "reg_S5_0_n68"
set_resistance 0.017 "reg_S5_0_n67"
set_resistance 0.034 "reg_S5_0_n66"
set_resistance 0.030 "reg_S5_0_n65"
set_resistance 0.028 "reg_S5_0_n64"
set_resistance 0.015 "reg_S5_0_n63"
set_resistance 0.028 "reg_S5_0_n62"
set_resistance 0.016 "reg_S5_0_n61"
set_resistance 0.024 "reg_S5_0_n60"
set_resistance 0.015 "reg_S5_0_n59"
set_resistance 0.027 "reg_S5_0_n58"
set_resistance 0.030 "reg_S5_0_n57"
set_resistance 0.020 "reg_S5_0_n56"
set_resistance 0.027 "reg_S5_0_n55"
set_resistance 0.030 "reg_S5_0_n54"
set_resistance 0.019 "reg_S5_0_n53"
set_resistance 0.026 "reg_S5_0_n52"
set_resistance 0.019 "reg_S5_0_n51"
set_resistance 0.033 "reg_S5_0_n50"
set_resistance 0.028 "reg_S5_0_n49"
set_resistance 0.031 "reg_S5_0_n48"
set_resistance 0.034 "reg_S5_0_n47"
set_resistance 0.032 "reg_S5_0_n46"
set_resistance 0.030 "reg_S5_0_n45"
set_resistance 0.016 "reg_S5_0_n44"
set_resistance 0.068 "reg_S6_0_n82"
set_resistance 0.052 "reg_S6_0_n81"
set_resistance 0.067 "reg_S6_0_n80"
set_resistance 0.063 "reg_S6_0_n79"
set_resistance 0.056 "reg_S6_0_n78"
set_resistance 0.051 "reg_S6_0_n77"
set_resistance 0.038 "reg_S6_0_n76"
set_resistance 0.034 "reg_S6_0_n75"
set_resistance 0.056 "reg_S6_0_n74"
set_resistance 0.029 "reg_S6_0_n73"
set_resistance 0.050 "reg_S6_0_n72"
set_resistance 0.078 "reg_S6_0_n71"
set_resistance 0.072 "reg_S6_0_n70"
set_resistance 0.032 "reg_S6_0_n69"
set_resistance 0.034 "reg_S6_0_n68"
set_resistance 0.015 "reg_S6_0_n67"
set_resistance 0.031 "reg_S6_0_n66"
set_resistance 0.031 "reg_S6_0_n65"
set_resistance 0.034 "reg_S6_0_n64"
set_resistance 0.042 "reg_S6_0_n63"
set_resistance 0.037 "reg_S6_0_n62"
set_resistance 0.037 "reg_S6_0_n61"
set_resistance 0.029 "reg_S6_0_n60"
set_resistance 0.034 "reg_S6_0_n59"
set_resistance 0.036 "reg_S6_0_n58"
set_resistance 0.033 "reg_S6_0_n57"
set_resistance 0.027 "reg_S6_0_n56"
set_resistance 0.028 "reg_S6_0_n55"
set_resistance 0.035 "reg_S6_0_n54"
set_resistance 0.016 "reg_S6_0_n53"
set_resistance 0.027 "reg_S6_0_n52"
set_resistance 0.016 "reg_S6_0_n51"
set_resistance 0.018 "reg_S6_0_n50"
set_resistance 0.027 "reg_S6_0_n49"
set_resistance 0.014 "reg_S6_0_n48"
set_resistance 0.028 "reg_S6_0_n47"
set_resistance 0.024 "reg_S6_0_n46"
set_resistance 0.014 "reg_S6_0_n45"
set_resistance 0.034 "reg_S6_0_n44"
set_resistance 0.071 "reg_M8_0_r3_n82"
set_resistance 0.053 "reg_M8_0_r3_n81"
set_resistance 0.041 "reg_M8_0_r3_n80"
set_resistance 0.054 "reg_M8_0_r3_n79"
set_resistance 0.040 "reg_M8_0_r3_n78"
set_resistance 0.031 "reg_M8_0_r3_n77"
set_resistance 0.037 "reg_M8_0_r3_n76"
set_resistance 0.013 "reg_M8_0_r3_n75"
set_resistance 0.032 "reg_M8_0_r3_n74"
set_resistance 0.035 "reg_M8_0_r3_n73"
set_resistance 0.032 "reg_M8_0_r3_n72"
set_resistance 0.046 "reg_M8_0_r3_n71"
set_resistance 0.020 "reg_M8_0_r3_n70"
set_resistance 0.037 "reg_M8_0_r3_n69"
set_resistance 0.040 "reg_M8_0_r3_n68"
set_resistance 0.032 "reg_M8_0_r3_n67"
set_resistance 0.034 "reg_M8_0_r3_n66"
set_resistance 0.036 "reg_M8_0_r3_n65"
set_resistance 0.036 "reg_M8_0_r3_n64"
set_resistance 0.036 "reg_M8_0_r3_n63"
set_resistance 0.039 "reg_M8_0_r3_n62"
set_resistance 0.030 "reg_M8_0_r3_n61"
set_resistance 0.038 "reg_M8_0_r3_n60"
set_resistance 0.029 "reg_M8_0_r3_n59"
set_resistance 0.030 "reg_M8_0_r3_n58"
set_resistance 0.030 "reg_M8_0_r3_n57"
set_resistance 0.025 "reg_M8_0_r3_n56"
set_resistance 0.017 "reg_M8_0_r3_n55"
set_resistance 0.018 "reg_M8_0_r3_n54"
set_resistance 0.028 "reg_M8_0_r3_n53"
set_resistance 0.015 "reg_M8_0_r3_n52"
set_resistance 0.025 "reg_M8_0_r3_n51"
set_resistance 0.025 "reg_M8_0_r3_n50"
set_resistance 0.026 "reg_M8_0_r3_n49"
set_resistance 0.016 "reg_M8_0_r3_n48"
set_resistance 0.019 "reg_M8_0_r3_n47"
set_resistance 0.028 "reg_M8_0_r3_n46"
set_resistance 0.017 "reg_M8_0_r3_n45"
set_resistance 0.018 "reg_M8_0_r3_n44"
set_resistance 0.055 "reg_S5_1_n82"
set_resistance 0.018 "reg_S5_1_n81"
set_resistance 0.025 "reg_S5_1_n80"
set_resistance 0.025 "reg_S5_1_n79"
set_resistance 0.036 "reg_S5_1_n78"
set_resistance 0.052 "reg_S5_1_n77"
set_resistance 0.026 "reg_S5_1_n76"
set_resistance 0.019 "reg_S5_1_n75"
set_resistance 0.032 "reg_S5_1_n74"
set_resistance 0.036 "reg_S5_1_n73"
set_resistance 0.017 "reg_S5_1_n72"
set_resistance 0.017 "reg_S5_1_n71"
set_resistance 0.009 "reg_S5_1_n70"
set_resistance 0.027 "reg_S5_1_n69"
set_resistance 0.030 "reg_S5_1_n68"
set_resistance 0.022 "reg_S5_1_n67"
set_resistance 0.027 "reg_S5_1_n66"
set_resistance 0.029 "reg_S5_1_n65"
set_resistance 0.020 "reg_S5_1_n64"
set_resistance 0.027 "reg_S5_1_n63"
set_resistance 0.018 "reg_S5_1_n62"
set_resistance 0.017 "reg_S5_1_n61"
set_resistance 0.029 "reg_S5_1_n60"
set_resistance 0.040 "reg_S5_1_n59"
set_resistance 0.018 "reg_S5_1_n58"
set_resistance 0.017 "reg_S5_1_n57"
set_resistance 0.031 "reg_S5_1_n56"
set_resistance 0.018 "reg_S5_1_n55"
set_resistance 0.034 "reg_S5_1_n54"
set_resistance 0.030 "reg_S5_1_n53"
set_resistance 0.028 "reg_S5_1_n52"
set_resistance 0.036 "reg_S5_1_n51"
set_resistance 0.029 "reg_S5_1_n50"
set_resistance 0.029 "reg_S5_1_n49"
set_resistance 0.030 "reg_S5_1_n48"
set_resistance 0.018 "reg_S5_1_n47"
set_resistance 0.027 "reg_S5_1_n46"
set_resistance 0.029 "reg_S5_1_n45"
set_resistance 0.029 "reg_S5_1_n44"
set_resistance 0.025 "reg_S6_1_n82"
set_resistance 0.019 "reg_S6_1_n81"
set_resistance 0.003 "reg_S6_1_n80"
set_resistance 0.036 "reg_S6_1_n79"
set_resistance 0.044 "reg_S6_1_n78"
set_resistance 0.023 "reg_S6_1_n77"
set_resistance 0.018 "reg_S6_1_n76"
set_resistance 0.044 "reg_S6_1_n75"
set_resistance 0.044 "reg_S6_1_n74"
set_resistance 0.058 "reg_S6_1_n73"
set_resistance 0.073 "reg_S6_1_n72"
set_resistance 0.061 "reg_S6_1_n71"
set_resistance 0.081 "reg_S6_1_n70"
set_resistance 0.039 "reg_S6_1_n69"
set_resistance 0.031 "reg_S6_1_n68"
set_resistance 0.036 "reg_S6_1_n67"
set_resistance 0.029 "reg_S6_1_n66"
set_resistance 0.037 "reg_S6_1_n65"
set_resistance 0.036 "reg_S6_1_n64"
set_resistance 0.034 "reg_S6_1_n63"
set_resistance 0.035 "reg_S6_1_n62"
set_resistance 0.043 "reg_S6_1_n61"
set_resistance 0.030 "reg_S6_1_n60"
set_resistance 0.034 "reg_S6_1_n59"
set_resistance 0.046 "reg_S6_1_n58"
set_resistance 0.042 "reg_S6_1_n57"
set_resistance 0.019 "reg_S6_1_n56"
set_resistance 0.026 "reg_S6_1_n55"
set_resistance 0.017 "reg_S6_1_n54"
set_resistance 0.028 "reg_S6_1_n53"
set_resistance 0.025 "reg_S6_1_n52"
set_resistance 0.015 "reg_S6_1_n51"
set_resistance 0.015 "reg_S6_1_n50"
set_resistance 0.013 "reg_S6_1_n49"
set_resistance 0.033 "reg_S6_1_n48"
set_resistance 0.027 "reg_S6_1_n47"
set_resistance 0.013 "reg_S6_1_n46"
set_resistance 0.045 "reg_S6_1_n45"
set_resistance 0.033 "reg_S6_1_n44"
set_resistance 0.033 "reg_M8_1_r3_n82"
set_resistance 0.037 "reg_M8_1_r3_n81"
set_resistance 0.014 "reg_M8_1_r3_n80"
set_resistance 0.018 "reg_M8_1_r3_n79"
set_resistance 0.013 "reg_M8_1_r3_n78"
set_resistance 0.031 "reg_M8_1_r3_n77"
set_resistance 0.033 "reg_M8_1_r3_n76"
set_resistance 0.018 "reg_M8_1_r3_n75"
set_resistance 0.020 "reg_M8_1_r3_n74"
set_resistance 0.014 "reg_M8_1_r3_n73"
set_resistance 0.025 "reg_M8_1_r3_n72"
set_resistance 0.024 "reg_M8_1_r3_n71"
set_resistance 0.028 "reg_M8_1_r3_n70"
set_resistance 0.036 "reg_M8_1_r3_n69"
set_resistance 0.031 "reg_M8_1_r3_n68"
set_resistance 0.018 "reg_M8_1_r3_n67"
set_resistance 0.036 "reg_M8_1_r3_n66"
set_resistance 0.018 "reg_M8_1_r3_n65"
set_resistance 0.017 "reg_M8_1_r3_n64"
set_resistance 0.027 "reg_M8_1_r3_n63"
set_resistance 0.028 "reg_M8_1_r3_n62"
set_resistance 0.039 "reg_M8_1_r3_n61"
set_resistance 0.031 "reg_M8_1_r3_n60"
set_resistance 0.034 "reg_M8_1_r3_n59"
set_resistance 0.033 "reg_M8_1_r3_n58"
set_resistance 0.029 "reg_M8_1_r3_n57"
set_resistance 0.014 "reg_M8_1_r3_n56"
set_resistance 0.017 "reg_M8_1_r3_n55"
set_resistance 0.029 "reg_M8_1_r3_n54"
set_resistance 0.013 "reg_M8_1_r3_n53"
set_resistance 0.030 "reg_M8_1_r3_n52"
set_resistance 0.034 "reg_M8_1_r3_n51"
set_resistance 0.032 "reg_M8_1_r3_n50"
set_resistance 0.030 "reg_M8_1_r3_n49"
set_resistance 0.020 "reg_M8_1_r3_n48"
set_resistance 0.016 "reg_M8_1_r3_n47"
set_resistance 0.015 "reg_M8_1_r3_n46"
set_resistance 0.013 "reg_M8_1_r3_n45"
set_resistance 0.029 "reg_M8_1_r3_n44"
set_resistance 0.014 "reg_S5_2_n82"
set_resistance 0.018 "reg_S5_2_n81"
set_resistance 0.029 "reg_S5_2_n80"
set_resistance 0.015 "reg_S5_2_n79"
set_resistance 0.025 "reg_S5_2_n78"
set_resistance 0.016 "reg_S5_2_n77"
set_resistance 0.032 "reg_S5_2_n76"
set_resistance 0.016 "reg_S5_2_n75"
set_resistance 0.018 "reg_S5_2_n74"
set_resistance 0.016 "reg_S5_2_n73"
set_resistance 0.020 "reg_S5_2_n72"
set_resistance 0.016 "reg_S5_2_n71"
set_resistance 0.009 "reg_S5_2_n70"
set_resistance 0.030 "reg_S5_2_n69"
set_resistance 0.028 "reg_S5_2_n68"
set_resistance 0.022 "reg_S5_2_n67"
set_resistance 0.017 "reg_S5_2_n66"
set_resistance 0.016 "reg_S5_2_n65"
set_resistance 0.029 "reg_S5_2_n64"
set_resistance 0.033 "reg_S5_2_n63"
set_resistance 0.034 "reg_S5_2_n62"
set_resistance 0.029 "reg_S5_2_n61"
set_resistance 0.028 "reg_S5_2_n60"
set_resistance 0.015 "reg_S5_2_n59"
set_resistance 0.031 "reg_S5_2_n58"
set_resistance 0.019 "reg_S5_2_n57"
set_resistance 0.017 "reg_S5_2_n56"
set_resistance 0.029 "reg_S5_2_n55"
set_resistance 0.036 "reg_S5_2_n54"
set_resistance 0.030 "reg_S5_2_n53"
set_resistance 0.030 "reg_S5_2_n52"
set_resistance 0.017 "reg_S5_2_n51"
set_resistance 0.023 "reg_S5_2_n50"
set_resistance 0.023 "reg_S5_2_n49"
set_resistance 0.018 "reg_S5_2_n48"
set_resistance 0.028 "reg_S5_2_n47"
set_resistance 0.034 "reg_S5_2_n46"
set_resistance 0.017 "reg_S5_2_n45"
set_resistance 0.040 "reg_S5_2_n44"
set_resistance 0.033 "reg_S6_2_n83"
set_resistance 0.042 "reg_S6_2_n82"
set_resistance 0.037 "reg_S6_2_n81"
set_resistance 0.044 "reg_S6_2_n80"
set_resistance 0.072 "reg_S6_2_n79"
set_resistance 0.107 "reg_S6_2_n78"
set_resistance 0.086 "reg_S6_2_n77"
set_resistance 0.090 "reg_S6_2_n76"
set_resistance 0.077 "reg_S6_2_n75"
set_resistance 0.069 "reg_S6_2_n74"
set_resistance 0.071 "reg_S6_2_n73"
set_resistance 0.094 "reg_S6_2_n72"
set_resistance 0.101 "reg_S6_2_n71"
set_resistance 0.037 "reg_S6_2_n70"
set_resistance 0.036 "reg_S6_2_n69"
set_resistance 0.034 "reg_S6_2_n68"
set_resistance 0.031 "reg_S6_2_n67"
set_resistance 0.031 "reg_S6_2_n66"
set_resistance 0.022 "reg_S6_2_n65"
set_resistance 0.028 "reg_S6_2_n64"
set_resistance 0.032 "reg_S6_2_n63"
set_resistance 0.024 "reg_S6_2_n62"
set_resistance 0.036 "reg_S6_2_n61"
set_resistance 0.031 "reg_S6_2_n60"
set_resistance 0.017 "reg_S6_2_n59"
set_resistance 0.030 "reg_S6_2_n58"
set_resistance 0.016 "reg_S6_2_n57"
set_resistance 0.014 "reg_S6_2_n56"
set_resistance 0.014 "reg_S6_2_n55"
set_resistance 0.016 "reg_S6_2_n54"
set_resistance 0.016 "reg_S6_2_n53"
set_resistance 0.035 "reg_S6_2_n52"
set_resistance 0.028 "reg_S6_2_n51"
set_resistance 0.016 "reg_S6_2_n50"
set_resistance 0.036 "reg_S6_2_n49"
set_resistance 0.024 "reg_S6_2_n48"
set_resistance 0.016 "reg_S6_2_n47"
set_resistance 0.030 "reg_S6_2_n46"
set_resistance 0.026 "reg_S6_2_n45"
set_resistance 0.036 "reg_M8_2_r3_n83"
set_resistance 0.034 "reg_M8_2_r3_n82"
set_resistance 0.014 "reg_M8_2_r3_n81"
set_resistance 0.015 "reg_M8_2_r3_n80"
set_resistance 0.017 "reg_M8_2_r3_n79"
set_resistance 0.014 "reg_M8_2_r3_n78"
set_resistance 0.013 "reg_M8_2_r3_n77"
set_resistance 0.013 "reg_M8_2_r3_n76"
set_resistance 0.014 "reg_M8_2_r3_n75"
set_resistance 0.013 "reg_M8_2_r3_n74"
set_resistance 0.014 "reg_M8_2_r3_n73"
set_resistance 0.022 "reg_M8_2_r3_n72"
set_resistance 0.014 "reg_M8_2_r3_n71"
set_resistance 0.016 "reg_M8_2_r3_n70"
set_resistance 0.029 "reg_M8_2_r3_n69"
set_resistance 0.016 "reg_M8_2_r3_n68"
set_resistance 0.017 "reg_M8_2_r3_n67"
set_resistance 0.017 "reg_M8_2_r3_n66"
set_resistance 0.033 "reg_M8_2_r3_n65"
set_resistance 0.030 "reg_M8_2_r3_n64"
set_resistance 0.028 "reg_M8_2_r3_n63"
set_resistance 0.029 "reg_M8_2_r3_n62"
set_resistance 0.030 "reg_M8_2_r3_n61"
set_resistance 0.029 "reg_M8_2_r3_n60"
set_resistance 0.030 "reg_M8_2_r3_n59"
set_resistance 0.028 "reg_M8_2_r3_n58"
set_resistance 0.031 "reg_M8_2_r3_n57"
set_resistance 0.017 "reg_M8_2_r3_n56"
set_resistance 0.031 "reg_M8_2_r3_n55"
set_resistance 0.030 "reg_M8_2_r3_n54"
set_resistance 0.030 "reg_M8_2_r3_n53"
set_resistance 0.015 "reg_M8_2_r3_n52"
set_resistance 0.016 "reg_M8_2_r3_n51"
set_resistance 0.019 "reg_M8_2_r3_n50"
set_resistance 0.018 "reg_M8_2_r3_n49"
set_resistance 0.016 "reg_M8_2_r3_n48"
set_resistance 0.018 "reg_M8_2_r3_n47"
set_resistance 0.017 "reg_M8_2_r3_n46"
set_resistance 0.029 "reg_M8_2_r3_n45"
set_resistance 0.030 "reg_S7_0_n83"
set_resistance 0.051 "reg_S7_0_n82"
set_resistance 0.061 "reg_S7_0_n81"
set_resistance 0.045 "reg_S7_0_n80"
set_resistance 0.048 "reg_S7_0_n79"
set_resistance 0.013 "reg_S7_0_n78"
set_resistance 0.052 "reg_S7_0_n77"
set_resistance 0.043 "reg_S7_0_n76"
set_resistance 0.046 "reg_S7_0_n75"
set_resistance 0.030 "reg_S7_0_n74"
set_resistance 0.023 "reg_S7_0_n73"
set_resistance 0.023 "reg_S7_0_n72"
set_resistance 0.029 "reg_S7_0_n71"
set_resistance 0.035 "reg_S7_0_n70"
set_resistance 0.034 "reg_S7_0_n69"
set_resistance 0.039 "reg_S7_0_n68"
set_resistance 0.035 "reg_S7_0_n67"
set_resistance 0.039 "reg_S7_0_n66"
set_resistance 0.046 "reg_S7_0_n65"
set_resistance 0.038 "reg_S7_0_n64"
set_resistance 0.034 "reg_S7_0_n63"
set_resistance 0.028 "reg_S7_0_n62"
set_resistance 0.038 "reg_S7_0_n61"
set_resistance 0.037 "reg_S7_0_n60"
set_resistance 0.031 "reg_S7_0_n59"
set_resistance 0.035 "reg_S7_0_n58"
set_resistance 0.015 "reg_S7_0_n57"
set_resistance 0.015 "reg_S7_0_n56"
set_resistance 0.026 "reg_S7_0_n55"
set_resistance 0.032 "reg_S7_0_n54"
set_resistance 0.028 "reg_S7_0_n53"
set_resistance 0.035 "reg_S7_0_n52"
set_resistance 0.015 "reg_S7_0_n51"
set_resistance 0.014 "reg_S7_0_n50"
set_resistance 0.028 "reg_S7_0_n49"
set_resistance 0.019 "reg_S7_0_n48"
set_resistance 0.025 "reg_S7_0_n47"
set_resistance 0.017 "reg_S7_0_n46"
set_resistance 0.014 "reg_S7_0_n45"
set_resistance 0.015 "reg_M8_0_r4_n83"
set_resistance 0.029 "reg_M8_0_r4_n82"
set_resistance 0.042 "reg_M8_0_r4_n81"
set_resistance 0.035 "reg_M8_0_r4_n80"
set_resistance 0.043 "reg_M8_0_r4_n79"
set_resistance 0.022 "reg_M8_0_r4_n78"
set_resistance 0.017 "reg_M8_0_r4_n77"
set_resistance 0.041 "reg_M8_0_r4_n76"
set_resistance 0.022 "reg_M8_0_r4_n75"
set_resistance 0.030 "reg_M8_0_r4_n74"
set_resistance 0.028 "reg_M8_0_r4_n73"
set_resistance 0.017 "reg_M8_0_r4_n72"
set_resistance 0.020 "reg_M8_0_r4_n71"
set_resistance 0.036 "reg_M8_0_r4_n70"
set_resistance 0.037 "reg_M8_0_r4_n69"
set_resistance 0.038 "reg_M8_0_r4_n68"
set_resistance 0.029 "reg_M8_0_r4_n67"
set_resistance 0.031 "reg_M8_0_r4_n66"
set_resistance 0.031 "reg_M8_0_r4_n65"
set_resistance 0.040 "reg_M8_0_r4_n64"
set_resistance 0.030 "reg_M8_0_r4_n63"
set_resistance 0.029 "reg_M8_0_r4_n62"
set_resistance 0.036 "reg_M8_0_r4_n61"
set_resistance 0.033 "reg_M8_0_r4_n60"
set_resistance 0.041 "reg_M8_0_r4_n59"
set_resistance 0.037 "reg_M8_0_r4_n58"
set_resistance 0.015 "reg_M8_0_r4_n57"
set_resistance 0.025 "reg_M8_0_r4_n56"
set_resistance 0.020 "reg_M8_0_r4_n55"
set_resistance 0.018 "reg_M8_0_r4_n54"
set_resistance 0.016 "reg_M8_0_r4_n53"
set_resistance 0.017 "reg_M8_0_r4_n52"
set_resistance 0.019 "reg_M8_0_r4_n51"
set_resistance 0.016 "reg_M8_0_r4_n50"
set_resistance 0.022 "reg_M8_0_r4_n49"
set_resistance 0.017 "reg_M8_0_r4_n48"
set_resistance 0.013 "reg_M8_0_r4_n47"
set_resistance 0.028 "reg_M8_0_r4_n46"
set_resistance 0.025 "reg_M8_0_r4_n45"
set_resistance 0.052 "reg_S7_1_n82"
set_resistance 0.025 "reg_S7_1_n81"
set_resistance 0.065 "reg_S7_1_n80"
set_resistance 0.021 "reg_S7_1_n79"
set_resistance 0.021 "reg_S7_1_n78"
set_resistance 0.046 "reg_S7_1_n77"
set_resistance 0.045 "reg_S7_1_n76"
set_resistance 0.044 "reg_S7_1_n75"
set_resistance 0.015 "reg_S7_1_n74"
set_resistance 0.042 "reg_S7_1_n73"
set_resistance 0.019 "reg_S7_1_n72"
set_resistance 0.035 "reg_S7_1_n71"
set_resistance 0.067 "reg_S7_1_n70"
set_resistance 0.029 "reg_S7_1_n69"
set_resistance 0.018 "reg_S7_1_n68"
set_resistance 0.042 "reg_S7_1_n67"
set_resistance 0.033 "reg_S7_1_n66"
set_resistance 0.037 "reg_S7_1_n65"
set_resistance 0.030 "reg_S7_1_n64"
set_resistance 0.030 "reg_S7_1_n63"
set_resistance 0.037 "reg_S7_1_n62"
set_resistance 0.041 "reg_S7_1_n61"
set_resistance 0.028 "reg_S7_1_n60"
set_resistance 0.030 "reg_S7_1_n59"
set_resistance 0.039 "reg_S7_1_n58"
set_resistance 0.038 "reg_S7_1_n57"
set_resistance 0.028 "reg_S7_1_n56"
set_resistance 0.029 "reg_S7_1_n55"
set_resistance 0.031 "reg_S7_1_n54"
set_resistance 0.013 "reg_S7_1_n53"
set_resistance 0.015 "reg_S7_1_n52"
set_resistance 0.018 "reg_S7_1_n51"
set_resistance 0.026 "reg_S7_1_n50"
set_resistance 0.015 "reg_S7_1_n49"
set_resistance 0.029 "reg_S7_1_n48"
set_resistance 0.028 "reg_S7_1_n47"
set_resistance 0.016 "reg_S7_1_n46"
set_resistance 0.027 "reg_S7_1_n45"
set_resistance 0.027 "reg_S7_1_n44"
set_resistance 0.014 "reg_M8_1_r4_n82"
set_resistance 0.021 "reg_M8_1_r4_n81"
set_resistance 0.043 "reg_M8_1_r4_n80"
set_resistance 0.021 "reg_M8_1_r4_n79"
set_resistance 0.036 "reg_M8_1_r4_n78"
set_resistance 0.016 "reg_M8_1_r4_n77"
set_resistance 0.015 "reg_M8_1_r4_n76"
set_resistance 0.014 "reg_M8_1_r4_n75"
set_resistance 0.028 "reg_M8_1_r4_n74"
set_resistance 0.030 "reg_M8_1_r4_n73"
set_resistance 0.052 "reg_M8_1_r4_n72"
set_resistance 0.050 "reg_M8_1_r4_n71"
set_resistance 0.035 "reg_M8_1_r4_n70"
set_resistance 0.020 "reg_M8_1_r4_n69"
set_resistance 0.032 "reg_M8_1_r4_n68"
set_resistance 0.030 "reg_M8_1_r4_n67"
set_resistance 0.030 "reg_M8_1_r4_n66"
set_resistance 0.029 "reg_M8_1_r4_n65"
set_resistance 0.032 "reg_M8_1_r4_n64"
set_resistance 0.038 "reg_M8_1_r4_n63"
set_resistance 0.031 "reg_M8_1_r4_n62"
set_resistance 0.033 "reg_M8_1_r4_n61"
set_resistance 0.035 "reg_M8_1_r4_n60"
set_resistance 0.038 "reg_M8_1_r4_n59"
set_resistance 0.032 "reg_M8_1_r4_n58"
set_resistance 0.031 "reg_M8_1_r4_n57"
set_resistance 0.040 "reg_M8_1_r4_n56"
set_resistance 0.016 "reg_M8_1_r4_n55"
set_resistance 0.017 "reg_M8_1_r4_n54"
set_resistance 0.018 "reg_M8_1_r4_n53"
set_resistance 0.028 "reg_M8_1_r4_n52"
set_resistance 0.017 "reg_M8_1_r4_n51"
set_resistance 0.018 "reg_M8_1_r4_n50"
set_resistance 0.017 "reg_M8_1_r4_n49"
set_resistance 0.014 "reg_M8_1_r4_n48"
set_resistance 0.016 "reg_M8_1_r4_n47"
set_resistance 0.028 "reg_M8_1_r4_n46"
set_resistance 0.014 "reg_M8_1_r4_n45"
set_resistance 0.016 "reg_M8_1_r4_n44"
set_resistance 0.008 "reg_S7_2_n82"
set_resistance 0.029 "reg_S7_2_n81"
set_resistance 0.044 "reg_S7_2_n80"
set_resistance 0.032 "reg_S7_2_n79"
set_resistance 0.043 "reg_S7_2_n78"
set_resistance 0.049 "reg_S7_2_n77"
set_resistance 0.045 "reg_S7_2_n76"
set_resistance 0.021 "reg_S7_2_n75"
set_resistance 0.018 "reg_S7_2_n74"
set_resistance 0.052 "reg_S7_2_n73"
set_resistance 0.053 "reg_S7_2_n72"
set_resistance 0.045 "reg_S7_2_n71"
set_resistance 0.075 "reg_S7_2_n70"
set_resistance 0.038 "reg_S7_2_n69"
set_resistance 0.034 "reg_S7_2_n68"
set_resistance 0.037 "reg_S7_2_n67"
set_resistance 0.034 "reg_S7_2_n66"
set_resistance 0.037 "reg_S7_2_n65"
set_resistance 0.035 "reg_S7_2_n64"
set_resistance 0.038 "reg_S7_2_n63"
set_resistance 0.036 "reg_S7_2_n62"
set_resistance 0.036 "reg_S7_2_n61"
set_resistance 0.032 "reg_S7_2_n60"
set_resistance 0.029 "reg_S7_2_n59"
set_resistance 0.029 "reg_S7_2_n58"
set_resistance 0.034 "reg_S7_2_n57"
set_resistance 0.029 "reg_S7_2_n56"
set_resistance 0.015 "reg_S7_2_n55"
set_resistance 0.025 "reg_S7_2_n54"
set_resistance 0.015 "reg_S7_2_n53"
set_resistance 0.020 "reg_S7_2_n52"
set_resistance 0.013 "reg_S7_2_n51"
set_resistance 0.017 "reg_S7_2_n50"
set_resistance 0.024 "reg_S7_2_n49"
set_resistance 0.026 "reg_S7_2_n48"
set_resistance 0.016 "reg_S7_2_n47"
set_resistance 0.028 "reg_S7_2_n46"
set_resistance 0.028 "reg_S7_2_n45"
set_resistance 0.015 "reg_S7_2_n44"
set_resistance 0.007 "reg_M8_2_r4_n82"
set_resistance 0.015 "reg_M8_2_r4_n81"
set_resistance 0.015 "reg_M8_2_r4_n80"
set_resistance 0.015 "reg_M8_2_r4_n79"
set_resistance 0.016 "reg_M8_2_r4_n78"
set_resistance 0.013 "reg_M8_2_r4_n77"
set_resistance 0.025 "reg_M8_2_r4_n76"
set_resistance 0.020 "reg_M8_2_r4_n75"
set_resistance 0.022 "reg_M8_2_r4_n74"
set_resistance 0.011 "reg_M8_2_r4_n73"
set_resistance 0.037 "reg_M8_2_r4_n72"
set_resistance 0.018 "reg_M8_2_r4_n71"
set_resistance 0.018 "reg_M8_2_r4_n70"
set_resistance 0.032 "reg_M8_2_r4_n69"
set_resistance 0.028 "reg_M8_2_r4_n68"
set_resistance 0.042 "reg_M8_2_r4_n67"
set_resistance 0.018 "reg_M8_2_r4_n66"
set_resistance 0.031 "reg_M8_2_r4_n65"
set_resistance 0.029 "reg_M8_2_r4_n64"
set_resistance 0.028 "reg_M8_2_r4_n63"
set_resistance 0.024 "reg_M8_2_r4_n62"
set_resistance 0.031 "reg_M8_2_r4_n61"
set_resistance 0.031 "reg_M8_2_r4_n60"
set_resistance 0.037 "reg_M8_2_r4_n59"
set_resistance 0.034 "reg_M8_2_r4_n58"
set_resistance 0.037 "reg_M8_2_r4_n57"
set_resistance 0.016 "reg_M8_2_r4_n56"
set_resistance 0.028 "reg_M8_2_r4_n55"
set_resistance 0.023 "reg_M8_2_r4_n54"
set_resistance 0.030 "reg_M8_2_r4_n53"
set_resistance 0.016 "reg_M8_2_r4_n52"
set_resistance 0.018 "reg_M8_2_r4_n51"
set_resistance 0.030 "reg_M8_2_r4_n50"
set_resistance 0.035 "reg_M8_2_r4_n49"
set_resistance 0.017 "reg_M8_2_r4_n48"
set_resistance 0.017 "reg_M8_2_r4_n47"
set_resistance 0.025 "reg_M8_2_r4_n46"
set_resistance 0.015 "reg_M8_2_r4_n45"
set_resistance 0.025 "reg_M8_2_r4_n44"
set_resistance 0.028 "val_reg0_n3"
set_resistance 0.018 "val_reg0_n2"
set_resistance 0.008 "val_reg0_n1"
set_resistance 0.023 "val_reg1_n6"
set_resistance 0.021 "val_reg1_n4"
set_resistance 0.044 "val_reg2_n4"
set_resistance 0.014 "val_reg4_n6"
set_resistance 0.030 "val_reg4_n5"
set_resistance 0.017 "val_reg4_n4"
set_resistance 0.033 "val_reg_out_n6"
set_resistance 0.018 "val_reg_out_n4"
set_resistance 0.014 "add_221_n2"
set_resistance 0.014 "add_219_n2"
set_resistance 0.030 "add_217_n2"
set_resistance 0.013 "add_204_n2"
set_resistance 0.027 "add_202_n2"
set_resistance 0.025 "add_200_n2"
set_resistance 0.031 "add_184_n2"
set_resistance 0.018 "add_183_n2"
set_resistance 0.018 "add_181_n2"
set_resistance 0.017 "add_180_n2"
set_resistance 0.019 "add_178_n2"
set_resistance 0.015 "add_177_n2"
set_resistance 0.016 "add_155_n2"
set_resistance 0.026 "add_154_n2"
set_resistance 0.016 "add_153_n2"
set_resistance 0.033 "add_152_n2"
set_resistance 0.018 "add_150_n2"
set_resistance 0.021 "add_149_n2"
set_resistance 0.013 "add_148_n2"
set_resistance 0.017 "add_147_n2"
set_resistance 0.024 "add_145_n2"
set_resistance 0.014 "add_144_n2"
set_resistance 0.021 "add_143_n2"
set_resistance 0.013 "add_142_n2"
set_resistance 0.024 "mult_102_n545"
set_resistance 0.021 "mult_102_n544"
set_resistance 0.019 "mult_102_n543"
set_resistance 0.020 "mult_102_n542"
set_resistance 0.017 "mult_102_n541"
set_resistance 0.026 "mult_102_n540"
set_resistance 0.043 "mult_102_n539"
set_resistance 0.019 "mult_102_n538"
set_resistance 0.015 "mult_102_n537"
set_resistance 0.042 "mult_102_n536"
set_resistance 0.019 "mult_102_n535"
set_resistance 0.029 "mult_102_n534"
set_resistance 0.032 "mult_102_n533"
set_resistance 0.056 "mult_102_n532"
set_resistance 0.049 "mult_102_n531"
set_resistance 0.033 "mult_102_n530"
set_resistance 0.015 "mult_102_n528"
set_resistance 0.017 "mult_102_n527"
set_resistance 0.015 "mult_102_n526"
set_resistance 0.016 "mult_102_n525"
set_resistance 0.019 "mult_102_n524"
set_resistance 0.015 "mult_102_n523"
set_resistance 0.001 "mult_102_n522"
set_resistance 0.015 "mult_102_n521"
set_resistance 0.036 "mult_102_n520"
set_resistance 0.022 "mult_102_n519"
set_resistance 0.034 "mult_102_n518"
set_resistance 0.035 "mult_102_n517"
set_resistance 0.031 "mult_102_n516"
set_resistance 0.038 "mult_102_n515"
set_resistance 0.026 "mult_102_n514"
set_resistance 0.049 "mult_102_n513"
set_resistance 0.054 "mult_102_n512"
set_resistance 0.014 "mult_102_n511"
set_resistance 0.021 "mult_102_n510"
set_resistance 0.045 "mult_102_n509"
set_resistance 0.028 "mult_102_n508"
set_resistance 0.038 "mult_102_n507"
set_resistance 0.036 "mult_102_n506"
set_resistance 0.028 "mult_102_n505"
set_resistance 0.041 "mult_102_n504"
set_resistance 0.037 "mult_102_n503"
set_resistance 0.015 "mult_102_n502"
set_resistance 0.038 "mult_102_n501"
set_resistance 0.030 "mult_102_n500"
set_resistance 0.030 "mult_102_n499"
set_resistance 0.027 "mult_102_n498"
set_resistance 0.040 "mult_102_n497"
set_resistance 0.034 "mult_102_n496"
set_resistance 0.025 "mult_102_n495"
set_resistance 0.031 "mult_102_n494"
set_resistance 0.024 "mult_102_n493"
set_resistance 0.038 "mult_102_n492"
set_resistance 0.013 "mult_102_n491"
set_resistance 0.028 "mult_102_n490"
set_resistance 0.023 "mult_102_n489"
set_resistance 0.026 "mult_102_n488"
set_resistance 0.034 "mult_102_n487"
set_resistance 0.047 "mult_102_n486"
set_resistance 0.037 "mult_102_n485"
set_resistance 0.028 "mult_102_n484"
set_resistance 0.029 "mult_102_n483"
set_resistance 0.015 "mult_102_n482"
set_resistance 0.022 "mult_102_n481"
set_resistance 0.032 "mult_102_n480"
set_resistance 0.023 "mult_102_n479"
set_resistance 0.039 "mult_102_n478"
set_resistance 0.039 "mult_102_n477"
set_resistance 0.040 "mult_102_n476"
set_resistance 0.065 "mult_102_n475"
set_resistance 0.029 "mult_102_n474"
set_resistance 0.042 "mult_102_n473"
set_resistance 0.022 "mult_102_n472"
set_resistance 0.031 "mult_102_n471"
set_resistance 0.033 "mult_102_n470"
set_resistance 0.028 "mult_102_n469"
set_resistance 0.040 "mult_102_n468"
set_resistance 0.029 "mult_102_n467"
set_resistance 0.034 "mult_102_n466"
set_resistance 0.034 "mult_102_n465"
set_resistance 0.042 "mult_102_n464"
set_resistance 0.036 "mult_102_n463"
set_resistance 0.046 "mult_102_n462"
set_resistance 0.040 "mult_102_n461"
set_resistance 0.192 "mult_102_n460"
set_resistance 0.029 "mult_102_n459"
set_resistance 0.040 "mult_102_n458"
set_resistance 0.332 "mult_102_n457"
set_resistance 0.299 "mult_102_n456"
set_resistance 0.032 "mult_102_n455"
set_resistance 0.042 "mult_102_n454"
set_resistance 0.040 "mult_102_n453"
set_resistance 0.041 "mult_102_n452"
set_resistance 0.317 "mult_102_n451"
set_resistance 0.219 "mult_102_n450"
set_resistance 0.038 "mult_102_n449"
set_resistance 0.022 "mult_102_n448"
set_resistance 0.023 "mult_102_n447"
set_resistance 0.056 "mult_102_n446"
set_resistance 0.290 "mult_102_n445"
set_resistance 0.020 "mult_102_n444"
set_resistance 0.044 "mult_102_n443"
set_resistance 0.285 "mult_102_n442"
set_resistance 0.298 "mult_102_n441"
set_resistance 0.046 "mult_102_n440"
set_resistance 0.036 "mult_102_n439"
set_resistance 0.314 "mult_102_n438"
set_resistance 0.301 "mult_102_n437"
set_resistance 0.049 "mult_102_n436"
set_resistance 0.071 "mult_102_n435"
set_resistance 0.055 "mult_102_n434"
set_resistance 0.323 "mult_102_n432"
set_resistance 0.018 "mult_102_n431"
set_resistance 0.034 "mult_102_n430"
set_resistance 0.035 "mult_102_n429"
set_resistance 0.035 "mult_102_n428"
set_resistance 0.021 "mult_102_n427"
set_resistance 0.053 "mult_102_n426"
set_resistance 0.026 "mult_102_n425"
set_resistance 0.023 "mult_102_n424"
set_resistance 0.022 "mult_102_n423"
set_resistance 0.041 "mult_102_n422"
set_resistance 0.020 "mult_102_n421"
set_resistance 0.032 "mult_102_n420"
set_resistance 0.023 "mult_102_n419"
set_resistance 0.037 "mult_102_n418"
set_resistance 0.026 "mult_102_n417"
set_resistance 0.031 "mult_102_n416"
set_resistance 0.026 "mult_102_n415"
set_resistance 0.051 "mult_102_n414"
set_resistance 0.028 "mult_102_n413"
set_resistance 0.069 "mult_102_n412"
set_resistance 0.033 "mult_102_n411"
set_resistance 0.038 "mult_102_n227"
set_resistance 0.034 "mult_102_n226"
set_resistance 0.033 "mult_102_n225"
set_resistance 0.043 "mult_102_n224"
set_resistance 0.058 "mult_102_n223"
set_resistance 0.078 "mult_102_n222"
set_resistance 0.086 "mult_102_n221"
set_resistance 0.069 "mult_102_n220"
set_resistance 0.077 "mult_102_n219"
set_resistance 0.016 "mult_102_n216"
set_resistance 0.029 "mult_102_n215"
set_resistance 0.016 "mult_102_n214"
set_resistance 0.029 "mult_102_n213"
set_resistance 0.026 "mult_102_n212"
set_resistance 0.058 "mult_102_n211"
set_resistance 0.056 "mult_102_n210"
set_resistance 0.064 "mult_102_n209"
set_resistance 0.065 "mult_102_n208"
set_resistance 0.038 "mult_102_n207"
set_resistance 0.043 "mult_102_n205"
set_resistance 0.021 "mult_102_n204"
set_resistance 0.041 "mult_102_n203"
set_resistance 0.015 "mult_102_n202"
set_resistance 0.030 "mult_102_n201"
set_resistance 0.047 "mult_102_n200"
set_resistance 0.039 "mult_102_n199"
set_resistance 0.051 "mult_102_n198"
set_resistance 0.059 "mult_102_n196"
set_resistance 0.065 "mult_102_n195"
set_resistance 0.018 "mult_102_n193"
set_resistance 0.020 "mult_102_n192"
set_resistance 0.021 "mult_102_n191"
set_resistance 0.033 "mult_102_n190"
set_resistance 0.036 "mult_102_n189"
set_resistance 0.049 "mult_102_n188"
set_resistance 0.028 "mult_102_n187"
set_resistance 0.036 "mult_102_n186"
set_resistance 0.035 "mult_102_n185"
set_resistance 0.043 "mult_102_n184"
set_resistance 0.044 "mult_102_n183"
set_resistance 0.054 "mult_102_n181"
set_resistance 0.049 "mult_102_n180"
set_resistance 0.043 "mult_102_n179"
set_resistance 0.015 "mult_102_n178"
set_resistance 0.050 "mult_102_n176"
set_resistance 0.019 "mult_102_n175"
set_resistance 0.035 "mult_102_n174"
set_resistance 0.033 "mult_102_n173"
set_resistance 0.039 "mult_102_n172"
set_resistance 0.017 "mult_102_n171"
set_resistance 0.037 "mult_102_n169"
set_resistance 0.039 "mult_102_n168"
set_resistance 0.017 "mult_102_n167"
set_resistance 0.035 "mult_102_n166"
set_resistance 0.026 "mult_102_n165"
set_resistance 0.029 "mult_102_n164"
set_resistance 0.027 "mult_102_n163"
set_resistance 0.031 "mult_102_n162"
set_resistance 0.041 "mult_102_n161"
set_resistance 0.038 "mult_102_n160"
set_resistance 0.037 "mult_102_n159"
set_resistance 0.080 "mult_102_n155"
set_resistance 0.049 "mult_102_n154"
set_resistance 0.056 "mult_102_n153"
set_resistance 0.027 "mult_102_n152"
set_resistance 0.043 "mult_102_n134"
set_resistance 0.037 "mult_102_n133"
set_resistance 0.029 "mult_102_n132"
set_resistance 0.039 "mult_102_n131"
set_resistance 0.014 "mult_102_n130"
set_resistance 0.016 "mult_102_n129"
set_resistance 0.031 "mult_102_n128"
set_resistance 0.022 "mult_102_n127"
set_resistance 0.019 "mult_102_n126"
set_resistance 0.052 "mult_102_n125"
set_resistance 0.042 "mult_102_n124"
set_resistance 0.024 "mult_102_n123"
set_resistance 0.018 "mult_102_n122"
set_resistance 0.030 "mult_102_n121"
set_resistance 0.014 "mult_102_n120"
set_resistance 0.053 "mult_102_n119"
set_resistance 0.044 "mult_102_n118"
set_resistance 0.023 "mult_102_n117"
set_resistance 0.039 "mult_102_n116"
set_resistance 0.014 "mult_102_n115"
set_resistance 0.016 "mult_102_n114"
set_resistance 0.017 "mult_102_n113"
set_resistance 0.017 "mult_102_n112"
set_resistance 0.046 "mult_102_n111"
set_resistance 0.038 "mult_102_n110"
set_resistance 0.028 "mult_102_n109"
set_resistance 0.033 "mult_102_n108"
set_resistance 0.035 "mult_102_n107"
set_resistance 0.025 "mult_102_n106"
set_resistance 0.034 "mult_102_n105"
set_resistance 0.046 "mult_102_n104"
set_resistance 0.017 "mult_102_n103"
set_resistance 0.020 "mult_102_n102"
set_resistance 0.048 "mult_102_n101"
set_resistance 0.028 "mult_102_n100"
set_resistance 0.042 "mult_102_n99"
set_resistance 0.022 "mult_102_n98"
set_resistance 0.034 "mult_102_n97"
set_resistance 0.018 "mult_102_n96"
set_resistance 0.015 "mult_102_n95"
set_resistance 0.024 "mult_102_n94"
set_resistance 0.032 "mult_102_n93"
set_resistance 0.021 "mult_102_n92"
set_resistance 0.039 "mult_102_n91"
set_resistance 0.036 "mult_102_n90"
set_resistance 0.022 "mult_102_n89"
set_resistance 0.022 "mult_102_n88"
set_resistance 0.041 "mult_102_n87"
set_resistance 0.035 "mult_102_n86"
set_resistance 0.017 "mult_102_n85"
set_resistance 0.015 "mult_102_n84"
set_resistance 0.016 "mult_102_n83"
set_resistance 0.071 "mult_102_n82"
set_resistance 0.078 "mult_102_n81"
set_resistance 0.034 "mult_102_n80"
set_resistance 0.018 "mult_102_n79"
set_resistance 0.021 "mult_102_n78"
set_resistance 0.039 "mult_102_n77"
set_resistance 0.030 "mult_102_n76"
set_resistance 0.019 "mult_102_n75"
set_resistance 0.081 "mult_102_n73"
set_resistance 0.045 "mult_102_n72"
set_resistance 0.034 "mult_102_n71"
set_resistance 0.049 "mult_102_n70"
set_resistance 0.036 "mult_102_n69"
set_resistance 0.015 "mult_102_n68"
set_resistance 0.042 "mult_102_n67"
set_resistance 0.029 "mult_102_n66"
set_resistance 0.020 "mult_102_n65"
set_resistance 0.050 "mult_102_n64"
set_resistance 0.029 "mult_102_n63"
set_resistance 0.052 "mult_102_n62"
set_resistance 0.028 "mult_102_n61"
set_resistance 0.027 "mult_102_n60"
set_resistance 0.049 "mult_102_n59"
set_resistance 0.029 "mult_102_n58"
set_resistance 0.033 "mult_102_n57"
set_resistance 0.088 "mult_102_n55"
set_resistance 0.047 "mult_102_n54"
set_resistance 0.016 "mult_102_n53"
set_resistance 0.032 "mult_102_n52"
set_resistance 0.055 "mult_102_n51"
set_resistance 0.048 "mult_102_n50"
set_resistance 0.043 "mult_102_n49"
set_resistance 0.040 "mult_102_n48"
set_resistance 0.050 "mult_102_n47"
set_resistance 0.028 "mult_102_n46"
set_resistance 0.046 "mult_102_n45"
set_resistance 0.015 "mult_102_n44"
set_resistance 0.034 "mult_102_n43"
set_resistance 0.056 "mult_102_n41"
set_resistance 0.030 "mult_102_n40"
set_resistance 0.041 "mult_102_n39"
set_resistance 0.014 "mult_102_n38"
set_resistance 0.035 "mult_102_n37"
set_resistance 0.034 "mult_102_n36"
set_resistance 0.053 "mult_102_n35"
set_resistance 0.017 "mult_102_n34"
set_resistance 0.035 "mult_102_n33"
set_resistance 0.083 "mult_102_n31"
set_resistance 0.017 "mult_102_n30"
set_resistance 0.039 "mult_102_n29"
set_resistance 0.014 "mult_102_n28"
set_resistance 0.034 "mult_102_n27"
set_resistance 0.059 "mult_102_n25"
set_resistance 0.022 "mult_102_n15"
set_resistance 0.034 "mult_102_n14"
set_resistance 0.032 "mult_102_n13"
set_resistance 0.039 "mult_102_n12"
set_resistance 0.034 "mult_102_n11"
set_resistance 0.055 "mult_102_n10"
set_resistance 0.021 "mult_102_n9"
set_resistance 0.025 "mult_102_n8"
set_resistance 0.019 "mult_102_n7"
set_resistance 0.038 "mult_102_n6"
set_resistance 0.021 "mult_102_n5"
set_resistance 0.022 "mult_102_n4"
set_resistance 0.013 "mult_102_n3"
set_resistance 0.046 "mult_91_n544"
set_resistance 0.038 "mult_91_n543"
set_resistance 0.024 "mult_91_n542"
set_resistance 0.014 "mult_91_n541"
set_resistance 0.031 "mult_91_n540"
set_resistance 0.006 "mult_91_n539"
set_resistance 0.036 "mult_91_n538"
set_resistance 0.020 "mult_91_n537"
set_resistance 0.045 "mult_91_n536"
set_resistance 0.021 "mult_91_n535"
set_resistance 0.042 "mult_91_n534"
set_resistance 0.021 "mult_91_n533"
set_resistance 0.018 "mult_91_n532"
set_resistance 0.040 "mult_91_n531"
set_resistance 0.056 "mult_91_n530"
set_resistance 0.060 "mult_91_n529"
set_resistance 0.121 "mult_91_n528"
set_resistance 0.014 "mult_91_n527"
set_resistance 0.020 "mult_91_n526"
set_resistance 0.016 "mult_91_n525"
set_resistance 0.002 "mult_91_n524"
set_resistance 0.013 "mult_91_n523"
set_resistance 0.005 "mult_91_n522"
set_resistance 0.014 "mult_91_n521"
set_resistance 0.034 "mult_91_n520"
set_resistance 0.041 "mult_91_n519"
set_resistance 0.043 "mult_91_n518"
set_resistance 0.027 "mult_91_n517"
set_resistance 0.037 "mult_91_n516"
set_resistance 0.029 "mult_91_n515"
set_resistance 0.044 "mult_91_n514"
set_resistance 0.045 "mult_91_n513"
set_resistance 0.030 "mult_91_n512"
set_resistance 0.029 "mult_91_n511"
set_resistance 0.018 "mult_91_n510"
set_resistance 0.014 "mult_91_n509"
set_resistance 0.039 "mult_91_n508"
set_resistance 0.021 "mult_91_n507"
set_resistance 0.026 "mult_91_n506"
set_resistance 0.040 "mult_91_n505"
set_resistance 0.028 "mult_91_n504"
set_resistance 0.023 "mult_91_n503"
set_resistance 0.050 "mult_91_n502"
set_resistance 0.018 "mult_91_n501"
set_resistance 0.013 "mult_91_n500"
set_resistance 0.025 "mult_91_n499"
set_resistance 0.022 "mult_91_n498"
set_resistance 0.023 "mult_91_n497"
set_resistance 0.052 "mult_91_n496"
set_resistance 0.029 "mult_91_n495"
set_resistance 0.042 "mult_91_n494"
set_resistance 0.020 "mult_91_n493"
set_resistance 0.039 "mult_91_n492"
set_resistance 0.028 "mult_91_n491"
set_resistance 0.014 "mult_91_n490"
set_resistance 0.013 "mult_91_n489"
set_resistance 0.032 "mult_91_n488"
set_resistance 0.038 "mult_91_n487"
set_resistance 0.031 "mult_91_n486"
set_resistance 0.039 "mult_91_n485"
set_resistance 0.036 "mult_91_n484"
set_resistance 0.031 "mult_91_n483"
set_resistance 0.037 "mult_91_n482"
set_resistance 0.018 "mult_91_n481"
set_resistance 0.021 "mult_91_n480"
set_resistance 0.023 "mult_91_n479"
set_resistance 0.026 "mult_91_n478"
set_resistance 0.061 "mult_91_n477"
set_resistance 0.052 "mult_91_n476"
set_resistance 0.027 "mult_91_n475"
set_resistance 0.036 "mult_91_n474"
set_resistance 0.036 "mult_91_n473"
set_resistance 0.030 "mult_91_n472"
set_resistance 0.050 "mult_91_n471"
set_resistance 0.028 "mult_91_n470"
set_resistance 0.033 "mult_91_n469"
set_resistance 0.037 "mult_91_n468"
set_resistance 0.028 "mult_91_n467"
set_resistance 0.030 "mult_91_n466"
set_resistance 0.046 "mult_91_n465"
set_resistance 0.061 "mult_91_n464"
set_resistance 0.035 "mult_91_n463"
set_resistance 0.039 "mult_91_n462"
set_resistance 0.043 "mult_91_n461"
set_resistance 0.039 "mult_91_n460"
set_resistance 0.201 "mult_91_n459"
set_resistance 0.035 "mult_91_n458"
set_resistance 0.026 "mult_91_n457"
set_resistance 0.363 "mult_91_n456"
set_resistance 0.236 "mult_91_n455"
set_resistance 0.033 "mult_91_n454"
set_resistance 0.038 "mult_91_n453"
set_resistance 0.032 "mult_91_n452"
set_resistance 0.028 "mult_91_n451"
set_resistance 0.397 "mult_91_n450"
set_resistance 0.392 "mult_91_n449"
set_resistance 0.030 "mult_91_n448"
set_resistance 0.045 "mult_91_n447"
set_resistance 0.033 "mult_91_n446"
set_resistance 0.032 "mult_91_n445"
set_resistance 0.312 "mult_91_n444"
set_resistance 0.033 "mult_91_n443"
set_resistance 0.033 "mult_91_n442"
set_resistance 0.315 "mult_91_n441"
set_resistance 0.307 "mult_91_n440"
set_resistance 0.039 "mult_91_n439"
set_resistance 0.058 "mult_91_n438"
set_resistance 0.361 "mult_91_n437"
set_resistance 0.338 "mult_91_n436"
set_resistance 0.035 "mult_91_n435"
set_resistance 0.038 "mult_91_n434"
set_resistance 0.040 "mult_91_n433"
set_resistance 0.344 "mult_91_n431"
set_resistance 0.021 "mult_91_n430"
set_resistance 0.023 "mult_91_n429"
set_resistance 0.022 "mult_91_n428"
set_resistance 0.034 "mult_91_n427"
set_resistance 0.040 "mult_91_n426"
set_resistance 0.038 "mult_91_n425"
set_resistance 0.021 "mult_91_n424"
set_resistance 0.024 "mult_91_n423"
set_resistance 0.021 "mult_91_n422"
set_resistance 0.031 "mult_91_n421"
set_resistance 0.036 "mult_91_n420"
set_resistance 0.021 "mult_91_n419"
set_resistance 0.030 "mult_91_n418"
set_resistance 0.013 "mult_91_n417"
set_resistance 0.017 "mult_91_n416"
set_resistance 0.019 "mult_91_n415"
set_resistance 0.021 "mult_91_n414"
set_resistance 0.019 "mult_91_n413"
set_resistance 0.019 "mult_91_n412"
set_resistance 0.028 "mult_91_n411"
set_resistance 0.029 "mult_91_n410"
set_resistance 0.016 "mult_91_n227"
set_resistance 0.024 "mult_91_n226"
set_resistance 0.047 "mult_91_n225"
set_resistance 0.055 "mult_91_n224"
set_resistance 0.046 "mult_91_n223"
set_resistance 0.018 "mult_91_n222"
set_resistance 0.016 "mult_91_n221"
set_resistance 0.053 "mult_91_n220"
set_resistance 0.020 "mult_91_n219"
set_resistance 0.027 "mult_91_n216"
set_resistance 0.014 "mult_91_n215"
set_resistance 0.039 "mult_91_n214"
set_resistance 0.031 "mult_91_n213"
set_resistance 0.044 "mult_91_n212"
set_resistance 0.047 "mult_91_n211"
set_resistance 0.027 "mult_91_n210"
set_resistance 0.014 "mult_91_n209"
set_resistance 0.038 "mult_91_n208"
set_resistance 0.023 "mult_91_n207"
set_resistance 0.039 "mult_91_n205"
set_resistance 0.021 "mult_91_n204"
set_resistance 0.039 "mult_91_n203"
set_resistance 0.029 "mult_91_n202"
set_resistance 0.036 "mult_91_n201"
set_resistance 0.041 "mult_91_n200"
set_resistance 0.019 "mult_91_n199"
set_resistance 0.017 "mult_91_n198"
set_resistance 0.030 "mult_91_n196"
set_resistance 0.032 "mult_91_n195"
set_resistance 0.039 "mult_91_n193"
set_resistance 0.029 "mult_91_n192"
set_resistance 0.044 "mult_91_n191"
set_resistance 0.019 "mult_91_n190"
set_resistance 0.017 "mult_91_n189"
set_resistance 0.030 "mult_91_n188"
set_resistance 0.031 "mult_91_n187"
set_resistance 0.031 "mult_91_n186"
set_resistance 0.037 "mult_91_n185"
set_resistance 0.028 "mult_91_n184"
set_resistance 0.017 "mult_91_n183"
set_resistance 0.036 "mult_91_n181"
set_resistance 0.029 "mult_91_n180"
set_resistance 0.054 "mult_91_n179"
set_resistance 0.040 "mult_91_n178"
set_resistance 0.032 "mult_91_n176"
set_resistance 0.056 "mult_91_n175"
set_resistance 0.035 "mult_91_n174"
set_resistance 0.033 "mult_91_n173"
set_resistance 0.053 "mult_91_n172"
set_resistance 0.046 "mult_91_n171"
set_resistance 0.060 "mult_91_n169"
set_resistance 0.031 "mult_91_n168"
set_resistance 0.030 "mult_91_n167"
set_resistance 0.042 "mult_91_n166"
set_resistance 0.055 "mult_91_n165"
set_resistance 0.048 "mult_91_n164"
set_resistance 0.049 "mult_91_n163"
set_resistance 0.069 "mult_91_n162"
set_resistance 0.072 "mult_91_n161"
set_resistance 0.074 "mult_91_n160"
set_resistance 0.048 "mult_91_n159"
set_resistance 0.094 "mult_91_n155"
set_resistance 0.095 "mult_91_n154"
set_resistance 0.044 "mult_91_n153"
set_resistance 0.046 "mult_91_n152"
set_resistance 0.029 "mult_91_n134"
set_resistance 0.021 "mult_91_n133"
set_resistance 0.029 "mult_91_n132"
set_resistance 0.042 "mult_91_n131"
set_resistance 0.018 "mult_91_n130"
set_resistance 0.014 "mult_91_n129"
set_resistance 0.042 "mult_91_n128"
set_resistance 0.046 "mult_91_n127"
set_resistance 0.018 "mult_91_n126"
set_resistance 0.035 "mult_91_n125"
set_resistance 0.040 "mult_91_n124"
set_resistance 0.021 "mult_91_n123"
set_resistance 0.050 "mult_91_n122"
set_resistance 0.016 "mult_91_n121"
set_resistance 0.019 "mult_91_n120"
set_resistance 0.017 "mult_91_n119"
set_resistance 0.024 "mult_91_n118"
set_resistance 0.031 "mult_91_n117"
set_resistance 0.064 "mult_91_n116"
set_resistance 0.021 "mult_91_n115"
set_resistance 0.017 "mult_91_n114"
set_resistance 0.036 "mult_91_n113"
set_resistance 0.034 "mult_91_n112"
set_resistance 0.026 "mult_91_n111"
set_resistance 0.045 "mult_91_n110"
set_resistance 0.069 "mult_91_n109"
set_resistance 0.033 "mult_91_n108"
set_resistance 0.045 "mult_91_n107"
set_resistance 0.058 "mult_91_n106"
set_resistance 0.074 "mult_91_n105"
set_resistance 0.035 "mult_91_n104"
set_resistance 0.035 "mult_91_n103"
set_resistance 0.015 "mult_91_n102"
set_resistance 0.030 "mult_91_n101"
set_resistance 0.042 "mult_91_n100"
set_resistance 0.044 "mult_91_n99"
set_resistance 0.015 "mult_91_n98"
set_resistance 0.047 "mult_91_n97"
set_resistance 0.013 "mult_91_n96"
set_resistance 0.045 "mult_91_n95"
set_resistance 0.073 "mult_91_n94"
set_resistance 0.017 "mult_91_n93"
set_resistance 0.038 "mult_91_n92"
set_resistance 0.075 "mult_91_n91"
set_resistance 0.033 "mult_91_n90"
set_resistance 0.021 "mult_91_n89"
set_resistance 0.023 "mult_91_n88"
set_resistance 0.052 "mult_91_n87"
set_resistance 0.016 "mult_91_n86"
set_resistance 0.041 "mult_91_n85"
set_resistance 0.024 "mult_91_n84"
set_resistance 0.067 "mult_91_n83"
set_resistance 0.036 "mult_91_n82"
set_resistance 0.038 "mult_91_n81"
set_resistance 0.082 "mult_91_n80"
set_resistance 0.059 "mult_91_n79"
set_resistance 0.015 "mult_91_n78"
set_resistance 0.047 "mult_91_n77"
set_resistance 0.017 "mult_91_n76"
set_resistance 0.059 "mult_91_n75"
set_resistance 0.057 "mult_91_n73"
set_resistance 0.044 "mult_91_n72"
set_resistance 0.078 "mult_91_n71"
set_resistance 0.029 "mult_91_n70"
set_resistance 0.038 "mult_91_n69"
set_resistance 0.036 "mult_91_n68"
set_resistance 0.043 "mult_91_n67"
set_resistance 0.031 "mult_91_n66"
set_resistance 0.040 "mult_91_n65"
set_resistance 0.039 "mult_91_n64"
set_resistance 0.058 "mult_91_n63"
set_resistance 0.013 "mult_91_n62"
set_resistance 0.019 "mult_91_n61"
set_resistance 0.033 "mult_91_n60"
set_resistance 0.038 "mult_91_n59"
set_resistance 0.041 "mult_91_n58"
set_resistance 0.041 "mult_91_n57"
set_resistance 0.060 "mult_91_n55"
set_resistance 0.057 "mult_91_n54"
set_resistance 0.025 "mult_91_n53"
set_resistance 0.020 "mult_91_n52"
set_resistance 0.039 "mult_91_n51"
set_resistance 0.024 "mult_91_n50"
set_resistance 0.034 "mult_91_n49"
set_resistance 0.049 "mult_91_n48"
set_resistance 0.066 "mult_91_n47"
set_resistance 0.017 "mult_91_n46"
set_resistance 0.029 "mult_91_n45"
set_resistance 0.014 "mult_91_n44"
set_resistance 0.040 "mult_91_n43"
set_resistance 0.029 "mult_91_n41"
set_resistance 0.030 "mult_91_n40"
set_resistance 0.040 "mult_91_n39"
set_resistance 0.022 "mult_91_n38"
set_resistance 0.034 "mult_91_n37"
set_resistance 0.013 "mult_91_n36"
set_resistance 0.015 "mult_91_n35"
set_resistance 0.014 "mult_91_n34"
set_resistance 0.020 "mult_91_n33"
set_resistance 0.029 "mult_91_n31"
set_resistance 0.030 "mult_91_n30"
set_resistance 0.042 "mult_91_n29"
set_resistance 0.048 "mult_91_n28"
set_resistance 0.068 "mult_91_n27"
set_resistance 0.066 "mult_91_n25"
set_resistance 0.039 "mult_91_n15"
set_resistance 0.021 "mult_91_n14"
set_resistance 0.029 "mult_91_n13"
set_resistance 0.014 "mult_91_n12"
set_resistance 0.020 "mult_91_n11"
set_resistance 0.030 "mult_91_n10"
set_resistance 0.018 "mult_91_n9"
set_resistance 0.033 "mult_91_n8"
set_resistance 0.018 "mult_91_n7"
set_resistance 0.018 "mult_91_n6"
set_resistance 0.013 "mult_91_n5"
set_resistance 0.014 "mult_91_n4"
set_resistance 0.092 "mult_91_n3"
set_resistance 0.024 "mult_80_n544"
set_resistance 0.016 "mult_80_n543"
set_resistance 0.034 "mult_80_n542"
set_resistance 0.028 "mult_80_n541"
set_resistance 0.021 "mult_80_n540"
set_resistance 0.019 "mult_80_n539"
set_resistance 0.059 "mult_80_n538"
set_resistance 0.018 "mult_80_n537"
set_resistance 0.031 "mult_80_n536"
set_resistance 0.018 "mult_80_n535"
set_resistance 0.027 "mult_80_n534"
set_resistance 0.020 "mult_80_n533"
set_resistance 0.016 "mult_80_n532"
set_resistance 0.046 "mult_80_n531"
set_resistance 0.045 "mult_80_n530"
set_resistance 0.054 "mult_80_n529"
set_resistance 0.015 "mult_80_n527"
set_resistance 0.020 "mult_80_n526"
set_resistance 0.017 "mult_80_n525"
set_resistance 0.015 "mult_80_n524"
set_resistance 0.014 "mult_80_n523"
set_resistance 0.013 "mult_80_n522"
set_resistance 0.014 "mult_80_n521"
set_resistance 0.021 "mult_80_n520"
set_resistance 0.026 "mult_80_n519"
set_resistance 0.021 "mult_80_n518"
set_resistance 0.039 "mult_80_n517"
set_resistance 0.049 "mult_80_n516"
set_resistance 0.050 "mult_80_n515"
set_resistance 0.029 "mult_80_n514"
set_resistance 0.025 "mult_80_n513"
set_resistance 0.045 "mult_80_n512"
set_resistance 0.048 "mult_80_n511"
set_resistance 0.024 "mult_80_n510"
set_resistance 0.033 "mult_80_n509"
set_resistance 0.035 "mult_80_n508"
set_resistance 0.030 "mult_80_n507"
set_resistance 0.046 "mult_80_n506"
set_resistance 0.047 "mult_80_n505"
set_resistance 0.031 "mult_80_n504"
set_resistance 0.036 "mult_80_n503"
set_resistance 0.030 "mult_80_n502"
set_resistance 0.020 "mult_80_n501"
set_resistance 0.030 "mult_80_n500"
set_resistance 0.032 "mult_80_n499"
set_resistance 0.021 "mult_80_n498"
set_resistance 0.041 "mult_80_n497"
set_resistance 0.038 "mult_80_n496"
set_resistance 0.037 "mult_80_n495"
set_resistance 0.041 "mult_80_n494"
set_resistance 0.061 "mult_80_n493"
set_resistance 0.028 "mult_80_n492"
set_resistance 0.028 "mult_80_n491"
set_resistance 0.016 "mult_80_n490"
set_resistance 0.021 "mult_80_n489"
set_resistance 0.033 "mult_80_n488"
set_resistance 0.029 "mult_80_n487"
set_resistance 0.049 "mult_80_n486"
set_resistance 0.036 "mult_80_n485"
set_resistance 0.039 "mult_80_n484"
set_resistance 0.035 "mult_80_n483"
set_resistance 0.046 "mult_80_n482"
set_resistance 0.025 "mult_80_n481"
set_resistance 0.054 "mult_80_n480"
set_resistance 0.047 "mult_80_n479"
set_resistance 0.040 "mult_80_n478"
set_resistance 0.035 "mult_80_n477"
set_resistance 0.044 "mult_80_n476"
set_resistance 0.034 "mult_80_n475"
set_resistance 0.031 "mult_80_n474"
set_resistance 0.050 "mult_80_n473"
set_resistance 0.045 "mult_80_n472"
set_resistance 0.038 "mult_80_n471"
set_resistance 0.013 "mult_80_n470"
set_resistance 0.039 "mult_80_n469"
set_resistance 0.041 "mult_80_n468"
set_resistance 0.033 "mult_80_n467"
set_resistance 0.037 "mult_80_n466"
set_resistance 0.042 "mult_80_n465"
set_resistance 0.052 "mult_80_n464"
set_resistance 0.055 "mult_80_n463"
set_resistance 0.042 "mult_80_n462"
set_resistance 0.027 "mult_80_n461"
set_resistance 0.028 "mult_80_n460"
set_resistance 0.231 "mult_80_n459"
set_resistance 0.036 "mult_80_n458"
set_resistance 0.034 "mult_80_n457"
set_resistance 0.314 "mult_80_n456"
set_resistance 0.274 "mult_80_n455"
set_resistance 0.027 "mult_80_n454"
set_resistance 0.028 "mult_80_n453"
set_resistance 0.038 "mult_80_n452"
set_resistance 0.039 "mult_80_n451"
set_resistance 0.350 "mult_80_n450"
set_resistance 0.279 "mult_80_n449"
set_resistance 0.034 "mult_80_n448"
set_resistance 0.025 "mult_80_n447"
set_resistance 0.027 "mult_80_n446"
set_resistance 0.028 "mult_80_n445"
set_resistance 0.310 "mult_80_n444"
set_resistance 0.053 "mult_80_n443"
set_resistance 0.048 "mult_80_n442"
set_resistance 0.281 "mult_80_n441"
set_resistance 0.286 "mult_80_n440"
set_resistance 0.030 "mult_80_n439"
set_resistance 0.035 "mult_80_n438"
set_resistance 0.342 "mult_80_n437"
set_resistance 0.346 "mult_80_n436"
set_resistance 0.024 "mult_80_n435"
set_resistance 0.057 "mult_80_n434"
set_resistance 0.037 "mult_80_n433"
set_resistance 0.303 "mult_80_n431"
set_resistance 0.015 "mult_80_n430"
set_resistance 0.024 "mult_80_n429"
set_resistance 0.041 "mult_80_n428"
set_resistance 0.038 "mult_80_n427"
set_resistance 0.038 "mult_80_n426"
set_resistance 0.024 "mult_80_n425"
set_resistance 0.021 "mult_80_n424"
set_resistance 0.038 "mult_80_n423"
set_resistance 0.041 "mult_80_n422"
set_resistance 0.024 "mult_80_n421"
set_resistance 0.026 "mult_80_n420"
set_resistance 0.035 "mult_80_n419"
set_resistance 0.030 "mult_80_n418"
set_resistance 0.041 "mult_80_n417"
set_resistance 0.036 "mult_80_n416"
set_resistance 0.045 "mult_80_n415"
set_resistance 0.017 "mult_80_n414"
set_resistance 0.062 "mult_80_n413"
set_resistance 0.029 "mult_80_n412"
set_resistance 0.041 "mult_80_n411"
set_resistance 0.033 "mult_80_n410"
set_resistance 0.044 "mult_80_n227"
set_resistance 0.044 "mult_80_n226"
set_resistance 0.052 "mult_80_n225"
set_resistance 0.034 "mult_80_n224"
set_resistance 0.051 "mult_80_n223"
set_resistance 0.041 "mult_80_n222"
set_resistance 0.048 "mult_80_n221"
set_resistance 0.059 "mult_80_n220"
set_resistance 0.068 "mult_80_n219"
set_resistance 0.028 "mult_80_n216"
set_resistance 0.027 "mult_80_n215"
set_resistance 0.034 "mult_80_n214"
set_resistance 0.026 "mult_80_n213"
set_resistance 0.029 "mult_80_n212"
set_resistance 0.022 "mult_80_n211"
set_resistance 0.040 "mult_80_n210"
set_resistance 0.025 "mult_80_n209"
set_resistance 0.057 "mult_80_n208"
set_resistance 0.047 "mult_80_n207"
set_resistance 0.033 "mult_80_n205"
set_resistance 0.026 "mult_80_n204"
set_resistance 0.032 "mult_80_n203"
set_resistance 0.017 "mult_80_n202"
set_resistance 0.020 "mult_80_n201"
set_resistance 0.017 "mult_80_n200"
set_resistance 0.030 "mult_80_n199"
set_resistance 0.038 "mult_80_n198"
set_resistance 0.059 "mult_80_n196"
set_resistance 0.060 "mult_80_n195"
set_resistance 0.045 "mult_80_n193"
set_resistance 0.030 "mult_80_n192"
set_resistance 0.067 "mult_80_n191"
set_resistance 0.060 "mult_80_n190"
set_resistance 0.050 "mult_80_n189"
set_resistance 0.038 "mult_80_n188"
set_resistance 0.021 "mult_80_n187"
set_resistance 0.037 "mult_80_n186"
set_resistance 0.030 "mult_80_n185"
set_resistance 0.040 "mult_80_n184"
set_resistance 0.047 "mult_80_n183"
set_resistance 0.062 "mult_80_n181"
set_resistance 0.028 "mult_80_n180"
set_resistance 0.057 "mult_80_n179"
set_resistance 0.023 "mult_80_n178"
set_resistance 0.033 "mult_80_n176"
set_resistance 0.026 "mult_80_n175"
set_resistance 0.035 "mult_80_n174"
set_resistance 0.047 "mult_80_n173"
set_resistance 0.050 "mult_80_n172"
set_resistance 0.040 "mult_80_n171"
set_resistance 0.066 "mult_80_n169"
set_resistance 0.034 "mult_80_n168"
set_resistance 0.039 "mult_80_n167"
set_resistance 0.036 "mult_80_n166"
set_resistance 0.038 "mult_80_n165"
set_resistance 0.042 "mult_80_n164"
set_resistance 0.034 "mult_80_n163"
set_resistance 0.028 "mult_80_n162"
set_resistance 0.032 "mult_80_n161"
set_resistance 0.034 "mult_80_n160"
set_resistance 0.035 "mult_80_n159"
set_resistance 0.061 "mult_80_n155"
set_resistance 0.044 "mult_80_n154"
set_resistance 0.077 "mult_80_n153"
set_resistance 0.084 "mult_80_n152"
set_resistance 0.037 "mult_80_n134"
set_resistance 0.022 "mult_80_n133"
set_resistance 0.038 "mult_80_n132"
set_resistance 0.038 "mult_80_n131"
set_resistance 0.031 "mult_80_n130"
set_resistance 0.027 "mult_80_n129"
set_resistance 0.038 "mult_80_n128"
set_resistance 0.047 "mult_80_n127"
set_resistance 0.016 "mult_80_n126"
set_resistance 0.052 "mult_80_n125"
set_resistance 0.023 "mult_80_n124"
set_resistance 0.050 "mult_80_n123"
set_resistance 0.072 "mult_80_n122"
set_resistance 0.059 "mult_80_n121"
set_resistance 0.013 "mult_80_n120"
set_resistance 0.030 "mult_80_n119"
set_resistance 0.028 "mult_80_n118"
set_resistance 0.025 "mult_80_n117"
set_resistance 0.027 "mult_80_n116"
set_resistance 0.029 "mult_80_n115"
set_resistance 0.014 "mult_80_n114"
set_resistance 0.037 "mult_80_n113"
set_resistance 0.006 "mult_80_n112"
set_resistance 0.036 "mult_80_n111"
set_resistance 0.046 "mult_80_n110"
set_resistance 0.017 "mult_80_n109"
set_resistance 0.037 "mult_80_n108"
set_resistance 0.041 "mult_80_n107"
set_resistance 0.018 "mult_80_n106"
set_resistance 0.014 "mult_80_n105"
set_resistance 0.030 "mult_80_n104"
set_resistance 0.021 "mult_80_n103"
set_resistance 0.043 "mult_80_n102"
set_resistance 0.017 "mult_80_n101"
set_resistance 0.028 "mult_80_n100"
set_resistance 0.021 "mult_80_n99"
set_resistance 0.017 "mult_80_n98"
set_resistance 0.017 "mult_80_n97"
set_resistance 0.003 "mult_80_n96"
set_resistance 0.034 "mult_80_n95"
set_resistance 0.033 "mult_80_n94"
set_resistance 0.031 "mult_80_n93"
set_resistance 0.015 "mult_80_n92"
set_resistance 0.034 "mult_80_n91"
set_resistance 0.025 "mult_80_n90"
set_resistance 0.015 "mult_80_n89"
set_resistance 0.031 "mult_80_n88"
set_resistance 0.012 "mult_80_n87"
set_resistance 0.041 "mult_80_n86"
set_resistance 0.030 "mult_80_n85"
set_resistance 0.033 "mult_80_n84"
set_resistance 0.026 "mult_80_n83"
set_resistance 0.037 "mult_80_n82"
set_resistance 0.046 "mult_80_n81"
set_resistance 0.036 "mult_80_n80"
set_resistance 0.025 "mult_80_n79"
set_resistance 0.033 "mult_80_n78"
set_resistance 0.012 "mult_80_n77"
set_resistance 0.034 "mult_80_n76"
set_resistance 0.029 "mult_80_n75"
set_resistance 0.084 "mult_80_n73"
set_resistance 0.032 "mult_80_n72"
set_resistance 0.039 "mult_80_n71"
set_resistance 0.059 "mult_80_n70"
set_resistance 0.034 "mult_80_n69"
set_resistance 0.044 "mult_80_n68"
set_resistance 0.036 "mult_80_n67"
set_resistance 0.033 "mult_80_n66"
set_resistance 0.029 "mult_80_n65"
set_resistance 0.022 "mult_80_n64"
set_resistance 0.034 "mult_80_n63"
set_resistance 0.046 "mult_80_n62"
set_resistance 0.013 "mult_80_n61"
set_resistance 0.014 "mult_80_n60"
set_resistance 0.040 "mult_80_n59"
set_resistance 0.076 "mult_80_n58"
set_resistance 0.044 "mult_80_n57"
set_resistance 0.086 "mult_80_n55"
set_resistance 0.039 "mult_80_n54"
set_resistance 0.016 "mult_80_n53"
set_resistance 0.030 "mult_80_n52"
set_resistance 0.049 "mult_80_n51"
set_resistance 0.032 "mult_80_n50"
set_resistance 0.044 "mult_80_n49"
set_resistance 0.016 "mult_80_n48"
set_resistance 0.041 "mult_80_n47"
set_resistance 0.018 "mult_80_n46"
set_resistance 0.047 "mult_80_n45"
set_resistance 0.034 "mult_80_n44"
set_resistance 0.040 "mult_80_n43"
set_resistance 0.070 "mult_80_n41"
set_resistance 0.032 "mult_80_n40"
set_resistance 0.034 "mult_80_n39"
set_resistance 0.021 "mult_80_n38"
set_resistance 0.038 "mult_80_n37"
set_resistance 0.048 "mult_80_n36"
set_resistance 0.056 "mult_80_n35"
set_resistance 0.033 "mult_80_n34"
set_resistance 0.028 "mult_80_n33"
set_resistance 0.064 "mult_80_n31"
set_resistance 0.030 "mult_80_n30"
set_resistance 0.042 "mult_80_n29"
set_resistance 0.020 "mult_80_n28"
set_resistance 0.049 "mult_80_n27"
set_resistance 0.063 "mult_80_n25"
set_resistance 0.051 "mult_80_n15"
set_resistance 0.043 "mult_80_n14"
set_resistance 0.036 "mult_80_n13"
set_resistance 0.037 "mult_80_n12"
set_resistance 0.076 "mult_80_n11"
set_resistance 0.034 "mult_80_n10"
set_resistance 0.015 "mult_80_n9"
set_resistance 0.030 "mult_80_n8"
set_resistance 0.035 "mult_80_n7"
set_resistance 0.021 "mult_80_n6"
set_resistance 0.022 "mult_80_n5"
set_resistance 0.025 "mult_80_n4"
set_resistance 0.040 "mult_80_n3"
set_resistance 0.043 "mult_101_n544"
set_resistance 0.042 "mult_101_n543"
set_resistance 0.014 "mult_101_n542"
set_resistance 0.023 "mult_101_n541"
set_resistance 0.002 "mult_101_n540"
set_resistance 0.024 "mult_101_n539"
set_resistance 0.066 "mult_101_n538"
set_resistance 0.022 "mult_101_n537"
set_resistance 0.033 "mult_101_n536"
set_resistance 0.018 "mult_101_n535"
set_resistance 0.033 "mult_101_n534"
set_resistance 0.025 "mult_101_n533"
set_resistance 0.033 "mult_101_n532"
set_resistance 0.052 "mult_101_n531"
set_resistance 0.054 "mult_101_n530"
set_resistance 0.062 "mult_101_n529"
set_resistance 0.020 "mult_101_n527"
set_resistance 0.005 "mult_101_n526"
set_resistance 0.013 "mult_101_n525"
set_resistance 0.015 "mult_101_n524"
set_resistance 0.014 "mult_101_n523"
set_resistance 0.019 "mult_101_n522"
set_resistance 0.016 "mult_101_n521"
set_resistance 0.015 "mult_101_n520"
set_resistance 0.027 "mult_101_n519"
set_resistance 0.022 "mult_101_n518"
set_resistance 0.030 "mult_101_n517"
set_resistance 0.028 "mult_101_n516"
set_resistance 0.030 "mult_101_n515"
set_resistance 0.034 "mult_101_n514"
set_resistance 0.039 "mult_101_n513"
set_resistance 0.028 "mult_101_n512"
set_resistance 0.046 "mult_101_n511"
set_resistance 0.018 "mult_101_n510"
set_resistance 0.019 "mult_101_n509"
set_resistance 0.034 "mult_101_n508"
set_resistance 0.028 "mult_101_n507"
set_resistance 0.036 "mult_101_n506"
set_resistance 0.028 "mult_101_n505"
set_resistance 0.031 "mult_101_n504"
set_resistance 0.031 "mult_101_n503"
set_resistance 0.027 "mult_101_n502"
set_resistance 0.037 "mult_101_n501"
set_resistance 0.015 "mult_101_n500"
set_resistance 0.038 "mult_101_n499"
set_resistance 0.037 "mult_101_n498"
set_resistance 0.028 "mult_101_n497"
set_resistance 0.027 "mult_101_n496"
set_resistance 0.045 "mult_101_n495"
set_resistance 0.030 "mult_101_n494"
set_resistance 0.040 "mult_101_n493"
set_resistance 0.030 "mult_101_n492"
set_resistance 0.041 "mult_101_n491"
set_resistance 0.014 "mult_101_n490"
set_resistance 0.015 "mult_101_n489"
set_resistance 0.033 "mult_101_n488"
set_resistance 0.035 "mult_101_n487"
set_resistance 0.037 "mult_101_n486"
set_resistance 0.038 "mult_101_n485"
set_resistance 0.041 "mult_101_n484"
set_resistance 0.041 "mult_101_n483"
set_resistance 0.031 "mult_101_n482"
set_resistance 0.022 "mult_101_n481"
set_resistance 0.016 "mult_101_n480"
set_resistance 0.026 "mult_101_n479"
set_resistance 0.036 "mult_101_n478"
set_resistance 0.042 "mult_101_n477"
set_resistance 0.037 "mult_101_n476"
set_resistance 0.034 "mult_101_n475"
set_resistance 0.036 "mult_101_n474"
set_resistance 0.029 "mult_101_n473"
set_resistance 0.036 "mult_101_n472"
set_resistance 0.037 "mult_101_n471"
set_resistance 0.017 "mult_101_n470"
set_resistance 0.018 "mult_101_n469"
set_resistance 0.041 "mult_101_n468"
set_resistance 0.048 "mult_101_n467"
set_resistance 0.028 "mult_101_n466"
set_resistance 0.032 "mult_101_n465"
set_resistance 0.031 "mult_101_n464"
set_resistance 0.036 "mult_101_n463"
set_resistance 0.026 "mult_101_n462"
set_resistance 0.037 "mult_101_n461"
set_resistance 0.033 "mult_101_n460"
set_resistance 0.221 "mult_101_n459"
set_resistance 0.040 "mult_101_n458"
set_resistance 0.032 "mult_101_n457"
set_resistance 0.340 "mult_101_n456"
set_resistance 0.332 "mult_101_n455"
set_resistance 0.031 "mult_101_n454"
set_resistance 0.041 "mult_101_n453"
set_resistance 0.029 "mult_101_n452"
set_resistance 0.022 "mult_101_n451"
set_resistance 0.308 "mult_101_n450"
set_resistance 0.350 "mult_101_n449"
set_resistance 0.032 "mult_101_n448"
set_resistance 0.030 "mult_101_n447"
set_resistance 0.020 "mult_101_n446"
set_resistance 0.021 "mult_101_n445"
set_resistance 0.295 "mult_101_n444"
set_resistance 0.019 "mult_101_n443"
set_resistance 0.039 "mult_101_n442"
set_resistance 0.324 "mult_101_n441"
set_resistance 0.297 "mult_101_n440"
set_resistance 0.033 "mult_101_n439"
set_resistance 0.039 "mult_101_n438"
set_resistance 0.287 "mult_101_n437"
set_resistance 0.297 "mult_101_n436"
set_resistance 0.026 "mult_101_n435"
set_resistance 0.057 "mult_101_n434"
set_resistance 0.040 "mult_101_n433"
set_resistance 0.252 "mult_101_n431"
set_resistance 0.006 "mult_101_n429"
set_resistance 0.037 "mult_101_n428"
set_resistance 0.044 "mult_101_n427"
set_resistance 0.046 "mult_101_n426"
set_resistance 0.045 "mult_101_n425"
set_resistance 0.068 "mult_101_n424"
set_resistance 0.027 "mult_101_n423"
set_resistance 0.024 "mult_101_n422"
set_resistance 0.029 "mult_101_n421"
set_resistance 0.023 "mult_101_n420"
set_resistance 0.015 "mult_101_n419"
set_resistance 0.031 "mult_101_n418"
set_resistance 0.038 "mult_101_n417"
set_resistance 0.017 "mult_101_n416"
set_resistance 0.013 "mult_101_n415"
set_resistance 0.047 "mult_101_n414"
set_resistance 0.021 "mult_101_n413"
set_resistance 0.057 "mult_101_n412"
set_resistance 0.031 "mult_101_n411"
set_resistance 0.054 "mult_101_n410"
set_resistance 0.056 "mult_101_n409"
set_resistance 0.044 "mult_101_n227"
set_resistance 0.038 "mult_101_n226"
set_resistance 0.032 "mult_101_n225"
set_resistance 0.041 "mult_101_n224"
set_resistance 0.043 "mult_101_n223"
set_resistance 0.060 "mult_101_n222"
set_resistance 0.082 "mult_101_n221"
set_resistance 0.073 "mult_101_n220"
set_resistance 0.063 "mult_101_n219"
set_resistance 0.029 "mult_101_n216"
set_resistance 0.016 "mult_101_n215"
set_resistance 0.032 "mult_101_n214"
set_resistance 0.015 "mult_101_n213"
set_resistance 0.043 "mult_101_n212"
set_resistance 0.050 "mult_101_n211"
set_resistance 0.036 "mult_101_n210"
set_resistance 0.048 "mult_101_n209"
set_resistance 0.056 "mult_101_n208"
set_resistance 0.034 "mult_101_n207"
set_resistance 0.032 "mult_101_n205"
set_resistance 0.032 "mult_101_n204"
set_resistance 0.031 "mult_101_n203"
set_resistance 0.018 "mult_101_n202"
set_resistance 0.030 "mult_101_n201"
set_resistance 0.032 "mult_101_n200"
set_resistance 0.030 "mult_101_n199"
set_resistance 0.038 "mult_101_n198"
set_resistance 0.062 "mult_101_n196"
set_resistance 0.054 "mult_101_n195"
set_resistance 0.035 "mult_101_n193"
set_resistance 0.029 "mult_101_n192"
set_resistance 0.035 "mult_101_n191"
set_resistance 0.033 "mult_101_n190"
set_resistance 0.046 "mult_101_n189"
set_resistance 0.045 "mult_101_n188"
set_resistance 0.027 "mult_101_n187"
set_resistance 0.047 "mult_101_n186"
set_resistance 0.033 "mult_101_n185"
set_resistance 0.038 "mult_101_n184"
set_resistance 0.047 "mult_101_n183"
set_resistance 0.031 "mult_101_n181"
set_resistance 0.034 "mult_101_n180"
set_resistance 0.016 "mult_101_n179"
set_resistance 0.027 "mult_101_n178"
set_resistance 0.044 "mult_101_n176"
set_resistance 0.013 "mult_101_n175"
set_resistance 0.032 "mult_101_n174"
set_resistance 0.033 "mult_101_n173"
set_resistance 0.048 "mult_101_n172"
set_resistance 0.034 "mult_101_n171"
set_resistance 0.018 "mult_101_n169"
set_resistance 0.021 "mult_101_n168"
set_resistance 0.032 "mult_101_n167"
set_resistance 0.017 "mult_101_n166"
set_resistance 0.019 "mult_101_n165"
set_resistance 0.030 "mult_101_n164"
set_resistance 0.017 "mult_101_n163"
set_resistance 0.028 "mult_101_n162"
set_resistance 0.033 "mult_101_n161"
set_resistance 0.030 "mult_101_n160"
set_resistance 0.035 "mult_101_n159"
set_resistance 0.013 "mult_101_n155"
set_resistance 0.014 "mult_101_n154"
set_resistance 0.027 "mult_101_n153"
set_resistance 0.055 "mult_101_n152"
set_resistance 0.045 "mult_101_n134"
set_resistance 0.035 "mult_101_n133"
set_resistance 0.040 "mult_101_n132"
set_resistance 0.036 "mult_101_n131"
set_resistance 0.025 "mult_101_n130"
set_resistance 0.038 "mult_101_n129"
set_resistance 0.029 "mult_101_n128"
set_resistance 0.040 "mult_101_n127"
set_resistance 0.034 "mult_101_n126"
set_resistance 0.051 "mult_101_n125"
set_resistance 0.021 "mult_101_n124"
set_resistance 0.046 "mult_101_n123"
set_resistance 0.030 "mult_101_n122"
set_resistance 0.022 "mult_101_n121"
set_resistance 0.019 "mult_101_n120"
set_resistance 0.015 "mult_101_n119"
set_resistance 0.026 "mult_101_n118"
set_resistance 0.034 "mult_101_n117"
set_resistance 0.015 "mult_101_n116"
set_resistance 0.033 "mult_101_n115"
set_resistance 0.013 "mult_101_n114"
set_resistance 0.029 "mult_101_n113"
set_resistance 0.020 "mult_101_n112"
set_resistance 0.054 "mult_101_n111"
set_resistance 0.015 "mult_101_n110"
set_resistance 0.029 "mult_101_n109"
set_resistance 0.030 "mult_101_n108"
set_resistance 0.039 "mult_101_n107"
set_resistance 0.018 "mult_101_n106"
set_resistance 0.045 "mult_101_n105"
set_resistance 0.037 "mult_101_n104"
set_resistance 0.005 "mult_101_n103"
set_resistance 0.020 "mult_101_n102"
set_resistance 0.031 "mult_101_n101"
set_resistance 0.046 "mult_101_n100"
set_resistance 0.044 "mult_101_n99"
set_resistance 0.017 "mult_101_n98"
set_resistance 0.012 "mult_101_n97"
set_resistance 0.016 "mult_101_n96"
set_resistance 0.040 "mult_101_n95"
set_resistance 0.029 "mult_101_n94"
set_resistance 0.019 "mult_101_n93"
set_resistance 0.023 "mult_101_n92"
set_resistance 0.041 "mult_101_n91"
set_resistance 0.041 "mult_101_n90"
set_resistance 0.018 "mult_101_n89"
set_resistance 0.043 "mult_101_n88"
set_resistance 0.043 "mult_101_n87"
set_resistance 0.034 "mult_101_n86"
set_resistance 0.016 "mult_101_n85"
set_resistance 0.035 "mult_101_n84"
set_resistance 0.030 "mult_101_n83"
set_resistance 0.041 "mult_101_n82"
set_resistance 0.062 "mult_101_n81"
set_resistance 0.023 "mult_101_n80"
set_resistance 0.029 "mult_101_n79"
set_resistance 0.037 "mult_101_n78"
set_resistance 0.053 "mult_101_n77"
set_resistance 0.020 "mult_101_n76"
set_resistance 0.017 "mult_101_n75"
set_resistance 0.077 "mult_101_n73"
set_resistance 0.020 "mult_101_n72"
set_resistance 0.043 "mult_101_n71"
set_resistance 0.059 "mult_101_n70"
set_resistance 0.051 "mult_101_n69"
set_resistance 0.015 "mult_101_n68"
set_resistance 0.043 "mult_101_n67"
set_resistance 0.018 "mult_101_n66"
set_resistance 0.033 "mult_101_n65"
set_resistance 0.048 "mult_101_n64"
set_resistance 0.035 "mult_101_n63"
set_resistance 0.039 "mult_101_n62"
set_resistance 0.034 "mult_101_n61"
set_resistance 0.022 "mult_101_n60"
set_resistance 0.016 "mult_101_n59"
set_resistance 0.015 "mult_101_n58"
set_resistance 0.017 "mult_101_n57"
set_resistance 0.074 "mult_101_n55"
set_resistance 0.047 "mult_101_n54"
set_resistance 0.017 "mult_101_n53"
set_resistance 0.033 "mult_101_n52"
set_resistance 0.052 "mult_101_n51"
set_resistance 0.019 "mult_101_n50"
set_resistance 0.030 "mult_101_n49"
set_resistance 0.050 "mult_101_n48"
set_resistance 0.042 "mult_101_n47"
set_resistance 0.035 "mult_101_n46"
set_resistance 0.047 "mult_101_n45"
set_resistance 0.015 "mult_101_n44"
set_resistance 0.034 "mult_101_n43"
set_resistance 0.072 "mult_101_n41"
set_resistance 0.030 "mult_101_n40"
set_resistance 0.029 "mult_101_n39"
set_resistance 0.016 "mult_101_n38"
set_resistance 0.021 "mult_101_n37"
set_resistance 0.025 "mult_101_n36"
set_resistance 0.046 "mult_101_n35"
set_resistance 0.030 "mult_101_n34"
set_resistance 0.038 "mult_101_n33"
set_resistance 0.039 "mult_101_n31"
set_resistance 0.014 "mult_101_n30"
set_resistance 0.035 "mult_101_n29"
set_resistance 0.058 "mult_101_n28"
set_resistance 0.047 "mult_101_n27"
set_resistance 0.044 "mult_101_n25"
set_resistance 0.021 "mult_101_n15"
set_resistance 0.034 "mult_101_n14"
set_resistance 0.043 "mult_101_n13"
set_resistance 0.028 "mult_101_n12"
set_resistance 0.018 "mult_101_n11"
set_resistance 0.028 "mult_101_n10"
set_resistance 0.022 "mult_101_n9"
set_resistance 0.041 "mult_101_n8"
set_resistance 0.018 "mult_101_n7"
set_resistance 0.025 "mult_101_n6"
set_resistance 0.015 "mult_101_n5"
set_resistance 0.021 "mult_101_n4"
set_resistance 0.029 "mult_101_n3"
set_resistance 0.041 "mult_90_n544"
set_resistance 0.032 "mult_90_n543"
set_resistance 0.031 "mult_90_n542"
set_resistance 0.014 "mult_90_n541"
set_resistance 0.043 "mult_90_n540"
set_resistance 0.016 "mult_90_n539"
set_resistance 0.053 "mult_90_n538"
set_resistance 0.022 "mult_90_n537"
set_resistance 0.028 "mult_90_n536"
set_resistance 0.018 "mult_90_n535"
set_resistance 0.027 "mult_90_n534"
set_resistance 0.014 "mult_90_n533"
set_resistance 0.020 "mult_90_n532"
set_resistance 0.061 "mult_90_n531"
set_resistance 0.034 "mult_90_n530"
set_resistance 0.040 "mult_90_n529"
set_resistance 0.113 "mult_90_n528"
set_resistance 0.001 "mult_90_n527"
set_resistance 0.013 "mult_90_n526"
set_resistance 0.006 "mult_90_n525"
set_resistance 0.015 "mult_90_n524"
set_resistance 0.013 "mult_90_n523"
set_resistance 0.015 "mult_90_n522"
set_resistance 0.001 "mult_90_n521"
set_resistance 0.021 "mult_90_n520"
set_resistance 0.027 "mult_90_n519"
set_resistance 0.038 "mult_90_n518"
set_resistance 0.041 "mult_90_n517"
set_resistance 0.026 "mult_90_n516"
set_resistance 0.022 "mult_90_n515"
set_resistance 0.022 "mult_90_n514"
set_resistance 0.022 "mult_90_n513"
set_resistance 0.029 "mult_90_n512"
set_resistance 0.045 "mult_90_n511"
set_resistance 0.018 "mult_90_n510"
set_resistance 0.032 "mult_90_n509"
set_resistance 0.021 "mult_90_n508"
set_resistance 0.030 "mult_90_n507"
set_resistance 0.039 "mult_90_n506"
set_resistance 0.025 "mult_90_n505"
set_resistance 0.034 "mult_90_n504"
set_resistance 0.040 "mult_90_n503"
set_resistance 0.035 "mult_90_n502"
set_resistance 0.017 "mult_90_n501"
set_resistance 0.016 "mult_90_n500"
set_resistance 0.039 "mult_90_n499"
set_resistance 0.038 "mult_90_n498"
set_resistance 0.030 "mult_90_n497"
set_resistance 0.028 "mult_90_n496"
set_resistance 0.037 "mult_90_n495"
set_resistance 0.046 "mult_90_n494"
set_resistance 0.035 "mult_90_n493"
set_resistance 0.031 "mult_90_n492"
set_resistance 0.041 "mult_90_n491"
set_resistance 0.030 "mult_90_n490"
set_resistance 0.016 "mult_90_n489"
set_resistance 0.034 "mult_90_n488"
set_resistance 0.040 "mult_90_n487"
set_resistance 0.037 "mult_90_n486"
set_resistance 0.034 "mult_90_n485"
set_resistance 0.048 "mult_90_n484"
set_resistance 0.032 "mult_90_n483"
set_resistance 0.030 "mult_90_n482"
set_resistance 0.020 "mult_90_n481"
set_resistance 0.037 "mult_90_n480"
set_resistance 0.045 "mult_90_n479"
set_resistance 0.042 "mult_90_n478"
set_resistance 0.056 "mult_90_n477"
set_resistance 0.021 "mult_90_n476"
set_resistance 0.056 "mult_90_n475"
set_resistance 0.045 "mult_90_n474"
set_resistance 0.046 "mult_90_n473"
set_resistance 0.028 "mult_90_n472"
set_resistance 0.040 "mult_90_n471"
set_resistance 0.018 "mult_90_n470"
set_resistance 0.016 "mult_90_n469"
set_resistance 0.040 "mult_90_n468"
set_resistance 0.038 "mult_90_n467"
set_resistance 0.027 "mult_90_n466"
set_resistance 0.035 "mult_90_n465"
set_resistance 0.043 "mult_90_n464"
set_resistance 0.026 "mult_90_n463"
set_resistance 0.028 "mult_90_n462"
set_resistance 0.026 "mult_90_n461"
set_resistance 0.025 "mult_90_n460"
set_resistance 0.237 "mult_90_n459"
set_resistance 0.040 "mult_90_n458"
set_resistance 0.035 "mult_90_n457"
set_resistance 0.290 "mult_90_n456"
set_resistance 0.233 "mult_90_n455"
set_resistance 0.044 "mult_90_n454"
set_resistance 0.025 "mult_90_n453"
set_resistance 0.026 "mult_90_n452"
set_resistance 0.036 "mult_90_n451"
set_resistance 0.330 "mult_90_n450"
set_resistance 0.308 "mult_90_n449"
set_resistance 0.025 "mult_90_n448"
set_resistance 0.039 "mult_90_n447"
set_resistance 0.037 "mult_90_n446"
set_resistance 0.036 "mult_90_n445"
set_resistance 0.323 "mult_90_n444"
set_resistance 0.035 "mult_90_n443"
set_resistance 0.041 "mult_90_n442"
set_resistance 0.301 "mult_90_n441"
set_resistance 0.283 "mult_90_n440"
set_resistance 0.028 "mult_90_n439"
set_resistance 0.025 "mult_90_n438"
set_resistance 0.266 "mult_90_n437"
set_resistance 0.290 "mult_90_n436"
set_resistance 0.042 "mult_90_n435"
set_resistance 0.047 "mult_90_n434"
set_resistance 0.047 "mult_90_n433"
set_resistance 0.338 "mult_90_n431"
set_resistance 0.021 "mult_90_n429"
set_resistance 0.024 "mult_90_n428"
set_resistance 0.037 "mult_90_n427"
set_resistance 0.029 "mult_90_n426"
set_resistance 0.024 "mult_90_n425"
set_resistance 0.025 "mult_90_n424"
set_resistance 0.021 "mult_90_n423"
set_resistance 0.032 "mult_90_n422"
set_resistance 0.021 "mult_90_n421"
set_resistance 0.046 "mult_90_n420"
set_resistance 0.014 "mult_90_n419"
set_resistance 0.021 "mult_90_n418"
set_resistance 0.021 "mult_90_n417"
set_resistance 0.033 "mult_90_n416"
set_resistance 0.029 "mult_90_n415"
set_resistance 0.038 "mult_90_n414"
set_resistance 0.033 "mult_90_n413"
set_resistance 0.044 "mult_90_n412"
set_resistance 0.020 "mult_90_n411"
set_resistance 0.070 "mult_90_n410"
set_resistance 0.075 "mult_90_n409"
set_resistance 0.045 "mult_90_n227"
set_resistance 0.039 "mult_90_n226"
set_resistance 0.040 "mult_90_n225"
set_resistance 0.041 "mult_90_n224"
set_resistance 0.039 "mult_90_n223"
set_resistance 0.026 "mult_90_n222"
set_resistance 0.047 "mult_90_n221"
set_resistance 0.037 "mult_90_n220"
set_resistance 0.051 "mult_90_n219"
set_resistance 0.028 "mult_90_n216"
set_resistance 0.014 "mult_90_n215"
set_resistance 0.038 "mult_90_n214"
set_resistance 0.015 "mult_90_n213"
set_resistance 0.017 "mult_90_n212"
set_resistance 0.031 "mult_90_n211"
set_resistance 0.027 "mult_90_n210"
set_resistance 0.040 "mult_90_n209"
set_resistance 0.042 "mult_90_n208"
set_resistance 0.053 "mult_90_n207"
set_resistance 0.045 "mult_90_n205"
set_resistance 0.041 "mult_90_n204"
set_resistance 0.054 "mult_90_n203"
set_resistance 0.044 "mult_90_n202"
set_resistance 0.015 "mult_90_n201"
set_resistance 0.038 "mult_90_n200"
set_resistance 0.030 "mult_90_n199"
set_resistance 0.016 "mult_90_n198"
set_resistance 0.052 "mult_90_n196"
set_resistance 0.060 "mult_90_n195"
set_resistance 0.040 "mult_90_n193"
set_resistance 0.044 "mult_90_n192"
set_resistance 0.053 "mult_90_n191"
set_resistance 0.036 "mult_90_n190"
set_resistance 0.068 "mult_90_n189"
set_resistance 0.071 "mult_90_n188"
set_resistance 0.068 "mult_90_n187"
set_resistance 0.047 "mult_90_n186"
set_resistance 0.038 "mult_90_n185"
set_resistance 0.064 "mult_90_n184"
set_resistance 0.042 "mult_90_n183"
set_resistance 0.056 "mult_90_n181"
set_resistance 0.030 "mult_90_n180"
set_resistance 0.057 "mult_90_n179"
set_resistance 0.044 "mult_90_n178"
set_resistance 0.033 "mult_90_n176"
set_resistance 0.028 "mult_90_n175"
set_resistance 0.045 "mult_90_n174"
set_resistance 0.037 "mult_90_n173"
set_resistance 0.040 "mult_90_n172"
set_resistance 0.036 "mult_90_n171"
set_resistance 0.050 "mult_90_n169"
set_resistance 0.026 "mult_90_n168"
set_resistance 0.039 "mult_90_n167"
set_resistance 0.038 "mult_90_n166"
set_resistance 0.038 "mult_90_n165"
set_resistance 0.046 "mult_90_n164"
set_resistance 0.056 "mult_90_n163"
set_resistance 0.051 "mult_90_n162"
set_resistance 0.034 "mult_90_n161"
set_resistance 0.041 "mult_90_n160"
set_resistance 0.041 "mult_90_n159"
set_resistance 0.048 "mult_90_n155"
set_resistance 0.051 "mult_90_n154"
set_resistance 0.039 "mult_90_n153"
set_resistance 0.019 "mult_90_n152"
set_resistance 0.037 "mult_90_n134"
set_resistance 0.024 "mult_90_n133"
set_resistance 0.042 "mult_90_n132"
set_resistance 0.049 "mult_90_n131"
set_resistance 0.032 "mult_90_n130"
set_resistance 0.035 "mult_90_n129"
set_resistance 0.024 "mult_90_n128"
set_resistance 0.043 "mult_90_n127"
set_resistance 0.015 "mult_90_n126"
set_resistance 0.047 "mult_90_n125"
set_resistance 0.037 "mult_90_n124"
set_resistance 0.044 "mult_90_n123"
set_resistance 0.047 "mult_90_n122"
set_resistance 0.021 "mult_90_n121"
set_resistance 0.013 "mult_90_n120"
set_resistance 0.036 "mult_90_n119"
set_resistance 0.039 "mult_90_n118"
set_resistance 0.020 "mult_90_n117"
set_resistance 0.047 "mult_90_n116"
set_resistance 0.028 "mult_90_n115"
set_resistance 0.014 "mult_90_n114"
set_resistance 0.028 "mult_90_n113"
set_resistance 0.017 "mult_90_n112"
set_resistance 0.055 "mult_90_n111"
set_resistance 0.050 "mult_90_n110"
set_resistance 0.037 "mult_90_n109"
set_resistance 0.022 "mult_90_n108"
set_resistance 0.036 "mult_90_n107"
set_resistance 0.034 "mult_90_n106"
set_resistance 0.036 "mult_90_n105"
set_resistance 0.054 "mult_90_n104"
set_resistance 0.033 "mult_90_n103"
set_resistance 0.029 "mult_90_n102"
set_resistance 0.035 "mult_90_n101"
set_resistance 0.013 "mult_90_n100"
set_resistance 0.030 "mult_90_n99"
set_resistance 0.023 "mult_90_n98"
set_resistance 0.030 "mult_90_n97"
set_resistance 0.036 "mult_90_n96"
set_resistance 0.052 "mult_90_n95"
set_resistance 0.047 "mult_90_n94"
set_resistance 0.031 "mult_90_n93"
set_resistance 0.016 "mult_90_n92"
set_resistance 0.023 "mult_90_n91"
set_resistance 0.030 "mult_90_n90"
set_resistance 0.018 "mult_90_n89"
set_resistance 0.014 "mult_90_n88"
set_resistance 0.058 "mult_90_n87"
set_resistance 0.030 "mult_90_n86"
set_resistance 0.053 "mult_90_n85"
set_resistance 0.050 "mult_90_n84"
set_resistance 0.029 "mult_90_n83"
set_resistance 0.031 "mult_90_n82"
set_resistance 0.039 "mult_90_n81"
set_resistance 0.031 "mult_90_n80"
set_resistance 0.022 "mult_90_n79"
set_resistance 0.044 "mult_90_n78"
set_resistance 0.042 "mult_90_n77"
set_resistance 0.016 "mult_90_n76"
set_resistance 0.045 "mult_90_n75"
set_resistance 0.081 "mult_90_n73"
set_resistance 0.029 "mult_90_n72"
set_resistance 0.033 "mult_90_n71"
set_resistance 0.070 "mult_90_n70"
set_resistance 0.042 "mult_90_n69"
set_resistance 0.016 "mult_90_n68"
set_resistance 0.030 "mult_90_n67"
set_resistance 0.037 "mult_90_n66"
set_resistance 0.048 "mult_90_n65"
set_resistance 0.029 "mult_90_n64"
set_resistance 0.037 "mult_90_n63"
set_resistance 0.040 "mult_90_n62"
set_resistance 0.027 "mult_90_n61"
set_resistance 0.036 "mult_90_n60"
set_resistance 0.040 "mult_90_n59"
set_resistance 0.018 "mult_90_n58"
set_resistance 0.036 "mult_90_n57"
set_resistance 0.066 "mult_90_n55"
set_resistance 0.027 "mult_90_n54"
set_resistance 0.015 "mult_90_n53"
set_resistance 0.022 "mult_90_n52"
set_resistance 0.040 "mult_90_n51"
set_resistance 0.017 "mult_90_n50"
set_resistance 0.038 "mult_90_n49"
set_resistance 0.032 "mult_90_n48"
set_resistance 0.044 "mult_90_n47"
set_resistance 0.041 "mult_90_n46"
set_resistance 0.014 "mult_90_n45"
set_resistance 0.032 "mult_90_n44"
set_resistance 0.042 "mult_90_n43"
set_resistance 0.062 "mult_90_n41"
set_resistance 0.031 "mult_90_n40"
set_resistance 0.032 "mult_90_n39"
set_resistance 0.029 "mult_90_n38"
set_resistance 0.041 "mult_90_n37"
set_resistance 0.024 "mult_90_n36"
set_resistance 0.036 "mult_90_n35"
set_resistance 0.025 "mult_90_n34"
set_resistance 0.033 "mult_90_n33"
set_resistance 0.058 "mult_90_n31"
set_resistance 0.039 "mult_90_n30"
set_resistance 0.042 "mult_90_n29"
set_resistance 0.033 "mult_90_n28"
set_resistance 0.031 "mult_90_n27"
set_resistance 0.059 "mult_90_n25"
set_resistance 0.080 "mult_90_n15"
set_resistance 0.033 "mult_90_n14"
set_resistance 0.040 "mult_90_n13"
set_resistance 0.023 "mult_90_n12"
set_resistance 0.022 "mult_90_n11"
set_resistance 0.034 "mult_90_n10"
set_resistance 0.027 "mult_90_n9"
set_resistance 0.019 "mult_90_n8"
set_resistance 0.025 "mult_90_n7"
set_resistance 0.022 "mult_90_n6"
set_resistance 0.035 "mult_90_n5"
set_resistance 0.041 "mult_90_n4"
set_resistance 0.048 "mult_90_n3"
set_resistance 0.049 "mult_100_n544"
set_resistance 0.051 "mult_100_n543"
set_resistance 0.020 "mult_100_n542"
set_resistance 0.032 "mult_100_n541"
set_resistance 0.005 "mult_100_n540"
set_resistance 0.015 "mult_100_n539"
set_resistance 0.036 "mult_100_n538"
set_resistance 0.016 "mult_100_n537"
set_resistance 0.031 "mult_100_n536"
set_resistance 0.017 "mult_100_n535"
set_resistance 0.042 "mult_100_n534"
set_resistance 0.029 "mult_100_n533"
set_resistance 0.027 "mult_100_n532"
set_resistance 0.047 "mult_100_n531"
set_resistance 0.037 "mult_100_n530"
set_resistance 0.073 "mult_100_n529"
set_resistance 0.020 "mult_100_n527"
set_resistance 0.015 "mult_100_n526"
set_resistance 0.008 "mult_100_n525"
set_resistance 0.007 "mult_100_n524"
set_resistance 0.015 "mult_100_n523"
set_resistance 0.001 "mult_100_n522"
set_resistance 0.020 "mult_100_n521"
set_resistance 0.014 "mult_100_n520"
set_resistance 0.042 "mult_100_n519"
set_resistance 0.043 "mult_100_n518"
set_resistance 0.049 "mult_100_n517"
set_resistance 0.048 "mult_100_n516"
set_resistance 0.030 "mult_100_n515"
set_resistance 0.037 "mult_100_n514"
set_resistance 0.055 "mult_100_n513"
set_resistance 0.041 "mult_100_n512"
set_resistance 0.042 "mult_100_n511"
set_resistance 0.020 "mult_100_n510"
set_resistance 0.020 "mult_100_n509"
set_resistance 0.031 "mult_100_n508"
set_resistance 0.023 "mult_100_n507"
set_resistance 0.027 "mult_100_n506"
set_resistance 0.038 "mult_100_n505"
set_resistance 0.046 "mult_100_n504"
set_resistance 0.044 "mult_100_n503"
set_resistance 0.030 "mult_100_n502"
set_resistance 0.016 "mult_100_n501"
set_resistance 0.014 "mult_100_n500"
set_resistance 0.030 "mult_100_n499"
set_resistance 0.030 "mult_100_n498"
set_resistance 0.033 "mult_100_n497"
set_resistance 0.037 "mult_100_n496"
set_resistance 0.030 "mult_100_n495"
set_resistance 0.037 "mult_100_n494"
set_resistance 0.033 "mult_100_n493"
set_resistance 0.027 "mult_100_n492"
set_resistance 0.038 "mult_100_n491"
set_resistance 0.015 "mult_100_n490"
set_resistance 0.018 "mult_100_n489"
set_resistance 0.049 "mult_100_n488"
set_resistance 0.026 "mult_100_n487"
set_resistance 0.037 "mult_100_n486"
set_resistance 0.045 "mult_100_n485"
set_resistance 0.042 "mult_100_n484"
set_resistance 0.022 "mult_100_n483"
set_resistance 0.038 "mult_100_n482"
set_resistance 0.030 "mult_100_n481"
set_resistance 0.037 "mult_100_n480"
set_resistance 0.031 "mult_100_n479"
set_resistance 0.045 "mult_100_n478"
set_resistance 0.036 "mult_100_n477"
set_resistance 0.042 "mult_100_n476"
set_resistance 0.042 "mult_100_n475"
set_resistance 0.029 "mult_100_n474"
set_resistance 0.041 "mult_100_n473"
set_resistance 0.043 "mult_100_n472"
set_resistance 0.034 "mult_100_n471"
set_resistance 0.013 "mult_100_n470"
set_resistance 0.038 "mult_100_n469"
set_resistance 0.055 "mult_100_n468"
set_resistance 0.031 "mult_100_n467"
set_resistance 0.047 "mult_100_n466"
set_resistance 0.042 "mult_100_n465"
set_resistance 0.051 "mult_100_n464"
set_resistance 0.040 "mult_100_n463"
set_resistance 0.031 "mult_100_n462"
set_resistance 0.039 "mult_100_n461"
set_resistance 0.035 "mult_100_n460"
set_resistance 0.200 "mult_100_n459"
set_resistance 0.054 "mult_100_n458"
set_resistance 0.037 "mult_100_n457"
set_resistance 0.385 "mult_100_n456"
set_resistance 0.314 "mult_100_n455"
set_resistance 0.037 "mult_100_n454"
set_resistance 0.035 "mult_100_n453"
set_resistance 0.024 "mult_100_n452"
set_resistance 0.031 "mult_100_n451"
set_resistance 0.360 "mult_100_n450"
set_resistance 0.290 "mult_100_n449"
set_resistance 0.029 "mult_100_n448"
set_resistance 0.025 "mult_100_n447"
set_resistance 0.045 "mult_100_n446"
set_resistance 0.027 "mult_100_n445"
set_resistance 0.298 "mult_100_n444"
set_resistance 0.041 "mult_100_n443"
set_resistance 0.037 "mult_100_n442"
set_resistance 0.351 "mult_100_n441"
set_resistance 0.283 "mult_100_n440"
set_resistance 0.055 "mult_100_n439"
set_resistance 0.049 "mult_100_n438"
set_resistance 0.330 "mult_100_n437"
set_resistance 0.328 "mult_100_n436"
set_resistance 0.028 "mult_100_n435"
set_resistance 0.049 "mult_100_n434"
set_resistance 0.039 "mult_100_n433"
set_resistance 0.297 "mult_100_n431"
set_resistance 0.205 "mult_100_n430"
set_resistance 0.015 "mult_100_n429"
set_resistance 0.033 "mult_100_n428"
set_resistance 0.031 "mult_100_n427"
set_resistance 0.053 "mult_100_n426"
set_resistance 0.034 "mult_100_n425"
set_resistance 0.023 "mult_100_n424"
set_resistance 0.042 "mult_100_n423"
set_resistance 0.035 "mult_100_n422"
set_resistance 0.035 "mult_100_n421"
set_resistance 0.031 "mult_100_n420"
set_resistance 0.026 "mult_100_n419"
set_resistance 0.040 "mult_100_n418"
set_resistance 0.030 "mult_100_n417"
set_resistance 0.014 "mult_100_n416"
set_resistance 0.015 "mult_100_n415"
set_resistance 0.018 "mult_100_n414"
set_resistance 0.030 "mult_100_n413"
set_resistance 0.038 "mult_100_n412"
set_resistance 0.032 "mult_100_n411"
set_resistance 0.061 "mult_100_n410"
set_resistance 0.043 "mult_100_n409"
set_resistance 0.039 "mult_100_n227"
set_resistance 0.055 "mult_100_n226"
set_resistance 0.085 "mult_100_n225"
set_resistance 0.051 "mult_100_n224"
set_resistance 0.061 "mult_100_n223"
set_resistance 0.050 "mult_100_n222"
set_resistance 0.067 "mult_100_n221"
set_resistance 0.059 "mult_100_n220"
set_resistance 0.062 "mult_100_n219"
set_resistance 0.029 "mult_100_n216"
set_resistance 0.026 "mult_100_n215"
set_resistance 0.032 "mult_100_n214"
set_resistance 0.017 "mult_100_n213"
set_resistance 0.054 "mult_100_n212"
set_resistance 0.053 "mult_100_n211"
set_resistance 0.034 "mult_100_n210"
set_resistance 0.045 "mult_100_n209"
set_resistance 0.055 "mult_100_n208"
set_resistance 0.049 "mult_100_n207"
set_resistance 0.038 "mult_100_n205"
set_resistance 0.021 "mult_100_n204"
set_resistance 0.041 "mult_100_n203"
set_resistance 0.034 "mult_100_n202"
set_resistance 0.029 "mult_100_n201"
set_resistance 0.014 "mult_100_n200"
set_resistance 0.039 "mult_100_n199"
set_resistance 0.043 "mult_100_n198"
set_resistance 0.057 "mult_100_n196"
set_resistance 0.061 "mult_100_n195"
set_resistance 0.035 "mult_100_n193"
set_resistance 0.035 "mult_100_n192"
set_resistance 0.030 "mult_100_n191"
set_resistance 0.039 "mult_100_n190"
set_resistance 0.035 "mult_100_n189"
set_resistance 0.039 "mult_100_n188"
set_resistance 0.033 "mult_100_n187"
set_resistance 0.030 "mult_100_n186"
set_resistance 0.037 "mult_100_n185"
set_resistance 0.051 "mult_100_n184"
set_resistance 0.055 "mult_100_n183"
set_resistance 0.034 "mult_100_n181"
set_resistance 0.031 "mult_100_n180"
set_resistance 0.044 "mult_100_n179"
set_resistance 0.032 "mult_100_n178"
set_resistance 0.044 "mult_100_n176"
set_resistance 0.016 "mult_100_n175"
set_resistance 0.034 "mult_100_n174"
set_resistance 0.034 "mult_100_n173"
set_resistance 0.037 "mult_100_n172"
set_resistance 0.016 "mult_100_n171"
set_resistance 0.030 "mult_100_n169"
set_resistance 0.018 "mult_100_n168"
set_resistance 0.033 "mult_100_n167"
set_resistance 0.035 "mult_100_n166"
set_resistance 0.040 "mult_100_n165"
set_resistance 0.027 "mult_100_n164"
set_resistance 0.028 "mult_100_n163"
set_resistance 0.028 "mult_100_n162"
set_resistance 0.017 "mult_100_n161"
set_resistance 0.034 "mult_100_n160"
set_resistance 0.038 "mult_100_n159"
set_resistance 0.016 "mult_100_n155"
set_resistance 0.027 "mult_100_n154"
set_resistance 0.016 "mult_100_n153"
set_resistance 0.014 "mult_100_n152"
set_resistance 0.039 "mult_100_n134"
set_resistance 0.025 "mult_100_n133"
set_resistance 0.049 "mult_100_n132"
set_resistance 0.043 "mult_100_n131"
set_resistance 0.013 "mult_100_n130"
set_resistance 0.015 "mult_100_n129"
set_resistance 0.034 "mult_100_n128"
set_resistance 0.031 "mult_100_n127"
set_resistance 0.053 "mult_100_n126"
set_resistance 0.045 "mult_100_n125"
set_resistance 0.031 "mult_100_n124"
set_resistance 0.025 "mult_100_n123"
set_resistance 0.050 "mult_100_n122"
set_resistance 0.016 "mult_100_n121"
set_resistance 0.030 "mult_100_n120"
set_resistance 0.013 "mult_100_n119"
set_resistance 0.038 "mult_100_n118"
set_resistance 0.017 "mult_100_n117"
set_resistance 0.048 "mult_100_n116"
set_resistance 0.040 "mult_100_n115"
set_resistance 0.023 "mult_100_n114"
set_resistance 0.030 "mult_100_n113"
set_resistance 0.015 "mult_100_n112"
set_resistance 0.026 "mult_100_n111"
set_resistance 0.039 "mult_100_n110"
set_resistance 0.030 "mult_100_n109"
set_resistance 0.021 "mult_100_n108"
set_resistance 0.032 "mult_100_n107"
set_resistance 0.016 "mult_100_n106"
set_resistance 0.044 "mult_100_n105"
set_resistance 0.064 "mult_100_n104"
set_resistance 0.039 "mult_100_n103"
set_resistance 0.038 "mult_100_n102"
set_resistance 0.037 "mult_100_n101"
set_resistance 0.030 "mult_100_n100"
set_resistance 0.029 "mult_100_n99"
set_resistance 0.014 "mult_100_n98"
set_resistance 0.032 "mult_100_n97"
set_resistance 0.032 "mult_100_n96"
set_resistance 0.046 "mult_100_n95"
set_resistance 0.013 "mult_100_n94"
set_resistance 0.036 "mult_100_n93"
set_resistance 0.031 "mult_100_n92"
set_resistance 0.034 "mult_100_n91"
set_resistance 0.017 "mult_100_n90"
set_resistance 0.014 "mult_100_n89"
set_resistance 0.041 "mult_100_n88"
set_resistance 0.055 "mult_100_n87"
set_resistance 0.029 "mult_100_n86"
set_resistance 0.053 "mult_100_n85"
set_resistance 0.050 "mult_100_n84"
set_resistance 0.026 "mult_100_n83"
set_resistance 0.024 "mult_100_n82"
set_resistance 0.062 "mult_100_n81"
set_resistance 0.016 "mult_100_n80"
set_resistance 0.031 "mult_100_n79"
set_resistance 0.037 "mult_100_n78"
set_resistance 0.057 "mult_100_n77"
set_resistance 0.030 "mult_100_n76"
set_resistance 0.060 "mult_100_n75"
set_resistance 0.071 "mult_100_n73"
set_resistance 0.017 "mult_100_n72"
set_resistance 0.024 "mult_100_n71"
set_resistance 0.061 "mult_100_n70"
set_resistance 0.041 "mult_100_n69"
set_resistance 0.022 "mult_100_n68"
set_resistance 0.044 "mult_100_n67"
set_resistance 0.034 "mult_100_n66"
set_resistance 0.025 "mult_100_n65"
set_resistance 0.017 "mult_100_n64"
set_resistance 0.038 "mult_100_n63"
set_resistance 0.041 "mult_100_n62"
set_resistance 0.035 "mult_100_n61"
set_resistance 0.013 "mult_100_n60"
set_resistance 0.042 "mult_100_n59"
set_resistance 0.030 "mult_100_n58"
set_resistance 0.050 "mult_100_n57"
set_resistance 0.065 "mult_100_n55"
set_resistance 0.034 "mult_100_n54"
set_resistance 0.016 "mult_100_n53"
set_resistance 0.016 "mult_100_n52"
set_resistance 0.045 "mult_100_n51"
set_resistance 0.030 "mult_100_n50"
set_resistance 0.047 "mult_100_n49"
set_resistance 0.034 "mult_100_n48"
set_resistance 0.045 "mult_100_n47"
set_resistance 0.021 "mult_100_n46"
set_resistance 0.040 "mult_100_n45"
set_resistance 0.030 "mult_100_n44"
set_resistance 0.045 "mult_100_n43"
set_resistance 0.060 "mult_100_n41"
set_resistance 0.036 "mult_100_n40"
set_resistance 0.042 "mult_100_n39"
set_resistance 0.024 "mult_100_n38"
set_resistance 0.046 "mult_100_n37"
set_resistance 0.031 "mult_100_n36"
set_resistance 0.056 "mult_100_n35"
set_resistance 0.030 "mult_100_n34"
set_resistance 0.052 "mult_100_n33"
set_resistance 0.064 "mult_100_n31"
set_resistance 0.018 "mult_100_n30"
set_resistance 0.041 "mult_100_n29"
set_resistance 0.033 "mult_100_n28"
set_resistance 0.057 "mult_100_n27"
set_resistance 0.053 "mult_100_n25"
set_resistance 0.061 "mult_100_n15"
set_resistance 0.066 "mult_100_n14"
set_resistance 0.034 "mult_100_n13"
set_resistance 0.031 "mult_100_n12"
set_resistance 0.020 "mult_100_n11"
set_resistance 0.022 "mult_100_n10"
set_resistance 0.026 "mult_100_n9"
set_resistance 0.035 "mult_100_n8"
set_resistance 0.024 "mult_100_n7"
set_resistance 0.015 "mult_100_n6"
set_resistance 0.033 "mult_100_n5"
set_resistance 0.016 "mult_100_n4"
set_resistance 0.077 "mult_100_n3"
set_resistance 0.031 "mult_105_n545"
set_resistance 0.040 "mult_105_n544"
set_resistance 0.032 "mult_105_n543"
set_resistance 0.018 "mult_105_n542"
set_resistance 0.004 "mult_105_n541"
set_resistance 0.026 "mult_105_n540"
set_resistance 0.072 "mult_105_n539"
set_resistance 0.017 "mult_105_n538"
set_resistance 0.034 "mult_105_n537"
set_resistance 0.028 "mult_105_n536"
set_resistance 0.031 "mult_105_n535"
set_resistance 0.034 "mult_105_n534"
set_resistance 0.030 "mult_105_n533"
set_resistance 0.039 "mult_105_n532"
set_resistance 0.061 "mult_105_n531"
set_resistance 0.056 "mult_105_n530"
set_resistance 0.015 "mult_105_n528"
set_resistance 0.014 "mult_105_n527"
set_resistance 0.015 "mult_105_n526"
set_resistance 0.013 "mult_105_n525"
set_resistance 0.015 "mult_105_n524"
set_resistance 0.015 "mult_105_n523"
set_resistance 0.013 "mult_105_n522"
set_resistance 0.028 "mult_105_n521"
set_resistance 0.029 "mult_105_n520"
set_resistance 0.038 "mult_105_n519"
set_resistance 0.038 "mult_105_n518"
set_resistance 0.044 "mult_105_n517"
set_resistance 0.040 "mult_105_n516"
set_resistance 0.030 "mult_105_n515"
set_resistance 0.029 "mult_105_n514"
set_resistance 0.031 "mult_105_n513"
set_resistance 0.032 "mult_105_n512"
set_resistance 0.013 "mult_105_n511"
set_resistance 0.022 "mult_105_n510"
set_resistance 0.027 "mult_105_n509"
set_resistance 0.037 "mult_105_n508"
set_resistance 0.037 "mult_105_n507"
set_resistance 0.022 "mult_105_n506"
set_resistance 0.040 "mult_105_n505"
set_resistance 0.028 "mult_105_n504"
set_resistance 0.027 "mult_105_n503"
set_resistance 0.014 "mult_105_n502"
set_resistance 0.017 "mult_105_n501"
set_resistance 0.030 "mult_105_n500"
set_resistance 0.041 "mult_105_n499"
set_resistance 0.033 "mult_105_n498"
set_resistance 0.037 "mult_105_n497"
set_resistance 0.046 "mult_105_n496"
set_resistance 0.042 "mult_105_n495"
set_resistance 0.031 "mult_105_n494"
set_resistance 0.050 "mult_105_n493"
set_resistance 0.028 "mult_105_n492"
set_resistance 0.014 "mult_105_n491"
set_resistance 0.033 "mult_105_n490"
set_resistance 0.042 "mult_105_n489"
set_resistance 0.054 "mult_105_n488"
set_resistance 0.039 "mult_105_n487"
set_resistance 0.042 "mult_105_n486"
set_resistance 0.022 "mult_105_n485"
set_resistance 0.021 "mult_105_n484"
set_resistance 0.049 "mult_105_n483"
set_resistance 0.014 "mult_105_n482"
set_resistance 0.025 "mult_105_n481"
set_resistance 0.047 "mult_105_n480"
set_resistance 0.034 "mult_105_n479"
set_resistance 0.035 "mult_105_n478"
set_resistance 0.033 "mult_105_n477"
set_resistance 0.030 "mult_105_n476"
set_resistance 0.037 "mult_105_n475"
set_resistance 0.039 "mult_105_n474"
set_resistance 0.032 "mult_105_n473"
set_resistance 0.029 "mult_105_n472"
set_resistance 0.028 "mult_105_n471"
set_resistance 0.020 "mult_105_n470"
set_resistance 0.087 "mult_105_n469"
set_resistance 0.045 "mult_105_n468"
set_resistance 0.044 "mult_105_n467"
set_resistance 0.046 "mult_105_n466"
set_resistance 0.050 "mult_105_n465"
set_resistance 0.033 "mult_105_n464"
set_resistance 0.045 "mult_105_n463"
set_resistance 0.038 "mult_105_n462"
set_resistance 0.036 "mult_105_n461"
set_resistance 0.300 "mult_105_n460"
set_resistance 0.032 "mult_105_n459"
set_resistance 0.048 "mult_105_n458"
set_resistance 0.416 "mult_105_n457"
set_resistance 0.292 "mult_105_n456"
set_resistance 0.028 "mult_105_n455"
set_resistance 0.024 "mult_105_n454"
set_resistance 0.039 "mult_105_n453"
set_resistance 0.026 "mult_105_n452"
set_resistance 0.361 "mult_105_n451"
set_resistance 0.345 "mult_105_n450"
set_resistance 0.038 "mult_105_n449"
set_resistance 0.021 "mult_105_n448"
set_resistance 0.038 "mult_105_n447"
set_resistance 0.034 "mult_105_n446"
set_resistance 0.265 "mult_105_n445"
set_resistance 0.038 "mult_105_n444"
set_resistance 0.044 "mult_105_n443"
set_resistance 0.424 "mult_105_n442"
set_resistance 0.354 "mult_105_n441"
set_resistance 0.048 "mult_105_n440"
set_resistance 0.036 "mult_105_n439"
set_resistance 0.382 "mult_105_n438"
set_resistance 0.353 "mult_105_n437"
set_resistance 0.049 "mult_105_n436"
set_resistance 0.040 "mult_105_n435"
set_resistance 0.041 "mult_105_n434"
set_resistance 0.224 "mult_105_n432"
set_resistance 0.015 "mult_105_n431"
set_resistance 0.022 "mult_105_n430"
set_resistance 0.023 "mult_105_n429"
set_resistance 0.052 "mult_105_n428"
set_resistance 0.036 "mult_105_n427"
set_resistance 0.035 "mult_105_n426"
set_resistance 0.036 "mult_105_n425"
set_resistance 0.025 "mult_105_n424"
set_resistance 0.024 "mult_105_n423"
set_resistance 0.033 "mult_105_n422"
set_resistance 0.016 "mult_105_n421"
set_resistance 0.043 "mult_105_n420"
set_resistance 0.031 "mult_105_n419"
set_resistance 0.029 "mult_105_n418"
set_resistance 0.014 "mult_105_n417"
set_resistance 0.028 "mult_105_n416"
set_resistance 0.029 "mult_105_n415"
set_resistance 0.013 "mult_105_n414"
set_resistance 0.029 "mult_105_n413"
set_resistance 0.050 "mult_105_n412"
set_resistance 0.017 "mult_105_n411"
set_resistance 0.027 "mult_105_n227"
set_resistance 0.038 "mult_105_n226"
set_resistance 0.025 "mult_105_n225"
set_resistance 0.036 "mult_105_n224"
set_resistance 0.040 "mult_105_n223"
set_resistance 0.031 "mult_105_n222"
set_resistance 0.016 "mult_105_n221"
set_resistance 0.016 "mult_105_n220"
set_resistance 0.016 "mult_105_n219"
set_resistance 0.032 "mult_105_n216"
set_resistance 0.039 "mult_105_n215"
set_resistance 0.042 "mult_105_n214"
set_resistance 0.026 "mult_105_n213"
set_resistance 0.034 "mult_105_n212"
set_resistance 0.017 "mult_105_n211"
set_resistance 0.054 "mult_105_n210"
set_resistance 0.025 "mult_105_n209"
set_resistance 0.029 "mult_105_n208"
set_resistance 0.051 "mult_105_n207"
set_resistance 0.026 "mult_105_n205"
set_resistance 0.015 "mult_105_n204"
set_resistance 0.037 "mult_105_n203"
set_resistance 0.023 "mult_105_n202"
set_resistance 0.034 "mult_105_n201"
set_resistance 0.037 "mult_105_n200"
set_resistance 0.030 "mult_105_n199"
set_resistance 0.054 "mult_105_n198"
set_resistance 0.016 "mult_105_n196"
set_resistance 0.016 "mult_105_n195"
set_resistance 0.027 "mult_105_n193"
set_resistance 0.030 "mult_105_n192"
set_resistance 0.030 "mult_105_n191"
set_resistance 0.023 "mult_105_n190"
set_resistance 0.029 "mult_105_n189"
set_resistance 0.018 "mult_105_n188"
set_resistance 0.033 "mult_105_n187"
set_resistance 0.036 "mult_105_n186"
set_resistance 0.027 "mult_105_n185"
set_resistance 0.028 "mult_105_n184"
set_resistance 0.036 "mult_105_n183"
set_resistance 0.028 "mult_105_n181"
set_resistance 0.015 "mult_105_n180"
set_resistance 0.032 "mult_105_n179"
set_resistance 0.054 "mult_105_n178"
set_resistance 0.029 "mult_105_n176"
set_resistance 0.038 "mult_105_n175"
set_resistance 0.044 "mult_105_n174"
set_resistance 0.016 "mult_105_n173"
set_resistance 0.045 "mult_105_n172"
set_resistance 0.037 "mult_105_n171"
set_resistance 0.023 "mult_105_n169"
set_resistance 0.031 "mult_105_n168"
set_resistance 0.052 "mult_105_n167"
set_resistance 0.020 "mult_105_n166"
set_resistance 0.028 "mult_105_n165"
set_resistance 0.040 "mult_105_n164"
set_resistance 0.035 "mult_105_n163"
set_resistance 0.054 "mult_105_n162"
set_resistance 0.046 "mult_105_n161"
set_resistance 0.055 "mult_105_n160"
set_resistance 0.031 "mult_105_n159"
set_resistance 0.058 "mult_105_n155"
set_resistance 0.020 "mult_105_n154"
set_resistance 0.025 "mult_105_n153"
set_resistance 0.019 "mult_105_n152"
set_resistance 0.024 "mult_105_n134"
set_resistance 0.027 "mult_105_n133"
set_resistance 0.026 "mult_105_n132"
set_resistance 0.031 "mult_105_n131"
set_resistance 0.044 "mult_105_n130"
set_resistance 0.047 "mult_105_n129"
set_resistance 0.035 "mult_105_n128"
set_resistance 0.037 "mult_105_n127"
set_resistance 0.016 "mult_105_n126"
set_resistance 0.039 "mult_105_n125"
set_resistance 0.036 "mult_105_n124"
set_resistance 0.044 "mult_105_n123"
set_resistance 0.072 "mult_105_n122"
set_resistance 0.023 "mult_105_n121"
set_resistance 0.016 "mult_105_n120"
set_resistance 0.045 "mult_105_n119"
set_resistance 0.044 "mult_105_n118"
set_resistance 0.013 "mult_105_n117"
set_resistance 0.028 "mult_105_n116"
set_resistance 0.033 "mult_105_n115"
set_resistance 0.062 "mult_105_n114"
set_resistance 0.056 "mult_105_n113"
set_resistance 0.008 "mult_105_n112"
set_resistance 0.040 "mult_105_n111"
set_resistance 0.060 "mult_105_n110"
set_resistance 0.061 "mult_105_n109"
set_resistance 0.026 "mult_105_n108"
set_resistance 0.036 "mult_105_n107"
set_resistance 0.014 "mult_105_n106"
set_resistance 0.019 "mult_105_n105"
set_resistance 0.047 "mult_105_n104"
set_resistance 0.013 "mult_105_n103"
set_resistance 0.032 "mult_105_n102"
set_resistance 0.031 "mult_105_n101"
set_resistance 0.052 "mult_105_n100"
set_resistance 0.043 "mult_105_n99"
set_resistance 0.031 "mult_105_n98"
set_resistance 0.030 "mult_105_n97"
set_resistance 0.006 "mult_105_n96"
set_resistance 0.040 "mult_105_n95"
set_resistance 0.041 "mult_105_n94"
set_resistance 0.043 "mult_105_n93"
set_resistance 0.015 "mult_105_n92"
set_resistance 0.029 "mult_105_n91"
set_resistance 0.038 "mult_105_n90"
set_resistance 0.029 "mult_105_n89"
set_resistance 0.015 "mult_105_n88"
set_resistance 0.035 "mult_105_n87"
set_resistance 0.033 "mult_105_n86"
set_resistance 0.030 "mult_105_n85"
set_resistance 0.013 "mult_105_n84"
set_resistance 0.026 "mult_105_n83"
set_resistance 0.035 "mult_105_n82"
set_resistance 0.034 "mult_105_n81"
set_resistance 0.038 "mult_105_n80"
set_resistance 0.028 "mult_105_n79"
set_resistance 0.016 "mult_105_n78"
set_resistance 0.037 "mult_105_n77"
set_resistance 0.034 "mult_105_n76"
set_resistance 0.034 "mult_105_n75"
set_resistance 0.074 "mult_105_n73"
set_resistance 0.063 "mult_105_n72"
set_resistance 0.048 "mult_105_n71"
set_resistance 0.034 "mult_105_n70"
set_resistance 0.012 "mult_105_n69"
set_resistance 0.015 "mult_105_n68"
set_resistance 0.046 "mult_105_n67"
set_resistance 0.033 "mult_105_n66"
set_resistance 0.034 "mult_105_n65"
set_resistance 0.076 "mult_105_n64"
set_resistance 0.037 "mult_105_n63"
set_resistance 0.029 "mult_105_n62"
set_resistance 0.030 "mult_105_n61"
set_resistance 0.036 "mult_105_n60"
set_resistance 0.027 "mult_105_n59"
set_resistance 0.015 "mult_105_n58"
set_resistance 0.051 "mult_105_n57"
set_resistance 0.070 "mult_105_n55"
set_resistance 0.035 "mult_105_n54"
set_resistance 0.017 "mult_105_n53"
set_resistance 0.034 "mult_105_n52"
set_resistance 0.046 "mult_105_n51"
set_resistance 0.037 "mult_105_n50"
set_resistance 0.043 "mult_105_n49"
set_resistance 0.042 "mult_105_n48"
set_resistance 0.038 "mult_105_n47"
set_resistance 0.016 "mult_105_n46"
set_resistance 0.015 "mult_105_n45"
set_resistance 0.035 "mult_105_n44"
set_resistance 0.033 "mult_105_n43"
set_resistance 0.049 "mult_105_n41"
set_resistance 0.017 "mult_105_n40"
set_resistance 0.017 "mult_105_n39"
set_resistance 0.033 "mult_105_n38"
set_resistance 0.057 "mult_105_n37"
set_resistance 0.020 "mult_105_n36"
set_resistance 0.036 "mult_105_n35"
set_resistance 0.032 "mult_105_n34"
set_resistance 0.037 "mult_105_n33"
set_resistance 0.042 "mult_105_n31"
set_resistance 0.024 "mult_105_n30"
set_resistance 0.038 "mult_105_n29"
set_resistance 0.036 "mult_105_n28"
set_resistance 0.041 "mult_105_n27"
set_resistance 0.082 "mult_105_n25"
set_resistance 0.050 "mult_105_n15"
set_resistance 0.037 "mult_105_n14"
set_resistance 0.033 "mult_105_n13"
set_resistance 0.038 "mult_105_n12"
set_resistance 0.039 "mult_105_n11"
set_resistance 0.019 "mult_105_n10"
set_resistance 0.033 "mult_105_n9"
set_resistance 0.033 "mult_105_n8"
set_resistance 0.038 "mult_105_n7"
set_resistance 0.017 "mult_105_n6"
set_resistance 0.034 "mult_105_n5"
set_resistance 0.029 "mult_105_n4"
set_resistance 0.069 "mult_105_n3"
set_resistance 0.044 "mult_94_n544"
set_resistance 0.043 "mult_94_n543"
set_resistance 0.032 "mult_94_n542"
set_resistance 0.016 "mult_94_n541"
set_resistance 0.020 "mult_94_n540"
set_resistance 0.034 "mult_94_n539"
set_resistance 0.069 "mult_94_n538"
set_resistance 0.023 "mult_94_n537"
set_resistance 0.038 "mult_94_n536"
set_resistance 0.032 "mult_94_n535"
set_resistance 0.040 "mult_94_n534"
set_resistance 0.041 "mult_94_n533"
set_resistance 0.019 "mult_94_n532"
set_resistance 0.060 "mult_94_n531"
set_resistance 0.055 "mult_94_n530"
set_resistance 0.048 "mult_94_n529"
set_resistance 0.157 "mult_94_n528"
set_resistance 0.001 "mult_94_n527"
set_resistance 0.005 "mult_94_n526"
set_resistance 0.017 "mult_94_n525"
set_resistance 0.004 "mult_94_n524"
set_resistance 0.014 "mult_94_n523"
set_resistance 0.019 "mult_94_n522"
set_resistance 0.015 "mult_94_n521"
set_resistance 0.029 "mult_94_n520"
set_resistance 0.042 "mult_94_n519"
set_resistance 0.036 "mult_94_n518"
set_resistance 0.030 "mult_94_n517"
set_resistance 0.027 "mult_94_n516"
set_resistance 0.015 "mult_94_n515"
set_resistance 0.032 "mult_94_n514"
set_resistance 0.022 "mult_94_n513"
set_resistance 0.044 "mult_94_n512"
set_resistance 0.025 "mult_94_n511"
set_resistance 0.018 "mult_94_n510"
set_resistance 0.018 "mult_94_n509"
set_resistance 0.053 "mult_94_n508"
set_resistance 0.037 "mult_94_n507"
set_resistance 0.033 "mult_94_n506"
set_resistance 0.030 "mult_94_n505"
set_resistance 0.028 "mult_94_n504"
set_resistance 0.038 "mult_94_n503"
set_resistance 0.040 "mult_94_n502"
set_resistance 0.013 "mult_94_n501"
set_resistance 0.023 "mult_94_n500"
set_resistance 0.023 "mult_94_n499"
set_resistance 0.033 "mult_94_n498"
set_resistance 0.040 "mult_94_n497"
set_resistance 0.040 "mult_94_n496"
set_resistance 0.034 "mult_94_n495"
set_resistance 0.041 "mult_94_n494"
set_resistance 0.039 "mult_94_n493"
set_resistance 0.042 "mult_94_n492"
set_resistance 0.033 "mult_94_n491"
set_resistance 0.030 "mult_94_n490"
set_resistance 0.059 "mult_94_n489"
set_resistance 0.027 "mult_94_n488"
set_resistance 0.049 "mult_94_n487"
set_resistance 0.053 "mult_94_n486"
set_resistance 0.032 "mult_94_n485"
set_resistance 0.043 "mult_94_n484"
set_resistance 0.030 "mult_94_n483"
set_resistance 0.038 "mult_94_n482"
set_resistance 0.021 "mult_94_n481"
set_resistance 0.031 "mult_94_n480"
set_resistance 0.024 "mult_94_n479"
set_resistance 0.018 "mult_94_n478"
set_resistance 0.031 "mult_94_n477"
set_resistance 0.025 "mult_94_n476"
set_resistance 0.035 "mult_94_n475"
set_resistance 0.039 "mult_94_n474"
set_resistance 0.045 "mult_94_n473"
set_resistance 0.040 "mult_94_n472"
set_resistance 0.044 "mult_94_n471"
set_resistance 0.015 "mult_94_n470"
set_resistance 0.027 "mult_94_n469"
set_resistance 0.062 "mult_94_n468"
set_resistance 0.022 "mult_94_n467"
set_resistance 0.029 "mult_94_n466"
set_resistance 0.033 "mult_94_n465"
set_resistance 0.036 "mult_94_n464"
set_resistance 0.043 "mult_94_n463"
set_resistance 0.030 "mult_94_n462"
set_resistance 0.043 "mult_94_n461"
set_resistance 0.035 "mult_94_n460"
set_resistance 0.216 "mult_94_n459"
set_resistance 0.029 "mult_94_n458"
set_resistance 0.027 "mult_94_n457"
set_resistance 0.339 "mult_94_n456"
set_resistance 0.255 "mult_94_n455"
set_resistance 0.036 "mult_94_n454"
set_resistance 0.026 "mult_94_n453"
set_resistance 0.043 "mult_94_n452"
set_resistance 0.022 "mult_94_n451"
set_resistance 0.371 "mult_94_n450"
set_resistance 0.338 "mult_94_n449"
set_resistance 0.064 "mult_94_n448"
set_resistance 0.046 "mult_94_n447"
set_resistance 0.048 "mult_94_n446"
set_resistance 0.046 "mult_94_n445"
set_resistance 0.300 "mult_94_n444"
set_resistance 0.033 "mult_94_n443"
set_resistance 0.035 "mult_94_n442"
set_resistance 0.336 "mult_94_n441"
set_resistance 0.263 "mult_94_n440"
set_resistance 0.032 "mult_94_n439"
set_resistance 0.026 "mult_94_n438"
set_resistance 0.362 "mult_94_n437"
set_resistance 0.327 "mult_94_n436"
set_resistance 0.033 "mult_94_n435"
set_resistance 0.055 "mult_94_n434"
set_resistance 0.059 "mult_94_n433"
set_resistance 0.266 "mult_94_n431"
set_resistance 0.009 "mult_94_n430"
set_resistance 0.023 "mult_94_n429"
set_resistance 0.068 "mult_94_n428"
set_resistance 0.031 "mult_94_n427"
set_resistance 0.031 "mult_94_n426"
set_resistance 0.023 "mult_94_n425"
set_resistance 0.029 "mult_94_n424"
set_resistance 0.025 "mult_94_n423"
set_resistance 0.029 "mult_94_n422"
set_resistance 0.042 "mult_94_n421"
set_resistance 0.026 "mult_94_n420"
set_resistance 0.019 "mult_94_n419"
set_resistance 0.029 "mult_94_n418"
set_resistance 0.021 "mult_94_n417"
set_resistance 0.038 "mult_94_n416"
set_resistance 0.018 "mult_94_n415"
set_resistance 0.031 "mult_94_n414"
set_resistance 0.024 "mult_94_n413"
set_resistance 0.019 "mult_94_n412"
set_resistance 0.053 "mult_94_n411"
set_resistance 0.068 "mult_94_n410"
set_resistance 0.017 "mult_94_n227"
set_resistance 0.045 "mult_94_n226"
set_resistance 0.057 "mult_94_n225"
set_resistance 0.040 "mult_94_n224"
set_resistance 0.063 "mult_94_n223"
set_resistance 0.046 "mult_94_n222"
set_resistance 0.061 "mult_94_n221"
set_resistance 0.061 "mult_94_n220"
set_resistance 0.062 "mult_94_n219"
set_resistance 0.017 "mult_94_n216"
set_resistance 0.045 "mult_94_n215"
set_resistance 0.059 "mult_94_n214"
set_resistance 0.019 "mult_94_n213"
set_resistance 0.041 "mult_94_n212"
set_resistance 0.036 "mult_94_n211"
set_resistance 0.042 "mult_94_n210"
set_resistance 0.046 "mult_94_n209"
set_resistance 0.066 "mult_94_n208"
set_resistance 0.064 "mult_94_n207"
set_resistance 0.030 "mult_94_n205"
set_resistance 0.017 "mult_94_n204"
set_resistance 0.045 "mult_94_n203"
set_resistance 0.032 "mult_94_n202"
set_resistance 0.033 "mult_94_n201"
set_resistance 0.039 "mult_94_n200"
set_resistance 0.016 "mult_94_n199"
set_resistance 0.027 "mult_94_n198"
set_resistance 0.040 "mult_94_n196"
set_resistance 0.023 "mult_94_n195"
set_resistance 0.059 "mult_94_n193"
set_resistance 0.028 "mult_94_n192"
set_resistance 0.047 "mult_94_n191"
set_resistance 0.037 "mult_94_n190"
set_resistance 0.018 "mult_94_n189"
set_resistance 0.032 "mult_94_n188"
set_resistance 0.028 "mult_94_n187"
set_resistance 0.031 "mult_94_n186"
set_resistance 0.032 "mult_94_n185"
set_resistance 0.036 "mult_94_n184"
set_resistance 0.024 "mult_94_n183"
set_resistance 0.079 "mult_94_n181"
set_resistance 0.079 "mult_94_n180"
set_resistance 0.057 "mult_94_n179"
set_resistance 0.037 "mult_94_n178"
set_resistance 0.033 "mult_94_n176"
set_resistance 0.045 "mult_94_n175"
set_resistance 0.034 "mult_94_n174"
set_resistance 0.040 "mult_94_n173"
set_resistance 0.022 "mult_94_n172"
set_resistance 0.030 "mult_94_n171"
set_resistance 0.061 "mult_94_n169"
set_resistance 0.016 "mult_94_n168"
set_resistance 0.066 "mult_94_n167"
set_resistance 0.037 "mult_94_n166"
set_resistance 0.040 "mult_94_n165"
set_resistance 0.045 "mult_94_n164"
set_resistance 0.047 "mult_94_n163"
set_resistance 0.035 "mult_94_n162"
set_resistance 0.033 "mult_94_n161"
set_resistance 0.028 "mult_94_n160"
set_resistance 0.018 "mult_94_n159"
set_resistance 0.083 "mult_94_n155"
set_resistance 0.079 "mult_94_n154"
set_resistance 0.085 "mult_94_n153"
set_resistance 0.035 "mult_94_n152"
set_resistance 0.041 "mult_94_n134"
set_resistance 0.072 "mult_94_n133"
set_resistance 0.034 "mult_94_n132"
set_resistance 0.059 "mult_94_n131"
set_resistance 0.029 "mult_94_n130"
set_resistance 0.028 "mult_94_n129"
set_resistance 0.032 "mult_94_n128"
set_resistance 0.022 "mult_94_n127"
set_resistance 0.018 "mult_94_n126"
set_resistance 0.043 "mult_94_n125"
set_resistance 0.062 "mult_94_n124"
set_resistance 0.034 "mult_94_n123"
set_resistance 0.055 "mult_94_n122"
set_resistance 0.016 "mult_94_n121"
set_resistance 0.021 "mult_94_n120"
set_resistance 0.037 "mult_94_n119"
set_resistance 0.050 "mult_94_n118"
set_resistance 0.018 "mult_94_n117"
set_resistance 0.033 "mult_94_n116"
set_resistance 0.042 "mult_94_n115"
set_resistance 0.042 "mult_94_n114"
set_resistance 0.015 "mult_94_n113"
set_resistance 0.019 "mult_94_n112"
set_resistance 0.040 "mult_94_n111"
set_resistance 0.055 "mult_94_n110"
set_resistance 0.015 "mult_94_n109"
set_resistance 0.021 "mult_94_n108"
set_resistance 0.056 "mult_94_n107"
set_resistance 0.014 "mult_94_n106"
set_resistance 0.038 "mult_94_n105"
set_resistance 0.026 "mult_94_n104"
set_resistance 0.016 "mult_94_n103"
set_resistance 0.018 "mult_94_n102"
set_resistance 0.034 "mult_94_n101"
set_resistance 0.043 "mult_94_n100"
set_resistance 0.046 "mult_94_n99"
set_resistance 0.014 "mult_94_n98"
set_resistance 0.039 "mult_94_n97"
set_resistance 0.001 "mult_94_n96"
set_resistance 0.053 "mult_94_n95"
set_resistance 0.065 "mult_94_n94"
set_resistance 0.071 "mult_94_n93"
set_resistance 0.042 "mult_94_n92"
set_resistance 0.063 "mult_94_n91"
set_resistance 0.043 "mult_94_n90"
set_resistance 0.039 "mult_94_n89"
set_resistance 0.015 "mult_94_n88"
set_resistance 0.062 "mult_94_n87"
set_resistance 0.037 "mult_94_n86"
set_resistance 0.039 "mult_94_n85"
set_resistance 0.015 "mult_94_n84"
set_resistance 0.019 "mult_94_n83"
set_resistance 0.033 "mult_94_n82"
set_resistance 0.068 "mult_94_n81"
set_resistance 0.025 "mult_94_n80"
set_resistance 0.033 "mult_94_n79"
set_resistance 0.035 "mult_94_n78"
set_resistance 0.064 "mult_94_n77"
set_resistance 0.031 "mult_94_n76"
set_resistance 0.039 "mult_94_n75"
set_resistance 0.114 "mult_94_n73"
set_resistance 0.054 "mult_94_n72"
set_resistance 0.052 "mult_94_n71"
set_resistance 0.032 "mult_94_n70"
set_resistance 0.044 "mult_94_n69"
set_resistance 0.031 "mult_94_n68"
set_resistance 0.045 "mult_94_n67"
set_resistance 0.033 "mult_94_n66"
set_resistance 0.040 "mult_94_n65"
set_resistance 0.052 "mult_94_n64"
set_resistance 0.070 "mult_94_n63"
set_resistance 0.030 "mult_94_n62"
set_resistance 0.041 "mult_94_n61"
set_resistance 0.023 "mult_94_n60"
set_resistance 0.037 "mult_94_n59"
set_resistance 0.031 "mult_94_n58"
set_resistance 0.029 "mult_94_n57"
set_resistance 0.056 "mult_94_n55"
set_resistance 0.037 "mult_94_n54"
set_resistance 0.031 "mult_94_n53"
set_resistance 0.026 "mult_94_n52"
set_resistance 0.037 "mult_94_n51"
set_resistance 0.022 "mult_94_n50"
set_resistance 0.020 "mult_94_n49"
set_resistance 0.030 "mult_94_n48"
set_resistance 0.037 "mult_94_n47"
set_resistance 0.026 "mult_94_n46"
set_resistance 0.024 "mult_94_n45"
set_resistance 0.034 "mult_94_n44"
set_resistance 0.038 "mult_94_n43"
set_resistance 0.043 "mult_94_n41"
set_resistance 0.030 "mult_94_n40"
set_resistance 0.033 "mult_94_n39"
set_resistance 0.030 "mult_94_n38"
set_resistance 0.034 "mult_94_n37"
set_resistance 0.056 "mult_94_n36"
set_resistance 0.029 "mult_94_n35"
set_resistance 0.032 "mult_94_n34"
set_resistance 0.033 "mult_94_n33"
set_resistance 0.064 "mult_94_n31"
set_resistance 0.054 "mult_94_n30"
set_resistance 0.012 "mult_94_n29"
set_resistance 0.034 "mult_94_n28"
set_resistance 0.016 "mult_94_n27"
set_resistance 0.044 "mult_94_n25"
set_resistance 0.058 "mult_94_n15"
set_resistance 0.028 "mult_94_n14"
set_resistance 0.034 "mult_94_n13"
set_resistance 0.023 "mult_94_n12"
set_resistance 0.025 "mult_94_n11"
set_resistance 0.046 "mult_94_n10"
set_resistance 0.030 "mult_94_n9"
set_resistance 0.032 "mult_94_n8"
set_resistance 0.015 "mult_94_n7"
set_resistance 0.013 "mult_94_n6"
set_resistance 0.055 "mult_94_n5"
set_resistance 0.019 "mult_94_n4"
set_resistance 0.031 "mult_94_n3"
set_resistance 0.026 "mult_83_n544"
set_resistance 0.040 "mult_83_n543"
set_resistance 0.021 "mult_83_n542"
set_resistance 0.019 "mult_83_n541"
set_resistance 0.020 "mult_83_n540"
set_resistance 0.025 "mult_83_n539"
set_resistance 0.044 "mult_83_n538"
set_resistance 0.026 "mult_83_n537"
set_resistance 0.029 "mult_83_n536"
set_resistance 0.024 "mult_83_n535"
set_resistance 0.036 "mult_83_n534"
set_resistance 0.018 "mult_83_n533"
set_resistance 0.029 "mult_83_n532"
set_resistance 0.033 "mult_83_n531"
set_resistance 0.065 "mult_83_n530"
set_resistance 0.070 "mult_83_n529"
set_resistance 0.015 "mult_83_n527"
set_resistance 0.018 "mult_83_n526"
set_resistance 0.001 "mult_83_n525"
set_resistance 0.013 "mult_83_n524"
set_resistance 0.013 "mult_83_n523"
set_resistance 0.004 "mult_83_n522"
set_resistance 0.013 "mult_83_n521"
set_resistance 0.019 "mult_83_n520"
set_resistance 0.040 "mult_83_n519"
set_resistance 0.037 "mult_83_n518"
set_resistance 0.042 "mult_83_n517"
set_resistance 0.034 "mult_83_n516"
set_resistance 0.024 "mult_83_n515"
set_resistance 0.044 "mult_83_n514"
set_resistance 0.022 "mult_83_n513"
set_resistance 0.034 "mult_83_n512"
set_resistance 0.031 "mult_83_n511"
set_resistance 0.013 "mult_83_n510"
set_resistance 0.024 "mult_83_n509"
set_resistance 0.036 "mult_83_n508"
set_resistance 0.050 "mult_83_n507"
set_resistance 0.027 "mult_83_n506"
set_resistance 0.022 "mult_83_n505"
set_resistance 0.034 "mult_83_n504"
set_resistance 0.027 "mult_83_n503"
set_resistance 0.039 "mult_83_n502"
set_resistance 0.019 "mult_83_n501"
set_resistance 0.045 "mult_83_n500"
set_resistance 0.026 "mult_83_n499"
set_resistance 0.037 "mult_83_n498"
set_resistance 0.033 "mult_83_n497"
set_resistance 0.035 "mult_83_n496"
set_resistance 0.026 "mult_83_n495"
set_resistance 0.042 "mult_83_n494"
set_resistance 0.027 "mult_83_n493"
set_resistance 0.033 "mult_83_n492"
set_resistance 0.029 "mult_83_n491"
set_resistance 0.016 "mult_83_n490"
set_resistance 0.027 "mult_83_n489"
set_resistance 0.030 "mult_83_n488"
set_resistance 0.021 "mult_83_n487"
set_resistance 0.040 "mult_83_n486"
set_resistance 0.043 "mult_83_n485"
set_resistance 0.050 "mult_83_n484"
set_resistance 0.037 "mult_83_n483"
set_resistance 0.033 "mult_83_n482"
set_resistance 0.013 "mult_83_n481"
set_resistance 0.020 "mult_83_n480"
set_resistance 0.039 "mult_83_n479"
set_resistance 0.029 "mult_83_n478"
set_resistance 0.036 "mult_83_n477"
set_resistance 0.026 "mult_83_n476"
set_resistance 0.047 "mult_83_n475"
set_resistance 0.031 "mult_83_n474"
set_resistance 0.041 "mult_83_n473"
set_resistance 0.049 "mult_83_n472"
set_resistance 0.039 "mult_83_n471"
set_resistance 0.019 "mult_83_n470"
set_resistance 0.016 "mult_83_n469"
set_resistance 0.034 "mult_83_n468"
set_resistance 0.026 "mult_83_n467"
set_resistance 0.037 "mult_83_n466"
set_resistance 0.048 "mult_83_n465"
set_resistance 0.031 "mult_83_n464"
set_resistance 0.027 "mult_83_n463"
set_resistance 0.048 "mult_83_n462"
set_resistance 0.036 "mult_83_n461"
set_resistance 0.038 "mult_83_n460"
set_resistance 0.251 "mult_83_n459"
set_resistance 0.047 "mult_83_n458"
set_resistance 0.023 "mult_83_n457"
set_resistance 0.298 "mult_83_n456"
set_resistance 0.277 "mult_83_n455"
set_resistance 0.042 "mult_83_n454"
set_resistance 0.028 "mult_83_n453"
set_resistance 0.050 "mult_83_n452"
set_resistance 0.042 "mult_83_n451"
set_resistance 0.368 "mult_83_n450"
set_resistance 0.323 "mult_83_n449"
set_resistance 0.023 "mult_83_n448"
set_resistance 0.043 "mult_83_n447"
set_resistance 0.033 "mult_83_n446"
set_resistance 0.046 "mult_83_n445"
set_resistance 0.316 "mult_83_n444"
set_resistance 0.024 "mult_83_n443"
set_resistance 0.027 "mult_83_n442"
set_resistance 0.286 "mult_83_n441"
set_resistance 0.304 "mult_83_n440"
set_resistance 0.038 "mult_83_n439"
set_resistance 0.022 "mult_83_n438"
set_resistance 0.383 "mult_83_n437"
set_resistance 0.340 "mult_83_n436"
set_resistance 0.038 "mult_83_n435"
set_resistance 0.068 "mult_83_n434"
set_resistance 0.038 "mult_83_n433"
set_resistance 0.296 "mult_83_n431"
set_resistance 0.006 "mult_83_n430"
set_resistance 0.049 "mult_83_n429"
set_resistance 0.025 "mult_83_n428"
set_resistance 0.035 "mult_83_n427"
set_resistance 0.035 "mult_83_n426"
set_resistance 0.023 "mult_83_n425"
set_resistance 0.025 "mult_83_n424"
set_resistance 0.025 "mult_83_n423"
set_resistance 0.040 "mult_83_n422"
set_resistance 0.025 "mult_83_n421"
set_resistance 0.034 "mult_83_n420"
set_resistance 0.046 "mult_83_n419"
set_resistance 0.024 "mult_83_n418"
set_resistance 0.022 "mult_83_n417"
set_resistance 0.034 "mult_83_n416"
set_resistance 0.019 "mult_83_n415"
set_resistance 0.015 "mult_83_n414"
set_resistance 0.064 "mult_83_n413"
set_resistance 0.032 "mult_83_n412"
set_resistance 0.048 "mult_83_n411"
set_resistance 0.024 "mult_83_n410"
set_resistance 0.029 "mult_83_n227"
set_resistance 0.038 "mult_83_n226"
set_resistance 0.035 "mult_83_n225"
set_resistance 0.047 "mult_83_n224"
set_resistance 0.033 "mult_83_n223"
set_resistance 0.042 "mult_83_n222"
set_resistance 0.048 "mult_83_n221"
set_resistance 0.058 "mult_83_n220"
set_resistance 0.035 "mult_83_n219"
set_resistance 0.033 "mult_83_n216"
set_resistance 0.031 "mult_83_n215"
set_resistance 0.030 "mult_83_n214"
set_resistance 0.026 "mult_83_n213"
set_resistance 0.021 "mult_83_n212"
set_resistance 0.053 "mult_83_n211"
set_resistance 0.049 "mult_83_n210"
set_resistance 0.070 "mult_83_n209"
set_resistance 0.072 "mult_83_n208"
set_resistance 0.034 "mult_83_n207"
set_resistance 0.055 "mult_83_n205"
set_resistance 0.028 "mult_83_n204"
set_resistance 0.054 "mult_83_n203"
set_resistance 0.044 "mult_83_n202"
set_resistance 0.018 "mult_83_n201"
set_resistance 0.019 "mult_83_n200"
set_resistance 0.033 "mult_83_n199"
set_resistance 0.032 "mult_83_n198"
set_resistance 0.051 "mult_83_n196"
set_resistance 0.033 "mult_83_n195"
set_resistance 0.051 "mult_83_n193"
set_resistance 0.030 "mult_83_n192"
set_resistance 0.034 "mult_83_n191"
set_resistance 0.027 "mult_83_n190"
set_resistance 0.034 "mult_83_n189"
set_resistance 0.035 "mult_83_n188"
set_resistance 0.020 "mult_83_n187"
set_resistance 0.036 "mult_83_n186"
set_resistance 0.031 "mult_83_n185"
set_resistance 0.036 "mult_83_n184"
set_resistance 0.034 "mult_83_n183"
set_resistance 0.065 "mult_83_n181"
set_resistance 0.026 "mult_83_n180"
set_resistance 0.038 "mult_83_n179"
set_resistance 0.048 "mult_83_n178"
set_resistance 0.035 "mult_83_n176"
set_resistance 0.049 "mult_83_n175"
set_resistance 0.034 "mult_83_n174"
set_resistance 0.034 "mult_83_n173"
set_resistance 0.017 "mult_83_n172"
set_resistance 0.036 "mult_83_n171"
set_resistance 0.032 "mult_83_n169"
set_resistance 0.027 "mult_83_n168"
set_resistance 0.027 "mult_83_n167"
set_resistance 0.048 "mult_83_n166"
set_resistance 0.083 "mult_83_n165"
set_resistance 0.051 "mult_83_n164"
set_resistance 0.055 "mult_83_n163"
set_resistance 0.032 "mult_83_n162"
set_resistance 0.040 "mult_83_n161"
set_resistance 0.044 "mult_83_n160"
set_resistance 0.042 "mult_83_n159"
set_resistance 0.037 "mult_83_n155"
set_resistance 0.039 "mult_83_n154"
set_resistance 0.038 "mult_83_n153"
set_resistance 0.037 "mult_83_n152"
set_resistance 0.036 "mult_83_n134"
set_resistance 0.053 "mult_83_n133"
set_resistance 0.039 "mult_83_n132"
set_resistance 0.039 "mult_83_n131"
set_resistance 0.042 "mult_83_n130"
set_resistance 0.054 "mult_83_n129"
set_resistance 0.031 "mult_83_n128"
set_resistance 0.042 "mult_83_n127"
set_resistance 0.015 "mult_83_n126"
set_resistance 0.039 "mult_83_n125"
set_resistance 0.049 "mult_83_n124"
set_resistance 0.040 "mult_83_n123"
set_resistance 0.060 "mult_83_n122"
set_resistance 0.017 "mult_83_n121"
set_resistance 0.026 "mult_83_n120"
set_resistance 0.013 "mult_83_n119"
set_resistance 0.024 "mult_83_n118"
set_resistance 0.036 "mult_83_n117"
set_resistance 0.024 "mult_83_n116"
set_resistance 0.035 "mult_83_n115"
set_resistance 0.021 "mult_83_n114"
set_resistance 0.038 "mult_83_n113"
set_resistance 0.042 "mult_83_n112"
set_resistance 0.035 "mult_83_n111"
set_resistance 0.057 "mult_83_n110"
set_resistance 0.031 "mult_83_n109"
set_resistance 0.031 "mult_83_n108"
set_resistance 0.043 "mult_83_n107"
set_resistance 0.045 "mult_83_n106"
set_resistance 0.044 "mult_83_n105"
set_resistance 0.024 "mult_83_n104"
set_resistance 0.007 "mult_83_n103"
set_resistance 0.016 "mult_83_n102"
set_resistance 0.022 "mult_83_n101"
set_resistance 0.030 "mult_83_n100"
set_resistance 0.034 "mult_83_n99"
set_resistance 0.017 "mult_83_n98"
set_resistance 0.041 "mult_83_n97"
set_resistance 0.017 "mult_83_n96"
set_resistance 0.051 "mult_83_n95"
set_resistance 0.055 "mult_83_n94"
set_resistance 0.014 "mult_83_n93"
set_resistance 0.013 "mult_83_n92"
set_resistance 0.041 "mult_83_n91"
set_resistance 0.036 "mult_83_n90"
set_resistance 0.015 "mult_83_n89"
set_resistance 0.013 "mult_83_n88"
set_resistance 0.040 "mult_83_n87"
set_resistance 0.026 "mult_83_n86"
set_resistance 0.031 "mult_83_n85"
set_resistance 0.021 "mult_83_n84"
set_resistance 0.042 "mult_83_n83"
set_resistance 0.032 "mult_83_n82"
set_resistance 0.047 "mult_83_n81"
set_resistance 0.033 "mult_83_n80"
set_resistance 0.039 "mult_83_n79"
set_resistance 0.016 "mult_83_n78"
set_resistance 0.039 "mult_83_n77"
set_resistance 0.015 "mult_83_n76"
set_resistance 0.034 "mult_83_n75"
set_resistance 0.072 "mult_83_n73"
set_resistance 0.038 "mult_83_n72"
set_resistance 0.033 "mult_83_n71"
set_resistance 0.014 "mult_83_n70"
set_resistance 0.037 "mult_83_n69"
set_resistance 0.014 "mult_83_n68"
set_resistance 0.032 "mult_83_n67"
set_resistance 0.038 "mult_83_n66"
set_resistance 0.052 "mult_83_n65"
set_resistance 0.038 "mult_83_n64"
set_resistance 0.024 "mult_83_n63"
set_resistance 0.015 "mult_83_n62"
set_resistance 0.023 "mult_83_n61"
set_resistance 0.018 "mult_83_n60"
set_resistance 0.030 "mult_83_n59"
set_resistance 0.041 "mult_83_n58"
set_resistance 0.029 "mult_83_n57"
set_resistance 0.087 "mult_83_n55"
set_resistance 0.017 "mult_83_n54"
set_resistance 0.020 "mult_83_n53"
set_resistance 0.050 "mult_83_n52"
set_resistance 0.066 "mult_83_n51"
set_resistance 0.032 "mult_83_n50"
set_resistance 0.063 "mult_83_n49"
set_resistance 0.017 "mult_83_n48"
set_resistance 0.016 "mult_83_n47"
set_resistance 0.022 "mult_83_n46"
set_resistance 0.039 "mult_83_n45"
set_resistance 0.014 "mult_83_n44"
set_resistance 0.050 "mult_83_n43"
set_resistance 0.091 "mult_83_n41"
set_resistance 0.041 "mult_83_n40"
set_resistance 0.022 "mult_83_n39"
set_resistance 0.029 "mult_83_n38"
set_resistance 0.041 "mult_83_n37"
set_resistance 0.022 "mult_83_n36"
set_resistance 0.045 "mult_83_n35"
set_resistance 0.017 "mult_83_n34"
set_resistance 0.019 "mult_83_n33"
set_resistance 0.057 "mult_83_n31"
set_resistance 0.036 "mult_83_n30"
set_resistance 0.017 "mult_83_n29"
set_resistance 0.022 "mult_83_n28"
set_resistance 0.018 "mult_83_n27"
set_resistance 0.070 "mult_83_n25"
set_resistance 0.045 "mult_83_n15"
set_resistance 0.023 "mult_83_n14"
set_resistance 0.020 "mult_83_n13"
set_resistance 0.026 "mult_83_n12"
set_resistance 0.030 "mult_83_n11"
set_resistance 0.032 "mult_83_n10"
set_resistance 0.033 "mult_83_n9"
set_resistance 0.037 "mult_83_n8"
set_resistance 0.035 "mult_83_n7"
set_resistance 0.030 "mult_83_n6"
set_resistance 0.037 "mult_83_n5"
set_resistance 0.015 "mult_83_n4"
set_resistance 0.157 "mult_83_n3"
set_resistance 0.041 "mult_104_n545"
set_resistance 0.021 "mult_104_n544"
set_resistance 0.021 "mult_104_n543"
set_resistance 0.013 "mult_104_n542"
set_resistance 0.018 "mult_104_n541"
set_resistance 0.002 "mult_104_n540"
set_resistance 0.064 "mult_104_n539"
set_resistance 0.019 "mult_104_n538"
set_resistance 0.038 "mult_104_n537"
set_resistance 0.026 "mult_104_n536"
set_resistance 0.034 "mult_104_n535"
set_resistance 0.009 "mult_104_n534"
set_resistance 0.019 "mult_104_n533"
set_resistance 0.061 "mult_104_n532"
set_resistance 0.063 "mult_104_n531"
set_resistance 0.074 "mult_104_n530"
set_resistance 0.013 "mult_104_n528"
set_resistance 0.015 "mult_104_n527"
set_resistance 0.025 "mult_104_n526"
set_resistance 0.030 "mult_104_n525"
set_resistance 0.014 "mult_104_n524"
set_resistance 0.013 "mult_104_n523"
set_resistance 0.017 "mult_104_n522"
set_resistance 0.032 "mult_104_n521"
set_resistance 0.035 "mult_104_n520"
set_resistance 0.036 "mult_104_n519"
set_resistance 0.035 "mult_104_n518"
set_resistance 0.029 "mult_104_n517"
set_resistance 0.035 "mult_104_n516"
set_resistance 0.035 "mult_104_n515"
set_resistance 0.044 "mult_104_n514"
set_resistance 0.044 "mult_104_n513"
set_resistance 0.039 "mult_104_n512"
set_resistance 0.017 "mult_104_n511"
set_resistance 0.033 "mult_104_n510"
set_resistance 0.033 "mult_104_n509"
set_resistance 0.030 "mult_104_n508"
set_resistance 0.020 "mult_104_n507"
set_resistance 0.048 "mult_104_n506"
set_resistance 0.045 "mult_104_n505"
set_resistance 0.040 "mult_104_n504"
set_resistance 0.021 "mult_104_n503"
set_resistance 0.021 "mult_104_n502"
set_resistance 0.018 "mult_104_n501"
set_resistance 0.042 "mult_104_n500"
set_resistance 0.032 "mult_104_n499"
set_resistance 0.046 "mult_104_n498"
set_resistance 0.045 "mult_104_n497"
set_resistance 0.059 "mult_104_n496"
set_resistance 0.042 "mult_104_n495"
set_resistance 0.045 "mult_104_n494"
set_resistance 0.061 "mult_104_n493"
set_resistance 0.040 "mult_104_n492"
set_resistance 0.019 "mult_104_n491"
set_resistance 0.037 "mult_104_n490"
set_resistance 0.036 "mult_104_n489"
set_resistance 0.036 "mult_104_n488"
set_resistance 0.038 "mult_104_n487"
set_resistance 0.036 "mult_104_n486"
set_resistance 0.039 "mult_104_n485"
set_resistance 0.054 "mult_104_n484"
set_resistance 0.037 "mult_104_n483"
set_resistance 0.013 "mult_104_n482"
set_resistance 0.034 "mult_104_n481"
set_resistance 0.042 "mult_104_n480"
set_resistance 0.040 "mult_104_n479"
set_resistance 0.037 "mult_104_n478"
set_resistance 0.040 "mult_104_n477"
set_resistance 0.028 "mult_104_n476"
set_resistance 0.034 "mult_104_n475"
set_resistance 0.056 "mult_104_n474"
set_resistance 0.037 "mult_104_n473"
set_resistance 0.030 "mult_104_n472"
set_resistance 0.013 "mult_104_n471"
set_resistance 0.058 "mult_104_n470"
set_resistance 0.043 "mult_104_n469"
set_resistance 0.037 "mult_104_n468"
set_resistance 0.038 "mult_104_n467"
set_resistance 0.036 "mult_104_n466"
set_resistance 0.035 "mult_104_n465"
set_resistance 0.037 "mult_104_n464"
set_resistance 0.042 "mult_104_n463"
set_resistance 0.062 "mult_104_n462"
set_resistance 0.040 "mult_104_n461"
set_resistance 0.253 "mult_104_n460"
set_resistance 0.036 "mult_104_n459"
set_resistance 0.039 "mult_104_n458"
set_resistance 0.372 "mult_104_n457"
set_resistance 0.336 "mult_104_n456"
set_resistance 0.044 "mult_104_n455"
set_resistance 0.036 "mult_104_n454"
set_resistance 0.040 "mult_104_n453"
set_resistance 0.030 "mult_104_n452"
set_resistance 0.412 "mult_104_n451"
set_resistance 0.359 "mult_104_n450"
set_resistance 0.037 "mult_104_n449"
set_resistance 0.029 "mult_104_n448"
set_resistance 0.035 "mult_104_n447"
set_resistance 0.072 "mult_104_n446"
set_resistance 0.317 "mult_104_n445"
set_resistance 0.033 "mult_104_n444"
set_resistance 0.040 "mult_104_n443"
set_resistance 0.365 "mult_104_n442"
set_resistance 0.359 "mult_104_n441"
set_resistance 0.034 "mult_104_n440"
set_resistance 0.031 "mult_104_n439"
set_resistance 0.331 "mult_104_n438"
set_resistance 0.306 "mult_104_n437"
set_resistance 0.046 "mult_104_n436"
set_resistance 0.045 "mult_104_n435"
set_resistance 0.026 "mult_104_n434"
set_resistance 0.300 "mult_104_n432"
set_resistance 0.013 "mult_104_n431"
set_resistance 0.035 "mult_104_n430"
set_resistance 0.022 "mult_104_n429"
set_resistance 0.031 "mult_104_n428"
set_resistance 0.043 "mult_104_n427"
set_resistance 0.030 "mult_104_n426"
set_resistance 0.024 "mult_104_n425"
set_resistance 0.045 "mult_104_n424"
set_resistance 0.021 "mult_104_n423"
set_resistance 0.039 "mult_104_n422"
set_resistance 0.027 "mult_104_n421"
set_resistance 0.015 "mult_104_n420"
set_resistance 0.012 "mult_104_n419"
set_resistance 0.024 "mult_104_n418"
set_resistance 0.019 "mult_104_n417"
set_resistance 0.038 "mult_104_n416"
set_resistance 0.018 "mult_104_n415"
set_resistance 0.058 "mult_104_n414"
set_resistance 0.027 "mult_104_n413"
set_resistance 0.088 "mult_104_n412"
set_resistance 0.040 "mult_104_n411"
set_resistance 0.017 "mult_104_n227"
set_resistance 0.030 "mult_104_n226"
set_resistance 0.039 "mult_104_n225"
set_resistance 0.034 "mult_104_n224"
set_resistance 0.041 "mult_104_n223"
set_resistance 0.036 "mult_104_n222"
set_resistance 0.050 "mult_104_n221"
set_resistance 0.047 "mult_104_n220"
set_resistance 0.077 "mult_104_n219"
set_resistance 0.028 "mult_104_n216"
set_resistance 0.017 "mult_104_n215"
set_resistance 0.028 "mult_104_n214"
set_resistance 0.016 "mult_104_n213"
set_resistance 0.017 "mult_104_n212"
set_resistance 0.056 "mult_104_n211"
set_resistance 0.032 "mult_104_n210"
set_resistance 0.026 "mult_104_n209"
set_resistance 0.051 "mult_104_n208"
set_resistance 0.035 "mult_104_n207"
set_resistance 0.025 "mult_104_n205"
set_resistance 0.019 "mult_104_n204"
set_resistance 0.033 "mult_104_n203"
set_resistance 0.031 "mult_104_n202"
set_resistance 0.029 "mult_104_n201"
set_resistance 0.019 "mult_104_n200"
set_resistance 0.020 "mult_104_n199"
set_resistance 0.029 "mult_104_n198"
set_resistance 0.036 "mult_104_n196"
set_resistance 0.048 "mult_104_n195"
set_resistance 0.022 "mult_104_n193"
set_resistance 0.016 "mult_104_n192"
set_resistance 0.029 "mult_104_n191"
set_resistance 0.029 "mult_104_n190"
set_resistance 0.040 "mult_104_n189"
set_resistance 0.044 "mult_104_n188"
set_resistance 0.036 "mult_104_n187"
set_resistance 0.033 "mult_104_n186"
set_resistance 0.030 "mult_104_n185"
set_resistance 0.035 "mult_104_n184"
set_resistance 0.043 "mult_104_n183"
set_resistance 0.027 "mult_104_n181"
set_resistance 0.030 "mult_104_n180"
set_resistance 0.035 "mult_104_n179"
set_resistance 0.029 "mult_104_n178"
set_resistance 0.017 "mult_104_n176"
set_resistance 0.014 "mult_104_n175"
set_resistance 0.027 "mult_104_n174"
set_resistance 0.028 "mult_104_n173"
set_resistance 0.040 "mult_104_n172"
set_resistance 0.018 "mult_104_n171"
set_resistance 0.023 "mult_104_n169"
set_resistance 0.028 "mult_104_n168"
set_resistance 0.015 "mult_104_n167"
set_resistance 0.015 "mult_104_n166"
set_resistance 0.018 "mult_104_n165"
set_resistance 0.015 "mult_104_n164"
set_resistance 0.015 "mult_104_n163"
set_resistance 0.017 "mult_104_n162"
set_resistance 0.022 "mult_104_n161"
set_resistance 0.014 "mult_104_n160"
set_resistance 0.023 "mult_104_n159"
set_resistance 0.031 "mult_104_n155"
set_resistance 0.033 "mult_104_n154"
set_resistance 0.029 "mult_104_n153"
set_resistance 0.029 "mult_104_n152"
set_resistance 0.024 "mult_104_n134"
set_resistance 0.021 "mult_104_n133"
set_resistance 0.044 "mult_104_n132"
set_resistance 0.034 "mult_104_n131"
set_resistance 0.034 "mult_104_n130"
set_resistance 0.012 "mult_104_n129"
set_resistance 0.036 "mult_104_n128"
set_resistance 0.038 "mult_104_n127"
set_resistance 0.023 "mult_104_n126"
set_resistance 0.032 "mult_104_n125"
set_resistance 0.051 "mult_104_n124"
set_resistance 0.036 "mult_104_n123"
set_resistance 0.025 "mult_104_n122"
set_resistance 0.020 "mult_104_n121"
set_resistance 0.035 "mult_104_n120"
set_resistance 0.038 "mult_104_n119"
set_resistance 0.031 "mult_104_n118"
set_resistance 0.016 "mult_104_n117"
set_resistance 0.033 "mult_104_n116"
set_resistance 0.024 "mult_104_n115"
set_resistance 0.020 "mult_104_n114"
set_resistance 0.029 "mult_104_n113"
set_resistance 0.018 "mult_104_n112"
set_resistance 0.043 "mult_104_n111"
set_resistance 0.019 "mult_104_n110"
set_resistance 0.015 "mult_104_n109"
set_resistance 0.040 "mult_104_n108"
set_resistance 0.039 "mult_104_n107"
set_resistance 0.014 "mult_104_n106"
set_resistance 0.052 "mult_104_n105"
set_resistance 0.042 "mult_104_n104"
set_resistance 0.020 "mult_104_n103"
set_resistance 0.015 "mult_104_n102"
set_resistance 0.020 "mult_104_n101"
set_resistance 0.047 "mult_104_n100"
set_resistance 0.017 "mult_104_n99"
set_resistance 0.020 "mult_104_n98"
set_resistance 0.033 "mult_104_n97"
set_resistance 0.018 "mult_104_n96"
set_resistance 0.050 "mult_104_n95"
set_resistance 0.021 "mult_104_n94"
set_resistance 0.045 "mult_104_n93"
set_resistance 0.034 "mult_104_n92"
set_resistance 0.022 "mult_104_n91"
set_resistance 0.015 "mult_104_n90"
set_resistance 0.013 "mult_104_n89"
set_resistance 0.045 "mult_104_n88"
set_resistance 0.063 "mult_104_n87"
set_resistance 0.038 "mult_104_n86"
set_resistance 0.035 "mult_104_n85"
set_resistance 0.028 "mult_104_n84"
set_resistance 0.020 "mult_104_n83"
set_resistance 0.032 "mult_104_n82"
set_resistance 0.060 "mult_104_n81"
set_resistance 0.036 "mult_104_n80"
set_resistance 0.021 "mult_104_n79"
set_resistance 0.025 "mult_104_n78"
set_resistance 0.057 "mult_104_n77"
set_resistance 0.032 "mult_104_n76"
set_resistance 0.046 "mult_104_n75"
set_resistance 0.090 "mult_104_n73"
set_resistance 0.040 "mult_104_n72"
set_resistance 0.039 "mult_104_n71"
set_resistance 0.038 "mult_104_n70"
set_resistance 0.022 "mult_104_n69"
set_resistance 0.025 "mult_104_n68"
set_resistance 0.019 "mult_104_n67"
set_resistance 0.021 "mult_104_n66"
set_resistance 0.031 "mult_104_n65"
set_resistance 0.022 "mult_104_n64"
set_resistance 0.036 "mult_104_n63"
set_resistance 0.020 "mult_104_n62"
set_resistance 0.040 "mult_104_n61"
set_resistance 0.045 "mult_104_n60"
set_resistance 0.057 "mult_104_n59"
set_resistance 0.017 "mult_104_n58"
set_resistance 0.031 "mult_104_n57"
set_resistance 0.101 "mult_104_n55"
set_resistance 0.032 "mult_104_n54"
set_resistance 0.017 "mult_104_n53"
set_resistance 0.034 "mult_104_n52"
set_resistance 0.054 "mult_104_n51"
set_resistance 0.017 "mult_104_n50"
set_resistance 0.031 "mult_104_n49"
set_resistance 0.032 "mult_104_n48"
set_resistance 0.030 "mult_104_n47"
set_resistance 0.025 "mult_104_n46"
set_resistance 0.027 "mult_104_n45"
set_resistance 0.039 "mult_104_n44"
set_resistance 0.030 "mult_104_n43"
set_resistance 0.069 "mult_104_n41"
set_resistance 0.017 "mult_104_n40"
set_resistance 0.013 "mult_104_n39"
set_resistance 0.028 "mult_104_n38"
set_resistance 0.047 "mult_104_n37"
set_resistance 0.031 "mult_104_n36"
set_resistance 0.043 "mult_104_n35"
set_resistance 0.015 "mult_104_n34"
set_resistance 0.024 "mult_104_n33"
set_resistance 0.049 "mult_104_n31"
set_resistance 0.022 "mult_104_n30"
set_resistance 0.045 "mult_104_n29"
set_resistance 0.025 "mult_104_n28"
set_resistance 0.023 "mult_104_n27"
set_resistance 0.049 "mult_104_n25"
set_resistance 0.055 "mult_104_n15"
set_resistance 0.049 "mult_104_n14"
set_resistance 0.014 "mult_104_n13"
set_resistance 0.033 "mult_104_n12"
set_resistance 0.033 "mult_104_n11"
set_resistance 0.033 "mult_104_n10"
set_resistance 0.034 "mult_104_n9"
set_resistance 0.040 "mult_104_n8"
set_resistance 0.013 "mult_104_n7"
set_resistance 0.015 "mult_104_n6"
set_resistance 0.042 "mult_104_n5"
set_resistance 0.016 "mult_104_n4"
set_resistance 0.019 "mult_104_n3"
set_resistance 0.033 "mult_93_n544"
set_resistance 0.034 "mult_93_n543"
set_resistance 0.028 "mult_93_n542"
set_resistance 0.016 "mult_93_n541"
set_resistance 0.018 "mult_93_n540"
set_resistance 0.020 "mult_93_n539"
set_resistance 0.065 "mult_93_n538"
set_resistance 0.018 "mult_93_n537"
set_resistance 0.031 "mult_93_n536"
set_resistance 0.020 "mult_93_n535"
set_resistance 0.020 "mult_93_n534"
set_resistance 0.055 "mult_93_n533"
set_resistance 0.027 "mult_93_n532"
set_resistance 0.072 "mult_93_n531"
set_resistance 0.059 "mult_93_n530"
set_resistance 0.052 "mult_93_n529"
set_resistance 0.134 "mult_93_n528"
set_resistance 0.013 "mult_93_n527"
set_resistance 0.030 "mult_93_n526"
set_resistance 0.013 "mult_93_n525"
set_resistance 0.060 "mult_93_n524"
set_resistance 0.007 "mult_93_n523"
set_resistance 0.019 "mult_93_n522"
set_resistance 0.016 "mult_93_n521"
set_resistance 0.024 "mult_93_n520"
set_resistance 0.028 "mult_93_n519"
set_resistance 0.043 "mult_93_n518"
set_resistance 0.041 "mult_93_n517"
set_resistance 0.033 "mult_93_n516"
set_resistance 0.030 "mult_93_n515"
set_resistance 0.025 "mult_93_n514"
set_resistance 0.026 "mult_93_n513"
set_resistance 0.033 "mult_93_n512"
set_resistance 0.027 "mult_93_n511"
set_resistance 0.024 "mult_93_n510"
set_resistance 0.018 "mult_93_n509"
set_resistance 0.033 "mult_93_n508"
set_resistance 0.027 "mult_93_n507"
set_resistance 0.028 "mult_93_n506"
set_resistance 0.034 "mult_93_n505"
set_resistance 0.033 "mult_93_n504"
set_resistance 0.060 "mult_93_n503"
set_resistance 0.039 "mult_93_n502"
set_resistance 0.013 "mult_93_n501"
set_resistance 0.014 "mult_93_n500"
set_resistance 0.040 "mult_93_n499"
set_resistance 0.031 "mult_93_n498"
set_resistance 0.021 "mult_93_n497"
set_resistance 0.026 "mult_93_n496"
set_resistance 0.033 "mult_93_n495"
set_resistance 0.044 "mult_93_n494"
set_resistance 0.031 "mult_93_n493"
set_resistance 0.045 "mult_93_n492"
set_resistance 0.043 "mult_93_n491"
set_resistance 0.015 "mult_93_n490"
set_resistance 0.022 "mult_93_n489"
set_resistance 0.036 "mult_93_n488"
set_resistance 0.031 "mult_93_n487"
set_resistance 0.049 "mult_93_n486"
set_resistance 0.044 "mult_93_n485"
set_resistance 0.045 "mult_93_n484"
set_resistance 0.063 "mult_93_n483"
set_resistance 0.032 "mult_93_n482"
set_resistance 0.018 "mult_93_n481"
set_resistance 0.023 "mult_93_n480"
set_resistance 0.029 "mult_93_n479"
set_resistance 0.026 "mult_93_n478"
set_resistance 0.037 "mult_93_n477"
set_resistance 0.039 "mult_93_n476"
set_resistance 0.042 "mult_93_n475"
set_resistance 0.030 "mult_93_n474"
set_resistance 0.040 "mult_93_n473"
set_resistance 0.032 "mult_93_n472"
set_resistance 0.032 "mult_93_n471"
set_resistance 0.019 "mult_93_n470"
set_resistance 0.015 "mult_93_n469"
set_resistance 0.037 "mult_93_n468"
set_resistance 0.027 "mult_93_n467"
set_resistance 0.037 "mult_93_n466"
set_resistance 0.044 "mult_93_n465"
set_resistance 0.031 "mult_93_n464"
set_resistance 0.029 "mult_93_n463"
set_resistance 0.028 "mult_93_n462"
set_resistance 0.048 "mult_93_n461"
set_resistance 0.042 "mult_93_n460"
set_resistance 0.215 "mult_93_n459"
set_resistance 0.034 "mult_93_n458"
set_resistance 0.049 "mult_93_n457"
set_resistance 0.303 "mult_93_n456"
set_resistance 0.321 "mult_93_n455"
set_resistance 0.044 "mult_93_n454"
set_resistance 0.022 "mult_93_n453"
set_resistance 0.038 "mult_93_n452"
set_resistance 0.043 "mult_93_n451"
set_resistance 0.383 "mult_93_n450"
set_resistance 0.318 "mult_93_n449"
set_resistance 0.041 "mult_93_n448"
set_resistance 0.042 "mult_93_n447"
set_resistance 0.036 "mult_93_n446"
set_resistance 0.042 "mult_93_n445"
set_resistance 0.341 "mult_93_n444"
set_resistance 0.029 "mult_93_n443"
set_resistance 0.028 "mult_93_n442"
set_resistance 0.294 "mult_93_n441"
set_resistance 0.286 "mult_93_n440"
set_resistance 0.030 "mult_93_n439"
set_resistance 0.026 "mult_93_n438"
set_resistance 0.333 "mult_93_n437"
set_resistance 0.348 "mult_93_n436"
set_resistance 0.022 "mult_93_n435"
set_resistance 0.052 "mult_93_n434"
set_resistance 0.038 "mult_93_n433"
set_resistance 0.335 "mult_93_n431"
set_resistance 0.018 "mult_93_n430"
set_resistance 0.028 "mult_93_n429"
set_resistance 0.036 "mult_93_n428"
set_resistance 0.047 "mult_93_n427"
set_resistance 0.039 "mult_93_n426"
set_resistance 0.035 "mult_93_n425"
set_resistance 0.027 "mult_93_n424"
set_resistance 0.025 "mult_93_n423"
set_resistance 0.026 "mult_93_n422"
set_resistance 0.023 "mult_93_n421"
set_resistance 0.017 "mult_93_n420"
set_resistance 0.035 "mult_93_n419"
set_resistance 0.018 "mult_93_n418"
set_resistance 0.042 "mult_93_n417"
set_resistance 0.016 "mult_93_n416"
set_resistance 0.043 "mult_93_n415"
set_resistance 0.030 "mult_93_n414"
set_resistance 0.061 "mult_93_n413"
set_resistance 0.013 "mult_93_n412"
set_resistance 0.080 "mult_93_n411"
set_resistance 0.065 "mult_93_n410"
set_resistance 0.038 "mult_93_n227"
set_resistance 0.040 "mult_93_n226"
set_resistance 0.050 "mult_93_n225"
set_resistance 0.059 "mult_93_n224"
set_resistance 0.053 "mult_93_n223"
set_resistance 0.049 "mult_93_n222"
set_resistance 0.069 "mult_93_n221"
set_resistance 0.057 "mult_93_n220"
set_resistance 0.059 "mult_93_n219"
set_resistance 0.030 "mult_93_n216"
set_resistance 0.016 "mult_93_n215"
set_resistance 0.018 "mult_93_n214"
set_resistance 0.024 "mult_93_n213"
set_resistance 0.043 "mult_93_n212"
set_resistance 0.029 "mult_93_n211"
set_resistance 0.046 "mult_93_n210"
set_resistance 0.040 "mult_93_n209"
set_resistance 0.070 "mult_93_n208"
set_resistance 0.046 "mult_93_n207"
set_resistance 0.030 "mult_93_n205"
set_resistance 0.015 "mult_93_n204"
set_resistance 0.029 "mult_93_n203"
set_resistance 0.036 "mult_93_n202"
set_resistance 0.015 "mult_93_n201"
set_resistance 0.025 "mult_93_n200"
set_resistance 0.046 "mult_93_n199"
set_resistance 0.039 "mult_93_n198"
set_resistance 0.059 "mult_93_n196"
set_resistance 0.060 "mult_93_n195"
set_resistance 0.035 "mult_93_n193"
set_resistance 0.029 "mult_93_n192"
set_resistance 0.040 "mult_93_n191"
set_resistance 0.028 "mult_93_n190"
set_resistance 0.034 "mult_93_n189"
set_resistance 0.050 "mult_93_n188"
set_resistance 0.029 "mult_93_n187"
set_resistance 0.018 "mult_93_n186"
set_resistance 0.024 "mult_93_n185"
set_resistance 0.044 "mult_93_n184"
set_resistance 0.055 "mult_93_n183"
set_resistance 0.030 "mult_93_n181"
set_resistance 0.030 "mult_93_n180"
set_resistance 0.056 "mult_93_n179"
set_resistance 0.026 "mult_93_n178"
set_resistance 0.037 "mult_93_n176"
set_resistance 0.016 "mult_93_n175"
set_resistance 0.032 "mult_93_n174"
set_resistance 0.041 "mult_93_n173"
set_resistance 0.049 "mult_93_n172"
set_resistance 0.035 "mult_93_n171"
set_resistance 0.033 "mult_93_n169"
set_resistance 0.014 "mult_93_n168"
set_resistance 0.017 "mult_93_n167"
set_resistance 0.027 "mult_93_n166"
set_resistance 0.029 "mult_93_n165"
set_resistance 0.030 "mult_93_n164"
set_resistance 0.033 "mult_93_n163"
set_resistance 0.033 "mult_93_n162"
set_resistance 0.030 "mult_93_n161"
set_resistance 0.033 "mult_93_n160"
set_resistance 0.037 "mult_93_n159"
set_resistance 0.037 "mult_93_n155"
set_resistance 0.029 "mult_93_n154"
set_resistance 0.025 "mult_93_n153"
set_resistance 0.035 "mult_93_n152"
set_resistance 0.045 "mult_93_n134"
set_resistance 0.039 "mult_93_n133"
set_resistance 0.038 "mult_93_n132"
set_resistance 0.027 "mult_93_n131"
set_resistance 0.037 "mult_93_n130"
set_resistance 0.014 "mult_93_n129"
set_resistance 0.037 "mult_93_n128"
set_resistance 0.051 "mult_93_n127"
set_resistance 0.034 "mult_93_n126"
set_resistance 0.038 "mult_93_n125"
set_resistance 0.024 "mult_93_n124"
set_resistance 0.028 "mult_93_n123"
set_resistance 0.018 "mult_93_n122"
set_resistance 0.029 "mult_93_n121"
set_resistance 0.022 "mult_93_n120"
set_resistance 0.024 "mult_93_n119"
set_resistance 0.048 "mult_93_n118"
set_resistance 0.031 "mult_93_n117"
set_resistance 0.039 "mult_93_n116"
set_resistance 0.029 "mult_93_n115"
set_resistance 0.014 "mult_93_n114"
set_resistance 0.029 "mult_93_n113"
set_resistance 0.021 "mult_93_n112"
set_resistance 0.048 "mult_93_n111"
set_resistance 0.038 "mult_93_n110"
set_resistance 0.019 "mult_93_n109"
set_resistance 0.050 "mult_93_n108"
set_resistance 0.012 "mult_93_n107"
set_resistance 0.021 "mult_93_n106"
set_resistance 0.013 "mult_93_n105"
set_resistance 0.042 "mult_93_n104"
set_resistance 0.032 "mult_93_n103"
set_resistance 0.028 "mult_93_n102"
set_resistance 0.040 "mult_93_n101"
set_resistance 0.040 "mult_93_n100"
set_resistance 0.032 "mult_93_n99"
set_resistance 0.014 "mult_93_n98"
set_resistance 0.044 "mult_93_n97"
set_resistance 0.027 "mult_93_n96"
set_resistance 0.051 "mult_93_n95"
set_resistance 0.029 "mult_93_n94"
set_resistance 0.025 "mult_93_n93"
set_resistance 0.030 "mult_93_n92"
set_resistance 0.046 "mult_93_n91"
set_resistance 0.017 "mult_93_n90"
set_resistance 0.021 "mult_93_n89"
set_resistance 0.015 "mult_93_n88"
set_resistance 0.061 "mult_93_n87"
set_resistance 0.028 "mult_93_n86"
set_resistance 0.052 "mult_93_n85"
set_resistance 0.039 "mult_93_n84"
set_resistance 0.016 "mult_93_n83"
set_resistance 0.044 "mult_93_n82"
set_resistance 0.067 "mult_93_n81"
set_resistance 0.039 "mult_93_n80"
set_resistance 0.017 "mult_93_n79"
set_resistance 0.035 "mult_93_n78"
set_resistance 0.064 "mult_93_n77"
set_resistance 0.015 "mult_93_n76"
set_resistance 0.038 "mult_93_n75"
set_resistance 0.079 "mult_93_n73"
set_resistance 0.016 "mult_93_n72"
set_resistance 0.035 "mult_93_n71"
set_resistance 0.069 "mult_93_n70"
set_resistance 0.042 "mult_93_n69"
set_resistance 0.013 "mult_93_n68"
set_resistance 0.041 "mult_93_n67"
set_resistance 0.016 "mult_93_n66"
set_resistance 0.028 "mult_93_n65"
set_resistance 0.039 "mult_93_n64"
set_resistance 0.043 "mult_93_n63"
set_resistance 0.047 "mult_93_n62"
set_resistance 0.042 "mult_93_n61"
set_resistance 0.013 "mult_93_n60"
set_resistance 0.045 "mult_93_n59"
set_resistance 0.013 "mult_93_n58"
set_resistance 0.035 "mult_93_n57"
set_resistance 0.085 "mult_93_n55"
set_resistance 0.030 "mult_93_n54"
set_resistance 0.029 "mult_93_n53"
set_resistance 0.019 "mult_93_n52"
set_resistance 0.041 "mult_93_n51"
set_resistance 0.018 "mult_93_n50"
set_resistance 0.040 "mult_93_n49"
set_resistance 0.034 "mult_93_n48"
set_resistance 0.042 "mult_93_n47"
set_resistance 0.014 "mult_93_n46"
set_resistance 0.036 "mult_93_n45"
set_resistance 0.013 "mult_93_n44"
set_resistance 0.041 "mult_93_n43"
set_resistance 0.085 "mult_93_n41"
set_resistance 0.016 "mult_93_n40"
set_resistance 0.042 "mult_93_n39"
set_resistance 0.030 "mult_93_n38"
set_resistance 0.045 "mult_93_n37"
set_resistance 0.032 "mult_93_n36"
set_resistance 0.048 "mult_93_n35"
set_resistance 0.031 "mult_93_n34"
set_resistance 0.041 "mult_93_n33"
set_resistance 0.061 "mult_93_n31"
set_resistance 0.024 "mult_93_n30"
set_resistance 0.042 "mult_93_n29"
set_resistance 0.033 "mult_93_n28"
set_resistance 0.041 "mult_93_n27"
set_resistance 0.052 "mult_93_n25"
set_resistance 0.061 "mult_93_n15"
set_resistance 0.057 "mult_93_n14"
set_resistance 0.028 "mult_93_n13"
set_resistance 0.021 "mult_93_n12"
set_resistance 0.022 "mult_93_n11"
set_resistance 0.038 "mult_93_n10"
set_resistance 0.032 "mult_93_n9"
set_resistance 0.018 "mult_93_n8"
set_resistance 0.020 "mult_93_n7"
set_resistance 0.023 "mult_93_n6"
set_resistance 0.016 "mult_93_n5"
set_resistance 0.023 "mult_93_n4"
set_resistance 0.046 "mult_93_n3"
set_resistance 0.043 "mult_82_n544"
set_resistance 0.021 "mult_82_n543"
set_resistance 0.015 "mult_82_n542"
set_resistance 0.030 "mult_82_n541"
set_resistance 0.016 "mult_82_n540"
set_resistance 0.014 "mult_82_n539"
set_resistance 0.061 "mult_82_n538"
set_resistance 0.016 "mult_82_n537"
set_resistance 0.017 "mult_82_n536"
set_resistance 0.024 "mult_82_n535"
set_resistance 0.041 "mult_82_n534"
set_resistance 0.016 "mult_82_n533"
set_resistance 0.035 "mult_82_n532"
set_resistance 0.041 "mult_82_n531"
set_resistance 0.051 "mult_82_n530"
set_resistance 0.048 "mult_82_n529"
set_resistance 0.014 "mult_82_n527"
set_resistance 0.014 "mult_82_n526"
set_resistance 0.017 "mult_82_n525"
set_resistance 0.013 "mult_82_n524"
set_resistance 0.015 "mult_82_n523"
set_resistance 0.014 "mult_82_n522"
set_resistance 0.015 "mult_82_n521"
set_resistance 0.017 "mult_82_n520"
set_resistance 0.042 "mult_82_n519"
set_resistance 0.024 "mult_82_n518"
set_resistance 0.027 "mult_82_n517"
set_resistance 0.041 "mult_82_n516"
set_resistance 0.044 "mult_82_n515"
set_resistance 0.030 "mult_82_n514"
set_resistance 0.038 "mult_82_n513"
set_resistance 0.033 "mult_82_n512"
set_resistance 0.027 "mult_82_n511"
set_resistance 0.030 "mult_82_n510"
set_resistance 0.016 "mult_82_n509"
set_resistance 0.037 "mult_82_n508"
set_resistance 0.038 "mult_82_n507"
set_resistance 0.032 "mult_82_n506"
set_resistance 0.030 "mult_82_n505"
set_resistance 0.029 "mult_82_n504"
set_resistance 0.031 "mult_82_n503"
set_resistance 0.036 "mult_82_n502"
set_resistance 0.026 "mult_82_n501"
set_resistance 0.013 "mult_82_n500"
set_resistance 0.031 "mult_82_n499"
set_resistance 0.034 "mult_82_n498"
set_resistance 0.030 "mult_82_n497"
set_resistance 0.035 "mult_82_n496"
set_resistance 0.043 "mult_82_n495"
set_resistance 0.040 "mult_82_n494"
set_resistance 0.041 "mult_82_n493"
set_resistance 0.032 "mult_82_n492"
set_resistance 0.033 "mult_82_n491"
set_resistance 0.018 "mult_82_n490"
set_resistance 0.015 "mult_82_n489"
set_resistance 0.029 "mult_82_n488"
set_resistance 0.025 "mult_82_n487"
set_resistance 0.040 "mult_82_n486"
set_resistance 0.029 "mult_82_n485"
set_resistance 0.036 "mult_82_n484"
set_resistance 0.039 "mult_82_n483"
set_resistance 0.034 "mult_82_n482"
set_resistance 0.028 "mult_82_n481"
set_resistance 0.059 "mult_82_n480"
set_resistance 0.029 "mult_82_n479"
set_resistance 0.037 "mult_82_n478"
set_resistance 0.032 "mult_82_n477"
set_resistance 0.032 "mult_82_n476"
set_resistance 0.040 "mult_82_n475"
set_resistance 0.035 "mult_82_n474"
set_resistance 0.041 "mult_82_n473"
set_resistance 0.038 "mult_82_n472"
set_resistance 0.038 "mult_82_n471"
set_resistance 0.019 "mult_82_n470"
set_resistance 0.046 "mult_82_n469"
set_resistance 0.031 "mult_82_n468"
set_resistance 0.044 "mult_82_n467"
set_resistance 0.026 "mult_82_n466"
set_resistance 0.028 "mult_82_n465"
set_resistance 0.024 "mult_82_n464"
set_resistance 0.032 "mult_82_n463"
set_resistance 0.033 "mult_82_n462"
set_resistance 0.025 "mult_82_n461"
set_resistance 0.043 "mult_82_n460"
set_resistance 0.230 "mult_82_n459"
set_resistance 0.030 "mult_82_n458"
set_resistance 0.045 "mult_82_n457"
set_resistance 0.318 "mult_82_n456"
set_resistance 0.252 "mult_82_n455"
set_resistance 0.040 "mult_82_n454"
set_resistance 0.029 "mult_82_n453"
set_resistance 0.027 "mult_82_n452"
set_resistance 0.048 "mult_82_n451"
set_resistance 0.387 "mult_82_n450"
set_resistance 0.329 "mult_82_n449"
set_resistance 0.030 "mult_82_n448"
set_resistance 0.022 "mult_82_n447"
set_resistance 0.026 "mult_82_n446"
set_resistance 0.045 "mult_82_n445"
set_resistance 0.315 "mult_82_n444"
set_resistance 0.027 "mult_82_n443"
set_resistance 0.039 "mult_82_n442"
set_resistance 0.305 "mult_82_n441"
set_resistance 0.282 "mult_82_n440"
set_resistance 0.025 "mult_82_n439"
set_resistance 0.031 "mult_82_n438"
set_resistance 0.374 "mult_82_n437"
set_resistance 0.331 "mult_82_n436"
set_resistance 0.040 "mult_82_n435"
set_resistance 0.054 "mult_82_n434"
set_resistance 0.035 "mult_82_n433"
set_resistance 0.310 "mult_82_n431"
set_resistance 0.018 "mult_82_n430"
set_resistance 0.034 "mult_82_n429"
set_resistance 0.046 "mult_82_n428"
set_resistance 0.025 "mult_82_n427"
set_resistance 0.026 "mult_82_n426"
set_resistance 0.022 "mult_82_n425"
set_resistance 0.032 "mult_82_n424"
set_resistance 0.033 "mult_82_n423"
set_resistance 0.025 "mult_82_n422"
set_resistance 0.037 "mult_82_n421"
set_resistance 0.032 "mult_82_n420"
set_resistance 0.015 "mult_82_n419"
set_resistance 0.022 "mult_82_n418"
set_resistance 0.013 "mult_82_n417"
set_resistance 0.016 "mult_82_n416"
set_resistance 0.022 "mult_82_n415"
set_resistance 0.034 "mult_82_n414"
set_resistance 0.024 "mult_82_n413"
set_resistance 0.030 "mult_82_n412"
set_resistance 0.042 "mult_82_n411"
set_resistance 0.017 "mult_82_n410"
set_resistance 0.044 "mult_82_n227"
set_resistance 0.034 "mult_82_n226"
set_resistance 0.029 "mult_82_n225"
set_resistance 0.039 "mult_82_n224"
set_resistance 0.052 "mult_82_n223"
set_resistance 0.040 "mult_82_n222"
set_resistance 0.047 "mult_82_n221"
set_resistance 0.070 "mult_82_n220"
set_resistance 0.064 "mult_82_n219"
set_resistance 0.028 "mult_82_n216"
set_resistance 0.019 "mult_82_n215"
set_resistance 0.019 "mult_82_n214"
set_resistance 0.017 "mult_82_n213"
set_resistance 0.028 "mult_82_n212"
set_resistance 0.045 "mult_82_n211"
set_resistance 0.048 "mult_82_n210"
set_resistance 0.039 "mult_82_n209"
set_resistance 0.037 "mult_82_n208"
set_resistance 0.027 "mult_82_n207"
set_resistance 0.028 "mult_82_n205"
set_resistance 0.031 "mult_82_n204"
set_resistance 0.034 "mult_82_n203"
set_resistance 0.029 "mult_82_n202"
set_resistance 0.033 "mult_82_n201"
set_resistance 0.031 "mult_82_n200"
set_resistance 0.027 "mult_82_n199"
set_resistance 0.016 "mult_82_n198"
set_resistance 0.026 "mult_82_n196"
set_resistance 0.040 "mult_82_n195"
set_resistance 0.027 "mult_82_n193"
set_resistance 0.021 "mult_82_n192"
set_resistance 0.033 "mult_82_n191"
set_resistance 0.033 "mult_82_n190"
set_resistance 0.016 "mult_82_n189"
set_resistance 0.047 "mult_82_n188"
set_resistance 0.050 "mult_82_n187"
set_resistance 0.031 "mult_82_n186"
set_resistance 0.027 "mult_82_n185"
set_resistance 0.015 "mult_82_n184"
set_resistance 0.044 "mult_82_n183"
set_resistance 0.031 "mult_82_n181"
set_resistance 0.017 "mult_82_n180"
set_resistance 0.046 "mult_82_n179"
set_resistance 0.047 "mult_82_n178"
set_resistance 0.039 "mult_82_n176"
set_resistance 0.045 "mult_82_n175"
set_resistance 0.033 "mult_82_n174"
set_resistance 0.047 "mult_82_n173"
set_resistance 0.034 "mult_82_n172"
set_resistance 0.033 "mult_82_n171"
set_resistance 0.027 "mult_82_n169"
set_resistance 0.017 "mult_82_n168"
set_resistance 0.026 "mult_82_n167"
set_resistance 0.047 "mult_82_n166"
set_resistance 0.076 "mult_82_n165"
set_resistance 0.045 "mult_82_n164"
set_resistance 0.059 "mult_82_n163"
set_resistance 0.052 "mult_82_n162"
set_resistance 0.043 "mult_82_n161"
set_resistance 0.041 "mult_82_n160"
set_resistance 0.039 "mult_82_n159"
set_resistance 0.018 "mult_82_n155"
set_resistance 0.015 "mult_82_n154"
set_resistance 0.028 "mult_82_n153"
set_resistance 0.029 "mult_82_n152"
set_resistance 0.048 "mult_82_n134"
set_resistance 0.026 "mult_82_n133"
set_resistance 0.042 "mult_82_n132"
set_resistance 0.034 "mult_82_n131"
set_resistance 0.024 "mult_82_n130"
set_resistance 0.036 "mult_82_n129"
set_resistance 0.057 "mult_82_n128"
set_resistance 0.033 "mult_82_n127"
set_resistance 0.032 "mult_82_n126"
set_resistance 0.052 "mult_82_n125"
set_resistance 0.023 "mult_82_n124"
set_resistance 0.027 "mult_82_n123"
set_resistance 0.015 "mult_82_n122"
set_resistance 0.026 "mult_82_n121"
set_resistance 0.024 "mult_82_n120"
set_resistance 0.031 "mult_82_n119"
set_resistance 0.041 "mult_82_n118"
set_resistance 0.018 "mult_82_n117"
set_resistance 0.030 "mult_82_n116"
set_resistance 0.017 "mult_82_n115"
set_resistance 0.014 "mult_82_n114"
set_resistance 0.039 "mult_82_n113"
set_resistance 0.034 "mult_82_n112"
set_resistance 0.021 "mult_82_n111"
set_resistance 0.048 "mult_82_n110"
set_resistance 0.037 "mult_82_n109"
set_resistance 0.037 "mult_82_n108"
set_resistance 0.039 "mult_82_n107"
set_resistance 0.013 "mult_82_n106"
set_resistance 0.041 "mult_82_n105"
set_resistance 0.038 "mult_82_n104"
set_resistance 0.018 "mult_82_n103"
set_resistance 0.016 "mult_82_n102"
set_resistance 0.044 "mult_82_n101"
set_resistance 0.017 "mult_82_n100"
set_resistance 0.035 "mult_82_n99"
set_resistance 0.030 "mult_82_n98"
set_resistance 0.076 "mult_82_n97"
set_resistance 0.001 "mult_82_n96"
set_resistance 0.058 "mult_82_n95"
set_resistance 0.069 "mult_82_n94"
set_resistance 0.033 "mult_82_n93"
set_resistance 0.034 "mult_82_n92"
set_resistance 0.017 "mult_82_n91"
set_resistance 0.029 "mult_82_n90"
set_resistance 0.018 "mult_82_n89"
set_resistance 0.013 "mult_82_n88"
set_resistance 0.043 "mult_82_n87"
set_resistance 0.017 "mult_82_n86"
set_resistance 0.044 "mult_82_n85"
set_resistance 0.014 "mult_82_n84"
set_resistance 0.028 "mult_82_n83"
set_resistance 0.032 "mult_82_n82"
set_resistance 0.041 "mult_82_n81"
set_resistance 0.073 "mult_82_n80"
set_resistance 0.070 "mult_82_n79"
set_resistance 0.027 "mult_82_n78"
set_resistance 0.023 "mult_82_n77"
set_resistance 0.030 "mult_82_n76"
set_resistance 0.047 "mult_82_n75"
set_resistance 0.103 "mult_82_n73"
set_resistance 0.047 "mult_82_n72"
set_resistance 0.038 "mult_82_n71"
set_resistance 0.037 "mult_82_n70"
set_resistance 0.040 "mult_82_n69"
set_resistance 0.017 "mult_82_n68"
set_resistance 0.031 "mult_82_n67"
set_resistance 0.041 "mult_82_n66"
set_resistance 0.035 "mult_82_n65"
set_resistance 0.028 "mult_82_n64"
set_resistance 0.019 "mult_82_n63"
set_resistance 0.015 "mult_82_n62"
set_resistance 0.040 "mult_82_n61"
set_resistance 0.042 "mult_82_n60"
set_resistance 0.056 "mult_82_n59"
set_resistance 0.031 "mult_82_n58"
set_resistance 0.043 "mult_82_n57"
set_resistance 0.035 "mult_82_n55"
set_resistance 0.060 "mult_82_n54"
set_resistance 0.046 "mult_82_n53"
set_resistance 0.015 "mult_82_n52"
set_resistance 0.043 "mult_82_n51"
set_resistance 0.021 "mult_82_n50"
set_resistance 0.035 "mult_82_n49"
set_resistance 0.029 "mult_82_n48"
set_resistance 0.035 "mult_82_n47"
set_resistance 0.016 "mult_82_n46"
set_resistance 0.020 "mult_82_n45"
set_resistance 0.022 "mult_82_n44"
set_resistance 0.035 "mult_82_n43"
set_resistance 0.038 "mult_82_n41"
set_resistance 0.030 "mult_82_n40"
set_resistance 0.022 "mult_82_n39"
set_resistance 0.030 "mult_82_n38"
set_resistance 0.041 "mult_82_n37"
set_resistance 0.014 "mult_82_n36"
set_resistance 0.023 "mult_82_n35"
set_resistance 0.040 "mult_82_n34"
set_resistance 0.035 "mult_82_n33"
set_resistance 0.044 "mult_82_n31"
set_resistance 0.033 "mult_82_n30"
set_resistance 0.038 "mult_82_n29"
set_resistance 0.019 "mult_82_n28"
set_resistance 0.036 "mult_82_n27"
set_resistance 0.035 "mult_82_n25"
set_resistance 0.086 "mult_82_n15"
set_resistance 0.021 "mult_82_n14"
set_resistance 0.030 "mult_82_n13"
set_resistance 0.020 "mult_82_n12"
set_resistance 0.020 "mult_82_n11"
set_resistance 0.022 "mult_82_n10"
set_resistance 0.020 "mult_82_n9"
set_resistance 0.022 "mult_82_n8"
set_resistance 0.017 "mult_82_n7"
set_resistance 0.038 "mult_82_n6"
set_resistance 0.021 "mult_82_n5"
set_resistance 0.018 "mult_82_n4"
set_resistance 0.028 "mult_82_n3"
set_resistance 0.040 "mult_103_n545"
set_resistance 0.031 "mult_103_n544"
set_resistance 0.030 "mult_103_n543"
set_resistance 0.016 "mult_103_n542"
set_resistance 0.023 "mult_103_n541"
set_resistance 0.037 "mult_103_n540"
set_resistance 0.057 "mult_103_n539"
set_resistance 0.020 "mult_103_n538"
set_resistance 0.017 "mult_103_n537"
set_resistance 0.026 "mult_103_n536"
set_resistance 0.017 "mult_103_n535"
set_resistance 0.023 "mult_103_n534"
set_resistance 0.021 "mult_103_n533"
set_resistance 0.045 "mult_103_n532"
set_resistance 0.055 "mult_103_n531"
set_resistance 0.055 "mult_103_n530"
set_resistance 0.015 "mult_103_n528"
set_resistance 0.013 "mult_103_n527"
set_resistance 0.015 "mult_103_n526"
set_resistance 0.013 "mult_103_n525"
set_resistance 0.008 "mult_103_n524"
set_resistance 0.023 "mult_103_n523"
set_resistance 0.013 "mult_103_n522"
set_resistance 0.018 "mult_103_n521"
set_resistance 0.026 "mult_103_n520"
set_resistance 0.028 "mult_103_n519"
set_resistance 0.028 "mult_103_n518"
set_resistance 0.046 "mult_103_n517"
set_resistance 0.044 "mult_103_n516"
set_resistance 0.042 "mult_103_n515"
set_resistance 0.038 "mult_103_n514"
set_resistance 0.058 "mult_103_n513"
set_resistance 0.031 "mult_103_n512"
set_resistance 0.018 "mult_103_n511"
set_resistance 0.032 "mult_103_n510"
set_resistance 0.022 "mult_103_n509"
set_resistance 0.025 "mult_103_n508"
set_resistance 0.041 "mult_103_n507"
set_resistance 0.026 "mult_103_n506"
set_resistance 0.020 "mult_103_n505"
set_resistance 0.033 "mult_103_n504"
set_resistance 0.034 "mult_103_n503"
set_resistance 0.021 "mult_103_n502"
set_resistance 0.034 "mult_103_n501"
set_resistance 0.037 "mult_103_n500"
set_resistance 0.026 "mult_103_n499"
set_resistance 0.029 "mult_103_n498"
set_resistance 0.030 "mult_103_n497"
set_resistance 0.040 "mult_103_n496"
set_resistance 0.056 "mult_103_n495"
set_resistance 0.045 "mult_103_n494"
set_resistance 0.041 "mult_103_n493"
set_resistance 0.034 "mult_103_n492"
set_resistance 0.021 "mult_103_n491"
set_resistance 0.028 "mult_103_n490"
set_resistance 0.035 "mult_103_n489"
set_resistance 0.059 "mult_103_n488"
set_resistance 0.052 "mult_103_n487"
set_resistance 0.045 "mult_103_n486"
set_resistance 0.047 "mult_103_n485"
set_resistance 0.035 "mult_103_n484"
set_resistance 0.041 "mult_103_n483"
set_resistance 0.032 "mult_103_n482"
set_resistance 0.056 "mult_103_n481"
set_resistance 0.045 "mult_103_n480"
set_resistance 0.020 "mult_103_n479"
set_resistance 0.038 "mult_103_n478"
set_resistance 0.036 "mult_103_n477"
set_resistance 0.044 "mult_103_n476"
set_resistance 0.028 "mult_103_n475"
set_resistance 0.042 "mult_103_n474"
set_resistance 0.032 "mult_103_n473"
set_resistance 0.020 "mult_103_n472"
set_resistance 0.033 "mult_103_n471"
set_resistance 0.055 "mult_103_n470"
set_resistance 0.056 "mult_103_n469"
set_resistance 0.029 "mult_103_n468"
set_resistance 0.029 "mult_103_n467"
set_resistance 0.045 "mult_103_n466"
set_resistance 0.037 "mult_103_n465"
set_resistance 0.039 "mult_103_n464"
set_resistance 0.045 "mult_103_n463"
set_resistance 0.043 "mult_103_n462"
set_resistance 0.054 "mult_103_n461"
set_resistance 0.205 "mult_103_n460"
set_resistance 0.039 "mult_103_n459"
set_resistance 0.038 "mult_103_n458"
set_resistance 0.326 "mult_103_n457"
set_resistance 0.266 "mult_103_n456"
set_resistance 0.033 "mult_103_n455"
set_resistance 0.024 "mult_103_n454"
set_resistance 0.028 "mult_103_n453"
set_resistance 0.025 "mult_103_n452"
set_resistance 0.346 "mult_103_n451"
set_resistance 0.331 "mult_103_n450"
set_resistance 0.038 "mult_103_n449"
set_resistance 0.036 "mult_103_n448"
set_resistance 0.045 "mult_103_n447"
set_resistance 0.050 "mult_103_n446"
set_resistance 0.268 "mult_103_n445"
set_resistance 0.041 "mult_103_n444"
set_resistance 0.036 "mult_103_n443"
set_resistance 0.315 "mult_103_n442"
set_resistance 0.329 "mult_103_n441"
set_resistance 0.046 "mult_103_n440"
set_resistance 0.031 "mult_103_n439"
set_resistance 0.347 "mult_103_n438"
set_resistance 0.328 "mult_103_n437"
set_resistance 0.049 "mult_103_n436"
set_resistance 0.065 "mult_103_n435"
set_resistance 0.026 "mult_103_n434"
set_resistance 0.252 "mult_103_n432"
set_resistance 0.023 "mult_103_n431"
set_resistance 0.027 "mult_103_n430"
set_resistance 0.018 "mult_103_n429"
set_resistance 0.022 "mult_103_n428"
set_resistance 0.024 "mult_103_n427"
set_resistance 0.020 "mult_103_n426"
set_resistance 0.021 "mult_103_n425"
set_resistance 0.033 "mult_103_n424"
set_resistance 0.036 "mult_103_n423"
set_resistance 0.038 "mult_103_n422"
set_resistance 0.016 "mult_103_n421"
set_resistance 0.033 "mult_103_n420"
set_resistance 0.030 "mult_103_n419"
set_resistance 0.039 "mult_103_n418"
set_resistance 0.030 "mult_103_n417"
set_resistance 0.041 "mult_103_n416"
set_resistance 0.015 "mult_103_n415"
set_resistance 0.051 "mult_103_n414"
set_resistance 0.023 "mult_103_n413"
set_resistance 0.033 "mult_103_n412"
set_resistance 0.057 "mult_103_n411"
set_resistance 0.041 "mult_103_n227"
set_resistance 0.052 "mult_103_n226"
set_resistance 0.073 "mult_103_n225"
set_resistance 0.049 "mult_103_n224"
set_resistance 0.068 "mult_103_n223"
set_resistance 0.056 "mult_103_n222"
set_resistance 0.052 "mult_103_n221"
set_resistance 0.060 "mult_103_n220"
set_resistance 0.072 "mult_103_n219"
set_resistance 0.032 "mult_103_n216"
set_resistance 0.019 "mult_103_n215"
set_resistance 0.050 "mult_103_n214"
set_resistance 0.019 "mult_103_n213"
set_resistance 0.033 "mult_103_n212"
set_resistance 0.052 "mult_103_n211"
set_resistance 0.039 "mult_103_n210"
set_resistance 0.041 "mult_103_n209"
set_resistance 0.072 "mult_103_n208"
set_resistance 0.061 "mult_103_n207"
set_resistance 0.027 "mult_103_n205"
set_resistance 0.022 "mult_103_n204"
set_resistance 0.038 "mult_103_n203"
set_resistance 0.029 "mult_103_n202"
set_resistance 0.020 "mult_103_n201"
set_resistance 0.030 "mult_103_n200"
set_resistance 0.020 "mult_103_n199"
set_resistance 0.021 "mult_103_n198"
set_resistance 0.055 "mult_103_n196"
set_resistance 0.069 "mult_103_n195"
set_resistance 0.027 "mult_103_n193"
set_resistance 0.015 "mult_103_n192"
set_resistance 0.033 "mult_103_n191"
set_resistance 0.019 "mult_103_n190"
set_resistance 0.047 "mult_103_n189"
set_resistance 0.019 "mult_103_n188"
set_resistance 0.020 "mult_103_n187"
set_resistance 0.044 "mult_103_n186"
set_resistance 0.041 "mult_103_n185"
set_resistance 0.037 "mult_103_n184"
set_resistance 0.036 "mult_103_n183"
set_resistance 0.050 "mult_103_n181"
set_resistance 0.025 "mult_103_n180"
set_resistance 0.043 "mult_103_n179"
set_resistance 0.027 "mult_103_n178"
set_resistance 0.022 "mult_103_n176"
set_resistance 0.025 "mult_103_n175"
set_resistance 0.032 "mult_103_n174"
set_resistance 0.042 "mult_103_n173"
set_resistance 0.034 "mult_103_n172"
set_resistance 0.034 "mult_103_n171"
set_resistance 0.048 "mult_103_n169"
set_resistance 0.027 "mult_103_n168"
set_resistance 0.053 "mult_103_n167"
set_resistance 0.042 "mult_103_n166"
set_resistance 0.027 "mult_103_n165"
set_resistance 0.039 "mult_103_n164"
set_resistance 0.026 "mult_103_n163"
set_resistance 0.035 "mult_103_n162"
set_resistance 0.034 "mult_103_n161"
set_resistance 0.027 "mult_103_n160"
set_resistance 0.034 "mult_103_n159"
set_resistance 0.053 "mult_103_n155"
set_resistance 0.049 "mult_103_n154"
set_resistance 0.068 "mult_103_n153"
set_resistance 0.097 "mult_103_n152"
set_resistance 0.043 "mult_103_n134"
set_resistance 0.025 "mult_103_n133"
set_resistance 0.029 "mult_103_n132"
set_resistance 0.060 "mult_103_n131"
set_resistance 0.013 "mult_103_n130"
set_resistance 0.030 "mult_103_n129"
set_resistance 0.025 "mult_103_n128"
set_resistance 0.047 "mult_103_n127"
set_resistance 0.032 "mult_103_n126"
set_resistance 0.038 "mult_103_n125"
set_resistance 0.022 "mult_103_n124"
set_resistance 0.039 "mult_103_n123"
set_resistance 0.018 "mult_103_n122"
set_resistance 0.018 "mult_103_n121"
set_resistance 0.015 "mult_103_n120"
set_resistance 0.021 "mult_103_n119"
set_resistance 0.051 "mult_103_n118"
set_resistance 0.017 "mult_103_n117"
set_resistance 0.035 "mult_103_n116"
set_resistance 0.029 "mult_103_n115"
set_resistance 0.014 "mult_103_n114"
set_resistance 0.034 "mult_103_n113"
set_resistance 0.006 "mult_103_n112"
set_resistance 0.040 "mult_103_n111"
set_resistance 0.037 "mult_103_n110"
set_resistance 0.018 "mult_103_n109"
set_resistance 0.019 "mult_103_n108"
set_resistance 0.051 "mult_103_n107"
set_resistance 0.031 "mult_103_n106"
set_resistance 0.013 "mult_103_n105"
set_resistance 0.021 "mult_103_n104"
set_resistance 0.023 "mult_103_n103"
set_resistance 0.019 "mult_103_n102"
set_resistance 0.034 "mult_103_n101"
set_resistance 0.022 "mult_103_n100"
set_resistance 0.038 "mult_103_n99"
set_resistance 0.018 "mult_103_n98"
set_resistance 0.019 "mult_103_n97"
set_resistance 0.016 "mult_103_n96"
set_resistance 0.052 "mult_103_n95"
set_resistance 0.048 "mult_103_n94"
set_resistance 0.014 "mult_103_n93"
set_resistance 0.014 "mult_103_n92"
set_resistance 0.040 "mult_103_n91"
set_resistance 0.022 "mult_103_n90"
set_resistance 0.014 "mult_103_n89"
set_resistance 0.018 "mult_103_n88"
set_resistance 0.037 "mult_103_n87"
set_resistance 0.025 "mult_103_n86"
set_resistance 0.052 "mult_103_n85"
set_resistance 0.034 "mult_103_n84"
set_resistance 0.036 "mult_103_n83"
set_resistance 0.036 "mult_103_n82"
set_resistance 0.041 "mult_103_n81"
set_resistance 0.022 "mult_103_n80"
set_resistance 0.015 "mult_103_n79"
set_resistance 0.035 "mult_103_n78"
set_resistance 0.040 "mult_103_n77"
set_resistance 0.016 "mult_103_n76"
set_resistance 0.042 "mult_103_n75"
set_resistance 0.090 "mult_103_n73"
set_resistance 0.021 "mult_103_n72"
set_resistance 0.029 "mult_103_n71"
set_resistance 0.042 "mult_103_n70"
set_resistance 0.023 "mult_103_n69"
set_resistance 0.022 "mult_103_n68"
set_resistance 0.022 "mult_103_n67"
set_resistance 0.013 "mult_103_n66"
set_resistance 0.040 "mult_103_n65"
set_resistance 0.049 "mult_103_n64"
set_resistance 0.031 "mult_103_n63"
set_resistance 0.036 "mult_103_n62"
set_resistance 0.041 "mult_103_n61"
set_resistance 0.019 "mult_103_n60"
set_resistance 0.016 "mult_103_n59"
set_resistance 0.040 "mult_103_n58"
set_resistance 0.014 "mult_103_n57"
set_resistance 0.069 "mult_103_n55"
set_resistance 0.037 "mult_103_n54"
set_resistance 0.015 "mult_103_n53"
set_resistance 0.041 "mult_103_n52"
set_resistance 0.019 "mult_103_n51"
set_resistance 0.018 "mult_103_n50"
set_resistance 0.049 "mult_103_n49"
set_resistance 0.017 "mult_103_n48"
set_resistance 0.019 "mult_103_n47"
set_resistance 0.034 "mult_103_n46"
set_resistance 0.034 "mult_103_n45"
set_resistance 0.041 "mult_103_n44"
set_resistance 0.023 "mult_103_n43"
set_resistance 0.067 "mult_103_n41"
set_resistance 0.029 "mult_103_n40"
set_resistance 0.038 "mult_103_n39"
set_resistance 0.036 "mult_103_n38"
set_resistance 0.061 "mult_103_n37"
set_resistance 0.015 "mult_103_n36"
set_resistance 0.018 "mult_103_n35"
set_resistance 0.052 "mult_103_n34"
set_resistance 0.051 "mult_103_n33"
set_resistance 0.081 "mult_103_n31"
set_resistance 0.040 "mult_103_n30"
set_resistance 0.067 "mult_103_n29"
set_resistance 0.014 "mult_103_n28"
set_resistance 0.046 "mult_103_n27"
set_resistance 0.059 "mult_103_n25"
set_resistance 0.063 "mult_103_n15"
set_resistance 0.036 "mult_103_n14"
set_resistance 0.035 "mult_103_n13"
set_resistance 0.035 "mult_103_n12"
set_resistance 0.040 "mult_103_n11"
set_resistance 0.044 "mult_103_n10"
set_resistance 0.036 "mult_103_n9"
set_resistance 0.029 "mult_103_n8"
set_resistance 0.022 "mult_103_n7"
set_resistance 0.025 "mult_103_n6"
set_resistance 0.029 "mult_103_n5"
set_resistance 0.022 "mult_103_n4"
set_resistance 0.131 "mult_103_n3"
set_resistance 0.022 "mult_92_n544"
set_resistance 0.041 "mult_92_n543"
set_resistance 0.020 "mult_92_n542"
set_resistance 0.041 "mult_92_n541"
set_resistance 0.015 "mult_92_n540"
set_resistance 0.003 "mult_92_n539"
set_resistance 0.055 "mult_92_n538"
set_resistance 0.016 "mult_92_n537"
set_resistance 0.043 "mult_92_n536"
set_resistance 0.033 "mult_92_n535"
set_resistance 0.033 "mult_92_n534"
set_resistance 0.045 "mult_92_n533"
set_resistance 0.015 "mult_92_n532"
set_resistance 0.043 "mult_92_n531"
set_resistance 0.052 "mult_92_n530"
set_resistance 0.058 "mult_92_n529"
set_resistance 0.136 "mult_92_n528"
set_resistance 0.020 "mult_92_n527"
set_resistance 0.004 "mult_92_n526"
set_resistance 0.029 "mult_92_n525"
set_resistance 0.018 "mult_92_n524"
set_resistance 0.021 "mult_92_n523"
set_resistance 0.001 "mult_92_n522"
set_resistance 0.016 "mult_92_n521"
set_resistance 0.013 "mult_92_n520"
set_resistance 0.037 "mult_92_n519"
set_resistance 0.029 "mult_92_n518"
set_resistance 0.033 "mult_92_n517"
set_resistance 0.032 "mult_92_n516"
set_resistance 0.028 "mult_92_n515"
set_resistance 0.047 "mult_92_n514"
set_resistance 0.031 "mult_92_n513"
set_resistance 0.021 "mult_92_n512"
set_resistance 0.035 "mult_92_n511"
set_resistance 0.034 "mult_92_n510"
set_resistance 0.034 "mult_92_n509"
set_resistance 0.025 "mult_92_n508"
set_resistance 0.038 "mult_92_n507"
set_resistance 0.027 "mult_92_n506"
set_resistance 0.037 "mult_92_n505"
set_resistance 0.026 "mult_92_n504"
set_resistance 0.028 "mult_92_n503"
set_resistance 0.045 "mult_92_n502"
set_resistance 0.029 "mult_92_n501"
set_resistance 0.040 "mult_92_n500"
set_resistance 0.023 "mult_92_n499"
set_resistance 0.027 "mult_92_n498"
set_resistance 0.033 "mult_92_n497"
set_resistance 0.046 "mult_92_n496"
set_resistance 0.015 "mult_92_n495"
set_resistance 0.040 "mult_92_n494"
set_resistance 0.025 "mult_92_n493"
set_resistance 0.027 "mult_92_n492"
set_resistance 0.028 "mult_92_n491"
set_resistance 0.015 "mult_92_n490"
set_resistance 0.016 "mult_92_n489"
set_resistance 0.020 "mult_92_n488"
set_resistance 0.039 "mult_92_n487"
set_resistance 0.024 "mult_92_n486"
set_resistance 0.034 "mult_92_n485"
set_resistance 0.030 "mult_92_n484"
set_resistance 0.039 "mult_92_n483"
set_resistance 0.044 "mult_92_n482"
set_resistance 0.019 "mult_92_n481"
set_resistance 0.016 "mult_92_n480"
set_resistance 0.025 "mult_92_n479"
set_resistance 0.019 "mult_92_n478"
set_resistance 0.036 "mult_92_n477"
set_resistance 0.026 "mult_92_n476"
set_resistance 0.033 "mult_92_n475"
set_resistance 0.034 "mult_92_n474"
set_resistance 0.026 "mult_92_n473"
set_resistance 0.034 "mult_92_n472"
set_resistance 0.029 "mult_92_n471"
set_resistance 0.015 "mult_92_n470"
set_resistance 0.031 "mult_92_n469"
set_resistance 0.070 "mult_92_n468"
set_resistance 0.033 "mult_92_n467"
set_resistance 0.035 "mult_92_n466"
set_resistance 0.040 "mult_92_n465"
set_resistance 0.033 "mult_92_n464"
set_resistance 0.028 "mult_92_n463"
set_resistance 0.028 "mult_92_n462"
set_resistance 0.039 "mult_92_n461"
set_resistance 0.040 "mult_92_n460"
set_resistance 0.210 "mult_92_n459"
set_resistance 0.037 "mult_92_n458"
set_resistance 0.022 "mult_92_n457"
set_resistance 0.345 "mult_92_n456"
set_resistance 0.312 "mult_92_n455"
set_resistance 0.030 "mult_92_n454"
set_resistance 0.020 "mult_92_n453"
set_resistance 0.039 "mult_92_n452"
set_resistance 0.035 "mult_92_n451"
set_resistance 0.427 "mult_92_n450"
set_resistance 0.375 "mult_92_n449"
set_resistance 0.035 "mult_92_n448"
set_resistance 0.042 "mult_92_n447"
set_resistance 0.026 "mult_92_n446"
set_resistance 0.036 "mult_92_n445"
set_resistance 0.295 "mult_92_n444"
set_resistance 0.027 "mult_92_n443"
set_resistance 0.032 "mult_92_n442"
set_resistance 0.343 "mult_92_n441"
set_resistance 0.308 "mult_92_n440"
set_resistance 0.044 "mult_92_n439"
set_resistance 0.033 "mult_92_n438"
set_resistance 0.427 "mult_92_n437"
set_resistance 0.363 "mult_92_n436"
set_resistance 0.035 "mult_92_n435"
set_resistance 0.044 "mult_92_n434"
set_resistance 0.053 "mult_92_n433"
set_resistance 0.249 "mult_92_n431"
set_resistance 0.005 "mult_92_n430"
set_resistance 0.022 "mult_92_n429"
set_resistance 0.033 "mult_92_n428"
set_resistance 0.032 "mult_92_n427"
set_resistance 0.029 "mult_92_n426"
set_resistance 0.028 "mult_92_n425"
set_resistance 0.021 "mult_92_n424"
set_resistance 0.024 "mult_92_n423"
set_resistance 0.026 "mult_92_n422"
set_resistance 0.040 "mult_92_n421"
set_resistance 0.021 "mult_92_n420"
set_resistance 0.028 "mult_92_n419"
set_resistance 0.029 "mult_92_n418"
set_resistance 0.027 "mult_92_n417"
set_resistance 0.016 "mult_92_n416"
set_resistance 0.031 "mult_92_n415"
set_resistance 0.018 "mult_92_n414"
set_resistance 0.038 "mult_92_n413"
set_resistance 0.031 "mult_92_n412"
set_resistance 0.046 "mult_92_n411"
set_resistance 0.046 "mult_92_n410"
set_resistance 0.021 "mult_92_n227"
set_resistance 0.029 "mult_92_n226"
set_resistance 0.039 "mult_92_n225"
set_resistance 0.056 "mult_92_n224"
set_resistance 0.048 "mult_92_n223"
set_resistance 0.028 "mult_92_n222"
set_resistance 0.032 "mult_92_n221"
set_resistance 0.049 "mult_92_n220"
set_resistance 0.038 "mult_92_n219"
set_resistance 0.027 "mult_92_n216"
set_resistance 0.020 "mult_92_n215"
set_resistance 0.019 "mult_92_n214"
set_resistance 0.046 "mult_92_n213"
set_resistance 0.027 "mult_92_n212"
set_resistance 0.050 "mult_92_n211"
set_resistance 0.046 "mult_92_n210"
set_resistance 0.031 "mult_92_n209"
set_resistance 0.058 "mult_92_n208"
set_resistance 0.043 "mult_92_n207"
set_resistance 0.034 "mult_92_n205"
set_resistance 0.015 "mult_92_n204"
set_resistance 0.018 "mult_92_n203"
set_resistance 0.029 "mult_92_n202"
set_resistance 0.015 "mult_92_n201"
set_resistance 0.045 "mult_92_n200"
set_resistance 0.034 "mult_92_n199"
set_resistance 0.030 "mult_92_n198"
set_resistance 0.019 "mult_92_n196"
set_resistance 0.022 "mult_92_n195"
set_resistance 0.016 "mult_92_n193"
set_resistance 0.027 "mult_92_n192"
set_resistance 0.034 "mult_92_n191"
set_resistance 0.034 "mult_92_n190"
set_resistance 0.029 "mult_92_n189"
set_resistance 0.032 "mult_92_n188"
set_resistance 0.015 "mult_92_n187"
set_resistance 0.017 "mult_92_n186"
set_resistance 0.019 "mult_92_n185"
set_resistance 0.034 "mult_92_n184"
set_resistance 0.037 "mult_92_n183"
set_resistance 0.048 "mult_92_n181"
set_resistance 0.027 "mult_92_n180"
set_resistance 0.060 "mult_92_n179"
set_resistance 0.059 "mult_92_n178"
set_resistance 0.058 "mult_92_n176"
set_resistance 0.058 "mult_92_n175"
set_resistance 0.043 "mult_92_n174"
set_resistance 0.042 "mult_92_n173"
set_resistance 0.042 "mult_92_n172"
set_resistance 0.041 "mult_92_n171"
set_resistance 0.059 "mult_92_n169"
set_resistance 0.026 "mult_92_n168"
set_resistance 0.029 "mult_92_n167"
set_resistance 0.042 "mult_92_n166"
set_resistance 0.037 "mult_92_n165"
set_resistance 0.034 "mult_92_n164"
set_resistance 0.032 "mult_92_n163"
set_resistance 0.042 "mult_92_n162"
set_resistance 0.036 "mult_92_n161"
set_resistance 0.033 "mult_92_n160"
set_resistance 0.030 "mult_92_n159"
set_resistance 0.086 "mult_92_n155"
set_resistance 0.101 "mult_92_n154"
set_resistance 0.035 "mult_92_n153"
set_resistance 0.047 "mult_92_n152"
set_resistance 0.032 "mult_92_n134"
set_resistance 0.029 "mult_92_n133"
set_resistance 0.032 "mult_92_n132"
set_resistance 0.029 "mult_92_n131"
set_resistance 0.013 "mult_92_n130"
set_resistance 0.013 "mult_92_n129"
set_resistance 0.024 "mult_92_n128"
set_resistance 0.048 "mult_92_n127"
set_resistance 0.022 "mult_92_n126"
set_resistance 0.028 "mult_92_n125"
set_resistance 0.034 "mult_92_n124"
set_resistance 0.026 "mult_92_n123"
set_resistance 0.032 "mult_92_n122"
set_resistance 0.016 "mult_92_n121"
set_resistance 0.045 "mult_92_n120"
set_resistance 0.043 "mult_92_n119"
set_resistance 0.042 "mult_92_n118"
set_resistance 0.002 "mult_92_n117"
set_resistance 0.057 "mult_92_n116"
set_resistance 0.023 "mult_92_n115"
set_resistance 0.022 "mult_92_n114"
set_resistance 0.032 "mult_92_n113"
set_resistance 0.023 "mult_92_n112"
set_resistance 0.022 "mult_92_n111"
set_resistance 0.053 "mult_92_n110"
set_resistance 0.075 "mult_92_n109"
set_resistance 0.015 "mult_92_n108"
set_resistance 0.042 "mult_92_n107"
set_resistance 0.058 "mult_92_n106"
set_resistance 0.070 "mult_92_n105"
set_resistance 0.043 "mult_92_n104"
set_resistance 0.032 "mult_92_n103"
set_resistance 0.015 "mult_92_n102"
set_resistance 0.038 "mult_92_n101"
set_resistance 0.044 "mult_92_n100"
set_resistance 0.049 "mult_92_n99"
set_resistance 0.030 "mult_92_n98"
set_resistance 0.047 "mult_92_n97"
set_resistance 0.015 "mult_92_n96"
set_resistance 0.014 "mult_92_n95"
set_resistance 0.064 "mult_92_n94"
set_resistance 0.027 "mult_92_n93"
set_resistance 0.018 "mult_92_n92"
set_resistance 0.062 "mult_92_n91"
set_resistance 0.028 "mult_92_n90"
set_resistance 0.018 "mult_92_n89"
set_resistance 0.013 "mult_92_n88"
set_resistance 0.052 "mult_92_n87"
set_resistance 0.035 "mult_92_n86"
set_resistance 0.034 "mult_92_n85"
set_resistance 0.024 "mult_92_n84"
set_resistance 0.038 "mult_92_n83"
set_resistance 0.030 "mult_92_n82"
set_resistance 0.043 "mult_92_n81"
set_resistance 0.058 "mult_92_n80"
set_resistance 0.040 "mult_92_n79"
set_resistance 0.034 "mult_92_n78"
set_resistance 0.040 "mult_92_n77"
set_resistance 0.024 "mult_92_n76"
set_resistance 0.027 "mult_92_n75"
set_resistance 0.081 "mult_92_n73"
set_resistance 0.035 "mult_92_n72"
set_resistance 0.049 "mult_92_n71"
set_resistance 0.032 "mult_92_n70"
set_resistance 0.041 "mult_92_n69"
set_resistance 0.029 "mult_92_n68"
set_resistance 0.052 "mult_92_n67"
set_resistance 0.033 "mult_92_n66"
set_resistance 0.057 "mult_92_n65"
set_resistance 0.045 "mult_92_n64"
set_resistance 0.058 "mult_92_n63"
set_resistance 0.016 "mult_92_n62"
set_resistance 0.014 "mult_92_n61"
set_resistance 0.016 "mult_92_n60"
set_resistance 0.021 "mult_92_n59"
set_resistance 0.032 "mult_92_n58"
set_resistance 0.034 "mult_92_n57"
set_resistance 0.053 "mult_92_n55"
set_resistance 0.041 "mult_92_n54"
set_resistance 0.019 "mult_92_n53"
set_resistance 0.030 "mult_92_n52"
set_resistance 0.035 "mult_92_n51"
set_resistance 0.017 "mult_92_n50"
set_resistance 0.030 "mult_92_n49"
set_resistance 0.030 "mult_92_n48"
set_resistance 0.036 "mult_92_n47"
set_resistance 0.013 "mult_92_n46"
set_resistance 0.024 "mult_92_n45"
set_resistance 0.019 "mult_92_n44"
set_resistance 0.028 "mult_92_n43"
set_resistance 0.066 "mult_92_n41"
set_resistance 0.014 "mult_92_n40"
set_resistance 0.038 "mult_92_n39"
set_resistance 0.034 "mult_92_n38"
set_resistance 0.056 "mult_92_n37"
set_resistance 0.015 "mult_92_n36"
set_resistance 0.049 "mult_92_n35"
set_resistance 0.024 "mult_92_n34"
set_resistance 0.043 "mult_92_n33"
set_resistance 0.062 "mult_92_n31"
set_resistance 0.015 "mult_92_n30"
set_resistance 0.046 "mult_92_n29"
set_resistance 0.021 "mult_92_n28"
set_resistance 0.044 "mult_92_n27"
set_resistance 0.058 "mult_92_n25"
set_resistance 0.044 "mult_92_n15"
set_resistance 0.047 "mult_92_n14"
set_resistance 0.035 "mult_92_n13"
set_resistance 0.047 "mult_92_n12"
set_resistance 0.037 "mult_92_n11"
set_resistance 0.028 "mult_92_n10"
set_resistance 0.021 "mult_92_n9"
set_resistance 0.043 "mult_92_n8"
set_resistance 0.019 "mult_92_n7"
set_resistance 0.027 "mult_92_n6"
set_resistance 0.013 "mult_92_n5"
set_resistance 0.015 "mult_92_n4"
set_resistance 0.017 "mult_92_n3"
set_resistance 0.035 "mult_81_n544"
set_resistance 0.018 "mult_81_n543"
set_resistance 0.031 "mult_81_n542"
set_resistance 0.015 "mult_81_n541"
set_resistance 0.015 "mult_81_n540"
set_resistance 0.005 "mult_81_n539"
set_resistance 0.048 "mult_81_n538"
set_resistance 0.018 "mult_81_n537"
set_resistance 0.015 "mult_81_n536"
set_resistance 0.026 "mult_81_n535"
set_resistance 0.020 "mult_81_n534"
set_resistance 0.016 "mult_81_n533"
set_resistance 0.032 "mult_81_n532"
set_resistance 0.051 "mult_81_n531"
set_resistance 0.046 "mult_81_n530"
set_resistance 0.039 "mult_81_n529"
set_resistance 0.015 "mult_81_n527"
set_resistance 0.004 "mult_81_n526"
set_resistance 0.025 "mult_81_n525"
set_resistance 0.013 "mult_81_n524"
set_resistance 0.001 "mult_81_n523"
set_resistance 0.014 "mult_81_n522"
set_resistance 0.023 "mult_81_n521"
set_resistance 0.035 "mult_81_n520"
set_resistance 0.038 "mult_81_n519"
set_resistance 0.022 "mult_81_n518"
set_resistance 0.036 "mult_81_n517"
set_resistance 0.025 "mult_81_n516"
set_resistance 0.052 "mult_81_n515"
set_resistance 0.029 "mult_81_n514"
set_resistance 0.038 "mult_81_n513"
set_resistance 0.032 "mult_81_n512"
set_resistance 0.033 "mult_81_n511"
set_resistance 0.016 "mult_81_n510"
set_resistance 0.017 "mult_81_n509"
set_resistance 0.050 "mult_81_n508"
set_resistance 0.027 "mult_81_n507"
set_resistance 0.029 "mult_81_n506"
set_resistance 0.049 "mult_81_n505"
set_resistance 0.047 "mult_81_n504"
set_resistance 0.032 "mult_81_n503"
set_resistance 0.043 "mult_81_n502"
set_resistance 0.037 "mult_81_n501"
set_resistance 0.015 "mult_81_n500"
set_resistance 0.029 "mult_81_n499"
set_resistance 0.027 "mult_81_n498"
set_resistance 0.043 "mult_81_n497"
set_resistance 0.034 "mult_81_n496"
set_resistance 0.024 "mult_81_n495"
set_resistance 0.053 "mult_81_n494"
set_resistance 0.028 "mult_81_n493"
set_resistance 0.030 "mult_81_n492"
set_resistance 0.042 "mult_81_n491"
set_resistance 0.041 "mult_81_n490"
set_resistance 0.028 "mult_81_n489"
set_resistance 0.022 "mult_81_n488"
set_resistance 0.032 "mult_81_n487"
set_resistance 0.026 "mult_81_n486"
set_resistance 0.022 "mult_81_n485"
set_resistance 0.053 "mult_81_n484"
set_resistance 0.050 "mult_81_n483"
set_resistance 0.029 "mult_81_n482"
set_resistance 0.020 "mult_81_n481"
set_resistance 0.027 "mult_81_n480"
set_resistance 0.030 "mult_81_n479"
set_resistance 0.040 "mult_81_n478"
set_resistance 0.047 "mult_81_n477"
set_resistance 0.034 "mult_81_n476"
set_resistance 0.034 "mult_81_n475"
set_resistance 0.050 "mult_81_n474"
set_resistance 0.043 "mult_81_n473"
set_resistance 0.028 "mult_81_n472"
set_resistance 0.032 "mult_81_n471"
set_resistance 0.015 "mult_81_n470"
set_resistance 0.017 "mult_81_n469"
set_resistance 0.071 "mult_81_n468"
set_resistance 0.035 "mult_81_n467"
set_resistance 0.034 "mult_81_n466"
set_resistance 0.026 "mult_81_n465"
set_resistance 0.028 "mult_81_n464"
set_resistance 0.027 "mult_81_n463"
set_resistance 0.037 "mult_81_n462"
set_resistance 0.032 "mult_81_n461"
set_resistance 0.030 "mult_81_n460"
set_resistance 0.199 "mult_81_n459"
set_resistance 0.029 "mult_81_n458"
set_resistance 0.026 "mult_81_n457"
set_resistance 0.348 "mult_81_n456"
set_resistance 0.301 "mult_81_n455"
set_resistance 0.040 "mult_81_n454"
set_resistance 0.036 "mult_81_n453"
set_resistance 0.028 "mult_81_n452"
set_resistance 0.020 "mult_81_n451"
set_resistance 0.351 "mult_81_n450"
set_resistance 0.313 "mult_81_n449"
set_resistance 0.029 "mult_81_n448"
set_resistance 0.044 "mult_81_n447"
set_resistance 0.025 "mult_81_n446"
set_resistance 0.038 "mult_81_n445"
set_resistance 0.357 "mult_81_n444"
set_resistance 0.027 "mult_81_n443"
set_resistance 0.025 "mult_81_n442"
set_resistance 0.339 "mult_81_n441"
set_resistance 0.299 "mult_81_n440"
set_resistance 0.028 "mult_81_n439"
set_resistance 0.028 "mult_81_n438"
set_resistance 0.301 "mult_81_n437"
set_resistance 0.309 "mult_81_n436"
set_resistance 0.028 "mult_81_n435"
set_resistance 0.060 "mult_81_n434"
set_resistance 0.026 "mult_81_n433"
set_resistance 0.290 "mult_81_n431"
set_resistance 0.015 "mult_81_n430"
set_resistance 0.030 "mult_81_n429"
set_resistance 0.038 "mult_81_n428"
set_resistance 0.036 "mult_81_n427"
set_resistance 0.047 "mult_81_n426"
set_resistance 0.054 "mult_81_n425"
set_resistance 0.027 "mult_81_n424"
set_resistance 0.036 "mult_81_n423"
set_resistance 0.040 "mult_81_n422"
set_resistance 0.024 "mult_81_n421"
set_resistance 0.016 "mult_81_n420"
set_resistance 0.037 "mult_81_n419"
set_resistance 0.036 "mult_81_n418"
set_resistance 0.035 "mult_81_n417"
set_resistance 0.032 "mult_81_n416"
set_resistance 0.032 "mult_81_n415"
set_resistance 0.041 "mult_81_n414"
set_resistance 0.041 "mult_81_n413"
set_resistance 0.048 "mult_81_n412"
set_resistance 0.056 "mult_81_n411"
set_resistance 0.045 "mult_81_n410"
set_resistance 0.035 "mult_81_n227"
set_resistance 0.051 "mult_81_n226"
set_resistance 0.037 "mult_81_n225"
set_resistance 0.056 "mult_81_n224"
set_resistance 0.057 "mult_81_n223"
set_resistance 0.055 "mult_81_n222"
set_resistance 0.087 "mult_81_n221"
set_resistance 0.057 "mult_81_n220"
set_resistance 0.072 "mult_81_n219"
set_resistance 0.015 "mult_81_n216"
set_resistance 0.028 "mult_81_n215"
set_resistance 0.021 "mult_81_n214"
set_resistance 0.024 "mult_81_n213"
set_resistance 0.015 "mult_81_n212"
set_resistance 0.048 "mult_81_n211"
set_resistance 0.057 "mult_81_n210"
set_resistance 0.072 "mult_81_n209"
set_resistance 0.066 "mult_81_n208"
set_resistance 0.048 "mult_81_n207"
set_resistance 0.022 "mult_81_n205"
set_resistance 0.022 "mult_81_n204"
set_resistance 0.032 "mult_81_n203"
set_resistance 0.021 "mult_81_n202"
set_resistance 0.029 "mult_81_n201"
set_resistance 0.055 "mult_81_n200"
set_resistance 0.052 "mult_81_n199"
set_resistance 0.056 "mult_81_n198"
set_resistance 0.060 "mult_81_n196"
set_resistance 0.051 "mult_81_n195"
set_resistance 0.025 "mult_81_n193"
set_resistance 0.016 "mult_81_n192"
set_resistance 0.029 "mult_81_n191"
set_resistance 0.034 "mult_81_n190"
set_resistance 0.015 "mult_81_n189"
set_resistance 0.046 "mult_81_n188"
set_resistance 0.028 "mult_81_n187"
set_resistance 0.053 "mult_81_n186"
set_resistance 0.020 "mult_81_n185"
set_resistance 0.028 "mult_81_n184"
set_resistance 0.041 "mult_81_n183"
set_resistance 0.020 "mult_81_n181"
set_resistance 0.017 "mult_81_n180"
set_resistance 0.036 "mult_81_n179"
set_resistance 0.036 "mult_81_n178"
set_resistance 0.034 "mult_81_n176"
set_resistance 0.018 "mult_81_n175"
set_resistance 0.033 "mult_81_n174"
set_resistance 0.035 "mult_81_n173"
set_resistance 0.044 "mult_81_n172"
set_resistance 0.028 "mult_81_n171"
set_resistance 0.018 "mult_81_n169"
set_resistance 0.030 "mult_81_n168"
set_resistance 0.052 "mult_81_n167"
set_resistance 0.016 "mult_81_n166"
set_resistance 0.022 "mult_81_n165"
set_resistance 0.018 "mult_81_n164"
set_resistance 0.017 "mult_81_n163"
set_resistance 0.037 "mult_81_n162"
set_resistance 0.033 "mult_81_n161"
set_resistance 0.036 "mult_81_n160"
set_resistance 0.040 "mult_81_n159"
set_resistance 0.080 "mult_81_n155"
set_resistance 0.059 "mult_81_n154"
set_resistance 0.051 "mult_81_n153"
set_resistance 0.048 "mult_81_n152"
set_resistance 0.033 "mult_81_n134"
set_resistance 0.047 "mult_81_n133"
set_resistance 0.020 "mult_81_n132"
set_resistance 0.038 "mult_81_n131"
set_resistance 0.015 "mult_81_n130"
set_resistance 0.020 "mult_81_n129"
set_resistance 0.022 "mult_81_n128"
set_resistance 0.036 "mult_81_n127"
set_resistance 0.016 "mult_81_n126"
set_resistance 0.034 "mult_81_n125"
set_resistance 0.037 "mult_81_n124"
set_resistance 0.030 "mult_81_n123"
set_resistance 0.032 "mult_81_n122"
set_resistance 0.029 "mult_81_n121"
set_resistance 0.014 "mult_81_n120"
set_resistance 0.050 "mult_81_n119"
set_resistance 0.042 "mult_81_n118"
set_resistance 0.021 "mult_81_n117"
set_resistance 0.045 "mult_81_n116"
set_resistance 0.044 "mult_81_n115"
set_resistance 0.015 "mult_81_n114"
set_resistance 0.013 "mult_81_n113"
set_resistance 0.022 "mult_81_n112"
set_resistance 0.046 "mult_81_n111"
set_resistance 0.039 "mult_81_n110"
set_resistance 0.016 "mult_81_n109"
set_resistance 0.041 "mult_81_n108"
set_resistance 0.034 "mult_81_n107"
set_resistance 0.018 "mult_81_n106"
set_resistance 0.043 "mult_81_n105"
set_resistance 0.044 "mult_81_n104"
set_resistance 0.017 "mult_81_n103"
set_resistance 0.046 "mult_81_n102"
set_resistance 0.047 "mult_81_n101"
set_resistance 0.021 "mult_81_n100"
set_resistance 0.021 "mult_81_n99"
set_resistance 0.017 "mult_81_n98"
set_resistance 0.034 "mult_81_n97"
set_resistance 0.016 "mult_81_n96"
set_resistance 0.041 "mult_81_n95"
set_resistance 0.031 "mult_81_n94"
set_resistance 0.038 "mult_81_n93"
set_resistance 0.024 "mult_81_n92"
set_resistance 0.035 "mult_81_n91"
set_resistance 0.040 "mult_81_n90"
set_resistance 0.023 "mult_81_n89"
set_resistance 0.045 "mult_81_n88"
set_resistance 0.032 "mult_81_n87"
set_resistance 0.026 "mult_81_n86"
set_resistance 0.033 "mult_81_n85"
set_resistance 0.039 "mult_81_n84"
set_resistance 0.014 "mult_81_n83"
set_resistance 0.052 "mult_81_n82"
set_resistance 0.068 "mult_81_n81"
set_resistance 0.041 "mult_81_n80"
set_resistance 0.023 "mult_81_n79"
set_resistance 0.025 "mult_81_n78"
set_resistance 0.042 "mult_81_n77"
set_resistance 0.025 "mult_81_n76"
set_resistance 0.035 "mult_81_n75"
set_resistance 0.060 "mult_81_n73"
set_resistance 0.039 "mult_81_n72"
set_resistance 0.028 "mult_81_n71"
set_resistance 0.028 "mult_81_n70"
set_resistance 0.018 "mult_81_n69"
set_resistance 0.044 "mult_81_n68"
set_resistance 0.033 "mult_81_n67"
set_resistance 0.038 "mult_81_n66"
set_resistance 0.016 "mult_81_n65"
set_resistance 0.051 "mult_81_n64"
set_resistance 0.034 "mult_81_n63"
set_resistance 0.046 "mult_81_n62"
set_resistance 0.022 "mult_81_n61"
set_resistance 0.032 "mult_81_n60"
set_resistance 0.054 "mult_81_n59"
set_resistance 0.042 "mult_81_n58"
set_resistance 0.034 "mult_81_n57"
set_resistance 0.071 "mult_81_n55"
set_resistance 0.061 "mult_81_n54"
set_resistance 0.025 "mult_81_n53"
set_resistance 0.053 "mult_81_n52"
set_resistance 0.044 "mult_81_n51"
set_resistance 0.015 "mult_81_n50"
set_resistance 0.036 "mult_81_n49"
set_resistance 0.035 "mult_81_n48"
set_resistance 0.046 "mult_81_n47"
set_resistance 0.013 "mult_81_n46"
set_resistance 0.045 "mult_81_n45"
set_resistance 0.046 "mult_81_n44"
set_resistance 0.036 "mult_81_n43"
set_resistance 0.051 "mult_81_n41"
set_resistance 0.020 "mult_81_n40"
set_resistance 0.030 "mult_81_n39"
set_resistance 0.016 "mult_81_n38"
set_resistance 0.043 "mult_81_n37"
set_resistance 0.030 "mult_81_n36"
set_resistance 0.052 "mult_81_n35"
set_resistance 0.030 "mult_81_n34"
set_resistance 0.043 "mult_81_n33"
set_resistance 0.066 "mult_81_n31"
set_resistance 0.014 "mult_81_n30"
set_resistance 0.037 "mult_81_n29"
set_resistance 0.015 "mult_81_n28"
set_resistance 0.034 "mult_81_n27"
set_resistance 0.036 "mult_81_n25"
set_resistance 0.031 "mult_81_n15"
set_resistance 0.023 "mult_81_n14"
set_resistance 0.024 "mult_81_n13"
set_resistance 0.030 "mult_81_n12"
set_resistance 0.049 "mult_81_n11"
set_resistance 0.027 "mult_81_n10"
set_resistance 0.046 "mult_81_n9"
set_resistance 0.029 "mult_81_n8"
set_resistance 0.017 "mult_81_n7"
set_resistance 0.021 "mult_81_n6"
set_resistance 0.019 "mult_81_n5"
set_resistance 0.022 "mult_81_n4"
set_resistance 0.025 "mult_81_n3"
set_resistance 0.033 "mult_108_n545"
set_resistance 0.022 "mult_108_n544"
set_resistance 0.036 "mult_108_n543"
set_resistance 0.019 "mult_108_n542"
set_resistance 0.006 "mult_108_n541"
set_resistance 0.013 "mult_108_n540"
set_resistance 0.052 "mult_108_n539"
set_resistance 0.027 "mult_108_n538"
set_resistance 0.030 "mult_108_n537"
set_resistance 0.018 "mult_108_n536"
set_resistance 0.022 "mult_108_n535"
set_resistance 0.026 "mult_108_n534"
set_resistance 0.017 "mult_108_n533"
set_resistance 0.050 "mult_108_n532"
set_resistance 0.045 "mult_108_n531"
set_resistance 0.111 "mult_108_n530"
set_resistance 0.013 "mult_108_n528"
set_resistance 0.018 "mult_108_n527"
set_resistance 0.030 "mult_108_n526"
set_resistance 0.013 "mult_108_n525"
set_resistance 0.015 "mult_108_n524"
set_resistance 0.004 "mult_108_n523"
set_resistance 0.015 "mult_108_n522"
set_resistance 0.024 "mult_108_n521"
set_resistance 0.037 "mult_108_n520"
set_resistance 0.043 "mult_108_n519"
set_resistance 0.040 "mult_108_n518"
set_resistance 0.036 "mult_108_n517"
set_resistance 0.042 "mult_108_n516"
set_resistance 0.040 "mult_108_n515"
set_resistance 0.044 "mult_108_n514"
set_resistance 0.036 "mult_108_n513"
set_resistance 0.032 "mult_108_n512"
set_resistance 0.016 "mult_108_n511"
set_resistance 0.016 "mult_108_n510"
set_resistance 0.036 "mult_108_n509"
set_resistance 0.028 "mult_108_n508"
set_resistance 0.027 "mult_108_n507"
set_resistance 0.039 "mult_108_n506"
set_resistance 0.026 "mult_108_n505"
set_resistance 0.039 "mult_108_n504"
set_resistance 0.039 "mult_108_n503"
set_resistance 0.017 "mult_108_n502"
set_resistance 0.021 "mult_108_n501"
set_resistance 0.038 "mult_108_n500"
set_resistance 0.059 "mult_108_n499"
set_resistance 0.044 "mult_108_n498"
set_resistance 0.030 "mult_108_n497"
set_resistance 0.049 "mult_108_n496"
set_resistance 0.040 "mult_108_n495"
set_resistance 0.044 "mult_108_n494"
set_resistance 0.039 "mult_108_n493"
set_resistance 0.036 "mult_108_n492"
set_resistance 0.013 "mult_108_n491"
set_resistance 0.028 "mult_108_n490"
set_resistance 0.035 "mult_108_n489"
set_resistance 0.037 "mult_108_n488"
set_resistance 0.041 "mult_108_n487"
set_resistance 0.050 "mult_108_n486"
set_resistance 0.027 "mult_108_n485"
set_resistance 0.040 "mult_108_n484"
set_resistance 0.034 "mult_108_n483"
set_resistance 0.027 "mult_108_n482"
set_resistance 0.056 "mult_108_n481"
set_resistance 0.039 "mult_108_n480"
set_resistance 0.026 "mult_108_n479"
set_resistance 0.038 "mult_108_n478"
set_resistance 0.039 "mult_108_n477"
set_resistance 0.048 "mult_108_n476"
set_resistance 0.035 "mult_108_n475"
set_resistance 0.027 "mult_108_n474"
set_resistance 0.031 "mult_108_n473"
set_resistance 0.043 "mult_108_n472"
set_resistance 0.013 "mult_108_n471"
set_resistance 0.043 "mult_108_n470"
set_resistance 0.037 "mult_108_n469"
set_resistance 0.032 "mult_108_n468"
set_resistance 0.031 "mult_108_n467"
set_resistance 0.027 "mult_108_n466"
set_resistance 0.039 "mult_108_n465"
set_resistance 0.026 "mult_108_n464"
set_resistance 0.027 "mult_108_n463"
set_resistance 0.035 "mult_108_n462"
set_resistance 0.025 "mult_108_n461"
set_resistance 0.209 "mult_108_n460"
set_resistance 0.041 "mult_108_n459"
set_resistance 0.049 "mult_108_n458"
set_resistance 0.356 "mult_108_n457"
set_resistance 0.302 "mult_108_n456"
set_resistance 0.047 "mult_108_n455"
set_resistance 0.028 "mult_108_n454"
set_resistance 0.035 "mult_108_n453"
set_resistance 0.028 "mult_108_n452"
set_resistance 0.410 "mult_108_n451"
set_resistance 0.334 "mult_108_n450"
set_resistance 0.027 "mult_108_n449"
set_resistance 0.037 "mult_108_n448"
set_resistance 0.030 "mult_108_n447"
set_resistance 0.049 "mult_108_n446"
set_resistance 0.284 "mult_108_n445"
set_resistance 0.045 "mult_108_n444"
set_resistance 0.040 "mult_108_n443"
set_resistance 0.338 "mult_108_n442"
set_resistance 0.298 "mult_108_n441"
set_resistance 0.054 "mult_108_n440"
set_resistance 0.028 "mult_108_n439"
set_resistance 0.388 "mult_108_n438"
set_resistance 0.350 "mult_108_n437"
set_resistance 0.035 "mult_108_n436"
set_resistance 0.051 "mult_108_n435"
set_resistance 0.048 "mult_108_n434"
set_resistance 0.291 "mult_108_n432"
set_resistance 0.015 "mult_108_n431"
set_resistance 0.037 "mult_108_n430"
set_resistance 0.049 "mult_108_n429"
set_resistance 0.023 "mult_108_n428"
set_resistance 0.028 "mult_108_n427"
set_resistance 0.031 "mult_108_n426"
set_resistance 0.021 "mult_108_n425"
set_resistance 0.035 "mult_108_n424"
set_resistance 0.054 "mult_108_n423"
set_resistance 0.031 "mult_108_n422"
set_resistance 0.020 "mult_108_n421"
set_resistance 0.045 "mult_108_n420"
set_resistance 0.019 "mult_108_n419"
set_resistance 0.031 "mult_108_n418"
set_resistance 0.030 "mult_108_n417"
set_resistance 0.029 "mult_108_n416"
set_resistance 0.031 "mult_108_n415"
set_resistance 0.032 "mult_108_n414"
set_resistance 0.016 "mult_108_n413"
set_resistance 0.072 "mult_108_n412"
set_resistance 0.057 "mult_108_n411"
set_resistance 0.056 "mult_108_n227"
set_resistance 0.054 "mult_108_n226"
set_resistance 0.051 "mult_108_n225"
set_resistance 0.033 "mult_108_n224"
set_resistance 0.051 "mult_108_n223"
set_resistance 0.044 "mult_108_n222"
set_resistance 0.054 "mult_108_n221"
set_resistance 0.071 "mult_108_n220"
set_resistance 0.058 "mult_108_n219"
set_resistance 0.033 "mult_108_n216"
set_resistance 0.031 "mult_108_n215"
set_resistance 0.038 "mult_108_n214"
set_resistance 0.018 "mult_108_n213"
set_resistance 0.032 "mult_108_n212"
set_resistance 0.039 "mult_108_n211"
set_resistance 0.018 "mult_108_n210"
set_resistance 0.045 "mult_108_n209"
set_resistance 0.052 "mult_108_n208"
set_resistance 0.050 "mult_108_n207"
set_resistance 0.023 "mult_108_n205"
set_resistance 0.016 "mult_108_n204"
set_resistance 0.035 "mult_108_n203"
set_resistance 0.028 "mult_108_n202"
set_resistance 0.030 "mult_108_n201"
set_resistance 0.030 "mult_108_n200"
set_resistance 0.025 "mult_108_n199"
set_resistance 0.040 "mult_108_n198"
set_resistance 0.046 "mult_108_n196"
set_resistance 0.055 "mult_108_n195"
set_resistance 0.032 "mult_108_n193"
set_resistance 0.026 "mult_108_n192"
set_resistance 0.038 "mult_108_n191"
set_resistance 0.022 "mult_108_n190"
set_resistance 0.027 "mult_108_n189"
set_resistance 0.037 "mult_108_n188"
set_resistance 0.033 "mult_108_n187"
set_resistance 0.028 "mult_108_n186"
set_resistance 0.024 "mult_108_n185"
set_resistance 0.044 "mult_108_n184"
set_resistance 0.071 "mult_108_n183"
set_resistance 0.048 "mult_108_n181"
set_resistance 0.029 "mult_108_n180"
set_resistance 0.043 "mult_108_n179"
set_resistance 0.052 "mult_108_n178"
set_resistance 0.034 "mult_108_n176"
set_resistance 0.027 "mult_108_n175"
set_resistance 0.047 "mult_108_n174"
set_resistance 0.017 "mult_108_n173"
set_resistance 0.051 "mult_108_n172"
set_resistance 0.015 "mult_108_n171"
set_resistance 0.039 "mult_108_n169"
set_resistance 0.031 "mult_108_n168"
set_resistance 0.060 "mult_108_n167"
set_resistance 0.036 "mult_108_n166"
set_resistance 0.037 "mult_108_n165"
set_resistance 0.031 "mult_108_n164"
set_resistance 0.017 "mult_108_n163"
set_resistance 0.020 "mult_108_n162"
set_resistance 0.022 "mult_108_n161"
set_resistance 0.022 "mult_108_n160"
set_resistance 0.038 "mult_108_n159"
set_resistance 0.029 "mult_108_n155"
set_resistance 0.014 "mult_108_n154"
set_resistance 0.029 "mult_108_n153"
set_resistance 0.041 "mult_108_n152"
set_resistance 0.049 "mult_108_n134"
set_resistance 0.021 "mult_108_n133"
set_resistance 0.023 "mult_108_n132"
set_resistance 0.051 "mult_108_n131"
set_resistance 0.015 "mult_108_n130"
set_resistance 0.035 "mult_108_n129"
set_resistance 0.030 "mult_108_n128"
set_resistance 0.043 "mult_108_n127"
set_resistance 0.036 "mult_108_n126"
set_resistance 0.059 "mult_108_n125"
set_resistance 0.043 "mult_108_n124"
set_resistance 0.024 "mult_108_n123"
set_resistance 0.034 "mult_108_n122"
set_resistance 0.029 "mult_108_n121"
set_resistance 0.016 "mult_108_n120"
set_resistance 0.044 "mult_108_n119"
set_resistance 0.042 "mult_108_n118"
set_resistance 0.021 "mult_108_n117"
set_resistance 0.032 "mult_108_n116"
set_resistance 0.029 "mult_108_n115"
set_resistance 0.034 "mult_108_n114"
set_resistance 0.019 "mult_108_n113"
set_resistance 0.016 "mult_108_n112"
set_resistance 0.038 "mult_108_n111"
set_resistance 0.060 "mult_108_n110"
set_resistance 0.056 "mult_108_n109"
set_resistance 0.016 "mult_108_n108"
set_resistance 0.049 "mult_108_n107"
set_resistance 0.038 "mult_108_n106"
set_resistance 0.073 "mult_108_n105"
set_resistance 0.044 "mult_108_n104"
set_resistance 0.043 "mult_108_n103"
set_resistance 0.017 "mult_108_n102"
set_resistance 0.032 "mult_108_n101"
set_resistance 0.037 "mult_108_n100"
set_resistance 0.042 "mult_108_n99"
set_resistance 0.025 "mult_108_n98"
set_resistance 0.069 "mult_108_n97"
set_resistance 0.013 "mult_108_n96"
set_resistance 0.037 "mult_108_n95"
set_resistance 0.043 "mult_108_n94"
set_resistance 0.064 "mult_108_n93"
set_resistance 0.027 "mult_108_n92"
set_resistance 0.046 "mult_108_n91"
set_resistance 0.030 "mult_108_n90"
set_resistance 0.041 "mult_108_n89"
set_resistance 0.028 "mult_108_n88"
set_resistance 0.055 "mult_108_n87"
set_resistance 0.034 "mult_108_n86"
set_resistance 0.053 "mult_108_n85"
set_resistance 0.016 "mult_108_n84"
set_resistance 0.014 "mult_108_n83"
set_resistance 0.029 "mult_108_n82"
set_resistance 0.036 "mult_108_n81"
set_resistance 0.014 "mult_108_n80"
set_resistance 0.017 "mult_108_n79"
set_resistance 0.027 "mult_108_n78"
set_resistance 0.054 "mult_108_n77"
set_resistance 0.026 "mult_108_n76"
set_resistance 0.053 "mult_108_n75"
set_resistance 0.086 "mult_108_n73"
set_resistance 0.038 "mult_108_n72"
set_resistance 0.045 "mult_108_n71"
set_resistance 0.015 "mult_108_n70"
set_resistance 0.036 "mult_108_n69"
set_resistance 0.024 "mult_108_n68"
set_resistance 0.048 "mult_108_n67"
set_resistance 0.034 "mult_108_n66"
set_resistance 0.035 "mult_108_n65"
set_resistance 0.015 "mult_108_n64"
set_resistance 0.040 "mult_108_n63"
set_resistance 0.014 "mult_108_n62"
set_resistance 0.033 "mult_108_n61"
set_resistance 0.030 "mult_108_n60"
set_resistance 0.035 "mult_108_n59"
set_resistance 0.040 "mult_108_n58"
set_resistance 0.025 "mult_108_n57"
set_resistance 0.086 "mult_108_n55"
set_resistance 0.050 "mult_108_n54"
set_resistance 0.020 "mult_108_n53"
set_resistance 0.016 "mult_108_n52"
set_resistance 0.031 "mult_108_n51"
set_resistance 0.022 "mult_108_n50"
set_resistance 0.022 "mult_108_n49"
set_resistance 0.037 "mult_108_n48"
set_resistance 0.057 "mult_108_n47"
set_resistance 0.015 "mult_108_n46"
set_resistance 0.034 "mult_108_n45"
set_resistance 0.035 "mult_108_n44"
set_resistance 0.030 "mult_108_n43"
set_resistance 0.034 "mult_108_n41"
set_resistance 0.017 "mult_108_n40"
set_resistance 0.017 "mult_108_n39"
set_resistance 0.029 "mult_108_n38"
set_resistance 0.028 "mult_108_n37"
set_resistance 0.035 "mult_108_n36"
set_resistance 0.035 "mult_108_n35"
set_resistance 0.029 "mult_108_n34"
set_resistance 0.028 "mult_108_n33"
set_resistance 0.063 "mult_108_n31"
set_resistance 0.029 "mult_108_n30"
set_resistance 0.023 "mult_108_n29"
set_resistance 0.032 "mult_108_n28"
set_resistance 0.047 "mult_108_n27"
set_resistance 0.052 "mult_108_n25"
set_resistance 0.050 "mult_108_n15"
set_resistance 0.059 "mult_108_n14"
set_resistance 0.037 "mult_108_n13"
set_resistance 0.015 "mult_108_n12"
set_resistance 0.037 "mult_108_n11"
set_resistance 0.033 "mult_108_n10"
set_resistance 0.040 "mult_108_n9"
set_resistance 0.034 "mult_108_n8"
set_resistance 0.035 "mult_108_n7"
set_resistance 0.034 "mult_108_n6"
set_resistance 0.020 "mult_108_n5"
set_resistance 0.037 "mult_108_n4"
set_resistance 0.085 "mult_108_n3"
set_resistance 0.047 "mult_97_n544"
set_resistance 0.045 "mult_97_n543"
set_resistance 0.013 "mult_97_n542"
set_resistance 0.026 "mult_97_n541"
set_resistance 0.039 "mult_97_n540"
set_resistance 0.013 "mult_97_n539"
set_resistance 0.038 "mult_97_n538"
set_resistance 0.015 "mult_97_n537"
set_resistance 0.026 "mult_97_n536"
set_resistance 0.020 "mult_97_n535"
set_resistance 0.034 "mult_97_n534"
set_resistance 0.012 "mult_97_n533"
set_resistance 0.022 "mult_97_n532"
set_resistance 0.056 "mult_97_n531"
set_resistance 0.075 "mult_97_n530"
set_resistance 0.027 "mult_97_n529"
set_resistance 0.090 "mult_97_n528"
set_resistance 0.013 "mult_97_n527"
set_resistance 0.014 "mult_97_n526"
set_resistance 0.017 "mult_97_n525"
set_resistance 0.018 "mult_97_n524"
set_resistance 0.015 "mult_97_n523"
set_resistance 0.005 "mult_97_n522"
set_resistance 0.015 "mult_97_n521"
set_resistance 0.019 "mult_97_n520"
set_resistance 0.055 "mult_97_n519"
set_resistance 0.038 "mult_97_n518"
set_resistance 0.034 "mult_97_n517"
set_resistance 0.022 "mult_97_n516"
set_resistance 0.043 "mult_97_n515"
set_resistance 0.036 "mult_97_n514"
set_resistance 0.053 "mult_97_n513"
set_resistance 0.021 "mult_97_n512"
set_resistance 0.037 "mult_97_n511"
set_resistance 0.013 "mult_97_n510"
set_resistance 0.036 "mult_97_n509"
set_resistance 0.048 "mult_97_n508"
set_resistance 0.035 "mult_97_n507"
set_resistance 0.045 "mult_97_n506"
set_resistance 0.029 "mult_97_n505"
set_resistance 0.055 "mult_97_n504"
set_resistance 0.047 "mult_97_n503"
set_resistance 0.017 "mult_97_n502"
set_resistance 0.018 "mult_97_n501"
set_resistance 0.026 "mult_97_n500"
set_resistance 0.035 "mult_97_n499"
set_resistance 0.034 "mult_97_n498"
set_resistance 0.048 "mult_97_n497"
set_resistance 0.036 "mult_97_n496"
set_resistance 0.041 "mult_97_n495"
set_resistance 0.029 "mult_97_n494"
set_resistance 0.022 "mult_97_n493"
set_resistance 0.047 "mult_97_n492"
set_resistance 0.039 "mult_97_n491"
set_resistance 0.017 "mult_97_n490"
set_resistance 0.029 "mult_97_n489"
set_resistance 0.032 "mult_97_n488"
set_resistance 0.042 "mult_97_n487"
set_resistance 0.033 "mult_97_n486"
set_resistance 0.029 "mult_97_n485"
set_resistance 0.021 "mult_97_n484"
set_resistance 0.022 "mult_97_n483"
set_resistance 0.040 "mult_97_n482"
set_resistance 0.013 "mult_97_n481"
set_resistance 0.022 "mult_97_n480"
set_resistance 0.038 "mult_97_n479"
set_resistance 0.037 "mult_97_n478"
set_resistance 0.019 "mult_97_n477"
set_resistance 0.042 "mult_97_n476"
set_resistance 0.027 "mult_97_n475"
set_resistance 0.059 "mult_97_n474"
set_resistance 0.044 "mult_97_n473"
set_resistance 0.033 "mult_97_n472"
set_resistance 0.036 "mult_97_n471"
set_resistance 0.013 "mult_97_n470"
set_resistance 0.022 "mult_97_n469"
set_resistance 0.035 "mult_97_n468"
set_resistance 0.036 "mult_97_n467"
set_resistance 0.041 "mult_97_n466"
set_resistance 0.032 "mult_97_n465"
set_resistance 0.023 "mult_97_n464"
set_resistance 0.049 "mult_97_n463"
set_resistance 0.035 "mult_97_n462"
set_resistance 0.027 "mult_97_n461"
set_resistance 0.043 "mult_97_n460"
set_resistance 0.231 "mult_97_n459"
set_resistance 0.029 "mult_97_n458"
set_resistance 0.034 "mult_97_n457"
set_resistance 0.397 "mult_97_n456"
set_resistance 0.314 "mult_97_n455"
set_resistance 0.037 "mult_97_n454"
set_resistance 0.025 "mult_97_n453"
set_resistance 0.039 "mult_97_n452"
set_resistance 0.037 "mult_97_n451"
set_resistance 0.326 "mult_97_n450"
set_resistance 0.292 "mult_97_n449"
set_resistance 0.036 "mult_97_n448"
set_resistance 0.022 "mult_97_n447"
set_resistance 0.035 "mult_97_n446"
set_resistance 0.043 "mult_97_n445"
set_resistance 0.327 "mult_97_n444"
set_resistance 0.037 "mult_97_n443"
set_resistance 0.028 "mult_97_n442"
set_resistance 0.395 "mult_97_n441"
set_resistance 0.322 "mult_97_n440"
set_resistance 0.034 "mult_97_n439"
set_resistance 0.039 "mult_97_n438"
set_resistance 0.312 "mult_97_n437"
set_resistance 0.244 "mult_97_n436"
set_resistance 0.044 "mult_97_n435"
set_resistance 0.061 "mult_97_n434"
set_resistance 0.030 "mult_97_n433"
set_resistance 0.319 "mult_97_n431"
set_resistance 0.024 "mult_97_n430"
set_resistance 0.030 "mult_97_n429"
set_resistance 0.030 "mult_97_n428"
set_resistance 0.035 "mult_97_n427"
set_resistance 0.049 "mult_97_n426"
set_resistance 0.046 "mult_97_n425"
set_resistance 0.022 "mult_97_n424"
set_resistance 0.046 "mult_97_n423"
set_resistance 0.022 "mult_97_n422"
set_resistance 0.038 "mult_97_n421"
set_resistance 0.019 "mult_97_n420"
set_resistance 0.023 "mult_97_n419"
set_resistance 0.032 "mult_97_n418"
set_resistance 0.032 "mult_97_n417"
set_resistance 0.035 "mult_97_n416"
set_resistance 0.016 "mult_97_n415"
set_resistance 0.030 "mult_97_n414"
set_resistance 0.054 "mult_97_n413"
set_resistance 0.035 "mult_97_n412"
set_resistance 0.055 "mult_97_n411"
set_resistance 0.094 "mult_97_n410"
set_resistance 0.028 "mult_97_n227"
set_resistance 0.040 "mult_97_n226"
set_resistance 0.044 "mult_97_n225"
set_resistance 0.033 "mult_97_n224"
set_resistance 0.053 "mult_97_n223"
set_resistance 0.069 "mult_97_n222"
set_resistance 0.064 "mult_97_n221"
set_resistance 0.072 "mult_97_n220"
set_resistance 0.089 "mult_97_n219"
set_resistance 0.015 "mult_97_n216"
set_resistance 0.017 "mult_97_n215"
set_resistance 0.016 "mult_97_n214"
set_resistance 0.018 "mult_97_n213"
set_resistance 0.020 "mult_97_n212"
set_resistance 0.024 "mult_97_n211"
set_resistance 0.038 "mult_97_n210"
set_resistance 0.037 "mult_97_n209"
set_resistance 0.044 "mult_97_n208"
set_resistance 0.020 "mult_97_n207"
set_resistance 0.041 "mult_97_n205"
set_resistance 0.038 "mult_97_n204"
set_resistance 0.042 "mult_97_n203"
set_resistance 0.035 "mult_97_n202"
set_resistance 0.027 "mult_97_n201"
set_resistance 0.056 "mult_97_n200"
set_resistance 0.077 "mult_97_n199"
set_resistance 0.056 "mult_97_n198"
set_resistance 0.074 "mult_97_n196"
set_resistance 0.072 "mult_97_n195"
set_resistance 0.013 "mult_97_n193"
set_resistance 0.015 "mult_97_n192"
set_resistance 0.029 "mult_97_n191"
set_resistance 0.028 "mult_97_n190"
set_resistance 0.034 "mult_97_n189"
set_resistance 0.031 "mult_97_n188"
set_resistance 0.017 "mult_97_n187"
set_resistance 0.029 "mult_97_n186"
set_resistance 0.022 "mult_97_n185"
set_resistance 0.061 "mult_97_n184"
set_resistance 0.042 "mult_97_n183"
set_resistance 0.015 "mult_97_n181"
set_resistance 0.018 "mult_97_n180"
set_resistance 0.017 "mult_97_n179"
set_resistance 0.019 "mult_97_n178"
set_resistance 0.035 "mult_97_n176"
set_resistance 0.019 "mult_97_n175"
set_resistance 0.029 "mult_97_n174"
set_resistance 0.040 "mult_97_n173"
set_resistance 0.030 "mult_97_n172"
set_resistance 0.013 "mult_97_n171"
set_resistance 0.030 "mult_97_n169"
set_resistance 0.030 "mult_97_n168"
set_resistance 0.046 "mult_97_n167"
set_resistance 0.052 "mult_97_n166"
set_resistance 0.021 "mult_97_n165"
set_resistance 0.028 "mult_97_n164"
set_resistance 0.029 "mult_97_n163"
set_resistance 0.017 "mult_97_n162"
set_resistance 0.016 "mult_97_n161"
set_resistance 0.022 "mult_97_n160"
set_resistance 0.029 "mult_97_n159"
set_resistance 0.031 "mult_97_n155"
set_resistance 0.029 "mult_97_n154"
set_resistance 0.016 "mult_97_n153"
set_resistance 0.028 "mult_97_n152"
set_resistance 0.051 "mult_97_n134"
set_resistance 0.021 "mult_97_n133"
set_resistance 0.024 "mult_97_n132"
set_resistance 0.023 "mult_97_n131"
set_resistance 0.030 "mult_97_n130"
set_resistance 0.034 "mult_97_n129"
set_resistance 0.040 "mult_97_n128"
set_resistance 0.024 "mult_97_n127"
set_resistance 0.026 "mult_97_n126"
set_resistance 0.035 "mult_97_n125"
set_resistance 0.035 "mult_97_n124"
set_resistance 0.026 "mult_97_n123"
set_resistance 0.027 "mult_97_n122"
set_resistance 0.013 "mult_97_n121"
set_resistance 0.023 "mult_97_n120"
set_resistance 0.030 "mult_97_n119"
set_resistance 0.042 "mult_97_n118"
set_resistance 0.023 "mult_97_n117"
set_resistance 0.027 "mult_97_n116"
set_resistance 0.025 "mult_97_n115"
set_resistance 0.022 "mult_97_n114"
set_resistance 0.020 "mult_97_n113"
set_resistance 0.001 "mult_97_n112"
set_resistance 0.062 "mult_97_n111"
set_resistance 0.045 "mult_97_n110"
set_resistance 0.020 "mult_97_n109"
set_resistance 0.032 "mult_97_n108"
set_resistance 0.036 "mult_97_n107"
set_resistance 0.013 "mult_97_n106"
set_resistance 0.039 "mult_97_n105"
set_resistance 0.031 "mult_97_n104"
set_resistance 0.027 "mult_97_n103"
set_resistance 0.023 "mult_97_n102"
set_resistance 0.032 "mult_97_n101"
set_resistance 0.031 "mult_97_n100"
set_resistance 0.026 "mult_97_n99"
set_resistance 0.031 "mult_97_n98"
set_resistance 0.044 "mult_97_n97"
set_resistance 0.001 "mult_97_n96"
set_resistance 0.049 "mult_97_n95"
set_resistance 0.034 "mult_97_n94"
set_resistance 0.015 "mult_97_n93"
set_resistance 0.019 "mult_97_n92"
set_resistance 0.056 "mult_97_n91"
set_resistance 0.014 "mult_97_n90"
set_resistance 0.013 "mult_97_n89"
set_resistance 0.020 "mult_97_n88"
set_resistance 0.024 "mult_97_n87"
set_resistance 0.027 "mult_97_n86"
set_resistance 0.018 "mult_97_n85"
set_resistance 0.026 "mult_97_n84"
set_resistance 0.035 "mult_97_n83"
set_resistance 0.062 "mult_97_n82"
set_resistance 0.052 "mult_97_n81"
set_resistance 0.013 "mult_97_n80"
set_resistance 0.020 "mult_97_n79"
set_resistance 0.016 "mult_97_n78"
set_resistance 0.038 "mult_97_n77"
set_resistance 0.014 "mult_97_n76"
set_resistance 0.035 "mult_97_n75"
set_resistance 0.059 "mult_97_n73"
set_resistance 0.023 "mult_97_n72"
set_resistance 0.016 "mult_97_n71"
set_resistance 0.044 "mult_97_n70"
set_resistance 0.021 "mult_97_n69"
set_resistance 0.016 "mult_97_n68"
set_resistance 0.034 "mult_97_n67"
set_resistance 0.030 "mult_97_n66"
set_resistance 0.030 "mult_97_n65"
set_resistance 0.035 "mult_97_n64"
set_resistance 0.043 "mult_97_n63"
set_resistance 0.042 "mult_97_n62"
set_resistance 0.053 "mult_97_n61"
set_resistance 0.033 "mult_97_n60"
set_resistance 0.034 "mult_97_n59"
set_resistance 0.035 "mult_97_n58"
set_resistance 0.032 "mult_97_n57"
set_resistance 0.060 "mult_97_n55"
set_resistance 0.040 "mult_97_n54"
set_resistance 0.014 "mult_97_n53"
set_resistance 0.016 "mult_97_n52"
set_resistance 0.042 "mult_97_n51"
set_resistance 0.015 "mult_97_n50"
set_resistance 0.016 "mult_97_n49"
set_resistance 0.032 "mult_97_n48"
set_resistance 0.036 "mult_97_n47"
set_resistance 0.035 "mult_97_n46"
set_resistance 0.014 "mult_97_n45"
set_resistance 0.021 "mult_97_n44"
set_resistance 0.028 "mult_97_n43"
set_resistance 0.053 "mult_97_n41"
set_resistance 0.023 "mult_97_n40"
set_resistance 0.022 "mult_97_n39"
set_resistance 0.023 "mult_97_n38"
set_resistance 0.046 "mult_97_n37"
set_resistance 0.043 "mult_97_n36"
set_resistance 0.068 "mult_97_n35"
set_resistance 0.041 "mult_97_n34"
set_resistance 0.040 "mult_97_n33"
set_resistance 0.048 "mult_97_n31"
set_resistance 0.014 "mult_97_n30"
set_resistance 0.041 "mult_97_n29"
set_resistance 0.036 "mult_97_n28"
set_resistance 0.030 "mult_97_n27"
set_resistance 0.050 "mult_97_n25"
set_resistance 0.058 "mult_97_n15"
set_resistance 0.028 "mult_97_n14"
set_resistance 0.046 "mult_97_n13"
set_resistance 0.034 "mult_97_n12"
set_resistance 0.033 "mult_97_n11"
set_resistance 0.040 "mult_97_n10"
set_resistance 0.014 "mult_97_n9"
set_resistance 0.013 "mult_97_n8"
set_resistance 0.042 "mult_97_n7"
set_resistance 0.013 "mult_97_n6"
set_resistance 0.035 "mult_97_n5"
set_resistance 0.023 "mult_97_n4"
set_resistance 0.027 "mult_97_n3"
set_resistance 0.041 "mult_86_n544"
set_resistance 0.022 "mult_86_n543"
set_resistance 0.022 "mult_86_n542"
set_resistance 0.026 "mult_86_n541"
set_resistance 0.043 "mult_86_n540"
set_resistance 0.005 "mult_86_n539"
set_resistance 0.051 "mult_86_n538"
set_resistance 0.014 "mult_86_n537"
set_resistance 0.019 "mult_86_n536"
set_resistance 0.027 "mult_86_n535"
set_resistance 0.022 "mult_86_n534"
set_resistance 0.033 "mult_86_n533"
set_resistance 0.027 "mult_86_n532"
set_resistance 0.058 "mult_86_n531"
set_resistance 0.046 "mult_86_n530"
set_resistance 0.046 "mult_86_n529"
set_resistance 0.013 "mult_86_n527"
set_resistance 0.013 "mult_86_n526"
set_resistance 0.013 "mult_86_n525"
set_resistance 0.004 "mult_86_n524"
set_resistance 0.014 "mult_86_n523"
set_resistance 0.019 "mult_86_n522"
set_resistance 0.015 "mult_86_n521"
set_resistance 0.025 "mult_86_n520"
set_resistance 0.039 "mult_86_n519"
set_resistance 0.038 "mult_86_n518"
set_resistance 0.040 "mult_86_n517"
set_resistance 0.037 "mult_86_n516"
set_resistance 0.048 "mult_86_n515"
set_resistance 0.035 "mult_86_n514"
set_resistance 0.030 "mult_86_n513"
set_resistance 0.027 "mult_86_n512"
set_resistance 0.040 "mult_86_n511"
set_resistance 0.018 "mult_86_n510"
set_resistance 0.018 "mult_86_n509"
set_resistance 0.027 "mult_86_n508"
set_resistance 0.027 "mult_86_n507"
set_resistance 0.039 "mult_86_n506"
set_resistance 0.037 "mult_86_n505"
set_resistance 0.028 "mult_86_n504"
set_resistance 0.045 "mult_86_n503"
set_resistance 0.029 "mult_86_n502"
set_resistance 0.015 "mult_86_n501"
set_resistance 0.023 "mult_86_n500"
set_resistance 0.037 "mult_86_n499"
set_resistance 0.035 "mult_86_n498"
set_resistance 0.033 "mult_86_n497"
set_resistance 0.035 "mult_86_n496"
set_resistance 0.047 "mult_86_n495"
set_resistance 0.059 "mult_86_n494"
set_resistance 0.045 "mult_86_n493"
set_resistance 0.034 "mult_86_n492"
set_resistance 0.027 "mult_86_n491"
set_resistance 0.013 "mult_86_n490"
set_resistance 0.042 "mult_86_n489"
set_resistance 0.036 "mult_86_n488"
set_resistance 0.043 "mult_86_n487"
set_resistance 0.047 "mult_86_n486"
set_resistance 0.038 "mult_86_n485"
set_resistance 0.041 "mult_86_n484"
set_resistance 0.031 "mult_86_n483"
set_resistance 0.036 "mult_86_n482"
set_resistance 0.013 "mult_86_n481"
set_resistance 0.031 "mult_86_n480"
set_resistance 0.046 "mult_86_n479"
set_resistance 0.044 "mult_86_n478"
set_resistance 0.060 "mult_86_n477"
set_resistance 0.035 "mult_86_n476"
set_resistance 0.056 "mult_86_n475"
set_resistance 0.031 "mult_86_n474"
set_resistance 0.056 "mult_86_n473"
set_resistance 0.033 "mult_86_n472"
set_resistance 0.039 "mult_86_n471"
set_resistance 0.051 "mult_86_n470"
set_resistance 0.035 "mult_86_n469"
set_resistance 0.053 "mult_86_n468"
set_resistance 0.025 "mult_86_n467"
set_resistance 0.061 "mult_86_n466"
set_resistance 0.056 "mult_86_n465"
set_resistance 0.065 "mult_86_n464"
set_resistance 0.063 "mult_86_n463"
set_resistance 0.059 "mult_86_n462"
set_resistance 0.061 "mult_86_n461"
set_resistance 0.052 "mult_86_n460"
set_resistance 0.250 "mult_86_n459"
set_resistance 0.058 "mult_86_n458"
set_resistance 0.038 "mult_86_n457"
set_resistance 0.303 "mult_86_n456"
set_resistance 0.282 "mult_86_n455"
set_resistance 0.043 "mult_86_n454"
set_resistance 0.033 "mult_86_n453"
set_resistance 0.041 "mult_86_n452"
set_resistance 0.034 "mult_86_n451"
set_resistance 0.355 "mult_86_n450"
set_resistance 0.300 "mult_86_n449"
set_resistance 0.028 "mult_86_n448"
set_resistance 0.032 "mult_86_n447"
set_resistance 0.042 "mult_86_n446"
set_resistance 0.068 "mult_86_n445"
set_resistance 0.291 "mult_86_n444"
set_resistance 0.036 "mult_86_n443"
set_resistance 0.056 "mult_86_n442"
set_resistance 0.350 "mult_86_n441"
set_resistance 0.275 "mult_86_n440"
set_resistance 0.036 "mult_86_n439"
set_resistance 0.032 "mult_86_n438"
set_resistance 0.384 "mult_86_n437"
set_resistance 0.332 "mult_86_n436"
set_resistance 0.048 "mult_86_n435"
set_resistance 0.026 "mult_86_n434"
set_resistance 0.037 "mult_86_n433"
set_resistance 0.323 "mult_86_n431"
set_resistance 0.013 "mult_86_n430"
set_resistance 0.033 "mult_86_n429"
set_resistance 0.040 "mult_86_n428"
set_resistance 0.024 "mult_86_n427"
set_resistance 0.035 "mult_86_n426"
set_resistance 0.024 "mult_86_n425"
set_resistance 0.021 "mult_86_n424"
set_resistance 0.028 "mult_86_n423"
set_resistance 0.034 "mult_86_n422"
set_resistance 0.028 "mult_86_n421"
set_resistance 0.019 "mult_86_n420"
set_resistance 0.013 "mult_86_n419"
set_resistance 0.021 "mult_86_n418"
set_resistance 0.040 "mult_86_n417"
set_resistance 0.038 "mult_86_n416"
set_resistance 0.017 "mult_86_n415"
set_resistance 0.014 "mult_86_n414"
set_resistance 0.038 "mult_86_n413"
set_resistance 0.028 "mult_86_n412"
set_resistance 0.046 "mult_86_n411"
set_resistance 0.047 "mult_86_n410"
set_resistance 0.037 "mult_86_n227"
set_resistance 0.040 "mult_86_n226"
set_resistance 0.036 "mult_86_n225"
set_resistance 0.023 "mult_86_n224"
set_resistance 0.032 "mult_86_n223"
set_resistance 0.028 "mult_86_n222"
set_resistance 0.028 "mult_86_n221"
set_resistance 0.014 "mult_86_n220"
set_resistance 0.037 "mult_86_n219"
set_resistance 0.017 "mult_86_n216"
set_resistance 0.015 "mult_86_n215"
set_resistance 0.016 "mult_86_n214"
set_resistance 0.014 "mult_86_n213"
set_resistance 0.034 "mult_86_n212"
set_resistance 0.018 "mult_86_n211"
set_resistance 0.028 "mult_86_n210"
set_resistance 0.028 "mult_86_n209"
set_resistance 0.031 "mult_86_n208"
set_resistance 0.016 "mult_86_n207"
set_resistance 0.028 "mult_86_n205"
set_resistance 0.028 "mult_86_n204"
set_resistance 0.055 "mult_86_n203"
set_resistance 0.028 "mult_86_n202"
set_resistance 0.024 "mult_86_n201"
set_resistance 0.040 "mult_86_n200"
set_resistance 0.041 "mult_86_n199"
set_resistance 0.028 "mult_86_n198"
set_resistance 0.036 "mult_86_n196"
set_resistance 0.033 "mult_86_n195"
set_resistance 0.045 "mult_86_n193"
set_resistance 0.018 "mult_86_n192"
set_resistance 0.045 "mult_86_n191"
set_resistance 0.046 "mult_86_n190"
set_resistance 0.023 "mult_86_n189"
set_resistance 0.047 "mult_86_n188"
set_resistance 0.052 "mult_86_n187"
set_resistance 0.039 "mult_86_n186"
set_resistance 0.029 "mult_86_n185"
set_resistance 0.013 "mult_86_n184"
set_resistance 0.030 "mult_86_n183"
set_resistance 0.039 "mult_86_n181"
set_resistance 0.020 "mult_86_n180"
set_resistance 0.059 "mult_86_n179"
set_resistance 0.046 "mult_86_n178"
set_resistance 0.057 "mult_86_n176"
set_resistance 0.054 "mult_86_n175"
set_resistance 0.039 "mult_86_n174"
set_resistance 0.046 "mult_86_n173"
set_resistance 0.035 "mult_86_n172"
set_resistance 0.068 "mult_86_n171"
set_resistance 0.044 "mult_86_n169"
set_resistance 0.015 "mult_86_n168"
set_resistance 0.023 "mult_86_n167"
set_resistance 0.056 "mult_86_n166"
set_resistance 0.062 "mult_86_n165"
set_resistance 0.040 "mult_86_n164"
set_resistance 0.047 "mult_86_n163"
set_resistance 0.015 "mult_86_n162"
set_resistance 0.044 "mult_86_n161"
set_resistance 0.043 "mult_86_n160"
set_resistance 0.034 "mult_86_n159"
set_resistance 0.041 "mult_86_n155"
set_resistance 0.031 "mult_86_n154"
set_resistance 0.038 "mult_86_n153"
set_resistance 0.031 "mult_86_n152"
set_resistance 0.045 "mult_86_n134"
set_resistance 0.023 "mult_86_n133"
set_resistance 0.045 "mult_86_n132"
set_resistance 0.048 "mult_86_n131"
set_resistance 0.013 "mult_86_n130"
set_resistance 0.020 "mult_86_n129"
set_resistance 0.050 "mult_86_n128"
set_resistance 0.025 "mult_86_n127"
set_resistance 0.032 "mult_86_n126"
set_resistance 0.013 "mult_86_n125"
set_resistance 0.031 "mult_86_n124"
set_resistance 0.024 "mult_86_n123"
set_resistance 0.061 "mult_86_n122"
set_resistance 0.039 "mult_86_n121"
set_resistance 0.028 "mult_86_n120"
set_resistance 0.021 "mult_86_n119"
set_resistance 0.040 "mult_86_n118"
set_resistance 0.015 "mult_86_n117"
set_resistance 0.030 "mult_86_n116"
set_resistance 0.041 "mult_86_n115"
set_resistance 0.031 "mult_86_n114"
set_resistance 0.017 "mult_86_n113"
set_resistance 0.022 "mult_86_n112"
set_resistance 0.023 "mult_86_n111"
set_resistance 0.037 "mult_86_n110"
set_resistance 0.050 "mult_86_n109"
set_resistance 0.013 "mult_86_n108"
set_resistance 0.027 "mult_86_n107"
set_resistance 0.022 "mult_86_n106"
set_resistance 0.029 "mult_86_n105"
set_resistance 0.025 "mult_86_n104"
set_resistance 0.020 "mult_86_n103"
set_resistance 0.042 "mult_86_n102"
set_resistance 0.058 "mult_86_n101"
set_resistance 0.035 "mult_86_n100"
set_resistance 0.038 "mult_86_n99"
set_resistance 0.033 "mult_86_n98"
set_resistance 0.048 "mult_86_n97"
set_resistance 0.005 "mult_86_n96"
set_resistance 0.037 "mult_86_n95"
set_resistance 0.070 "mult_86_n94"
set_resistance 0.032 "mult_86_n93"
set_resistance 0.026 "mult_86_n92"
set_resistance 0.042 "mult_86_n91"
set_resistance 0.017 "mult_86_n90"
set_resistance 0.033 "mult_86_n89"
set_resistance 0.029 "mult_86_n88"
set_resistance 0.045 "mult_86_n87"
set_resistance 0.036 "mult_86_n86"
set_resistance 0.040 "mult_86_n85"
set_resistance 0.014 "mult_86_n84"
set_resistance 0.073 "mult_86_n83"
set_resistance 0.031 "mult_86_n82"
set_resistance 0.031 "mult_86_n81"
set_resistance 0.064 "mult_86_n80"
set_resistance 0.063 "mult_86_n79"
set_resistance 0.016 "mult_86_n78"
set_resistance 0.038 "mult_86_n77"
set_resistance 0.039 "mult_86_n76"
set_resistance 0.039 "mult_86_n75"
set_resistance 0.067 "mult_86_n73"
set_resistance 0.025 "mult_86_n72"
set_resistance 0.044 "mult_86_n71"
set_resistance 0.023 "mult_86_n70"
set_resistance 0.012 "mult_86_n69"
set_resistance 0.014 "mult_86_n68"
set_resistance 0.042 "mult_86_n67"
set_resistance 0.040 "mult_86_n66"
set_resistance 0.034 "mult_86_n65"
set_resistance 0.043 "mult_86_n64"
set_resistance 0.024 "mult_86_n63"
set_resistance 0.014 "mult_86_n62"
set_resistance 0.035 "mult_86_n61"
set_resistance 0.015 "mult_86_n60"
set_resistance 0.030 "mult_86_n59"
set_resistance 0.013 "mult_86_n58"
set_resistance 0.042 "mult_86_n57"
set_resistance 0.068 "mult_86_n55"
set_resistance 0.050 "mult_86_n54"
set_resistance 0.019 "mult_86_n53"
set_resistance 0.030 "mult_86_n52"
set_resistance 0.033 "mult_86_n51"
set_resistance 0.035 "mult_86_n50"
set_resistance 0.029 "mult_86_n49"
set_resistance 0.024 "mult_86_n48"
set_resistance 0.028 "mult_86_n47"
set_resistance 0.018 "mult_86_n46"
set_resistance 0.033 "mult_86_n45"
set_resistance 0.035 "mult_86_n44"
set_resistance 0.029 "mult_86_n43"
set_resistance 0.042 "mult_86_n41"
set_resistance 0.064 "mult_86_n40"
set_resistance 0.015 "mult_86_n39"
set_resistance 0.021 "mult_86_n38"
set_resistance 0.036 "mult_86_n37"
set_resistance 0.017 "mult_86_n36"
set_resistance 0.026 "mult_86_n35"
set_resistance 0.043 "mult_86_n34"
set_resistance 0.016 "mult_86_n33"
set_resistance 0.071 "mult_86_n31"
set_resistance 0.017 "mult_86_n30"
set_resistance 0.037 "mult_86_n29"
set_resistance 0.014 "mult_86_n28"
set_resistance 0.031 "mult_86_n27"
set_resistance 0.043 "mult_86_n25"
set_resistance 0.051 "mult_86_n15"
set_resistance 0.040 "mult_86_n14"
set_resistance 0.035 "mult_86_n13"
set_resistance 0.037 "mult_86_n12"
set_resistance 0.032 "mult_86_n11"
set_resistance 0.035 "mult_86_n10"
set_resistance 0.036 "mult_86_n9"
set_resistance 0.026 "mult_86_n8"
set_resistance 0.032 "mult_86_n7"
set_resistance 0.029 "mult_86_n6"
set_resistance 0.022 "mult_86_n5"
set_resistance 0.038 "mult_86_n4"
set_resistance 0.001 "mult_86_n3"
set_resistance 0.048 "mult_107_n545"
set_resistance 0.040 "mult_107_n544"
set_resistance 0.015 "mult_107_n543"
set_resistance 0.031 "mult_107_n542"
set_resistance 0.016 "mult_107_n541"
set_resistance 0.019 "mult_107_n540"
set_resistance 0.056 "mult_107_n539"
set_resistance 0.032 "mult_107_n538"
set_resistance 0.034 "mult_107_n537"
set_resistance 0.019 "mult_107_n536"
set_resistance 0.025 "mult_107_n535"
set_resistance 0.022 "mult_107_n534"
set_resistance 0.023 "mult_107_n533"
set_resistance 0.047 "mult_107_n532"
set_resistance 0.044 "mult_107_n531"
set_resistance 0.061 "mult_107_n530"
set_resistance 0.014 "mult_107_n528"
set_resistance 0.013 "mult_107_n527"
set_resistance 0.025 "mult_107_n526"
set_resistance 0.021 "mult_107_n525"
set_resistance 0.013 "mult_107_n524"
set_resistance 0.013 "mult_107_n523"
set_resistance 0.008 "mult_107_n522"
set_resistance 0.017 "mult_107_n521"
set_resistance 0.020 "mult_107_n520"
set_resistance 0.022 "mult_107_n519"
set_resistance 0.029 "mult_107_n518"
set_resistance 0.030 "mult_107_n517"
set_resistance 0.033 "mult_107_n516"
set_resistance 0.036 "mult_107_n515"
set_resistance 0.031 "mult_107_n514"
set_resistance 0.044 "mult_107_n513"
set_resistance 0.022 "mult_107_n512"
set_resistance 0.019 "mult_107_n511"
set_resistance 0.023 "mult_107_n510"
set_resistance 0.034 "mult_107_n509"
set_resistance 0.038 "mult_107_n508"
set_resistance 0.040 "mult_107_n507"
set_resistance 0.050 "mult_107_n506"
set_resistance 0.045 "mult_107_n505"
set_resistance 0.051 "mult_107_n504"
set_resistance 0.040 "mult_107_n503"
set_resistance 0.035 "mult_107_n502"
set_resistance 0.020 "mult_107_n501"
set_resistance 0.031 "mult_107_n500"
set_resistance 0.047 "mult_107_n499"
set_resistance 0.039 "mult_107_n498"
set_resistance 0.041 "mult_107_n497"
set_resistance 0.022 "mult_107_n496"
set_resistance 0.045 "mult_107_n495"
set_resistance 0.036 "mult_107_n494"
set_resistance 0.029 "mult_107_n493"
set_resistance 0.043 "mult_107_n492"
set_resistance 0.021 "mult_107_n491"
set_resistance 0.031 "mult_107_n490"
set_resistance 0.053 "mult_107_n489"
set_resistance 0.029 "mult_107_n488"
set_resistance 0.048 "mult_107_n487"
set_resistance 0.019 "mult_107_n486"
set_resistance 0.038 "mult_107_n485"
set_resistance 0.039 "mult_107_n484"
set_resistance 0.030 "mult_107_n483"
set_resistance 0.013 "mult_107_n482"
set_resistance 0.021 "mult_107_n481"
set_resistance 0.040 "mult_107_n480"
set_resistance 0.040 "mult_107_n479"
set_resistance 0.042 "mult_107_n478"
set_resistance 0.020 "mult_107_n477"
set_resistance 0.044 "mult_107_n476"
set_resistance 0.022 "mult_107_n475"
set_resistance 0.029 "mult_107_n474"
set_resistance 0.027 "mult_107_n473"
set_resistance 0.040 "mult_107_n472"
set_resistance 0.017 "mult_107_n471"
set_resistance 0.047 "mult_107_n470"
set_resistance 0.030 "mult_107_n469"
set_resistance 0.029 "mult_107_n468"
set_resistance 0.038 "mult_107_n467"
set_resistance 0.035 "mult_107_n466"
set_resistance 0.044 "mult_107_n465"
set_resistance 0.057 "mult_107_n464"
set_resistance 0.047 "mult_107_n463"
set_resistance 0.030 "mult_107_n462"
set_resistance 0.026 "mult_107_n461"
set_resistance 0.243 "mult_107_n460"
set_resistance 0.047 "mult_107_n459"
set_resistance 0.030 "mult_107_n458"
set_resistance 0.363 "mult_107_n457"
set_resistance 0.321 "mult_107_n456"
set_resistance 0.045 "mult_107_n455"
set_resistance 0.047 "mult_107_n454"
set_resistance 0.036 "mult_107_n453"
set_resistance 0.036 "mult_107_n452"
set_resistance 0.337 "mult_107_n451"
set_resistance 0.262 "mult_107_n450"
set_resistance 0.043 "mult_107_n449"
set_resistance 0.029 "mult_107_n448"
set_resistance 0.062 "mult_107_n447"
set_resistance 0.039 "mult_107_n446"
set_resistance 0.339 "mult_107_n445"
set_resistance 0.026 "mult_107_n444"
set_resistance 0.037 "mult_107_n443"
set_resistance 0.372 "mult_107_n442"
set_resistance 0.319 "mult_107_n441"
set_resistance 0.031 "mult_107_n440"
set_resistance 0.041 "mult_107_n439"
set_resistance 0.331 "mult_107_n438"
set_resistance 0.359 "mult_107_n437"
set_resistance 0.021 "mult_107_n436"
set_resistance 0.039 "mult_107_n435"
set_resistance 0.024 "mult_107_n434"
set_resistance 0.354 "mult_107_n432"
set_resistance 0.016 "mult_107_n431"
set_resistance 0.041 "mult_107_n430"
set_resistance 0.024 "mult_107_n429"
set_resistance 0.038 "mult_107_n428"
set_resistance 0.035 "mult_107_n427"
set_resistance 0.029 "mult_107_n426"
set_resistance 0.033 "mult_107_n425"
set_resistance 0.034 "mult_107_n424"
set_resistance 0.022 "mult_107_n423"
set_resistance 0.031 "mult_107_n422"
set_resistance 0.024 "mult_107_n421"
set_resistance 0.035 "mult_107_n420"
set_resistance 0.014 "mult_107_n419"
set_resistance 0.019 "mult_107_n418"
set_resistance 0.016 "mult_107_n417"
set_resistance 0.027 "mult_107_n416"
set_resistance 0.017 "mult_107_n415"
set_resistance 0.058 "mult_107_n414"
set_resistance 0.014 "mult_107_n413"
set_resistance 0.084 "mult_107_n412"
set_resistance 0.041 "mult_107_n411"
set_resistance 0.029 "mult_107_n227"
set_resistance 0.040 "mult_107_n226"
set_resistance 0.040 "mult_107_n225"
set_resistance 0.028 "mult_107_n224"
set_resistance 0.043 "mult_107_n223"
set_resistance 0.072 "mult_107_n222"
set_resistance 0.072 "mult_107_n221"
set_resistance 0.062 "mult_107_n220"
set_resistance 0.080 "mult_107_n219"
set_resistance 0.015 "mult_107_n216"
set_resistance 0.017 "mult_107_n215"
set_resistance 0.016 "mult_107_n214"
set_resistance 0.016 "mult_107_n213"
set_resistance 0.034 "mult_107_n212"
set_resistance 0.029 "mult_107_n211"
set_resistance 0.043 "mult_107_n210"
set_resistance 0.061 "mult_107_n209"
set_resistance 0.057 "mult_107_n208"
set_resistance 0.031 "mult_107_n207"
set_resistance 0.050 "mult_107_n205"
set_resistance 0.027 "mult_107_n204"
set_resistance 0.031 "mult_107_n203"
set_resistance 0.028 "mult_107_n202"
set_resistance 0.023 "mult_107_n201"
set_resistance 0.021 "mult_107_n200"
set_resistance 0.034 "mult_107_n199"
set_resistance 0.035 "mult_107_n198"
set_resistance 0.043 "mult_107_n196"
set_resistance 0.039 "mult_107_n195"
set_resistance 0.042 "mult_107_n193"
set_resistance 0.031 "mult_107_n192"
set_resistance 0.033 "mult_107_n191"
set_resistance 0.042 "mult_107_n190"
set_resistance 0.033 "mult_107_n189"
set_resistance 0.068 "mult_107_n188"
set_resistance 0.032 "mult_107_n187"
set_resistance 0.053 "mult_107_n186"
set_resistance 0.043 "mult_107_n185"
set_resistance 0.043 "mult_107_n184"
set_resistance 0.046 "mult_107_n183"
set_resistance 0.036 "mult_107_n181"
set_resistance 0.028 "mult_107_n180"
set_resistance 0.033 "mult_107_n179"
set_resistance 0.015 "mult_107_n178"
set_resistance 0.015 "mult_107_n176"
set_resistance 0.017 "mult_107_n175"
set_resistance 0.013 "mult_107_n174"
set_resistance 0.039 "mult_107_n173"
set_resistance 0.019 "mult_107_n172"
set_resistance 0.018 "mult_107_n171"
set_resistance 0.047 "mult_107_n169"
set_resistance 0.028 "mult_107_n168"
set_resistance 0.044 "mult_107_n167"
set_resistance 0.027 "mult_107_n166"
set_resistance 0.035 "mult_107_n165"
set_resistance 0.025 "mult_107_n164"
set_resistance 0.020 "mult_107_n163"
set_resistance 0.019 "mult_107_n162"
set_resistance 0.019 "mult_107_n161"
set_resistance 0.015 "mult_107_n160"
set_resistance 0.029 "mult_107_n159"
set_resistance 0.045 "mult_107_n155"
set_resistance 0.048 "mult_107_n154"
set_resistance 0.086 "mult_107_n153"
set_resistance 0.063 "mult_107_n152"
set_resistance 0.042 "mult_107_n134"
set_resistance 0.031 "mult_107_n133"
set_resistance 0.039 "mult_107_n132"
set_resistance 0.044 "mult_107_n131"
set_resistance 0.035 "mult_107_n130"
set_resistance 0.023 "mult_107_n129"
set_resistance 0.030 "mult_107_n128"
set_resistance 0.046 "mult_107_n127"
set_resistance 0.015 "mult_107_n126"
set_resistance 0.022 "mult_107_n125"
set_resistance 0.041 "mult_107_n124"
set_resistance 0.060 "mult_107_n123"
set_resistance 0.048 "mult_107_n122"
set_resistance 0.029 "mult_107_n121"
set_resistance 0.013 "mult_107_n120"
set_resistance 0.043 "mult_107_n119"
set_resistance 0.037 "mult_107_n118"
set_resistance 0.022 "mult_107_n117"
set_resistance 0.022 "mult_107_n116"
set_resistance 0.018 "mult_107_n115"
set_resistance 0.024 "mult_107_n114"
set_resistance 0.055 "mult_107_n113"
set_resistance 0.001 "mult_107_n112"
set_resistance 0.040 "mult_107_n111"
set_resistance 0.036 "mult_107_n110"
set_resistance 0.017 "mult_107_n109"
set_resistance 0.030 "mult_107_n108"
set_resistance 0.041 "mult_107_n107"
set_resistance 0.028 "mult_107_n106"
set_resistance 0.022 "mult_107_n105"
set_resistance 0.039 "mult_107_n104"
set_resistance 0.032 "mult_107_n103"
set_resistance 0.030 "mult_107_n102"
set_resistance 0.054 "mult_107_n101"
set_resistance 0.028 "mult_107_n100"
set_resistance 0.037 "mult_107_n99"
set_resistance 0.032 "mult_107_n98"
set_resistance 0.025 "mult_107_n97"
set_resistance 0.002 "mult_107_n96"
set_resistance 0.037 "mult_107_n95"
set_resistance 0.042 "mult_107_n94"
set_resistance 0.035 "mult_107_n93"
set_resistance 0.015 "mult_107_n92"
set_resistance 0.030 "mult_107_n91"
set_resistance 0.031 "mult_107_n90"
set_resistance 0.015 "mult_107_n89"
set_resistance 0.031 "mult_107_n88"
set_resistance 0.021 "mult_107_n87"
set_resistance 0.034 "mult_107_n86"
set_resistance 0.036 "mult_107_n85"
set_resistance 0.035 "mult_107_n84"
set_resistance 0.031 "mult_107_n83"
set_resistance 0.064 "mult_107_n82"
set_resistance 0.062 "mult_107_n81"
set_resistance 0.041 "mult_107_n80"
set_resistance 0.016 "mult_107_n79"
set_resistance 0.049 "mult_107_n78"
set_resistance 0.022 "mult_107_n77"
set_resistance 0.031 "mult_107_n76"
set_resistance 0.030 "mult_107_n75"
set_resistance 0.087 "mult_107_n73"
set_resistance 0.041 "mult_107_n72"
set_resistance 0.017 "mult_107_n71"
set_resistance 0.041 "mult_107_n70"
set_resistance 0.024 "mult_107_n69"
set_resistance 0.032 "mult_107_n68"
set_resistance 0.015 "mult_107_n67"
set_resistance 0.032 "mult_107_n66"
set_resistance 0.033 "mult_107_n65"
set_resistance 0.039 "mult_107_n64"
set_resistance 0.039 "mult_107_n63"
set_resistance 0.027 "mult_107_n62"
set_resistance 0.014 "mult_107_n61"
set_resistance 0.027 "mult_107_n60"
set_resistance 0.047 "mult_107_n59"
set_resistance 0.033 "mult_107_n58"
set_resistance 0.034 "mult_107_n57"
set_resistance 0.059 "mult_107_n55"
set_resistance 0.061 "mult_107_n54"
set_resistance 0.014 "mult_107_n53"
set_resistance 0.045 "mult_107_n52"
set_resistance 0.049 "mult_107_n51"
set_resistance 0.039 "mult_107_n50"
set_resistance 0.039 "mult_107_n49"
set_resistance 0.015 "mult_107_n48"
set_resistance 0.019 "mult_107_n47"
set_resistance 0.038 "mult_107_n46"
set_resistance 0.043 "mult_107_n45"
set_resistance 0.041 "mult_107_n44"
set_resistance 0.017 "mult_107_n43"
set_resistance 0.057 "mult_107_n41"
set_resistance 0.045 "mult_107_n40"
set_resistance 0.026 "mult_107_n39"
set_resistance 0.033 "mult_107_n38"
set_resistance 0.035 "mult_107_n37"
set_resistance 0.034 "mult_107_n36"
set_resistance 0.033 "mult_107_n35"
set_resistance 0.017 "mult_107_n34"
set_resistance 0.020 "mult_107_n33"
set_resistance 0.028 "mult_107_n31"
set_resistance 0.049 "mult_107_n30"
set_resistance 0.039 "mult_107_n29"
set_resistance 0.027 "mult_107_n28"
set_resistance 0.048 "mult_107_n27"
set_resistance 0.042 "mult_107_n25"
set_resistance 0.061 "mult_107_n15"
set_resistance 0.036 "mult_107_n14"
set_resistance 0.033 "mult_107_n13"
set_resistance 0.038 "mult_107_n12"
set_resistance 0.057 "mult_107_n11"
set_resistance 0.017 "mult_107_n10"
set_resistance 0.041 "mult_107_n9"
set_resistance 0.028 "mult_107_n8"
set_resistance 0.030 "mult_107_n7"
set_resistance 0.020 "mult_107_n6"
set_resistance 0.017 "mult_107_n5"
set_resistance 0.032 "mult_107_n4"
set_resistance 0.040 "mult_107_n3"
set_resistance 0.041 "mult_96_n544"
set_resistance 0.029 "mult_96_n543"
set_resistance 0.015 "mult_96_n542"
set_resistance 0.018 "mult_96_n541"
set_resistance 0.019 "mult_96_n540"
set_resistance 0.020 "mult_96_n539"
set_resistance 0.048 "mult_96_n538"
set_resistance 0.016 "mult_96_n537"
set_resistance 0.039 "mult_96_n536"
set_resistance 0.027 "mult_96_n535"
set_resistance 0.026 "mult_96_n534"
set_resistance 0.025 "mult_96_n533"
set_resistance 0.034 "mult_96_n532"
set_resistance 0.040 "mult_96_n531"
set_resistance 0.058 "mult_96_n530"
set_resistance 0.063 "mult_96_n529"
set_resistance 0.185 "mult_96_n528"
set_resistance 0.001 "mult_96_n527"
set_resistance 0.004 "mult_96_n526"
set_resistance 0.013 "mult_96_n525"
set_resistance 0.021 "mult_96_n524"
set_resistance 0.015 "mult_96_n523"
set_resistance 0.015 "mult_96_n522"
set_resistance 0.016 "mult_96_n521"
set_resistance 0.023 "mult_96_n520"
set_resistance 0.034 "mult_96_n519"
set_resistance 0.039 "mult_96_n518"
set_resistance 0.045 "mult_96_n517"
set_resistance 0.035 "mult_96_n516"
set_resistance 0.034 "mult_96_n515"
set_resistance 0.035 "mult_96_n514"
set_resistance 0.039 "mult_96_n513"
set_resistance 0.042 "mult_96_n512"
set_resistance 0.042 "mult_96_n511"
set_resistance 0.035 "mult_96_n510"
set_resistance 0.017 "mult_96_n509"
set_resistance 0.038 "mult_96_n508"
set_resistance 0.035 "mult_96_n507"
set_resistance 0.029 "mult_96_n506"
set_resistance 0.028 "mult_96_n505"
set_resistance 0.036 "mult_96_n504"
set_resistance 0.037 "mult_96_n503"
set_resistance 0.045 "mult_96_n502"
set_resistance 0.017 "mult_96_n501"
set_resistance 0.022 "mult_96_n500"
set_resistance 0.038 "mult_96_n499"
set_resistance 0.034 "mult_96_n498"
set_resistance 0.044 "mult_96_n497"
set_resistance 0.045 "mult_96_n496"
set_resistance 0.033 "mult_96_n495"
set_resistance 0.046 "mult_96_n494"
set_resistance 0.029 "mult_96_n493"
set_resistance 0.065 "mult_96_n492"
set_resistance 0.021 "mult_96_n491"
set_resistance 0.018 "mult_96_n490"
set_resistance 0.022 "mult_96_n489"
set_resistance 0.034 "mult_96_n488"
set_resistance 0.039 "mult_96_n487"
set_resistance 0.036 "mult_96_n486"
set_resistance 0.036 "mult_96_n485"
set_resistance 0.038 "mult_96_n484"
set_resistance 0.037 "mult_96_n483"
set_resistance 0.032 "mult_96_n482"
set_resistance 0.014 "mult_96_n481"
set_resistance 0.032 "mult_96_n480"
set_resistance 0.037 "mult_96_n479"
set_resistance 0.041 "mult_96_n478"
set_resistance 0.037 "mult_96_n477"
set_resistance 0.056 "mult_96_n476"
set_resistance 0.048 "mult_96_n475"
set_resistance 0.052 "mult_96_n474"
set_resistance 0.048 "mult_96_n473"
set_resistance 0.059 "mult_96_n472"
set_resistance 0.044 "mult_96_n471"
set_resistance 0.014 "mult_96_n470"
set_resistance 0.015 "mult_96_n469"
set_resistance 0.044 "mult_96_n468"
set_resistance 0.039 "mult_96_n467"
set_resistance 0.049 "mult_96_n466"
set_resistance 0.032 "mult_96_n465"
set_resistance 0.052 "mult_96_n464"
set_resistance 0.037 "mult_96_n463"
set_resistance 0.058 "mult_96_n462"
set_resistance 0.042 "mult_96_n461"
set_resistance 0.040 "mult_96_n460"
set_resistance 0.295 "mult_96_n459"
set_resistance 0.034 "mult_96_n458"
set_resistance 0.026 "mult_96_n457"
set_resistance 0.311 "mult_96_n456"
set_resistance 0.249 "mult_96_n455"
set_resistance 0.031 "mult_96_n454"
set_resistance 0.037 "mult_96_n453"
set_resistance 0.040 "mult_96_n452"
set_resistance 0.037 "mult_96_n451"
set_resistance 0.350 "mult_96_n450"
set_resistance 0.320 "mult_96_n449"
set_resistance 0.038 "mult_96_n448"
set_resistance 0.037 "mult_96_n447"
set_resistance 0.036 "mult_96_n446"
set_resistance 0.039 "mult_96_n445"
set_resistance 0.332 "mult_96_n444"
set_resistance 0.039 "mult_96_n443"
set_resistance 0.035 "mult_96_n442"
set_resistance 0.324 "mult_96_n441"
set_resistance 0.323 "mult_96_n440"
set_resistance 0.041 "mult_96_n439"
set_resistance 0.031 "mult_96_n438"
set_resistance 0.349 "mult_96_n437"
set_resistance 0.331 "mult_96_n436"
set_resistance 0.033 "mult_96_n435"
set_resistance 0.059 "mult_96_n434"
set_resistance 0.035 "mult_96_n433"
set_resistance 0.339 "mult_96_n431"
set_resistance 0.015 "mult_96_n430"
set_resistance 0.039 "mult_96_n429"
set_resistance 0.032 "mult_96_n428"
set_resistance 0.062 "mult_96_n427"
set_resistance 0.044 "mult_96_n426"
set_resistance 0.038 "mult_96_n425"
set_resistance 0.047 "mult_96_n424"
set_resistance 0.039 "mult_96_n423"
set_resistance 0.021 "mult_96_n422"
set_resistance 0.028 "mult_96_n421"
set_resistance 0.021 "mult_96_n420"
set_resistance 0.032 "mult_96_n419"
set_resistance 0.029 "mult_96_n418"
set_resistance 0.035 "mult_96_n417"
set_resistance 0.028 "mult_96_n416"
set_resistance 0.028 "mult_96_n415"
set_resistance 0.017 "mult_96_n414"
set_resistance 0.056 "mult_96_n413"
set_resistance 0.028 "mult_96_n412"
set_resistance 0.064 "mult_96_n411"
set_resistance 0.038 "mult_96_n410"
set_resistance 0.056 "mult_96_n227"
set_resistance 0.043 "mult_96_n226"
set_resistance 0.019 "mult_96_n225"
set_resistance 0.026 "mult_96_n224"
set_resistance 0.023 "mult_96_n223"
set_resistance 0.029 "mult_96_n222"
set_resistance 0.041 "mult_96_n221"
set_resistance 0.055 "mult_96_n220"
set_resistance 0.069 "mult_96_n219"
set_resistance 0.040 "mult_96_n216"
set_resistance 0.016 "mult_96_n215"
set_resistance 0.029 "mult_96_n214"
set_resistance 0.019 "mult_96_n213"
set_resistance 0.024 "mult_96_n212"
set_resistance 0.015 "mult_96_n211"
set_resistance 0.032 "mult_96_n210"
set_resistance 0.049 "mult_96_n209"
set_resistance 0.062 "mult_96_n208"
set_resistance 0.029 "mult_96_n207"
set_resistance 0.036 "mult_96_n205"
set_resistance 0.029 "mult_96_n204"
set_resistance 0.039 "mult_96_n203"
set_resistance 0.034 "mult_96_n202"
set_resistance 0.018 "mult_96_n201"
set_resistance 0.033 "mult_96_n200"
set_resistance 0.033 "mult_96_n199"
set_resistance 0.037 "mult_96_n198"
set_resistance 0.064 "mult_96_n196"
set_resistance 0.049 "mult_96_n195"
set_resistance 0.025 "mult_96_n193"
set_resistance 0.028 "mult_96_n192"
set_resistance 0.034 "mult_96_n191"
set_resistance 0.033 "mult_96_n190"
set_resistance 0.042 "mult_96_n189"
set_resistance 0.047 "mult_96_n188"
set_resistance 0.016 "mult_96_n187"
set_resistance 0.035 "mult_96_n186"
set_resistance 0.034 "mult_96_n185"
set_resistance 0.025 "mult_96_n184"
set_resistance 0.033 "mult_96_n183"
set_resistance 0.014 "mult_96_n181"
set_resistance 0.036 "mult_96_n180"
set_resistance 0.029 "mult_96_n179"
set_resistance 0.016 "mult_96_n178"
set_resistance 0.051 "mult_96_n176"
set_resistance 0.013 "mult_96_n175"
set_resistance 0.017 "mult_96_n174"
set_resistance 0.050 "mult_96_n173"
set_resistance 0.020 "mult_96_n172"
set_resistance 0.019 "mult_96_n171"
set_resistance 0.027 "mult_96_n169"
set_resistance 0.013 "mult_96_n168"
set_resistance 0.017 "mult_96_n167"
set_resistance 0.016 "mult_96_n166"
set_resistance 0.024 "mult_96_n165"
set_resistance 0.034 "mult_96_n164"
set_resistance 0.036 "mult_96_n163"
set_resistance 0.043 "mult_96_n162"
set_resistance 0.028 "mult_96_n161"
set_resistance 0.017 "mult_96_n160"
set_resistance 0.040 "mult_96_n159"
set_resistance 0.014 "mult_96_n155"
set_resistance 0.015 "mult_96_n154"
set_resistance 0.015 "mult_96_n153"
set_resistance 0.016 "mult_96_n152"
set_resistance 0.042 "mult_96_n134"
set_resistance 0.030 "mult_96_n133"
set_resistance 0.054 "mult_96_n132"
set_resistance 0.039 "mult_96_n131"
set_resistance 0.022 "mult_96_n130"
set_resistance 0.031 "mult_96_n129"
set_resistance 0.018 "mult_96_n128"
set_resistance 0.039 "mult_96_n127"
set_resistance 0.026 "mult_96_n126"
set_resistance 0.045 "mult_96_n125"
set_resistance 0.041 "mult_96_n124"
set_resistance 0.075 "mult_96_n123"
set_resistance 0.064 "mult_96_n122"
set_resistance 0.015 "mult_96_n121"
set_resistance 0.030 "mult_96_n120"
set_resistance 0.020 "mult_96_n119"
set_resistance 0.025 "mult_96_n118"
set_resistance 0.016 "mult_96_n117"
set_resistance 0.033 "mult_96_n116"
set_resistance 0.016 "mult_96_n115"
set_resistance 0.048 "mult_96_n114"
set_resistance 0.064 "mult_96_n113"
set_resistance 0.019 "mult_96_n112"
set_resistance 0.046 "mult_96_n111"
set_resistance 0.044 "mult_96_n110"
set_resistance 0.030 "mult_96_n109"
set_resistance 0.033 "mult_96_n108"
set_resistance 0.043 "mult_96_n107"
set_resistance 0.014 "mult_96_n106"
set_resistance 0.046 "mult_96_n105"
set_resistance 0.022 "mult_96_n104"
set_resistance 0.037 "mult_96_n103"
set_resistance 0.040 "mult_96_n102"
set_resistance 0.021 "mult_96_n101"
set_resistance 0.052 "mult_96_n100"
set_resistance 0.041 "mult_96_n99"
set_resistance 0.036 "mult_96_n98"
set_resistance 0.018 "mult_96_n97"
set_resistance 0.016 "mult_96_n96"
set_resistance 0.018 "mult_96_n95"
set_resistance 0.019 "mult_96_n94"
set_resistance 0.034 "mult_96_n93"
set_resistance 0.036 "mult_96_n92"
set_resistance 0.016 "mult_96_n91"
set_resistance 0.039 "mult_96_n90"
set_resistance 0.024 "mult_96_n89"
set_resistance 0.031 "mult_96_n88"
set_resistance 0.029 "mult_96_n87"
set_resistance 0.016 "mult_96_n86"
set_resistance 0.046 "mult_96_n85"
set_resistance 0.033 "mult_96_n84"
set_resistance 0.033 "mult_96_n83"
set_resistance 0.049 "mult_96_n82"
set_resistance 0.084 "mult_96_n81"
set_resistance 0.019 "mult_96_n80"
set_resistance 0.013 "mult_96_n79"
set_resistance 0.028 "mult_96_n78"
set_resistance 0.031 "mult_96_n77"
set_resistance 0.015 "mult_96_n76"
set_resistance 0.042 "mult_96_n75"
set_resistance 0.058 "mult_96_n73"
set_resistance 0.039 "mult_96_n72"
set_resistance 0.026 "mult_96_n71"
set_resistance 0.051 "mult_96_n70"
set_resistance 0.031 "mult_96_n69"
set_resistance 0.016 "mult_96_n68"
set_resistance 0.040 "mult_96_n67"
set_resistance 0.040 "mult_96_n66"
set_resistance 0.032 "mult_96_n65"
set_resistance 0.034 "mult_96_n64"
set_resistance 0.017 "mult_96_n63"
set_resistance 0.020 "mult_96_n62"
set_resistance 0.036 "mult_96_n61"
set_resistance 0.033 "mult_96_n60"
set_resistance 0.041 "mult_96_n59"
set_resistance 0.013 "mult_96_n58"
set_resistance 0.023 "mult_96_n57"
set_resistance 0.069 "mult_96_n55"
set_resistance 0.028 "mult_96_n54"
set_resistance 0.016 "mult_96_n53"
set_resistance 0.014 "mult_96_n52"
set_resistance 0.023 "mult_96_n51"
set_resistance 0.034 "mult_96_n50"
set_resistance 0.049 "mult_96_n49"
set_resistance 0.028 "mult_96_n48"
set_resistance 0.013 "mult_96_n47"
set_resistance 0.014 "mult_96_n46"
set_resistance 0.049 "mult_96_n45"
set_resistance 0.047 "mult_96_n44"
set_resistance 0.046 "mult_96_n43"
set_resistance 0.034 "mult_96_n41"
set_resistance 0.019 "mult_96_n40"
set_resistance 0.047 "mult_96_n39"
set_resistance 0.040 "mult_96_n38"
set_resistance 0.026 "mult_96_n37"
set_resistance 0.039 "mult_96_n36"
set_resistance 0.051 "mult_96_n35"
set_resistance 0.028 "mult_96_n34"
set_resistance 0.035 "mult_96_n33"
set_resistance 0.064 "mult_96_n31"
set_resistance 0.036 "mult_96_n30"
set_resistance 0.030 "mult_96_n29"
set_resistance 0.014 "mult_96_n28"
set_resistance 0.034 "mult_96_n27"
set_resistance 0.054 "mult_96_n25"
set_resistance 0.052 "mult_96_n15"
set_resistance 0.054 "mult_96_n14"
set_resistance 0.043 "mult_96_n13"
set_resistance 0.035 "mult_96_n12"
set_resistance 0.033 "mult_96_n11"
set_resistance 0.035 "mult_96_n10"
set_resistance 0.038 "mult_96_n9"
set_resistance 0.029 "mult_96_n8"
set_resistance 0.013 "mult_96_n7"
set_resistance 0.033 "mult_96_n6"
set_resistance 0.018 "mult_96_n5"
set_resistance 0.032 "mult_96_n4"
set_resistance 0.020 "mult_96_n3"
set_resistance 0.042 "mult_85_n544"
set_resistance 0.041 "mult_85_n543"
set_resistance 0.016 "mult_85_n542"
set_resistance 0.021 "mult_85_n541"
set_resistance 0.012 "mult_85_n540"
set_resistance 0.004 "mult_85_n539"
set_resistance 0.044 "mult_85_n538"
set_resistance 0.015 "mult_85_n537"
set_resistance 0.036 "mult_85_n536"
set_resistance 0.008 "mult_85_n535"
set_resistance 0.016 "mult_85_n534"
set_resistance 0.017 "mult_85_n533"
set_resistance 0.019 "mult_85_n532"
set_resistance 0.073 "mult_85_n531"
set_resistance 0.062 "mult_85_n530"
set_resistance 0.052 "mult_85_n529"
set_resistance 0.015 "mult_85_n527"
set_resistance 0.013 "mult_85_n526"
set_resistance 0.018 "mult_85_n525"
set_resistance 0.014 "mult_85_n524"
set_resistance 0.028 "mult_85_n523"
set_resistance 0.015 "mult_85_n522"
set_resistance 0.020 "mult_85_n521"
set_resistance 0.015 "mult_85_n520"
set_resistance 0.036 "mult_85_n519"
set_resistance 0.036 "mult_85_n518"
set_resistance 0.037 "mult_85_n517"
set_resistance 0.043 "mult_85_n516"
set_resistance 0.031 "mult_85_n515"
set_resistance 0.052 "mult_85_n514"
set_resistance 0.035 "mult_85_n513"
set_resistance 0.039 "mult_85_n512"
set_resistance 0.032 "mult_85_n511"
set_resistance 0.016 "mult_85_n510"
set_resistance 0.016 "mult_85_n509"
set_resistance 0.037 "mult_85_n508"
set_resistance 0.029 "mult_85_n507"
set_resistance 0.043 "mult_85_n506"
set_resistance 0.054 "mult_85_n505"
set_resistance 0.038 "mult_85_n504"
set_resistance 0.048 "mult_85_n503"
set_resistance 0.036 "mult_85_n502"
set_resistance 0.013 "mult_85_n501"
set_resistance 0.028 "mult_85_n500"
set_resistance 0.035 "mult_85_n499"
set_resistance 0.033 "mult_85_n498"
set_resistance 0.046 "mult_85_n497"
set_resistance 0.031 "mult_85_n496"
set_resistance 0.035 "mult_85_n495"
set_resistance 0.033 "mult_85_n494"
set_resistance 0.069 "mult_85_n493"
set_resistance 0.047 "mult_85_n492"
set_resistance 0.025 "mult_85_n491"
set_resistance 0.014 "mult_85_n490"
set_resistance 0.020 "mult_85_n489"
set_resistance 0.032 "mult_85_n488"
set_resistance 0.030 "mult_85_n487"
set_resistance 0.035 "mult_85_n486"
set_resistance 0.036 "mult_85_n485"
set_resistance 0.040 "mult_85_n484"
set_resistance 0.061 "mult_85_n483"
set_resistance 0.023 "mult_85_n482"
set_resistance 0.023 "mult_85_n481"
set_resistance 0.046 "mult_85_n480"
set_resistance 0.047 "mult_85_n479"
set_resistance 0.040 "mult_85_n478"
set_resistance 0.031 "mult_85_n477"
set_resistance 0.035 "mult_85_n476"
set_resistance 0.035 "mult_85_n475"
set_resistance 0.031 "mult_85_n474"
set_resistance 0.041 "mult_85_n473"
set_resistance 0.029 "mult_85_n472"
set_resistance 0.028 "mult_85_n471"
set_resistance 0.017 "mult_85_n470"
set_resistance 0.030 "mult_85_n469"
set_resistance 0.045 "mult_85_n468"
set_resistance 0.052 "mult_85_n467"
set_resistance 0.048 "mult_85_n466"
set_resistance 0.039 "mult_85_n465"
set_resistance 0.039 "mult_85_n464"
set_resistance 0.048 "mult_85_n463"
set_resistance 0.044 "mult_85_n462"
set_resistance 0.035 "mult_85_n461"
set_resistance 0.036 "mult_85_n460"
set_resistance 0.249 "mult_85_n459"
set_resistance 0.028 "mult_85_n458"
set_resistance 0.032 "mult_85_n457"
set_resistance 0.367 "mult_85_n456"
set_resistance 0.336 "mult_85_n455"
set_resistance 0.033 "mult_85_n454"
set_resistance 0.026 "mult_85_n453"
set_resistance 0.049 "mult_85_n452"
set_resistance 0.035 "mult_85_n451"
set_resistance 0.364 "mult_85_n450"
set_resistance 0.310 "mult_85_n449"
set_resistance 0.041 "mult_85_n448"
set_resistance 0.031 "mult_85_n447"
set_resistance 0.035 "mult_85_n446"
set_resistance 0.042 "mult_85_n445"
set_resistance 0.267 "mult_85_n444"
set_resistance 0.041 "mult_85_n443"
set_resistance 0.045 "mult_85_n442"
set_resistance 0.380 "mult_85_n441"
set_resistance 0.371 "mult_85_n440"
set_resistance 0.045 "mult_85_n439"
set_resistance 0.027 "mult_85_n438"
set_resistance 0.361 "mult_85_n437"
set_resistance 0.315 "mult_85_n436"
set_resistance 0.049 "mult_85_n435"
set_resistance 0.045 "mult_85_n434"
set_resistance 0.041 "mult_85_n433"
set_resistance 0.247 "mult_85_n431"
set_resistance 0.007 "mult_85_n430"
set_resistance 0.033 "mult_85_n429"
set_resistance 0.039 "mult_85_n428"
set_resistance 0.031 "mult_85_n427"
set_resistance 0.023 "mult_85_n426"
set_resistance 0.034 "mult_85_n425"
set_resistance 0.021 "mult_85_n424"
set_resistance 0.036 "mult_85_n423"
set_resistance 0.021 "mult_85_n422"
set_resistance 0.029 "mult_85_n421"
set_resistance 0.016 "mult_85_n420"
set_resistance 0.027 "mult_85_n419"
set_resistance 0.013 "mult_85_n418"
set_resistance 0.036 "mult_85_n417"
set_resistance 0.015 "mult_85_n416"
set_resistance 0.034 "mult_85_n415"
set_resistance 0.026 "mult_85_n414"
set_resistance 0.039 "mult_85_n413"
set_resistance 0.032 "mult_85_n412"
set_resistance 0.051 "mult_85_n411"
set_resistance 0.048 "mult_85_n410"
set_resistance 0.045 "mult_85_n227"
set_resistance 0.053 "mult_85_n226"
set_resistance 0.052 "mult_85_n225"
set_resistance 0.058 "mult_85_n224"
set_resistance 0.050 "mult_85_n223"
set_resistance 0.043 "mult_85_n222"
set_resistance 0.046 "mult_85_n221"
set_resistance 0.038 "mult_85_n220"
set_resistance 0.057 "mult_85_n219"
set_resistance 0.037 "mult_85_n216"
set_resistance 0.033 "mult_85_n215"
set_resistance 0.035 "mult_85_n214"
set_resistance 0.017 "mult_85_n213"
set_resistance 0.023 "mult_85_n212"
set_resistance 0.063 "mult_85_n211"
set_resistance 0.040 "mult_85_n210"
set_resistance 0.043 "mult_85_n209"
set_resistance 0.043 "mult_85_n208"
set_resistance 0.027 "mult_85_n207"
set_resistance 0.034 "mult_85_n205"
set_resistance 0.031 "mult_85_n204"
set_resistance 0.034 "mult_85_n203"
set_resistance 0.019 "mult_85_n202"
set_resistance 0.023 "mult_85_n201"
set_resistance 0.041 "mult_85_n200"
set_resistance 0.053 "mult_85_n199"
set_resistance 0.022 "mult_85_n198"
set_resistance 0.035 "mult_85_n196"
set_resistance 0.042 "mult_85_n195"
set_resistance 0.014 "mult_85_n193"
set_resistance 0.035 "mult_85_n192"
set_resistance 0.017 "mult_85_n191"
set_resistance 0.015 "mult_85_n190"
set_resistance 0.027 "mult_85_n189"
set_resistance 0.030 "mult_85_n188"
set_resistance 0.032 "mult_85_n187"
set_resistance 0.017 "mult_85_n186"
set_resistance 0.016 "mult_85_n185"
set_resistance 0.021 "mult_85_n184"
set_resistance 0.036 "mult_85_n183"
set_resistance 0.042 "mult_85_n181"
set_resistance 0.015 "mult_85_n180"
set_resistance 0.041 "mult_85_n179"
set_resistance 0.017 "mult_85_n178"
set_resistance 0.016 "mult_85_n176"
set_resistance 0.027 "mult_85_n175"
set_resistance 0.018 "mult_85_n174"
set_resistance 0.028 "mult_85_n173"
set_resistance 0.035 "mult_85_n172"
set_resistance 0.033 "mult_85_n171"
set_resistance 0.018 "mult_85_n169"
set_resistance 0.029 "mult_85_n168"
set_resistance 0.038 "mult_85_n167"
set_resistance 0.022 "mult_85_n166"
set_resistance 0.029 "mult_85_n165"
set_resistance 0.038 "mult_85_n164"
set_resistance 0.035 "mult_85_n163"
set_resistance 0.019 "mult_85_n162"
set_resistance 0.030 "mult_85_n161"
set_resistance 0.045 "mult_85_n160"
set_resistance 0.013 "mult_85_n159"
set_resistance 0.036 "mult_85_n155"
set_resistance 0.016 "mult_85_n154"
set_resistance 0.027 "mult_85_n153"
set_resistance 0.027 "mult_85_n152"
set_resistance 0.024 "mult_85_n134"
set_resistance 0.025 "mult_85_n133"
set_resistance 0.025 "mult_85_n132"
set_resistance 0.045 "mult_85_n131"
set_resistance 0.024 "mult_85_n130"
set_resistance 0.029 "mult_85_n129"
set_resistance 0.044 "mult_85_n128"
set_resistance 0.035 "mult_85_n127"
set_resistance 0.038 "mult_85_n126"
set_resistance 0.038 "mult_85_n125"
set_resistance 0.016 "mult_85_n124"
set_resistance 0.033 "mult_85_n123"
set_resistance 0.024 "mult_85_n122"
set_resistance 0.029 "mult_85_n121"
set_resistance 0.017 "mult_85_n120"
set_resistance 0.042 "mult_85_n119"
set_resistance 0.048 "mult_85_n118"
set_resistance 0.022 "mult_85_n117"
set_resistance 0.030 "mult_85_n116"
set_resistance 0.018 "mult_85_n115"
set_resistance 0.023 "mult_85_n114"
set_resistance 0.033 "mult_85_n113"
set_resistance 0.016 "mult_85_n112"
set_resistance 0.022 "mult_85_n111"
set_resistance 0.047 "mult_85_n110"
set_resistance 0.019 "mult_85_n109"
set_resistance 0.038 "mult_85_n108"
set_resistance 0.043 "mult_85_n107"
set_resistance 0.036 "mult_85_n106"
set_resistance 0.014 "mult_85_n105"
set_resistance 0.039 "mult_85_n104"
set_resistance 0.020 "mult_85_n103"
set_resistance 0.032 "mult_85_n102"
set_resistance 0.021 "mult_85_n101"
set_resistance 0.030 "mult_85_n100"
set_resistance 0.019 "mult_85_n99"
set_resistance 0.031 "mult_85_n98"
set_resistance 0.016 "mult_85_n97"
set_resistance 0.002 "mult_85_n96"
set_resistance 0.023 "mult_85_n95"
set_resistance 0.027 "mult_85_n94"
set_resistance 0.028 "mult_85_n93"
set_resistance 0.018 "mult_85_n92"
set_resistance 0.021 "mult_85_n91"
set_resistance 0.032 "mult_85_n90"
set_resistance 0.015 "mult_85_n89"
set_resistance 0.035 "mult_85_n88"
set_resistance 0.032 "mult_85_n87"
set_resistance 0.019 "mult_85_n86"
set_resistance 0.033 "mult_85_n85"
set_resistance 0.026 "mult_85_n84"
set_resistance 0.030 "mult_85_n83"
set_resistance 0.033 "mult_85_n82"
set_resistance 0.041 "mult_85_n81"
set_resistance 0.029 "mult_85_n80"
set_resistance 0.016 "mult_85_n79"
set_resistance 0.038 "mult_85_n78"
set_resistance 0.012 "mult_85_n77"
set_resistance 0.028 "mult_85_n76"
set_resistance 0.017 "mult_85_n75"
set_resistance 0.084 "mult_85_n73"
set_resistance 0.030 "mult_85_n72"
set_resistance 0.023 "mult_85_n71"
set_resistance 0.032 "mult_85_n70"
set_resistance 0.035 "mult_85_n69"
set_resistance 0.014 "mult_85_n68"
set_resistance 0.028 "mult_85_n67"
set_resistance 0.024 "mult_85_n66"
set_resistance 0.053 "mult_85_n65"
set_resistance 0.021 "mult_85_n64"
set_resistance 0.032 "mult_85_n63"
set_resistance 0.020 "mult_85_n62"
set_resistance 0.046 "mult_85_n61"
set_resistance 0.024 "mult_85_n60"
set_resistance 0.033 "mult_85_n59"
set_resistance 0.029 "mult_85_n58"
set_resistance 0.034 "mult_85_n57"
set_resistance 0.077 "mult_85_n55"
set_resistance 0.028 "mult_85_n54"
set_resistance 0.013 "mult_85_n53"
set_resistance 0.029 "mult_85_n52"
set_resistance 0.042 "mult_85_n51"
set_resistance 0.013 "mult_85_n50"
set_resistance 0.018 "mult_85_n49"
set_resistance 0.026 "mult_85_n48"
set_resistance 0.016 "mult_85_n47"
set_resistance 0.022 "mult_85_n46"
set_resistance 0.036 "mult_85_n45"
set_resistance 0.013 "mult_85_n44"
set_resistance 0.016 "mult_85_n43"
set_resistance 0.064 "mult_85_n41"
set_resistance 0.040 "mult_85_n40"
set_resistance 0.036 "mult_85_n39"
set_resistance 0.042 "mult_85_n38"
set_resistance 0.047 "mult_85_n37"
set_resistance 0.034 "mult_85_n36"
set_resistance 0.068 "mult_85_n35"
set_resistance 0.028 "mult_85_n34"
set_resistance 0.032 "mult_85_n33"
set_resistance 0.077 "mult_85_n31"
set_resistance 0.038 "mult_85_n30"
set_resistance 0.031 "mult_85_n29"
set_resistance 0.028 "mult_85_n28"
set_resistance 0.041 "mult_85_n27"
set_resistance 0.049 "mult_85_n25"
set_resistance 0.047 "mult_85_n15"
set_resistance 0.028 "mult_85_n14"
set_resistance 0.036 "mult_85_n13"
set_resistance 0.024 "mult_85_n12"
set_resistance 0.045 "mult_85_n11"
set_resistance 0.036 "mult_85_n10"
set_resistance 0.034 "mult_85_n9"
set_resistance 0.044 "mult_85_n8"
set_resistance 0.017 "mult_85_n7"
set_resistance 0.037 "mult_85_n6"
set_resistance 0.030 "mult_85_n5"
set_resistance 0.035 "mult_85_n4"
set_resistance 0.015 "mult_85_n3"
set_resistance 0.022 "mult_106_n545"
set_resistance 0.057 "mult_106_n544"
set_resistance 0.014 "mult_106_n543"
set_resistance 0.017 "mult_106_n542"
set_resistance 0.033 "mult_106_n541"
set_resistance 0.027 "mult_106_n540"
set_resistance 0.067 "mult_106_n539"
set_resistance 0.016 "mult_106_n538"
set_resistance 0.051 "mult_106_n537"
set_resistance 0.007 "mult_106_n536"
set_resistance 0.022 "mult_106_n535"
set_resistance 0.007 "mult_106_n534"
set_resistance 0.024 "mult_106_n533"
set_resistance 0.059 "mult_106_n532"
set_resistance 0.048 "mult_106_n531"
set_resistance 0.054 "mult_106_n530"
set_resistance 0.008 "mult_106_n528"
set_resistance 0.006 "mult_106_n527"
set_resistance 0.017 "mult_106_n526"
set_resistance 0.006 "mult_106_n525"
set_resistance 0.025 "mult_106_n524"
set_resistance 0.024 "mult_106_n523"
set_resistance 0.015 "mult_106_n522"
set_resistance 0.029 "mult_106_n521"
set_resistance 0.036 "mult_106_n520"
set_resistance 0.036 "mult_106_n519"
set_resistance 0.032 "mult_106_n518"
set_resistance 0.037 "mult_106_n517"
set_resistance 0.040 "mult_106_n516"
set_resistance 0.041 "mult_106_n515"
set_resistance 0.036 "mult_106_n514"
set_resistance 0.028 "mult_106_n513"
set_resistance 0.026 "mult_106_n512"
set_resistance 0.028 "mult_106_n511"
set_resistance 0.022 "mult_106_n510"
set_resistance 0.027 "mult_106_n509"
set_resistance 0.029 "mult_106_n508"
set_resistance 0.031 "mult_106_n507"
set_resistance 0.047 "mult_106_n506"
set_resistance 0.049 "mult_106_n505"
set_resistance 0.052 "mult_106_n504"
set_resistance 0.029 "mult_106_n503"
set_resistance 0.032 "mult_106_n502"
set_resistance 0.028 "mult_106_n501"
set_resistance 0.030 "mult_106_n500"
set_resistance 0.049 "mult_106_n499"
set_resistance 0.028 "mult_106_n498"
set_resistance 0.039 "mult_106_n497"
set_resistance 0.037 "mult_106_n496"
set_resistance 0.032 "mult_106_n495"
set_resistance 0.052 "mult_106_n494"
set_resistance 0.030 "mult_106_n493"
set_resistance 0.015 "mult_106_n492"
set_resistance 0.013 "mult_106_n491"
set_resistance 0.017 "mult_106_n490"
set_resistance 0.046 "mult_106_n489"
set_resistance 0.040 "mult_106_n488"
set_resistance 0.046 "mult_106_n487"
set_resistance 0.040 "mult_106_n486"
set_resistance 0.041 "mult_106_n485"
set_resistance 0.031 "mult_106_n484"
set_resistance 0.035 "mult_106_n483"
set_resistance 0.016 "mult_106_n482"
set_resistance 0.020 "mult_106_n481"
set_resistance 0.058 "mult_106_n480"
set_resistance 0.037 "mult_106_n479"
set_resistance 0.038 "mult_106_n478"
set_resistance 0.043 "mult_106_n477"
set_resistance 0.022 "mult_106_n476"
set_resistance 0.034 "mult_106_n475"
set_resistance 0.046 "mult_106_n474"
set_resistance 0.030 "mult_106_n473"
set_resistance 0.042 "mult_106_n472"
set_resistance 0.022 "mult_106_n471"
set_resistance 0.018 "mult_106_n470"
set_resistance 0.066 "mult_106_n469"
set_resistance 0.039 "mult_106_n468"
set_resistance 0.027 "mult_106_n467"
set_resistance 0.025 "mult_106_n466"
set_resistance 0.041 "mult_106_n465"
set_resistance 0.032 "mult_106_n464"
set_resistance 0.025 "mult_106_n463"
set_resistance 0.050 "mult_106_n462"
set_resistance 0.050 "mult_106_n461"
set_resistance 0.204 "mult_106_n460"
set_resistance 0.053 "mult_106_n459"
set_resistance 0.030 "mult_106_n458"
set_resistance 0.318 "mult_106_n457"
set_resistance 0.277 "mult_106_n456"
set_resistance 0.038 "mult_106_n455"
set_resistance 0.022 "mult_106_n454"
set_resistance 0.036 "mult_106_n453"
set_resistance 0.026 "mult_106_n452"
set_resistance 0.405 "mult_106_n451"
set_resistance 0.357 "mult_106_n450"
set_resistance 0.038 "mult_106_n449"
set_resistance 0.026 "mult_106_n448"
set_resistance 0.036 "mult_106_n447"
set_resistance 0.038 "mult_106_n446"
set_resistance 0.293 "mult_106_n445"
set_resistance 0.037 "mult_106_n444"
set_resistance 0.046 "mult_106_n443"
set_resistance 0.345 "mult_106_n442"
set_resistance 0.329 "mult_106_n441"
set_resistance 0.041 "mult_106_n440"
set_resistance 0.047 "mult_106_n439"
set_resistance 0.411 "mult_106_n438"
set_resistance 0.366 "mult_106_n437"
set_resistance 0.051 "mult_106_n436"
set_resistance 0.049 "mult_106_n435"
set_resistance 0.040 "mult_106_n434"
set_resistance 0.289 "mult_106_n432"
set_resistance 0.016 "mult_106_n431"
set_resistance 0.031 "mult_106_n430"
set_resistance 0.043 "mult_106_n429"
set_resistance 0.032 "mult_106_n428"
set_resistance 0.036 "mult_106_n427"
set_resistance 0.024 "mult_106_n426"
set_resistance 0.024 "mult_106_n425"
set_resistance 0.023 "mult_106_n424"
set_resistance 0.021 "mult_106_n423"
set_resistance 0.035 "mult_106_n422"
set_resistance 0.017 "mult_106_n421"
set_resistance 0.025 "mult_106_n420"
set_resistance 0.022 "mult_106_n419"
set_resistance 0.029 "mult_106_n418"
set_resistance 0.018 "mult_106_n417"
set_resistance 0.047 "mult_106_n416"
set_resistance 0.017 "mult_106_n415"
set_resistance 0.063 "mult_106_n414"
set_resistance 0.017 "mult_106_n413"
set_resistance 0.028 "mult_106_n412"
set_resistance 0.033 "mult_106_n411"
set_resistance 0.019 "mult_106_n227"
set_resistance 0.036 "mult_106_n226"
set_resistance 0.048 "mult_106_n225"
set_resistance 0.051 "mult_106_n224"
set_resistance 0.055 "mult_106_n223"
set_resistance 0.072 "mult_106_n222"
set_resistance 0.071 "mult_106_n221"
set_resistance 0.062 "mult_106_n220"
set_resistance 0.068 "mult_106_n219"
set_resistance 0.019 "mult_106_n216"
set_resistance 0.017 "mult_106_n215"
set_resistance 0.016 "mult_106_n214"
set_resistance 0.018 "mult_106_n213"
set_resistance 0.045 "mult_106_n212"
set_resistance 0.053 "mult_106_n211"
set_resistance 0.052 "mult_106_n210"
set_resistance 0.075 "mult_106_n209"
set_resistance 0.039 "mult_106_n208"
set_resistance 0.056 "mult_106_n207"
set_resistance 0.020 "mult_106_n205"
set_resistance 0.015 "mult_106_n204"
set_resistance 0.020 "mult_106_n203"
set_resistance 0.015 "mult_106_n202"
set_resistance 0.026 "mult_106_n201"
set_resistance 0.032 "mult_106_n200"
set_resistance 0.016 "mult_106_n199"
set_resistance 0.026 "mult_106_n198"
set_resistance 0.038 "mult_106_n196"
set_resistance 0.016 "mult_106_n195"
set_resistance 0.017 "mult_106_n193"
set_resistance 0.031 "mult_106_n192"
set_resistance 0.041 "mult_106_n191"
set_resistance 0.043 "mult_106_n190"
set_resistance 0.039 "mult_106_n189"
set_resistance 0.037 "mult_106_n188"
set_resistance 0.017 "mult_106_n187"
set_resistance 0.027 "mult_106_n186"
set_resistance 0.016 "mult_106_n185"
set_resistance 0.022 "mult_106_n184"
set_resistance 0.031 "mult_106_n183"
set_resistance 0.040 "mult_106_n181"
set_resistance 0.043 "mult_106_n180"
set_resistance 0.048 "mult_106_n179"
set_resistance 0.028 "mult_106_n178"
set_resistance 0.017 "mult_106_n176"
set_resistance 0.016 "mult_106_n175"
set_resistance 0.028 "mult_106_n174"
set_resistance 0.023 "mult_106_n173"
set_resistance 0.023 "mult_106_n172"
set_resistance 0.019 "mult_106_n171"
set_resistance 0.091 "mult_106_n169"
set_resistance 0.027 "mult_106_n168"
set_resistance 0.048 "mult_106_n167"
set_resistance 0.026 "mult_106_n166"
set_resistance 0.047 "mult_106_n165"
set_resistance 0.050 "mult_106_n164"
set_resistance 0.021 "mult_106_n163"
set_resistance 0.015 "mult_106_n162"
set_resistance 0.028 "mult_106_n161"
set_resistance 0.035 "mult_106_n160"
set_resistance 0.018 "mult_106_n159"
set_resistance 0.055 "mult_106_n155"
set_resistance 0.067 "mult_106_n154"
set_resistance 0.128 "mult_106_n153"
set_resistance 0.091 "mult_106_n152"
set_resistance 0.039 "mult_106_n134"
set_resistance 0.026 "mult_106_n133"
set_resistance 0.026 "mult_106_n132"
set_resistance 0.029 "mult_106_n131"
set_resistance 0.020 "mult_106_n130"
set_resistance 0.017 "mult_106_n129"
set_resistance 0.047 "mult_106_n128"
set_resistance 0.041 "mult_106_n127"
set_resistance 0.028 "mult_106_n126"
set_resistance 0.046 "mult_106_n125"
set_resistance 0.035 "mult_106_n124"
set_resistance 0.041 "mult_106_n123"
set_resistance 0.042 "mult_106_n122"
set_resistance 0.016 "mult_106_n121"
set_resistance 0.032 "mult_106_n120"
set_resistance 0.023 "mult_106_n119"
set_resistance 0.040 "mult_106_n118"
set_resistance 0.031 "mult_106_n117"
set_resistance 0.039 "mult_106_n116"
set_resistance 0.018 "mult_106_n115"
set_resistance 0.017 "mult_106_n114"
set_resistance 0.051 "mult_106_n113"
set_resistance 0.015 "mult_106_n112"
set_resistance 0.047 "mult_106_n111"
set_resistance 0.033 "mult_106_n110"
set_resistance 0.038 "mult_106_n109"
set_resistance 0.031 "mult_106_n108"
set_resistance 0.045 "mult_106_n107"
set_resistance 0.032 "mult_106_n106"
set_resistance 0.035 "mult_106_n105"
set_resistance 0.039 "mult_106_n104"
set_resistance 0.035 "mult_106_n103"
set_resistance 0.013 "mult_106_n102"
set_resistance 0.034 "mult_106_n101"
set_resistance 0.030 "mult_106_n100"
set_resistance 0.030 "mult_106_n99"
set_resistance 0.013 "mult_106_n98"
set_resistance 0.038 "mult_106_n97"
set_resistance 0.001 "mult_106_n96"
set_resistance 0.026 "mult_106_n95"
set_resistance 0.048 "mult_106_n94"
set_resistance 0.030 "mult_106_n93"
set_resistance 0.013 "mult_106_n92"
set_resistance 0.026 "mult_106_n91"
set_resistance 0.043 "mult_106_n90"
set_resistance 0.023 "mult_106_n89"
set_resistance 0.022 "mult_106_n88"
set_resistance 0.037 "mult_106_n87"
set_resistance 0.013 "mult_106_n86"
set_resistance 0.034 "mult_106_n85"
set_resistance 0.018 "mult_106_n84"
set_resistance 0.038 "mult_106_n83"
set_resistance 0.030 "mult_106_n82"
set_resistance 0.052 "mult_106_n81"
set_resistance 0.031 "mult_106_n80"
set_resistance 0.029 "mult_106_n79"
set_resistance 0.040 "mult_106_n78"
set_resistance 0.028 "mult_106_n77"
set_resistance 0.026 "mult_106_n76"
set_resistance 0.021 "mult_106_n75"
set_resistance 0.063 "mult_106_n73"
set_resistance 0.021 "mult_106_n72"
set_resistance 0.031 "mult_106_n71"
set_resistance 0.041 "mult_106_n70"
set_resistance 0.016 "mult_106_n69"
set_resistance 0.014 "mult_106_n68"
set_resistance 0.032 "mult_106_n67"
set_resistance 0.034 "mult_106_n66"
set_resistance 0.057 "mult_106_n65"
set_resistance 0.036 "mult_106_n64"
set_resistance 0.020 "mult_106_n63"
set_resistance 0.027 "mult_106_n62"
set_resistance 0.029 "mult_106_n61"
set_resistance 0.013 "mult_106_n60"
set_resistance 0.040 "mult_106_n59"
set_resistance 0.014 "mult_106_n58"
set_resistance 0.033 "mult_106_n57"
set_resistance 0.042 "mult_106_n55"
set_resistance 0.024 "mult_106_n54"
set_resistance 0.020 "mult_106_n53"
set_resistance 0.025 "mult_106_n52"
set_resistance 0.034 "mult_106_n51"
set_resistance 0.022 "mult_106_n50"
set_resistance 0.034 "mult_106_n49"
set_resistance 0.029 "mult_106_n48"
set_resistance 0.041 "mult_106_n47"
set_resistance 0.029 "mult_106_n46"
set_resistance 0.052 "mult_106_n45"
set_resistance 0.044 "mult_106_n44"
set_resistance 0.048 "mult_106_n43"
set_resistance 0.061 "mult_106_n41"
set_resistance 0.035 "mult_106_n40"
set_resistance 0.028 "mult_106_n39"
set_resistance 0.035 "mult_106_n38"
set_resistance 0.039 "mult_106_n37"
set_resistance 0.030 "mult_106_n36"
set_resistance 0.044 "mult_106_n35"
set_resistance 0.030 "mult_106_n34"
set_resistance 0.027 "mult_106_n33"
set_resistance 0.061 "mult_106_n31"
set_resistance 0.033 "mult_106_n30"
set_resistance 0.030 "mult_106_n29"
set_resistance 0.033 "mult_106_n28"
set_resistance 0.033 "mult_106_n27"
set_resistance 0.068 "mult_106_n25"
set_resistance 0.035 "mult_106_n15"
set_resistance 0.047 "mult_106_n14"
set_resistance 0.048 "mult_106_n13"
set_resistance 0.056 "mult_106_n12"
set_resistance 0.034 "mult_106_n11"
set_resistance 0.038 "mult_106_n10"
set_resistance 0.037 "mult_106_n9"
set_resistance 0.038 "mult_106_n8"
set_resistance 0.036 "mult_106_n7"
set_resistance 0.036 "mult_106_n6"
set_resistance 0.033 "mult_106_n5"
set_resistance 0.032 "mult_106_n4"
set_resistance 0.069 "mult_106_n3"
set_resistance 0.025 "mult_95_n544"
set_resistance 0.037 "mult_95_n543"
set_resistance 0.026 "mult_95_n542"
set_resistance 0.019 "mult_95_n541"
set_resistance 0.055 "mult_95_n540"
set_resistance 0.021 "mult_95_n539"
set_resistance 0.125 "mult_95_n538"
set_resistance 0.016 "mult_95_n537"
set_resistance 0.055 "mult_95_n536"
set_resistance 0.010 "mult_95_n535"
set_resistance 0.044 "mult_95_n534"
set_resistance 0.008 "mult_95_n533"
set_resistance 0.022 "mult_95_n532"
set_resistance 0.043 "mult_95_n531"
set_resistance 0.031 "mult_95_n530"
set_resistance 0.048 "mult_95_n529"
set_resistance 0.105 "mult_95_n528"
set_resistance 0.014 "mult_95_n527"
set_resistance 0.017 "mult_95_n526"
set_resistance 0.015 "mult_95_n525"
set_resistance 0.014 "mult_95_n524"
set_resistance 0.015 "mult_95_n523"
set_resistance 0.001 "mult_95_n522"
set_resistance 0.015 "mult_95_n521"
set_resistance 0.019 "mult_95_n520"
set_resistance 0.029 "mult_95_n519"
set_resistance 0.033 "mult_95_n518"
set_resistance 0.035 "mult_95_n517"
set_resistance 0.027 "mult_95_n516"
set_resistance 0.029 "mult_95_n515"
set_resistance 0.027 "mult_95_n514"
set_resistance 0.031 "mult_95_n513"
set_resistance 0.037 "mult_95_n512"
set_resistance 0.032 "mult_95_n511"
set_resistance 0.019 "mult_95_n510"
set_resistance 0.017 "mult_95_n509"
set_resistance 0.021 "mult_95_n508"
set_resistance 0.054 "mult_95_n507"
set_resistance 0.020 "mult_95_n506"
set_resistance 0.048 "mult_95_n505"
set_resistance 0.032 "mult_95_n504"
set_resistance 0.027 "mult_95_n503"
set_resistance 0.045 "mult_95_n502"
set_resistance 0.016 "mult_95_n501"
set_resistance 0.016 "mult_95_n500"
set_resistance 0.036 "mult_95_n499"
set_resistance 0.040 "mult_95_n498"
set_resistance 0.051 "mult_95_n497"
set_resistance 0.032 "mult_95_n496"
set_resistance 0.042 "mult_95_n495"
set_resistance 0.030 "mult_95_n494"
set_resistance 0.063 "mult_95_n493"
set_resistance 0.047 "mult_95_n492"
set_resistance 0.039 "mult_95_n491"
set_resistance 0.031 "mult_95_n490"
set_resistance 0.032 "mult_95_n489"
set_resistance 0.042 "mult_95_n488"
set_resistance 0.036 "mult_95_n487"
set_resistance 0.026 "mult_95_n486"
set_resistance 0.043 "mult_95_n485"
set_resistance 0.026 "mult_95_n484"
set_resistance 0.022 "mult_95_n483"
set_resistance 0.023 "mult_95_n482"
set_resistance 0.032 "mult_95_n481"
set_resistance 0.015 "mult_95_n480"
set_resistance 0.060 "mult_95_n479"
set_resistance 0.057 "mult_95_n478"
set_resistance 0.067 "mult_95_n477"
set_resistance 0.053 "mult_95_n476"
set_resistance 0.051 "mult_95_n475"
set_resistance 0.055 "mult_95_n474"
set_resistance 0.052 "mult_95_n473"
set_resistance 0.059 "mult_95_n472"
set_resistance 0.047 "mult_95_n471"
set_resistance 0.013 "mult_95_n470"
set_resistance 0.041 "mult_95_n469"
set_resistance 0.052 "mult_95_n468"
set_resistance 0.025 "mult_95_n467"
set_resistance 0.053 "mult_95_n466"
set_resistance 0.025 "mult_95_n465"
set_resistance 0.033 "mult_95_n464"
set_resistance 0.029 "mult_95_n463"
set_resistance 0.041 "mult_95_n462"
set_resistance 0.026 "mult_95_n461"
set_resistance 0.036 "mult_95_n460"
set_resistance 0.246 "mult_95_n459"
set_resistance 0.034 "mult_95_n458"
set_resistance 0.032 "mult_95_n457"
set_resistance 0.285 "mult_95_n456"
set_resistance 0.305 "mult_95_n455"
set_resistance 0.021 "mult_95_n454"
set_resistance 0.021 "mult_95_n453"
set_resistance 0.039 "mult_95_n452"
set_resistance 0.023 "mult_95_n451"
set_resistance 0.363 "mult_95_n450"
set_resistance 0.307 "mult_95_n449"
set_resistance 0.034 "mult_95_n448"
set_resistance 0.036 "mult_95_n447"
set_resistance 0.034 "mult_95_n446"
set_resistance 0.061 "mult_95_n445"
set_resistance 0.307 "mult_95_n444"
set_resistance 0.059 "mult_95_n443"
set_resistance 0.038 "mult_95_n442"
set_resistance 0.352 "mult_95_n441"
set_resistance 0.285 "mult_95_n440"
set_resistance 0.035 "mult_95_n439"
set_resistance 0.029 "mult_95_n438"
set_resistance 0.356 "mult_95_n437"
set_resistance 0.302 "mult_95_n436"
set_resistance 0.033 "mult_95_n435"
set_resistance 0.039 "mult_95_n434"
set_resistance 0.053 "mult_95_n433"
set_resistance 0.283 "mult_95_n431"
set_resistance 0.005 "mult_95_n430"
set_resistance 0.030 "mult_95_n429"
set_resistance 0.030 "mult_95_n428"
set_resistance 0.023 "mult_95_n427"
set_resistance 0.023 "mult_95_n426"
set_resistance 0.035 "mult_95_n425"
set_resistance 0.024 "mult_95_n424"
set_resistance 0.035 "mult_95_n423"
set_resistance 0.036 "mult_95_n422"
set_resistance 0.035 "mult_95_n421"
set_resistance 0.017 "mult_95_n420"
set_resistance 0.017 "mult_95_n419"
set_resistance 0.018 "mult_95_n418"
set_resistance 0.019 "mult_95_n417"
set_resistance 0.013 "mult_95_n416"
set_resistance 0.013 "mult_95_n415"
set_resistance 0.017 "mult_95_n414"
set_resistance 0.026 "mult_95_n413"
set_resistance 0.023 "mult_95_n412"
set_resistance 0.056 "mult_95_n411"
set_resistance 0.064 "mult_95_n410"
set_resistance 0.038 "mult_95_n227"
set_resistance 0.046 "mult_95_n226"
set_resistance 0.064 "mult_95_n225"
set_resistance 0.061 "mult_95_n224"
set_resistance 0.057 "mult_95_n223"
set_resistance 0.016 "mult_95_n222"
set_resistance 0.036 "mult_95_n221"
set_resistance 0.066 "mult_95_n220"
set_resistance 0.027 "mult_95_n219"
set_resistance 0.021 "mult_95_n216"
set_resistance 0.032 "mult_95_n215"
set_resistance 0.032 "mult_95_n214"
set_resistance 0.026 "mult_95_n213"
set_resistance 0.014 "mult_95_n212"
set_resistance 0.031 "mult_95_n211"
set_resistance 0.026 "mult_95_n210"
set_resistance 0.030 "mult_95_n209"
set_resistance 0.055 "mult_95_n208"
set_resistance 0.034 "mult_95_n207"
set_resistance 0.031 "mult_95_n205"
set_resistance 0.028 "mult_95_n204"
set_resistance 0.056 "mult_95_n203"
set_resistance 0.043 "mult_95_n202"
set_resistance 0.036 "mult_95_n201"
set_resistance 0.046 "mult_95_n200"
set_resistance 0.043 "mult_95_n199"
set_resistance 0.026 "mult_95_n198"
set_resistance 0.036 "mult_95_n196"
set_resistance 0.034 "mult_95_n195"
set_resistance 0.055 "mult_95_n193"
set_resistance 0.034 "mult_95_n192"
set_resistance 0.036 "mult_95_n191"
set_resistance 0.037 "mult_95_n190"
set_resistance 0.019 "mult_95_n189"
set_resistance 0.034 "mult_95_n188"
set_resistance 0.033 "mult_95_n187"
set_resistance 0.034 "mult_95_n186"
set_resistance 0.030 "mult_95_n185"
set_resistance 0.030 "mult_95_n184"
set_resistance 0.032 "mult_95_n183"
set_resistance 0.036 "mult_95_n181"
set_resistance 0.013 "mult_95_n180"
set_resistance 0.073 "mult_95_n179"
set_resistance 0.032 "mult_95_n178"
set_resistance 0.034 "mult_95_n176"
set_resistance 0.054 "mult_95_n175"
set_resistance 0.039 "mult_95_n174"
set_resistance 0.029 "mult_95_n173"
set_resistance 0.039 "mult_95_n172"
set_resistance 0.033 "mult_95_n171"
set_resistance 0.081 "mult_95_n169"
set_resistance 0.027 "mult_95_n168"
set_resistance 0.071 "mult_95_n167"
set_resistance 0.043 "mult_95_n166"
set_resistance 0.038 "mult_95_n165"
set_resistance 0.053 "mult_95_n164"
set_resistance 0.033 "mult_95_n163"
set_resistance 0.056 "mult_95_n162"
set_resistance 0.056 "mult_95_n161"
set_resistance 0.043 "mult_95_n160"
set_resistance 0.035 "mult_95_n159"
set_resistance 0.096 "mult_95_n155"
set_resistance 0.107 "mult_95_n154"
set_resistance 0.040 "mult_95_n153"
set_resistance 0.047 "mult_95_n152"
set_resistance 0.042 "mult_95_n134"
set_resistance 0.050 "mult_95_n133"
set_resistance 0.024 "mult_95_n132"
set_resistance 0.056 "mult_95_n131"
set_resistance 0.036 "mult_95_n130"
set_resistance 0.037 "mult_95_n129"
set_resistance 0.024 "mult_95_n128"
set_resistance 0.046 "mult_95_n127"
set_resistance 0.016 "mult_95_n126"
set_resistance 0.041 "mult_95_n125"
set_resistance 0.028 "mult_95_n124"
set_resistance 0.039 "mult_95_n123"
set_resistance 0.053 "mult_95_n122"
set_resistance 0.016 "mult_95_n121"
set_resistance 0.014 "mult_95_n120"
set_resistance 0.037 "mult_95_n119"
set_resistance 0.024 "mult_95_n118"
set_resistance 0.032 "mult_95_n117"
set_resistance 0.076 "mult_95_n116"
set_resistance 0.018 "mult_95_n115"
set_resistance 0.022 "mult_95_n114"
set_resistance 0.045 "mult_95_n113"
set_resistance 0.004 "mult_95_n112"
set_resistance 0.046 "mult_95_n111"
set_resistance 0.065 "mult_95_n110"
set_resistance 0.087 "mult_95_n109"
set_resistance 0.036 "mult_95_n108"
set_resistance 0.043 "mult_95_n107"
set_resistance 0.056 "mult_95_n106"
set_resistance 0.091 "mult_95_n105"
set_resistance 0.045 "mult_95_n104"
set_resistance 0.001 "mult_95_n103"
set_resistance 0.013 "mult_95_n102"
set_resistance 0.045 "mult_95_n101"
set_resistance 0.029 "mult_95_n100"
set_resistance 0.038 "mult_95_n99"
set_resistance 0.017 "mult_95_n98"
set_resistance 0.045 "mult_95_n97"
set_resistance 0.017 "mult_95_n96"
set_resistance 0.032 "mult_95_n95"
set_resistance 0.079 "mult_95_n94"
set_resistance 0.062 "mult_95_n93"
set_resistance 0.049 "mult_95_n92"
set_resistance 0.076 "mult_95_n91"
set_resistance 0.030 "mult_95_n90"
set_resistance 0.019 "mult_95_n89"
set_resistance 0.013 "mult_95_n88"
set_resistance 0.045 "mult_95_n87"
set_resistance 0.015 "mult_95_n86"
set_resistance 0.041 "mult_95_n85"
set_resistance 0.015 "mult_95_n84"
set_resistance 0.019 "mult_95_n83"
set_resistance 0.030 "mult_95_n82"
set_resistance 0.052 "mult_95_n81"
set_resistance 0.030 "mult_95_n80"
set_resistance 0.036 "mult_95_n79"
set_resistance 0.029 "mult_95_n78"
set_resistance 0.048 "mult_95_n77"
set_resistance 0.030 "mult_95_n76"
set_resistance 0.047 "mult_95_n75"
set_resistance 0.073 "mult_95_n73"
set_resistance 0.048 "mult_95_n72"
set_resistance 0.048 "mult_95_n71"
set_resistance 0.029 "mult_95_n70"
set_resistance 0.033 "mult_95_n69"
set_resistance 0.030 "mult_95_n68"
set_resistance 0.042 "mult_95_n67"
set_resistance 0.030 "mult_95_n66"
set_resistance 0.037 "mult_95_n65"
set_resistance 0.061 "mult_95_n64"
set_resistance 0.046 "mult_95_n63"
set_resistance 0.025 "mult_95_n62"
set_resistance 0.018 "mult_95_n61"
set_resistance 0.014 "mult_95_n60"
set_resistance 0.023 "mult_95_n59"
set_resistance 0.015 "mult_95_n58"
set_resistance 0.036 "mult_95_n57"
set_resistance 0.073 "mult_95_n55"
set_resistance 0.032 "mult_95_n54"
set_resistance 0.037 "mult_95_n53"
set_resistance 0.031 "mult_95_n52"
set_resistance 0.016 "mult_95_n51"
set_resistance 0.030 "mult_95_n50"
set_resistance 0.050 "mult_95_n49"
set_resistance 0.053 "mult_95_n48"
set_resistance 0.055 "mult_95_n47"
set_resistance 0.013 "mult_95_n46"
set_resistance 0.018 "mult_95_n45"
set_resistance 0.018 "mult_95_n44"
set_resistance 0.039 "mult_95_n43"
set_resistance 0.045 "mult_95_n41"
set_resistance 0.014 "mult_95_n40"
set_resistance 0.037 "mult_95_n39"
set_resistance 0.035 "mult_95_n38"
set_resistance 0.039 "mult_95_n37"
set_resistance 0.015 "mult_95_n36"
set_resistance 0.019 "mult_95_n35"
set_resistance 0.018 "mult_95_n34"
set_resistance 0.042 "mult_95_n33"
set_resistance 0.049 "mult_95_n31"
set_resistance 0.023 "mult_95_n30"
set_resistance 0.030 "mult_95_n29"
set_resistance 0.023 "mult_95_n28"
set_resistance 0.016 "mult_95_n27"
set_resistance 0.040 "mult_95_n25"
set_resistance 0.030 "mult_95_n15"
set_resistance 0.028 "mult_95_n14"
set_resistance 0.031 "mult_95_n13"
set_resistance 0.035 "mult_95_n12"
set_resistance 0.017 "mult_95_n11"
set_resistance 0.025 "mult_95_n10"
set_resistance 0.018 "mult_95_n9"
set_resistance 0.014 "mult_95_n8"
set_resistance 0.025 "mult_95_n7"
set_resistance 0.030 "mult_95_n6"
set_resistance 0.023 "mult_95_n5"
set_resistance 0.039 "mult_95_n4"
set_resistance 0.039 "mult_95_n3"
set_resistance 0.029 "mult_84_n544"
set_resistance 0.047 "mult_84_n543"
set_resistance 0.035 "mult_84_n542"
set_resistance 0.029 "mult_84_n541"
set_resistance 0.017 "mult_84_n540"
set_resistance 0.013 "mult_84_n539"
set_resistance 0.053 "mult_84_n538"
set_resistance 0.015 "mult_84_n537"
set_resistance 0.038 "mult_84_n536"
set_resistance 0.027 "mult_84_n535"
set_resistance 0.039 "mult_84_n534"
set_resistance 0.024 "mult_84_n533"
set_resistance 0.022 "mult_84_n532"
set_resistance 0.037 "mult_84_n531"
set_resistance 0.067 "mult_84_n530"
set_resistance 0.051 "mult_84_n529"
set_resistance 0.014 "mult_84_n527"
set_resistance 0.021 "mult_84_n526"
set_resistance 0.001 "mult_84_n525"
set_resistance 0.014 "mult_84_n524"
set_resistance 0.013 "mult_84_n523"
set_resistance 0.021 "mult_84_n522"
set_resistance 0.014 "mult_84_n521"
set_resistance 0.020 "mult_84_n520"
set_resistance 0.039 "mult_84_n519"
set_resistance 0.047 "mult_84_n518"
set_resistance 0.041 "mult_84_n517"
set_resistance 0.047 "mult_84_n516"
set_resistance 0.048 "mult_84_n515"
set_resistance 0.048 "mult_84_n514"
set_resistance 0.042 "mult_84_n513"
set_resistance 0.041 "mult_84_n512"
set_resistance 0.042 "mult_84_n511"
set_resistance 0.015 "mult_84_n510"
set_resistance 0.030 "mult_84_n509"
set_resistance 0.034 "mult_84_n508"
set_resistance 0.048 "mult_84_n507"
set_resistance 0.044 "mult_84_n506"
set_resistance 0.048 "mult_84_n505"
set_resistance 0.034 "mult_84_n504"
set_resistance 0.027 "mult_84_n503"
set_resistance 0.048 "mult_84_n502"
set_resistance 0.014 "mult_84_n501"
set_resistance 0.032 "mult_84_n500"
set_resistance 0.036 "mult_84_n499"
set_resistance 0.034 "mult_84_n498"
set_resistance 0.044 "mult_84_n497"
set_resistance 0.047 "mult_84_n496"
set_resistance 0.035 "mult_84_n495"
set_resistance 0.034 "mult_84_n494"
set_resistance 0.037 "mult_84_n493"
set_resistance 0.029 "mult_84_n492"
set_resistance 0.020 "mult_84_n491"
set_resistance 0.019 "mult_84_n490"
set_resistance 0.022 "mult_84_n489"
set_resistance 0.027 "mult_84_n488"
set_resistance 0.031 "mult_84_n487"
set_resistance 0.050 "mult_84_n486"
set_resistance 0.025 "mult_84_n485"
set_resistance 0.047 "mult_84_n484"
set_resistance 0.034 "mult_84_n483"
set_resistance 0.040 "mult_84_n482"
set_resistance 0.013 "mult_84_n481"
set_resistance 0.019 "mult_84_n480"
set_resistance 0.035 "mult_84_n479"
set_resistance 0.027 "mult_84_n478"
set_resistance 0.042 "mult_84_n477"
set_resistance 0.044 "mult_84_n476"
set_resistance 0.029 "mult_84_n475"
set_resistance 0.021 "mult_84_n474"
set_resistance 0.036 "mult_84_n473"
set_resistance 0.035 "mult_84_n472"
set_resistance 0.026 "mult_84_n471"
set_resistance 0.032 "mult_84_n470"
set_resistance 0.029 "mult_84_n469"
set_resistance 0.090 "mult_84_n468"
set_resistance 0.037 "mult_84_n467"
set_resistance 0.041 "mult_84_n466"
set_resistance 0.025 "mult_84_n465"
set_resistance 0.038 "mult_84_n464"
set_resistance 0.054 "mult_84_n463"
set_resistance 0.045 "mult_84_n462"
set_resistance 0.033 "mult_84_n461"
set_resistance 0.032 "mult_84_n460"
set_resistance 0.256 "mult_84_n459"
set_resistance 0.035 "mult_84_n458"
set_resistance 0.029 "mult_84_n457"
set_resistance 0.367 "mult_84_n456"
set_resistance 0.289 "mult_84_n455"
set_resistance 0.036 "mult_84_n454"
set_resistance 0.023 "mult_84_n453"
set_resistance 0.036 "mult_84_n452"
set_resistance 0.024 "mult_84_n451"
set_resistance 0.337 "mult_84_n450"
set_resistance 0.322 "mult_84_n449"
set_resistance 0.036 "mult_84_n448"
set_resistance 0.037 "mult_84_n447"
set_resistance 0.027 "mult_84_n446"
set_resistance 0.042 "mult_84_n445"
set_resistance 0.269 "mult_84_n444"
set_resistance 0.032 "mult_84_n443"
set_resistance 0.043 "mult_84_n442"
set_resistance 0.393 "mult_84_n441"
set_resistance 0.333 "mult_84_n440"
set_resistance 0.038 "mult_84_n439"
set_resistance 0.043 "mult_84_n438"
set_resistance 0.370 "mult_84_n437"
set_resistance 0.308 "mult_84_n436"
set_resistance 0.040 "mult_84_n435"
set_resistance 0.072 "mult_84_n434"
set_resistance 0.026 "mult_84_n433"
set_resistance 0.267 "mult_84_n431"
set_resistance 0.013 "mult_84_n430"
set_resistance 0.024 "mult_84_n429"
set_resistance 0.028 "mult_84_n428"
set_resistance 0.024 "mult_84_n427"
set_resistance 0.024 "mult_84_n426"
set_resistance 0.023 "mult_84_n425"
set_resistance 0.021 "mult_84_n424"
set_resistance 0.032 "mult_84_n423"
set_resistance 0.022 "mult_84_n422"
set_resistance 0.020 "mult_84_n421"
set_resistance 0.014 "mult_84_n420"
set_resistance 0.022 "mult_84_n419"
set_resistance 0.022 "mult_84_n418"
set_resistance 0.029 "mult_84_n417"
set_resistance 0.019 "mult_84_n416"
set_resistance 0.038 "mult_84_n415"
set_resistance 0.026 "mult_84_n414"
set_resistance 0.047 "mult_84_n413"
set_resistance 0.013 "mult_84_n412"
set_resistance 0.040 "mult_84_n411"
set_resistance 0.063 "mult_84_n410"
set_resistance 0.015 "mult_84_n227"
set_resistance 0.030 "mult_84_n226"
set_resistance 0.026 "mult_84_n225"
set_resistance 0.040 "mult_84_n224"
set_resistance 0.036 "mult_84_n223"
set_resistance 0.054 "mult_84_n222"
set_resistance 0.049 "mult_84_n221"
set_resistance 0.056 "mult_84_n220"
set_resistance 0.065 "mult_84_n219"
set_resistance 0.047 "mult_84_n216"
set_resistance 0.018 "mult_84_n215"
set_resistance 0.045 "mult_84_n214"
set_resistance 0.037 "mult_84_n213"
set_resistance 0.055 "mult_84_n212"
set_resistance 0.046 "mult_84_n211"
set_resistance 0.043 "mult_84_n210"
set_resistance 0.056 "mult_84_n209"
set_resistance 0.038 "mult_84_n208"
set_resistance 0.065 "mult_84_n207"
set_resistance 0.037 "mult_84_n205"
set_resistance 0.027 "mult_84_n204"
set_resistance 0.034 "mult_84_n203"
set_resistance 0.046 "mult_84_n202"
set_resistance 0.065 "mult_84_n201"
set_resistance 0.029 "mult_84_n200"
set_resistance 0.042 "mult_84_n199"
set_resistance 0.067 "mult_84_n198"
set_resistance 0.057 "mult_84_n196"
set_resistance 0.017 "mult_84_n195"
set_resistance 0.034 "mult_84_n193"
set_resistance 0.029 "mult_84_n192"
set_resistance 0.030 "mult_84_n191"
set_resistance 0.018 "mult_84_n190"
set_resistance 0.056 "mult_84_n189"
set_resistance 0.028 "mult_84_n188"
set_resistance 0.045 "mult_84_n187"
set_resistance 0.059 "mult_84_n186"
set_resistance 0.038 "mult_84_n185"
set_resistance 0.045 "mult_84_n184"
set_resistance 0.037 "mult_84_n183"
set_resistance 0.035 "mult_84_n181"
set_resistance 0.036 "mult_84_n180"
set_resistance 0.028 "mult_84_n179"
set_resistance 0.025 "mult_84_n178"
set_resistance 0.030 "mult_84_n176"
set_resistance 0.014 "mult_84_n175"
set_resistance 0.023 "mult_84_n174"
set_resistance 0.034 "mult_84_n173"
set_resistance 0.043 "mult_84_n172"
set_resistance 0.013 "mult_84_n171"
set_resistance 0.022 "mult_84_n169"
set_resistance 0.028 "mult_84_n168"
set_resistance 0.050 "mult_84_n167"
set_resistance 0.027 "mult_84_n166"
set_resistance 0.022 "mult_84_n165"
set_resistance 0.018 "mult_84_n164"
set_resistance 0.029 "mult_84_n163"
set_resistance 0.018 "mult_84_n162"
set_resistance 0.017 "mult_84_n161"
set_resistance 0.023 "mult_84_n160"
set_resistance 0.016 "mult_84_n159"
set_resistance 0.047 "mult_84_n155"
set_resistance 0.062 "mult_84_n154"
set_resistance 0.040 "mult_84_n153"
set_resistance 0.020 "mult_84_n152"
set_resistance 0.025 "mult_84_n134"
set_resistance 0.049 "mult_84_n133"
set_resistance 0.026 "mult_84_n132"
set_resistance 0.051 "mult_84_n131"
set_resistance 0.032 "mult_84_n130"
set_resistance 0.022 "mult_84_n129"
set_resistance 0.030 "mult_84_n128"
set_resistance 0.047 "mult_84_n127"
set_resistance 0.017 "mult_84_n126"
set_resistance 0.031 "mult_84_n125"
set_resistance 0.034 "mult_84_n124"
set_resistance 0.047 "mult_84_n123"
set_resistance 0.032 "mult_84_n122"
set_resistance 0.021 "mult_84_n121"
set_resistance 0.018 "mult_84_n120"
set_resistance 0.031 "mult_84_n119"
set_resistance 0.033 "mult_84_n118"
set_resistance 0.030 "mult_84_n117"
set_resistance 0.017 "mult_84_n116"
set_resistance 0.016 "mult_84_n115"
set_resistance 0.013 "mult_84_n114"
set_resistance 0.038 "mult_84_n113"
set_resistance 0.032 "mult_84_n112"
set_resistance 0.041 "mult_84_n111"
set_resistance 0.035 "mult_84_n110"
set_resistance 0.047 "mult_84_n109"
set_resistance 0.046 "mult_84_n108"
set_resistance 0.053 "mult_84_n107"
set_resistance 0.018 "mult_84_n106"
set_resistance 0.037 "mult_84_n105"
set_resistance 0.035 "mult_84_n104"
set_resistance 0.024 "mult_84_n103"
set_resistance 0.031 "mult_84_n102"
set_resistance 0.013 "mult_84_n101"
set_resistance 0.051 "mult_84_n100"
set_resistance 0.020 "mult_84_n99"
set_resistance 0.033 "mult_84_n98"
set_resistance 0.014 "mult_84_n97"
set_resistance 0.004 "mult_84_n96"
set_resistance 0.018 "mult_84_n95"
set_resistance 0.024 "mult_84_n94"
set_resistance 0.035 "mult_84_n93"
set_resistance 0.016 "mult_84_n92"
set_resistance 0.023 "mult_84_n91"
set_resistance 0.042 "mult_84_n90"
set_resistance 0.041 "mult_84_n89"
set_resistance 0.031 "mult_84_n88"
set_resistance 0.027 "mult_84_n87"
set_resistance 0.021 "mult_84_n86"
set_resistance 0.029 "mult_84_n85"
set_resistance 0.017 "mult_84_n84"
set_resistance 0.023 "mult_84_n83"
set_resistance 0.046 "mult_84_n82"
set_resistance 0.049 "mult_84_n81"
set_resistance 0.022 "mult_84_n80"
set_resistance 0.014 "mult_84_n79"
set_resistance 0.015 "mult_84_n78"
set_resistance 0.039 "mult_84_n77"
set_resistance 0.014 "mult_84_n76"
set_resistance 0.030 "mult_84_n75"
set_resistance 0.103 "mult_84_n73"
set_resistance 0.028 "mult_84_n72"
set_resistance 0.027 "mult_84_n71"
set_resistance 0.023 "mult_84_n70"
set_resistance 0.024 "mult_84_n69"
set_resistance 0.015 "mult_84_n68"
set_resistance 0.034 "mult_84_n67"
set_resistance 0.030 "mult_84_n66"
set_resistance 0.031 "mult_84_n65"
set_resistance 0.052 "mult_84_n64"
set_resistance 0.052 "mult_84_n63"
set_resistance 0.017 "mult_84_n62"
set_resistance 0.013 "mult_84_n61"
set_resistance 0.016 "mult_84_n60"
set_resistance 0.039 "mult_84_n59"
set_resistance 0.017 "mult_84_n58"
set_resistance 0.030 "mult_84_n57"
set_resistance 0.075 "mult_84_n55"
set_resistance 0.019 "mult_84_n54"
set_resistance 0.013 "mult_84_n53"
set_resistance 0.015 "mult_84_n52"
set_resistance 0.036 "mult_84_n51"
set_resistance 0.033 "mult_84_n50"
set_resistance 0.035 "mult_84_n49"
set_resistance 0.021 "mult_84_n48"
set_resistance 0.014 "mult_84_n47"
set_resistance 0.015 "mult_84_n46"
set_resistance 0.040 "mult_84_n45"
set_resistance 0.034 "mult_84_n44"
set_resistance 0.027 "mult_84_n43"
set_resistance 0.064 "mult_84_n41"
set_resistance 0.017 "mult_84_n40"
set_resistance 0.012 "mult_84_n39"
set_resistance 0.038 "mult_84_n38"
set_resistance 0.028 "mult_84_n37"
set_resistance 0.032 "mult_84_n36"
set_resistance 0.049 "mult_84_n35"
set_resistance 0.016 "mult_84_n34"
set_resistance 0.017 "mult_84_n33"
set_resistance 0.062 "mult_84_n31"
set_resistance 0.018 "mult_84_n30"
set_resistance 0.029 "mult_84_n29"
set_resistance 0.030 "mult_84_n28"
set_resistance 0.018 "mult_84_n27"
set_resistance 0.043 "mult_84_n25"
set_resistance 0.042 "mult_84_n15"
set_resistance 0.041 "mult_84_n14"
set_resistance 0.035 "mult_84_n13"
set_resistance 0.042 "mult_84_n12"
set_resistance 0.037 "mult_84_n11"
set_resistance 0.036 "mult_84_n10"
set_resistance 0.035 "mult_84_n9"
set_resistance 0.046 "mult_84_n8"
set_resistance 0.035 "mult_84_n7"
set_resistance 0.035 "mult_84_n6"
set_resistance 0.035 "mult_84_n5"
set_resistance 0.034 "mult_84_n4"
set_resistance 0.027 "mult_84_n3"
set_resistance 0.039 "mult_88_n544"
set_resistance 0.038 "mult_88_n543"
set_resistance 0.020 "mult_88_n542"
set_resistance 0.014 "mult_88_n541"
set_resistance 0.025 "mult_88_n540"
set_resistance 0.036 "mult_88_n539"
set_resistance 0.042 "mult_88_n538"
set_resistance 0.029 "mult_88_n537"
set_resistance 0.017 "mult_88_n536"
set_resistance 0.019 "mult_88_n535"
set_resistance 0.032 "mult_88_n534"
set_resistance 0.015 "mult_88_n533"
set_resistance 0.012 "mult_88_n532"
set_resistance 0.036 "mult_88_n531"
set_resistance 0.042 "mult_88_n530"
set_resistance 0.052 "mult_88_n529"
set_resistance 0.001 "mult_88_n527"
set_resistance 0.005 "mult_88_n526"
set_resistance 0.017 "mult_88_n525"
set_resistance 0.005 "mult_88_n524"
set_resistance 0.014 "mult_88_n523"
set_resistance 0.004 "mult_88_n522"
set_resistance 0.015 "mult_88_n521"
set_resistance 0.046 "mult_88_n520"
set_resistance 0.036 "mult_88_n519"
set_resistance 0.055 "mult_88_n518"
set_resistance 0.025 "mult_88_n517"
set_resistance 0.031 "mult_88_n516"
set_resistance 0.033 "mult_88_n515"
set_resistance 0.028 "mult_88_n514"
set_resistance 0.053 "mult_88_n513"
set_resistance 0.046 "mult_88_n512"
set_resistance 0.034 "mult_88_n511"
set_resistance 0.029 "mult_88_n510"
set_resistance 0.027 "mult_88_n509"
set_resistance 0.047 "mult_88_n508"
set_resistance 0.045 "mult_88_n507"
set_resistance 0.037 "mult_88_n506"
set_resistance 0.042 "mult_88_n505"
set_resistance 0.035 "mult_88_n504"
set_resistance 0.035 "mult_88_n503"
set_resistance 0.028 "mult_88_n502"
set_resistance 0.018 "mult_88_n501"
set_resistance 0.022 "mult_88_n500"
set_resistance 0.038 "mult_88_n499"
set_resistance 0.033 "mult_88_n498"
set_resistance 0.036 "mult_88_n497"
set_resistance 0.060 "mult_88_n496"
set_resistance 0.064 "mult_88_n495"
set_resistance 0.057 "mult_88_n494"
set_resistance 0.050 "mult_88_n493"
set_resistance 0.054 "mult_88_n492"
set_resistance 0.058 "mult_88_n491"
set_resistance 0.034 "mult_88_n490"
set_resistance 0.013 "mult_88_n489"
set_resistance 0.034 "mult_88_n488"
set_resistance 0.027 "mult_88_n487"
set_resistance 0.040 "mult_88_n486"
set_resistance 0.035 "mult_88_n485"
set_resistance 0.031 "mult_88_n484"
set_resistance 0.041 "mult_88_n483"
set_resistance 0.033 "mult_88_n482"
set_resistance 0.031 "mult_88_n481"
set_resistance 0.020 "mult_88_n480"
set_resistance 0.055 "mult_88_n479"
set_resistance 0.051 "mult_88_n478"
set_resistance 0.038 "mult_88_n477"
set_resistance 0.047 "mult_88_n476"
set_resistance 0.055 "mult_88_n475"
set_resistance 0.053 "mult_88_n474"
set_resistance 0.074 "mult_88_n473"
set_resistance 0.029 "mult_88_n472"
set_resistance 0.035 "mult_88_n471"
set_resistance 0.019 "mult_88_n470"
set_resistance 0.019 "mult_88_n469"
set_resistance 0.078 "mult_88_n468"
set_resistance 0.046 "mult_88_n467"
set_resistance 0.032 "mult_88_n466"
set_resistance 0.039 "mult_88_n465"
set_resistance 0.048 "mult_88_n464"
set_resistance 0.030 "mult_88_n463"
set_resistance 0.038 "mult_88_n462"
set_resistance 0.035 "mult_88_n461"
set_resistance 0.036 "mult_88_n460"
set_resistance 0.231 "mult_88_n459"
set_resistance 0.035 "mult_88_n458"
set_resistance 0.044 "mult_88_n457"
set_resistance 0.337 "mult_88_n456"
set_resistance 0.312 "mult_88_n455"
set_resistance 0.049 "mult_88_n454"
set_resistance 0.033 "mult_88_n453"
set_resistance 0.046 "mult_88_n452"
set_resistance 0.037 "mult_88_n451"
set_resistance 0.338 "mult_88_n450"
set_resistance 0.315 "mult_88_n449"
set_resistance 0.042 "mult_88_n448"
set_resistance 0.041 "mult_88_n447"
set_resistance 0.027 "mult_88_n446"
set_resistance 0.072 "mult_88_n445"
set_resistance 0.335 "mult_88_n444"
set_resistance 0.053 "mult_88_n443"
set_resistance 0.035 "mult_88_n442"
set_resistance 0.278 "mult_88_n441"
set_resistance 0.257 "mult_88_n440"
set_resistance 0.038 "mult_88_n439"
set_resistance 0.028 "mult_88_n438"
set_resistance 0.327 "mult_88_n437"
set_resistance 0.342 "mult_88_n436"
set_resistance 0.046 "mult_88_n435"
set_resistance 0.042 "mult_88_n434"
set_resistance 0.058 "mult_88_n433"
set_resistance 0.285 "mult_88_n431"
set_resistance 0.238 "mult_88_n430"
set_resistance 0.021 "mult_88_n429"
set_resistance 0.041 "mult_88_n428"
set_resistance 0.036 "mult_88_n427"
set_resistance 0.033 "mult_88_n426"
set_resistance 0.023 "mult_88_n425"
set_resistance 0.033 "mult_88_n424"
set_resistance 0.041 "mult_88_n423"
set_resistance 0.023 "mult_88_n422"
set_resistance 0.042 "mult_88_n421"
set_resistance 0.023 "mult_88_n420"
set_resistance 0.015 "mult_88_n419"
set_resistance 0.032 "mult_88_n418"
set_resistance 0.015 "mult_88_n417"
set_resistance 0.013 "mult_88_n416"
set_resistance 0.031 "mult_88_n415"
set_resistance 0.015 "mult_88_n414"
set_resistance 0.017 "mult_88_n413"
set_resistance 0.029 "mult_88_n412"
set_resistance 0.035 "mult_88_n411"
set_resistance 0.037 "mult_88_n410"
set_resistance 0.049 "mult_88_n409"
set_resistance 0.032 "mult_88_n227"
set_resistance 0.030 "mult_88_n226"
set_resistance 0.054 "mult_88_n225"
set_resistance 0.056 "mult_88_n224"
set_resistance 0.067 "mult_88_n223"
set_resistance 0.031 "mult_88_n222"
set_resistance 0.032 "mult_88_n221"
set_resistance 0.040 "mult_88_n220"
set_resistance 0.030 "mult_88_n219"
set_resistance 0.015 "mult_88_n216"
set_resistance 0.019 "mult_88_n215"
set_resistance 0.014 "mult_88_n214"
set_resistance 0.026 "mult_88_n213"
set_resistance 0.013 "mult_88_n212"
set_resistance 0.030 "mult_88_n211"
set_resistance 0.016 "mult_88_n210"
set_resistance 0.029 "mult_88_n209"
set_resistance 0.039 "mult_88_n208"
set_resistance 0.035 "mult_88_n207"
set_resistance 0.026 "mult_88_n205"
set_resistance 0.015 "mult_88_n204"
set_resistance 0.023 "mult_88_n203"
set_resistance 0.040 "mult_88_n202"
set_resistance 0.020 "mult_88_n201"
set_resistance 0.046 "mult_88_n200"
set_resistance 0.039 "mult_88_n199"
set_resistance 0.027 "mult_88_n198"
set_resistance 0.038 "mult_88_n196"
set_resistance 0.043 "mult_88_n195"
set_resistance 0.021 "mult_88_n193"
set_resistance 0.034 "mult_88_n192"
set_resistance 0.040 "mult_88_n191"
set_resistance 0.038 "mult_88_n190"
set_resistance 0.018 "mult_88_n189"
set_resistance 0.044 "mult_88_n188"
set_resistance 0.033 "mult_88_n187"
set_resistance 0.036 "mult_88_n186"
set_resistance 0.026 "mult_88_n185"
set_resistance 0.015 "mult_88_n184"
set_resistance 0.036 "mult_88_n183"
set_resistance 0.044 "mult_88_n181"
set_resistance 0.034 "mult_88_n180"
set_resistance 0.071 "mult_88_n179"
set_resistance 0.045 "mult_88_n178"
set_resistance 0.053 "mult_88_n176"
set_resistance 0.045 "mult_88_n175"
set_resistance 0.053 "mult_88_n174"
set_resistance 0.042 "mult_88_n173"
set_resistance 0.044 "mult_88_n172"
set_resistance 0.038 "mult_88_n171"
set_resistance 0.040 "mult_88_n169"
set_resistance 0.035 "mult_88_n168"
set_resistance 0.053 "mult_88_n167"
set_resistance 0.038 "mult_88_n166"
set_resistance 0.053 "mult_88_n165"
set_resistance 0.058 "mult_88_n164"
set_resistance 0.034 "mult_88_n163"
set_resistance 0.040 "mult_88_n162"
set_resistance 0.044 "mult_88_n161"
set_resistance 0.032 "mult_88_n160"
set_resistance 0.021 "mult_88_n159"
set_resistance 0.067 "mult_88_n155"
set_resistance 0.061 "mult_88_n154"
set_resistance 0.050 "mult_88_n153"
set_resistance 0.053 "mult_88_n152"
set_resistance 0.032 "mult_88_n134"
set_resistance 0.021 "mult_88_n133"
set_resistance 0.024 "mult_88_n132"
set_resistance 0.035 "mult_88_n131"
set_resistance 0.022 "mult_88_n130"
set_resistance 0.012 "mult_88_n129"
set_resistance 0.035 "mult_88_n128"
set_resistance 0.026 "mult_88_n127"
set_resistance 0.015 "mult_88_n126"
set_resistance 0.016 "mult_88_n125"
set_resistance 0.043 "mult_88_n124"
set_resistance 0.024 "mult_88_n123"
set_resistance 0.041 "mult_88_n122"
set_resistance 0.025 "mult_88_n121"
set_resistance 0.015 "mult_88_n120"
set_resistance 0.040 "mult_88_n119"
set_resistance 0.043 "mult_88_n118"
set_resistance 0.017 "mult_88_n117"
set_resistance 0.070 "mult_88_n116"
set_resistance 0.016 "mult_88_n115"
set_resistance 0.029 "mult_88_n114"
set_resistance 0.039 "mult_88_n113"
set_resistance 0.032 "mult_88_n112"
set_resistance 0.045 "mult_88_n111"
set_resistance 0.035 "mult_88_n110"
set_resistance 0.063 "mult_88_n109"
set_resistance 0.024 "mult_88_n108"
set_resistance 0.043 "mult_88_n107"
set_resistance 0.061 "mult_88_n106"
set_resistance 0.076 "mult_88_n105"
set_resistance 0.043 "mult_88_n104"
set_resistance 0.001 "mult_88_n103"
set_resistance 0.038 "mult_88_n102"
set_resistance 0.040 "mult_88_n101"
set_resistance 0.030 "mult_88_n100"
set_resistance 0.033 "mult_88_n99"
set_resistance 0.033 "mult_88_n98"
set_resistance 0.037 "mult_88_n97"
set_resistance 0.018 "mult_88_n96"
set_resistance 0.040 "mult_88_n95"
set_resistance 0.057 "mult_88_n94"
set_resistance 0.038 "mult_88_n93"
set_resistance 0.041 "mult_88_n92"
set_resistance 0.072 "mult_88_n91"
set_resistance 0.015 "mult_88_n90"
set_resistance 0.025 "mult_88_n89"
set_resistance 0.014 "mult_88_n88"
set_resistance 0.062 "mult_88_n87"
set_resistance 0.014 "mult_88_n86"
set_resistance 0.049 "mult_88_n85"
set_resistance 0.016 "mult_88_n84"
set_resistance 0.044 "mult_88_n83"
set_resistance 0.030 "mult_88_n82"
set_resistance 0.043 "mult_88_n81"
set_resistance 0.014 "mult_88_n80"
set_resistance 0.016 "mult_88_n79"
set_resistance 0.021 "mult_88_n78"
set_resistance 0.045 "mult_88_n77"
set_resistance 0.032 "mult_88_n76"
set_resistance 0.028 "mult_88_n75"
set_resistance 0.065 "mult_88_n73"
set_resistance 0.030 "mult_88_n72"
set_resistance 0.058 "mult_88_n71"
set_resistance 0.027 "mult_88_n70"
set_resistance 0.042 "mult_88_n69"
set_resistance 0.013 "mult_88_n68"
set_resistance 0.069 "mult_88_n67"
set_resistance 0.021 "mult_88_n66"
set_resistance 0.042 "mult_88_n65"
set_resistance 0.037 "mult_88_n64"
set_resistance 0.043 "mult_88_n63"
set_resistance 0.017 "mult_88_n62"
set_resistance 0.044 "mult_88_n61"
set_resistance 0.023 "mult_88_n60"
set_resistance 0.038 "mult_88_n59"
set_resistance 0.015 "mult_88_n58"
set_resistance 0.044 "mult_88_n57"
set_resistance 0.075 "mult_88_n55"
set_resistance 0.036 "mult_88_n54"
set_resistance 0.033 "mult_88_n53"
set_resistance 0.025 "mult_88_n52"
set_resistance 0.045 "mult_88_n51"
set_resistance 0.015 "mult_88_n50"
set_resistance 0.041 "mult_88_n49"
set_resistance 0.047 "mult_88_n48"
set_resistance 0.063 "mult_88_n47"
set_resistance 0.029 "mult_88_n46"
set_resistance 0.026 "mult_88_n45"
set_resistance 0.028 "mult_88_n44"
set_resistance 0.044 "mult_88_n43"
set_resistance 0.032 "mult_88_n41"
set_resistance 0.039 "mult_88_n40"
set_resistance 0.037 "mult_88_n39"
set_resistance 0.018 "mult_88_n38"
set_resistance 0.031 "mult_88_n37"
set_resistance 0.014 "mult_88_n36"
set_resistance 0.040 "mult_88_n35"
set_resistance 0.015 "mult_88_n34"
set_resistance 0.048 "mult_88_n33"
set_resistance 0.064 "mult_88_n31"
set_resistance 0.020 "mult_88_n30"
set_resistance 0.031 "mult_88_n29"
set_resistance 0.028 "mult_88_n28"
set_resistance 0.040 "mult_88_n27"
set_resistance 0.076 "mult_88_n25"
set_resistance 0.047 "mult_88_n15"
set_resistance 0.040 "mult_88_n14"
set_resistance 0.034 "mult_88_n13"
set_resistance 0.026 "mult_88_n12"
set_resistance 0.046 "mult_88_n11"
set_resistance 0.020 "mult_88_n10"
set_resistance 0.027 "mult_88_n9"
set_resistance 0.019 "mult_88_n8"
set_resistance 0.044 "mult_88_n7"
set_resistance 0.013 "mult_88_n6"
set_resistance 0.014 "mult_88_n5"
set_resistance 0.034 "mult_88_n4"
set_resistance 0.072 "mult_88_n3"
set_resistance 0.043 "mult_98_n544"
set_resistance 0.035 "mult_98_n543"
set_resistance 0.019 "mult_98_n542"
set_resistance 0.025 "mult_98_n541"
set_resistance 0.042 "mult_98_n540"
set_resistance 0.032 "mult_98_n539"
set_resistance 0.048 "mult_98_n538"
set_resistance 0.015 "mult_98_n537"
set_resistance 0.016 "mult_98_n536"
set_resistance 0.020 "mult_98_n535"
set_resistance 0.032 "mult_98_n534"
set_resistance 0.044 "mult_98_n533"
set_resistance 0.034 "mult_98_n532"
set_resistance 0.027 "mult_98_n531"
set_resistance 0.051 "mult_98_n530"
set_resistance 0.046 "mult_98_n529"
set_resistance 0.119 "mult_98_n528"
set_resistance 0.015 "mult_98_n527"
set_resistance 0.013 "mult_98_n526"
set_resistance 0.015 "mult_98_n525"
set_resistance 0.019 "mult_98_n524"
set_resistance 0.015 "mult_98_n523"
set_resistance 0.004 "mult_98_n522"
set_resistance 0.013 "mult_98_n521"
set_resistance 0.039 "mult_98_n520"
set_resistance 0.046 "mult_98_n519"
set_resistance 0.040 "mult_98_n518"
set_resistance 0.049 "mult_98_n517"
set_resistance 0.048 "mult_98_n516"
set_resistance 0.047 "mult_98_n515"
set_resistance 0.046 "mult_98_n514"
set_resistance 0.047 "mult_98_n513"
set_resistance 0.036 "mult_98_n512"
set_resistance 0.051 "mult_98_n511"
set_resistance 0.013 "mult_98_n510"
set_resistance 0.032 "mult_98_n509"
set_resistance 0.043 "mult_98_n508"
set_resistance 0.053 "mult_98_n507"
set_resistance 0.026 "mult_98_n506"
set_resistance 0.034 "mult_98_n505"
set_resistance 0.026 "mult_98_n504"
set_resistance 0.026 "mult_98_n503"
set_resistance 0.044 "mult_98_n502"
set_resistance 0.013 "mult_98_n501"
set_resistance 0.022 "mult_98_n500"
set_resistance 0.050 "mult_98_n499"
set_resistance 0.030 "mult_98_n498"
set_resistance 0.053 "mult_98_n497"
set_resistance 0.064 "mult_98_n496"
set_resistance 0.053 "mult_98_n495"
set_resistance 0.041 "mult_98_n494"
set_resistance 0.028 "mult_98_n493"
set_resistance 0.027 "mult_98_n492"
set_resistance 0.037 "mult_98_n491"
set_resistance 0.015 "mult_98_n490"
set_resistance 0.013 "mult_98_n489"
set_resistance 0.036 "mult_98_n488"
set_resistance 0.035 "mult_98_n487"
set_resistance 0.037 "mult_98_n486"
set_resistance 0.042 "mult_98_n485"
set_resistance 0.045 "mult_98_n484"
set_resistance 0.031 "mult_98_n483"
set_resistance 0.045 "mult_98_n482"
set_resistance 0.019 "mult_98_n481"
set_resistance 0.033 "mult_98_n480"
set_resistance 0.026 "mult_98_n479"
set_resistance 0.042 "mult_98_n478"
set_resistance 0.040 "mult_98_n477"
set_resistance 0.041 "mult_98_n476"
set_resistance 0.036 "mult_98_n475"
set_resistance 0.044 "mult_98_n474"
set_resistance 0.042 "mult_98_n473"
set_resistance 0.046 "mult_98_n472"
set_resistance 0.035 "mult_98_n471"
set_resistance 0.014 "mult_98_n470"
set_resistance 0.030 "mult_98_n469"
set_resistance 0.080 "mult_98_n468"
set_resistance 0.036 "mult_98_n467"
set_resistance 0.035 "mult_98_n466"
set_resistance 0.036 "mult_98_n465"
set_resistance 0.026 "mult_98_n464"
set_resistance 0.030 "mult_98_n463"
set_resistance 0.036 "mult_98_n462"
set_resistance 0.036 "mult_98_n461"
set_resistance 0.035 "mult_98_n460"
set_resistance 0.251 "mult_98_n459"
set_resistance 0.033 "mult_98_n458"
set_resistance 0.032 "mult_98_n457"
set_resistance 0.347 "mult_98_n456"
set_resistance 0.256 "mult_98_n455"
set_resistance 0.026 "mult_98_n454"
set_resistance 0.039 "mult_98_n453"
set_resistance 0.043 "mult_98_n452"
set_resistance 0.042 "mult_98_n451"
set_resistance 0.393 "mult_98_n450"
set_resistance 0.349 "mult_98_n449"
set_resistance 0.042 "mult_98_n448"
set_resistance 0.047 "mult_98_n447"
set_resistance 0.039 "mult_98_n446"
set_resistance 0.082 "mult_98_n445"
set_resistance 0.328 "mult_98_n444"
set_resistance 0.038 "mult_98_n443"
set_resistance 0.032 "mult_98_n442"
set_resistance 0.353 "mult_98_n441"
set_resistance 0.337 "mult_98_n440"
set_resistance 0.028 "mult_98_n439"
set_resistance 0.037 "mult_98_n438"
set_resistance 0.291 "mult_98_n437"
set_resistance 0.270 "mult_98_n436"
set_resistance 0.031 "mult_98_n435"
set_resistance 0.044 "mult_98_n434"
set_resistance 0.044 "mult_98_n433"
set_resistance 0.285 "mult_98_n431"
set_resistance 0.005 "mult_98_n429"
set_resistance 0.039 "mult_98_n428"
set_resistance 0.033 "mult_98_n427"
set_resistance 0.024 "mult_98_n426"
set_resistance 0.023 "mult_98_n425"
set_resistance 0.033 "mult_98_n424"
set_resistance 0.022 "mult_98_n423"
set_resistance 0.039 "mult_98_n422"
set_resistance 0.022 "mult_98_n421"
set_resistance 0.043 "mult_98_n420"
set_resistance 0.032 "mult_98_n419"
set_resistance 0.017 "mult_98_n418"
set_resistance 0.033 "mult_98_n417"
set_resistance 0.016 "mult_98_n416"
set_resistance 0.022 "mult_98_n415"
set_resistance 0.032 "mult_98_n414"
set_resistance 0.032 "mult_98_n413"
set_resistance 0.014 "mult_98_n412"
set_resistance 0.022 "mult_98_n411"
set_resistance 0.014 "mult_98_n410"
set_resistance 0.013 "mult_98_n409"
set_resistance 0.030 "mult_98_n227"
set_resistance 0.044 "mult_98_n226"
set_resistance 0.029 "mult_98_n225"
set_resistance 0.020 "mult_98_n224"
set_resistance 0.046 "mult_98_n223"
set_resistance 0.017 "mult_98_n222"
set_resistance 0.039 "mult_98_n221"
set_resistance 0.045 "mult_98_n220"
set_resistance 0.033 "mult_98_n219"
set_resistance 0.018 "mult_98_n216"
set_resistance 0.016 "mult_98_n215"
set_resistance 0.028 "mult_98_n214"
set_resistance 0.028 "mult_98_n213"
set_resistance 0.019 "mult_98_n212"
set_resistance 0.026 "mult_98_n211"
set_resistance 0.036 "mult_98_n210"
set_resistance 0.017 "mult_98_n209"
set_resistance 0.044 "mult_98_n208"
set_resistance 0.023 "mult_98_n207"
set_resistance 0.040 "mult_98_n205"
set_resistance 0.038 "mult_98_n204"
set_resistance 0.060 "mult_98_n203"
set_resistance 0.060 "mult_98_n202"
set_resistance 0.037 "mult_98_n201"
set_resistance 0.067 "mult_98_n200"
set_resistance 0.044 "mult_98_n199"
set_resistance 0.036 "mult_98_n198"
set_resistance 0.029 "mult_98_n196"
set_resistance 0.038 "mult_98_n195"
set_resistance 0.041 "mult_98_n193"
set_resistance 0.029 "mult_98_n192"
set_resistance 0.022 "mult_98_n191"
set_resistance 0.035 "mult_98_n190"
set_resistance 0.032 "mult_98_n189"
set_resistance 0.018 "mult_98_n188"
set_resistance 0.017 "mult_98_n187"
set_resistance 0.014 "mult_98_n186"
set_resistance 0.031 "mult_98_n185"
set_resistance 0.028 "mult_98_n184"
set_resistance 0.029 "mult_98_n183"
set_resistance 0.050 "mult_98_n181"
set_resistance 0.015 "mult_98_n180"
set_resistance 0.057 "mult_98_n179"
set_resistance 0.041 "mult_98_n178"
set_resistance 0.033 "mult_98_n176"
set_resistance 0.043 "mult_98_n175"
set_resistance 0.042 "mult_98_n174"
set_resistance 0.037 "mult_98_n173"
set_resistance 0.028 "mult_98_n172"
set_resistance 0.039 "mult_98_n171"
set_resistance 0.067 "mult_98_n169"
set_resistance 0.037 "mult_98_n168"
set_resistance 0.046 "mult_98_n167"
set_resistance 0.035 "mult_98_n166"
set_resistance 0.048 "mult_98_n165"
set_resistance 0.050 "mult_98_n164"
set_resistance 0.045 "mult_98_n163"
set_resistance 0.045 "mult_98_n162"
set_resistance 0.037 "mult_98_n161"
set_resistance 0.031 "mult_98_n160"
set_resistance 0.034 "mult_98_n159"
set_resistance 0.061 "mult_98_n155"
set_resistance 0.073 "mult_98_n154"
set_resistance 0.039 "mult_98_n153"
set_resistance 0.049 "mult_98_n152"
set_resistance 0.048 "mult_98_n134"
set_resistance 0.021 "mult_98_n133"
set_resistance 0.035 "mult_98_n132"
set_resistance 0.022 "mult_98_n131"
set_resistance 0.037 "mult_98_n130"
set_resistance 0.039 "mult_98_n129"
set_resistance 0.035 "mult_98_n128"
set_resistance 0.044 "mult_98_n127"
set_resistance 0.016 "mult_98_n126"
set_resistance 0.014 "mult_98_n125"
set_resistance 0.024 "mult_98_n124"
set_resistance 0.046 "mult_98_n123"
set_resistance 0.035 "mult_98_n122"
set_resistance 0.034 "mult_98_n121"
set_resistance 0.014 "mult_98_n120"
set_resistance 0.040 "mult_98_n119"
set_resistance 0.035 "mult_98_n118"
set_resistance 0.008 "mult_98_n117"
set_resistance 0.067 "mult_98_n116"
set_resistance 0.044 "mult_98_n115"
set_resistance 0.020 "mult_98_n114"
set_resistance 0.029 "mult_98_n113"
set_resistance 0.025 "mult_98_n112"
set_resistance 0.038 "mult_98_n111"
set_resistance 0.068 "mult_98_n110"
set_resistance 0.078 "mult_98_n109"
set_resistance 0.048 "mult_98_n108"
set_resistance 0.042 "mult_98_n107"
set_resistance 0.050 "mult_98_n106"
set_resistance 0.039 "mult_98_n105"
set_resistance 0.028 "mult_98_n104"
set_resistance 0.016 "mult_98_n103"
set_resistance 0.016 "mult_98_n102"
set_resistance 0.040 "mult_98_n101"
set_resistance 0.041 "mult_98_n100"
set_resistance 0.055 "mult_98_n99"
set_resistance 0.015 "mult_98_n98"
set_resistance 0.056 "mult_98_n97"
set_resistance 0.014 "mult_98_n96"
set_resistance 0.052 "mult_98_n95"
set_resistance 0.063 "mult_98_n94"
set_resistance 0.039 "mult_98_n93"
set_resistance 0.046 "mult_98_n92"
set_resistance 0.062 "mult_98_n91"
set_resistance 0.029 "mult_98_n90"
set_resistance 0.029 "mult_98_n89"
set_resistance 0.026 "mult_98_n88"
set_resistance 0.051 "mult_98_n87"
set_resistance 0.034 "mult_98_n86"
set_resistance 0.033 "mult_98_n85"
set_resistance 0.018 "mult_98_n84"
set_resistance 0.043 "mult_98_n83"
set_resistance 0.030 "mult_98_n82"
set_resistance 0.023 "mult_98_n81"
set_resistance 0.045 "mult_98_n80"
set_resistance 0.028 "mult_98_n79"
set_resistance 0.018 "mult_98_n78"
set_resistance 0.047 "mult_98_n77"
set_resistance 0.022 "mult_98_n76"
set_resistance 0.043 "mult_98_n75"
set_resistance 0.066 "mult_98_n73"
set_resistance 0.032 "mult_98_n72"
set_resistance 0.059 "mult_98_n71"
set_resistance 0.030 "mult_98_n70"
set_resistance 0.035 "mult_98_n69"
set_resistance 0.031 "mult_98_n68"
set_resistance 0.067 "mult_98_n67"
set_resistance 0.016 "mult_98_n66"
set_resistance 0.040 "mult_98_n65"
set_resistance 0.042 "mult_98_n64"
set_resistance 0.047 "mult_98_n63"
set_resistance 0.027 "mult_98_n62"
set_resistance 0.020 "mult_98_n61"
set_resistance 0.014 "mult_98_n60"
set_resistance 0.032 "mult_98_n59"
set_resistance 0.019 "mult_98_n58"
set_resistance 0.047 "mult_98_n57"
set_resistance 0.065 "mult_98_n55"
set_resistance 0.022 "mult_98_n54"
set_resistance 0.030 "mult_98_n53"
set_resistance 0.022 "mult_98_n52"
set_resistance 0.025 "mult_98_n51"
set_resistance 0.031 "mult_98_n50"
set_resistance 0.033 "mult_98_n49"
set_resistance 0.028 "mult_98_n48"
set_resistance 0.058 "mult_98_n47"
set_resistance 0.029 "mult_98_n46"
set_resistance 0.024 "mult_98_n45"
set_resistance 0.035 "mult_98_n44"
set_resistance 0.039 "mult_98_n43"
set_resistance 0.060 "mult_98_n41"
set_resistance 0.035 "mult_98_n40"
set_resistance 0.053 "mult_98_n39"
set_resistance 0.020 "mult_98_n38"
set_resistance 0.042 "mult_98_n37"
set_resistance 0.030 "mult_98_n36"
set_resistance 0.025 "mult_98_n35"
set_resistance 0.030 "mult_98_n34"
set_resistance 0.038 "mult_98_n33"
set_resistance 0.042 "mult_98_n31"
set_resistance 0.032 "mult_98_n30"
set_resistance 0.035 "mult_98_n29"
set_resistance 0.030 "mult_98_n28"
set_resistance 0.037 "mult_98_n27"
set_resistance 0.040 "mult_98_n25"
set_resistance 0.061 "mult_98_n15"
set_resistance 0.034 "mult_98_n14"
set_resistance 0.031 "mult_98_n13"
set_resistance 0.014 "mult_98_n12"
set_resistance 0.032 "mult_98_n11"
set_resistance 0.032 "mult_98_n10"
set_resistance 0.037 "mult_98_n9"
set_resistance 0.016 "mult_98_n8"
set_resistance 0.029 "mult_98_n7"
set_resistance 0.031 "mult_98_n6"
set_resistance 0.029 "mult_98_n5"
set_resistance 0.015 "mult_98_n4"
set_resistance 0.018 "mult_98_n3"
set_resistance 0.034 "mult_87_n544"
set_resistance 0.040 "mult_87_n543"
set_resistance 0.033 "mult_87_n542"
set_resistance 0.023 "mult_87_n541"
set_resistance 0.022 "mult_87_n540"
set_resistance 0.021 "mult_87_n539"
set_resistance 0.052 "mult_87_n538"
set_resistance 0.016 "mult_87_n537"
set_resistance 0.046 "mult_87_n536"
set_resistance 0.020 "mult_87_n535"
set_resistance 0.023 "mult_87_n534"
set_resistance 0.016 "mult_87_n533"
set_resistance 0.019 "mult_87_n532"
set_resistance 0.045 "mult_87_n531"
set_resistance 0.051 "mult_87_n530"
set_resistance 0.040 "mult_87_n529"
set_resistance 0.027 "mult_87_n527"
set_resistance 0.014 "mult_87_n526"
set_resistance 0.013 "mult_87_n525"
set_resistance 0.013 "mult_87_n524"
set_resistance 0.020 "mult_87_n523"
set_resistance 0.018 "mult_87_n522"
set_resistance 0.015 "mult_87_n521"
set_resistance 0.021 "mult_87_n520"
set_resistance 0.025 "mult_87_n519"
set_resistance 0.043 "mult_87_n518"
set_resistance 0.046 "mult_87_n517"
set_resistance 0.029 "mult_87_n516"
set_resistance 0.032 "mult_87_n515"
set_resistance 0.058 "mult_87_n514"
set_resistance 0.030 "mult_87_n513"
set_resistance 0.027 "mult_87_n512"
set_resistance 0.023 "mult_87_n511"
set_resistance 0.029 "mult_87_n510"
set_resistance 0.018 "mult_87_n509"
set_resistance 0.037 "mult_87_n508"
set_resistance 0.025 "mult_87_n507"
set_resistance 0.048 "mult_87_n506"
set_resistance 0.036 "mult_87_n505"
set_resistance 0.036 "mult_87_n504"
set_resistance 0.038 "mult_87_n503"
set_resistance 0.040 "mult_87_n502"
set_resistance 0.015 "mult_87_n501"
set_resistance 0.021 "mult_87_n500"
set_resistance 0.036 "mult_87_n499"
set_resistance 0.035 "mult_87_n498"
set_resistance 0.051 "mult_87_n497"
set_resistance 0.027 "mult_87_n496"
set_resistance 0.035 "mult_87_n495"
set_resistance 0.037 "mult_87_n494"
set_resistance 0.039 "mult_87_n493"
set_resistance 0.033 "mult_87_n492"
set_resistance 0.025 "mult_87_n491"
set_resistance 0.013 "mult_87_n490"
set_resistance 0.041 "mult_87_n489"
set_resistance 0.030 "mult_87_n488"
set_resistance 0.034 "mult_87_n487"
set_resistance 0.043 "mult_87_n486"
set_resistance 0.024 "mult_87_n485"
set_resistance 0.052 "mult_87_n484"
set_resistance 0.029 "mult_87_n483"
set_resistance 0.033 "mult_87_n482"
set_resistance 0.016 "mult_87_n481"
set_resistance 0.030 "mult_87_n480"
set_resistance 0.033 "mult_87_n479"
set_resistance 0.035 "mult_87_n478"
set_resistance 0.036 "mult_87_n477"
set_resistance 0.056 "mult_87_n476"
set_resistance 0.035 "mult_87_n475"
set_resistance 0.056 "mult_87_n474"
set_resistance 0.047 "mult_87_n473"
set_resistance 0.038 "mult_87_n472"
set_resistance 0.027 "mult_87_n471"
set_resistance 0.019 "mult_87_n470"
set_resistance 0.056 "mult_87_n469"
set_resistance 0.062 "mult_87_n468"
set_resistance 0.044 "mult_87_n467"
set_resistance 0.041 "mult_87_n466"
set_resistance 0.040 "mult_87_n465"
set_resistance 0.037 "mult_87_n464"
set_resistance 0.035 "mult_87_n463"
set_resistance 0.039 "mult_87_n462"
set_resistance 0.047 "mult_87_n461"
set_resistance 0.026 "mult_87_n460"
set_resistance 0.201 "mult_87_n459"
set_resistance 0.032 "mult_87_n458"
set_resistance 0.021 "mult_87_n457"
set_resistance 0.330 "mult_87_n456"
set_resistance 0.284 "mult_87_n455"
set_resistance 0.054 "mult_87_n454"
set_resistance 0.030 "mult_87_n453"
set_resistance 0.033 "mult_87_n452"
set_resistance 0.024 "mult_87_n451"
set_resistance 0.407 "mult_87_n450"
set_resistance 0.331 "mult_87_n449"
set_resistance 0.038 "mult_87_n448"
set_resistance 0.024 "mult_87_n447"
set_resistance 0.041 "mult_87_n446"
set_resistance 0.033 "mult_87_n445"
set_resistance 0.316 "mult_87_n444"
set_resistance 0.045 "mult_87_n443"
set_resistance 0.053 "mult_87_n442"
set_resistance 0.270 "mult_87_n441"
set_resistance 0.261 "mult_87_n440"
set_resistance 0.034 "mult_87_n439"
set_resistance 0.041 "mult_87_n438"
set_resistance 0.366 "mult_87_n437"
set_resistance 0.293 "mult_87_n436"
set_resistance 0.055 "mult_87_n435"
set_resistance 0.039 "mult_87_n434"
set_resistance 0.035 "mult_87_n433"
set_resistance 0.306 "mult_87_n431"
set_resistance 0.013 "mult_87_n429"
set_resistance 0.024 "mult_87_n428"
set_resistance 0.024 "mult_87_n427"
set_resistance 0.021 "mult_87_n426"
set_resistance 0.043 "mult_87_n425"
set_resistance 0.023 "mult_87_n424"
set_resistance 0.021 "mult_87_n423"
set_resistance 0.037 "mult_87_n422"
set_resistance 0.022 "mult_87_n421"
set_resistance 0.033 "mult_87_n420"
set_resistance 0.028 "mult_87_n419"
set_resistance 0.015 "mult_87_n418"
set_resistance 0.036 "mult_87_n417"
set_resistance 0.015 "mult_87_n416"
set_resistance 0.025 "mult_87_n415"
set_resistance 0.023 "mult_87_n414"
set_resistance 0.017 "mult_87_n413"
set_resistance 0.042 "mult_87_n412"
set_resistance 0.022 "mult_87_n411"
set_resistance 0.035 "mult_87_n410"
set_resistance 0.054 "mult_87_n409"
set_resistance 0.049 "mult_87_n227"
set_resistance 0.044 "mult_87_n226"
set_resistance 0.040 "mult_87_n225"
set_resistance 0.036 "mult_87_n224"
set_resistance 0.021 "mult_87_n223"
set_resistance 0.045 "mult_87_n222"
set_resistance 0.027 "mult_87_n221"
set_resistance 0.065 "mult_87_n220"
set_resistance 0.073 "mult_87_n219"
set_resistance 0.029 "mult_87_n216"
set_resistance 0.016 "mult_87_n215"
set_resistance 0.018 "mult_87_n214"
set_resistance 0.017 "mult_87_n213"
set_resistance 0.017 "mult_87_n212"
set_resistance 0.019 "mult_87_n211"
set_resistance 0.026 "mult_87_n210"
set_resistance 0.018 "mult_87_n209"
set_resistance 0.018 "mult_87_n208"
set_resistance 0.031 "mult_87_n207"
set_resistance 0.060 "mult_87_n205"
set_resistance 0.048 "mult_87_n204"
set_resistance 0.059 "mult_87_n203"
set_resistance 0.038 "mult_87_n202"
set_resistance 0.023 "mult_87_n201"
set_resistance 0.044 "mult_87_n200"
set_resistance 0.032 "mult_87_n199"
set_resistance 0.015 "mult_87_n198"
set_resistance 0.016 "mult_87_n196"
set_resistance 0.031 "mult_87_n195"
set_resistance 0.035 "mult_87_n193"
set_resistance 0.030 "mult_87_n192"
set_resistance 0.037 "mult_87_n191"
set_resistance 0.031 "mult_87_n190"
set_resistance 0.028 "mult_87_n189"
set_resistance 0.029 "mult_87_n188"
set_resistance 0.031 "mult_87_n187"
set_resistance 0.014 "mult_87_n186"
set_resistance 0.029 "mult_87_n185"
set_resistance 0.035 "mult_87_n184"
set_resistance 0.036 "mult_87_n183"
set_resistance 0.046 "mult_87_n181"
set_resistance 0.016 "mult_87_n180"
set_resistance 0.038 "mult_87_n179"
set_resistance 0.017 "mult_87_n178"
set_resistance 0.014 "mult_87_n176"
set_resistance 0.060 "mult_87_n175"
set_resistance 0.047 "mult_87_n174"
set_resistance 0.049 "mult_87_n173"
set_resistance 0.053 "mult_87_n172"
set_resistance 0.061 "mult_87_n171"
set_resistance 0.048 "mult_87_n169"
set_resistance 0.016 "mult_87_n168"
set_resistance 0.016 "mult_87_n167"
set_resistance 0.036 "mult_87_n166"
set_resistance 0.043 "mult_87_n165"
set_resistance 0.058 "mult_87_n164"
set_resistance 0.032 "mult_87_n163"
set_resistance 0.025 "mult_87_n162"
set_resistance 0.036 "mult_87_n161"
set_resistance 0.030 "mult_87_n160"
set_resistance 0.015 "mult_87_n159"
set_resistance 0.059 "mult_87_n155"
set_resistance 0.062 "mult_87_n154"
set_resistance 0.025 "mult_87_n153"
set_resistance 0.032 "mult_87_n152"
set_resistance 0.023 "mult_87_n134"
set_resistance 0.043 "mult_87_n133"
set_resistance 0.022 "mult_87_n132"
set_resistance 0.043 "mult_87_n131"
set_resistance 0.015 "mult_87_n130"
set_resistance 0.028 "mult_87_n129"
set_resistance 0.039 "mult_87_n128"
set_resistance 0.047 "mult_87_n127"
set_resistance 0.038 "mult_87_n126"
set_resistance 0.016 "mult_87_n125"
set_resistance 0.040 "mult_87_n124"
set_resistance 0.027 "mult_87_n123"
set_resistance 0.035 "mult_87_n122"
set_resistance 0.015 "mult_87_n121"
set_resistance 0.030 "mult_87_n120"
set_resistance 0.023 "mult_87_n119"
set_resistance 0.045 "mult_87_n118"
set_resistance 0.019 "mult_87_n117"
set_resistance 0.058 "mult_87_n116"
set_resistance 0.016 "mult_87_n115"
set_resistance 0.030 "mult_87_n114"
set_resistance 0.018 "mult_87_n113"
set_resistance 0.015 "mult_87_n112"
set_resistance 0.025 "mult_87_n111"
set_resistance 0.051 "mult_87_n110"
set_resistance 0.054 "mult_87_n109"
set_resistance 0.019 "mult_87_n108"
set_resistance 0.012 "mult_87_n107"
set_resistance 0.053 "mult_87_n106"
set_resistance 0.061 "mult_87_n105"
set_resistance 0.026 "mult_87_n104"
set_resistance 0.002 "mult_87_n103"
set_resistance 0.026 "mult_87_n102"
set_resistance 0.043 "mult_87_n101"
set_resistance 0.052 "mult_87_n100"
set_resistance 0.042 "mult_87_n99"
set_resistance 0.017 "mult_87_n98"
set_resistance 0.016 "mult_87_n97"
set_resistance 0.019 "mult_87_n96"
set_resistance 0.042 "mult_87_n95"
set_resistance 0.059 "mult_87_n94"
set_resistance 0.029 "mult_87_n93"
set_resistance 0.056 "mult_87_n92"
set_resistance 0.067 "mult_87_n91"
set_resistance 0.025 "mult_87_n90"
set_resistance 0.017 "mult_87_n89"
set_resistance 0.015 "mult_87_n88"
set_resistance 0.033 "mult_87_n87"
set_resistance 0.032 "mult_87_n86"
set_resistance 0.025 "mult_87_n85"
set_resistance 0.018 "mult_87_n84"
set_resistance 0.060 "mult_87_n83"
set_resistance 0.044 "mult_87_n82"
set_resistance 0.022 "mult_87_n81"
set_resistance 0.063 "mult_87_n80"
set_resistance 0.039 "mult_87_n79"
set_resistance 0.015 "mult_87_n78"
set_resistance 0.036 "mult_87_n77"
set_resistance 0.041 "mult_87_n76"
set_resistance 0.033 "mult_87_n75"
set_resistance 0.063 "mult_87_n73"
set_resistance 0.038 "mult_87_n72"
set_resistance 0.059 "mult_87_n71"
set_resistance 0.021 "mult_87_n70"
set_resistance 0.031 "mult_87_n69"
set_resistance 0.035 "mult_87_n68"
set_resistance 0.065 "mult_87_n67"
set_resistance 0.032 "mult_87_n66"
set_resistance 0.029 "mult_87_n65"
set_resistance 0.036 "mult_87_n64"
set_resistance 0.054 "mult_87_n63"
set_resistance 0.015 "mult_87_n62"
set_resistance 0.013 "mult_87_n61"
set_resistance 0.015 "mult_87_n60"
set_resistance 0.044 "mult_87_n59"
set_resistance 0.033 "mult_87_n58"
set_resistance 0.033 "mult_87_n57"
set_resistance 0.066 "mult_87_n55"
set_resistance 0.038 "mult_87_n54"
set_resistance 0.019 "mult_87_n53"
set_resistance 0.021 "mult_87_n52"
set_resistance 0.033 "mult_87_n51"
set_resistance 0.034 "mult_87_n50"
set_resistance 0.035 "mult_87_n49"
set_resistance 0.022 "mult_87_n48"
set_resistance 0.016 "mult_87_n47"
set_resistance 0.015 "mult_87_n46"
set_resistance 0.034 "mult_87_n45"
set_resistance 0.034 "mult_87_n44"
set_resistance 0.029 "mult_87_n43"
set_resistance 0.059 "mult_87_n41"
set_resistance 0.041 "mult_87_n40"
set_resistance 0.014 "mult_87_n39"
set_resistance 0.016 "mult_87_n38"
set_resistance 0.042 "mult_87_n37"
set_resistance 0.020 "mult_87_n36"
set_resistance 0.038 "mult_87_n35"
set_resistance 0.015 "mult_87_n34"
set_resistance 0.032 "mult_87_n33"
set_resistance 0.057 "mult_87_n31"
set_resistance 0.030 "mult_87_n30"
set_resistance 0.047 "mult_87_n29"
set_resistance 0.030 "mult_87_n28"
set_resistance 0.045 "mult_87_n27"
set_resistance 0.039 "mult_87_n25"
set_resistance 0.038 "mult_87_n15"
set_resistance 0.033 "mult_87_n14"
set_resistance 0.037 "mult_87_n13"
set_resistance 0.040 "mult_87_n12"
set_resistance 0.037 "mult_87_n11"
set_resistance 0.041 "mult_87_n10"
set_resistance 0.035 "mult_87_n9"
set_resistance 0.036 "mult_87_n8"
set_resistance 0.032 "mult_87_n7"
set_resistance 0.052 "mult_87_n6"
set_resistance 0.021 "mult_87_n5"
set_resistance 0.036 "mult_87_n4"
set_resistance 0.017 "mult_87_n3"
set_resistance 0.013 "X_3k[11]"
set_resistance 0.013 "X_3k[10]"
set_resistance 0.001 "X_3k[9]"
set_resistance 0.013 "X_3k[8]"
set_resistance 0.024 "X_3k[7]"
set_resistance 0.023 "X_3k[6]"
set_resistance 0.013 "X_3k[5]"
set_resistance 0.001 "X_3k[4]"
set_resistance 0.001 "X_3k[3]"
set_resistance 0.013 "X_3k[2]"
set_resistance 0.001 "X_3k[1]"
set_resistance 0.013 "X_3k[0]"
set_resistance 0.611 "X_3k1[11]"
set_resistance 0.573 "X_3k1[10]"
set_resistance 0.581 "X_3k1[9]"
set_resistance 0.575 "X_3k1[8]"
set_resistance 0.623 "X_3k1[7]"
set_resistance 0.647 "X_3k1[6]"
set_resistance 0.598 "X_3k1[5]"
set_resistance 0.629 "X_3k1[4]"
set_resistance 0.599 "X_3k1[3]"
set_resistance 0.606 "X_3k1[2]"
set_resistance 0.674 "X_3k1[1]"
set_resistance 0.013 "X_3k1[0]"
set_resistance 0.309 "X_3k2[11]"
set_resistance 0.290 "X_3k2[10]"
set_resistance 0.253 "X_3k2[9]"
set_resistance 0.264 "X_3k2[8]"
set_resistance 0.223 "X_3k2[7]"
set_resistance 0.269 "X_3k2[6]"
set_resistance 0.271 "X_3k2[5]"
set_resistance 0.278 "X_3k2[4]"
set_resistance 0.199 "X_3k2[3]"
set_resistance 0.260 "X_3k2[2]"
set_resistance 0.326 "X_3k2[1]"
set_resistance 0.326 "X_3k2[0]"
set_resistance 0.001 "X_3k_1[11]"
set_resistance 0.013 "X_3k_1[10]"
set_resistance 0.014 "X_3k_1[9]"
set_resistance 0.013 "X_3k_1[8]"
set_resistance 0.013 "X_3k_1[7]"
set_resistance 0.023 "X_3k_1[6]"
set_resistance 0.013 "X_3k_1[5]"
set_resistance 0.013 "X_3k_1[4]"
set_resistance 0.013 "X_3k_1[3]"
set_resistance 0.013 "X_3k_1[2]"
set_resistance 0.013 "X_3k_1[1]"
set_resistance 0.013 "X_3k_1[0]"
set_resistance 0.001 "X_3k_2[11]"
set_resistance 0.001 "X_3k_2[10]"
set_resistance 0.001 "X_3k_2[9]"
set_resistance 0.013 "X_3k_2[8]"
set_resistance 0.001 "X_3k_2[7]"
set_resistance 0.001 "X_3k_2[6]"
set_resistance 0.013 "X_3k_2[5]"
set_resistance 0.001 "X_3k_2[4]"
set_resistance 0.001 "X_3k_2[3]"
set_resistance 0.013 "X_3k_2[2]"
set_resistance 0.001 "X_3k_2[1]"
set_resistance 0.013 "X_3k_2[0]"
set_resistance 0.013 "X_3k1_1[11]"
set_resistance 0.013 "X_3k1_1[10]"
set_resistance 0.013 "X_3k1_1[9]"
set_resistance 0.026 "X_3k1_1[8]"
set_resistance 0.001 "X_3k1_1[7]"
set_resistance 0.013 "X_3k1_1[6]"
set_resistance 0.013 "X_3k1_1[5]"
set_resistance 0.023 "X_3k1_1[4]"
set_resistance 0.013 "X_3k1_1[3]"
set_resistance 0.013 "X_3k1_1[2]"
set_resistance 0.023 "X_3k1_1[1]"
set_resistance 0.023 "X_3k1_1[0]"
set_resistance 0.024 "X_3k1_2[11]"
set_resistance 0.013 "X_3k1_2[10]"
set_resistance 0.023 "X_3k1_2[9]"
set_resistance 0.001 "X_3k1_2[8]"
set_resistance 0.001 "X_3k1_2[7]"
set_resistance 0.001 "X_3k1_2[6]"
set_resistance 0.023 "X_3k1_2[5]"
set_resistance 0.001 "X_3k1_2[4]"
set_resistance 0.001 "X_3k1_2[3]"
set_resistance 0.001 "X_3k1_2[2]"
set_resistance 0.001 "X_3k1_2[1]"
set_resistance 0.025 "X_3k1_2[0]"
set_resistance 0.242 "X_3k1_3[11]"
set_resistance 0.212 "X_3k1_3[10]"
set_resistance 0.193 "X_3k1_3[9]"
set_resistance 0.227 "X_3k1_3[8]"
set_resistance 0.230 "X_3k1_3[7]"
set_resistance 0.229 "X_3k1_3[6]"
set_resistance 0.229 "X_3k1_3[5]"
set_resistance 0.223 "X_3k1_3[4]"
set_resistance 0.206 "X_3k1_3[3]"
set_resistance 0.220 "X_3k1_3[2]"
set_resistance 0.222 "X_3k1_3[1]"
set_resistance 0.244 "X_3k1_3[0]"
set_resistance 0.013 "X_3k2_1[11]"
set_resistance 0.013 "X_3k2_1[10]"
set_resistance 0.013 "X_3k2_1[9]"
set_resistance 0.023 "X_3k2_1[8]"
set_resistance 0.023 "X_3k2_1[7]"
set_resistance 0.013 "X_3k2_1[6]"
set_resistance 0.013 "X_3k2_1[5]"
set_resistance 0.013 "X_3k2_1[4]"
set_resistance 0.013 "X_3k2_1[3]"
set_resistance 0.013 "X_3k2_1[2]"
set_resistance 0.650 "X_3k2_1[1]"
set_resistance 0.025 "X_3k2_1[0]"
set_resistance 0.013 "X_3k2_2[11]"
set_resistance 0.013 "X_3k2_2[10]"
set_resistance 0.013 "X_3k2_2[9]"
set_resistance 0.001 "X_3k2_2[8]"
set_resistance 0.013 "X_3k2_2[7]"
set_resistance 0.013 "X_3k2_2[6]"
set_resistance 0.531 "X_3k2_2[5]"
set_resistance 0.560 "X_3k2_2[4]"
set_resistance 0.001 "X_3k2_2[3]"
set_resistance 0.013 "X_3k2_2[2]"
set_resistance 0.013 "X_3k2_2[1]"
set_resistance 0.001 "X_3k2_2[0]"
set_resistance 0.507 "X_3k2_3[11]"
set_resistance 0.648 "X_3k2_3[10]"
set_resistance 0.622 "X_3k2_3[9]"
set_resistance 0.593 "X_3k2_3[8]"
set_resistance 0.567 "X_3k2_3[7]"
set_resistance 0.575 "X_3k2_3[6]"
set_resistance 0.551 "X_3k2_3[5]"
set_resistance 0.587 "X_3k2_3[4]"
set_resistance 0.601 "X_3k2_3[3]"
set_resistance 0.626 "X_3k2_3[2]"
set_resistance 0.623 "X_3k2_3[1]"
set_resistance 0.701 "X_3k2_3[0]"
set_resistance 0.024 "M0_0[23]"
set_resistance 0.029 "M0_0[22]"
set_resistance 0.015 "M0_0[21]"
set_resistance 0.015 "M0_0[20]"
set_resistance 0.021 "M0_0[19]"
set_resistance 0.003 "M0_0[18]"
set_resistance 0.022 "M0_0[17]"
set_resistance 0.004 "M0_0[16]"
set_resistance 0.004 "M0_0[15]"
set_resistance 0.014 "M0_0[14]"
set_resistance 0.002 "M0_0[13]"
set_resistance 0.004 "M0_0[12]"
set_resistance 0.005 "M0_0[11]"
set_resistance 0.005 "M1_0[23]"
set_resistance 0.021 "M1_0[22]"
set_resistance 0.015 "M1_0[21]"
set_resistance 0.013 "M1_0[20]"
set_resistance 0.002 "M1_0[19]"
set_resistance 0.015 "M1_0[18]"
set_resistance 0.004 "M1_0[17]"
set_resistance 0.019 "M1_0[16]"
set_resistance 0.016 "M1_0[15]"
set_resistance 0.005 "M1_0[14]"
set_resistance 0.013 "M1_0[13]"
set_resistance 0.024 "M1_0[12]"
set_resistance 0.043 "M1_0[11]"
set_resistance 0.008 "M2_0[23]"
set_resistance 0.013 "M2_0[22]"
set_resistance 0.005 "M2_0[21]"
set_resistance 0.017 "M2_0[20]"
set_resistance 0.022 "M2_0[19]"
set_resistance 0.001 "M2_0[18]"
set_resistance 0.033 "M2_0[17]"
set_resistance 0.022 "M2_0[16]"
set_resistance 0.017 "M2_0[15]"
set_resistance 0.019 "M2_0[14]"
set_resistance 0.016 "M2_0[13]"
set_resistance 0.002 "M2_0[12]"
set_resistance 0.013 "M2_0[11]"
set_resistance 0.044 "M3_0[23]"
set_resistance 0.136 "M3_0[22]"
set_resistance 0.154 "M3_0[21]"
set_resistance 0.152 "M3_0[20]"
set_resistance 0.067 "M3_0[19]"
set_resistance 0.071 "M3_0[18]"
set_resistance 0.072 "M3_0[17]"
set_resistance 0.080 "M3_0[16]"
set_resistance 0.099 "M3_0[15]"
set_resistance 0.074 "M3_0[14]"
set_resistance 0.073 "M3_0[13]"
set_resistance 0.063 "M3_0[12]"
set_resistance 0.070 "M3_0[11]"
set_resistance 0.024 "M4_0[23]"
set_resistance 0.017 "M4_0[22]"
set_resistance 0.031 "M4_0[21]"
set_resistance 0.064 "M4_0[20]"
set_resistance 0.027 "M4_0[19]"
set_resistance 0.053 "M4_0[18]"
set_resistance 0.046 "M4_0[17]"
set_resistance 0.034 "M4_0[16]"
set_resistance 0.022 "M4_0[15]"
set_resistance 0.019 "M4_0[14]"
set_resistance 0.003 "M4_0[13]"
set_resistance 0.034 "M4_0[12]"
set_resistance 0.018 "M4_0[11]"
set_resistance 0.014 "M5_0[23]"
set_resistance 0.025 "M5_0[22]"
set_resistance 0.018 "M5_0[21]"
set_resistance 0.025 "M5_0[20]"
set_resistance 0.013 "M5_0[19]"
set_resistance 0.038 "M5_0[18]"
set_resistance 0.032 "M5_0[17]"
set_resistance 0.042 "M5_0[16]"
set_resistance 0.037 "M5_0[15]"
set_resistance 0.029 "M5_0[14]"
set_resistance 0.030 "M5_0[13]"
set_resistance 0.024 "M5_0[12]"
set_resistance 0.022 "M5_0[11]"
set_resistance 0.029 "M6_0[23]"
set_resistance 0.016 "M6_0[22]"
set_resistance 0.017 "M6_0[21]"
set_resistance 0.015 "M6_0[20]"
set_resistance 0.001 "M6_0[19]"
set_resistance 0.013 "M6_0[18]"
set_resistance 0.005 "M6_0[17]"
set_resistance 0.004 "M6_0[16]"
set_resistance 0.006 "M6_0[15]"
set_resistance 0.027 "M6_0[14]"
set_resistance 0.042 "M6_0[13]"
set_resistance 0.043 "M6_0[12]"
set_resistance 0.058 "M6_0[11]"
set_resistance 0.030 "M7_0[23]"
set_resistance 0.023 "M7_0[22]"
set_resistance 0.018 "M7_0[21]"
set_resistance 0.017 "M7_0[20]"
set_resistance 0.015 "M7_0[19]"
set_resistance 0.003 "M7_0[18]"
set_resistance 0.001 "M7_0[17]"
set_resistance 0.003 "M7_0[16]"
set_resistance 0.022 "M7_0[15]"
set_resistance 0.038 "M7_0[14]"
set_resistance 0.052 "M7_0[13]"
set_resistance 0.020 "M7_0[12]"
set_resistance 0.034 "M7_0[11]"
set_resistance 0.032 "M8_0[23]"
set_resistance 0.046 "M8_0[22]"
set_resistance 0.055 "M8_0[21]"
set_resistance 0.041 "M8_0[20]"
set_resistance 0.034 "M8_0[19]"
set_resistance 0.031 "M8_0[18]"
set_resistance 0.048 "M8_0[17]"
set_resistance 0.067 "M8_0[16]"
set_resistance 0.054 "M8_0[15]"
set_resistance 0.072 "M8_0[14]"
set_resistance 0.053 "M8_0[13]"
set_resistance 0.091 "M8_0[12]"
set_resistance 0.112 "M8_0[11]"
set_resistance 0.055 "M0_1[23]"
set_resistance 0.103 "M0_1[22]"
set_resistance 0.116 "M0_1[21]"
set_resistance 0.046 "M0_1[20]"
set_resistance 0.045 "M0_1[19]"
set_resistance 0.041 "M0_1[18]"
set_resistance 0.040 "M0_1[17]"
set_resistance 0.039 "M0_1[16]"
set_resistance 0.037 "M0_1[15]"
set_resistance 0.005 "M0_1[14]"
set_resistance 0.030 "M0_1[13]"
set_resistance 0.045 "M0_1[12]"
set_resistance 0.041 "M0_1[11]"
set_resistance 0.030 "M1_1[23]"
set_resistance 0.099 "M1_1[22]"
set_resistance 0.085 "M1_1[21]"
set_resistance 0.090 "M1_1[20]"
set_resistance 0.076 "M1_1[19]"
set_resistance 0.116 "M1_1[18]"
set_resistance 0.052 "M1_1[17]"
set_resistance 0.040 "M1_1[16]"
set_resistance 0.028 "M1_1[15]"
set_resistance 0.041 "M1_1[14]"
set_resistance 0.054 "M1_1[13]"
set_resistance 0.080 "M1_1[12]"
set_resistance 0.089 "M1_1[11]"
set_resistance 0.019 "M2_1[23]"
set_resistance 0.018 "M2_1[22]"
set_resistance 0.024 "M2_1[21]"
set_resistance 0.046 "M2_1[20]"
set_resistance 0.021 "M2_1[19]"
set_resistance 0.031 "M2_1[18]"
set_resistance 0.043 "M2_1[17]"
set_resistance 0.039 "M2_1[16]"
set_resistance 0.050 "M2_1[15]"
set_resistance 0.042 "M2_1[14]"
set_resistance 0.024 "M2_1[13]"
set_resistance 0.040 "M2_1[12]"
set_resistance 0.035 "M2_1[11]"
set_resistance 0.036 "M3_1[23]"
set_resistance 0.015 "M3_1[22]"
set_resistance 0.013 "M3_1[21]"
set_resistance 0.032 "M3_1[20]"
set_resistance 0.020 "M3_1[19]"
set_resistance 0.019 "M3_1[18]"
set_resistance 0.004 "M3_1[17]"
set_resistance 0.038 "M3_1[16]"
set_resistance 0.042 "M3_1[15]"
set_resistance 0.016 "M3_1[14]"
set_resistance 0.001 "M3_1[13]"
set_resistance 0.001 "M3_1[12]"
set_resistance 0.003 "M3_1[11]"
set_resistance 0.006 "M4_1[23]"
set_resistance 0.020 "M4_1[22]"
set_resistance 0.019 "M4_1[21]"
set_resistance 0.014 "M4_1[20]"
set_resistance 0.033 "M4_1[19]"
set_resistance 0.022 "M4_1[18]"
set_resistance 0.038 "M4_1[17]"
set_resistance 0.040 "M4_1[16]"
set_resistance 0.037 "M4_1[15]"
set_resistance 0.052 "M4_1[14]"
set_resistance 0.044 "M4_1[13]"
set_resistance 0.069 "M4_1[12]"
set_resistance 0.076 "M4_1[11]"
set_resistance 0.020 "M5_1[23]"
set_resistance 0.017 "M5_1[22]"
set_resistance 0.017 "M5_1[21]"
set_resistance 0.019 "M5_1[20]"
set_resistance 0.031 "M5_1[19]"
set_resistance 0.026 "M5_1[18]"
set_resistance 0.021 "M5_1[17]"
set_resistance 0.024 "M5_1[16]"
set_resistance 0.029 "M5_1[15]"
set_resistance 0.022 "M5_1[14]"
set_resistance 0.042 "M5_1[13]"
set_resistance 0.039 "M5_1[12]"
set_resistance 0.035 "M5_1[11]"
set_resistance 0.006 "M6_1[23]"
set_resistance 0.014 "M6_1[22]"
set_resistance 0.013 "M6_1[21]"
set_resistance 0.018 "M6_1[20]"
set_resistance 0.015 "M6_1[19]"
set_resistance 0.019 "M6_1[18]"
set_resistance 0.031 "M6_1[17]"
set_resistance 0.018 "M6_1[16]"
set_resistance 0.014 "M6_1[15]"
set_resistance 0.021 "M6_1[14]"
set_resistance 0.013 "M6_1[13]"
set_resistance 0.043 "M6_1[12]"
set_resistance 0.056 "M6_1[11]"
set_resistance 0.020 "M7_1[23]"
set_resistance 0.016 "M7_1[22]"
set_resistance 0.018 "M7_1[21]"
set_resistance 0.013 "M7_1[20]"
set_resistance 0.024 "M7_1[19]"
set_resistance 0.013 "M7_1[18]"
set_resistance 0.033 "M7_1[17]"
set_resistance 0.020 "M7_1[16]"
set_resistance 0.015 "M7_1[15]"
set_resistance 0.003 "M7_1[14]"
set_resistance 0.037 "M7_1[13]"
set_resistance 0.091 "M7_1[12]"
set_resistance 0.085 "M7_1[11]"
set_resistance 0.020 "M8_1[23]"
set_resistance 0.024 "M8_1[22]"
set_resistance 0.024 "M8_1[21]"
set_resistance 0.019 "M8_1[20]"
set_resistance 0.021 "M8_1[19]"
set_resistance 0.036 "M8_1[18]"
set_resistance 0.024 "M8_1[17]"
set_resistance 0.034 "M8_1[16]"
set_resistance 0.041 "M8_1[15]"
set_resistance 0.048 "M8_1[14]"
set_resistance 0.078 "M8_1[13]"
set_resistance 0.073 "M8_1[12]"
set_resistance 0.066 "M8_1[11]"
set_resistance 0.029 "M0_2[23]"
set_resistance 0.077 "M0_2[22]"
set_resistance 0.057 "M0_2[21]"
set_resistance 0.052 "M0_2[20]"
set_resistance 0.077 "M0_2[19]"
set_resistance 0.057 "M0_2[18]"
set_resistance 0.080 "M0_2[17]"
set_resistance 0.051 "M0_2[16]"
set_resistance 0.024 "M0_2[15]"
set_resistance 0.052 "M0_2[14]"
set_resistance 0.030 "M0_2[13]"
set_resistance 0.022 "M0_2[12]"
set_resistance 0.046 "M0_2[11]"
set_resistance 0.006 "M1_2[23]"
set_resistance 0.013 "M1_2[22]"
set_resistance 0.004 "M1_2[21]"
set_resistance 0.001 "M1_2[20]"
set_resistance 0.016 "M1_2[19]"
set_resistance 0.016 "M1_2[18]"
set_resistance 0.018 "M1_2[17]"
set_resistance 0.018 "M1_2[16]"
set_resistance 0.004 "M1_2[15]"
set_resistance 0.015 "M1_2[14]"
set_resistance 0.015 "M1_2[13]"
set_resistance 0.018 "M1_2[12]"
set_resistance 0.017 "M1_2[11]"
set_resistance 0.013 "M2_2[23]"
set_resistance 0.019 "M2_2[22]"
set_resistance 0.015 "M2_2[21]"
set_resistance 0.013 "M2_2[20]"
set_resistance 0.018 "M2_2[19]"
set_resistance 0.013 "M2_2[18]"
set_resistance 0.013 "M2_2[17]"
set_resistance 0.005 "M2_2[16]"
set_resistance 0.015 "M2_2[15]"
set_resistance 0.016 "M2_2[14]"
set_resistance 0.016 "M2_2[13]"
set_resistance 0.020 "M2_2[12]"
set_resistance 0.017 "M2_2[11]"
set_resistance 0.156 "M3_2[23]"
set_resistance 0.039 "M3_2[22]"
set_resistance 0.043 "M3_2[21]"
set_resistance 0.042 "M3_2[20]"
set_resistance 0.079 "M3_2[19]"
set_resistance 0.025 "M3_2[18]"
set_resistance 0.021 "M3_2[17]"
set_resistance 0.007 "M3_2[16]"
set_resistance 0.027 "M3_2[15]"
set_resistance 0.005 "M3_2[14]"
set_resistance 0.010 "M3_2[13]"
set_resistance 0.012 "M3_2[12]"
set_resistance 0.045 "M3_2[11]"
set_resistance 0.029 "M4_2[23]"
set_resistance 0.013 "M4_2[22]"
set_resistance 0.031 "M4_2[21]"
set_resistance 0.013 "M4_2[20]"
set_resistance 0.014 "M4_2[19]"
set_resistance 0.019 "M4_2[18]"
set_resistance 0.019 "M4_2[17]"
set_resistance 0.013 "M4_2[16]"
set_resistance 0.018 "M4_2[15]"
set_resistance 0.015 "M4_2[14]"
set_resistance 0.016 "M4_2[13]"
set_resistance 0.031 "M4_2[12]"
set_resistance 0.015 "M4_2[11]"
set_resistance 0.044 "M5_2[23]"
set_resistance 0.064 "M5_2[22]"
set_resistance 0.063 "M5_2[21]"
set_resistance 0.078 "M5_2[20]"
set_resistance 0.069 "M5_2[19]"
set_resistance 0.068 "M5_2[18]"
set_resistance 0.055 "M5_2[17]"
set_resistance 0.073 "M5_2[16]"
set_resistance 0.055 "M5_2[15]"
set_resistance 0.001 "M5_2[14]"
set_resistance 0.001 "M5_2[13]"
set_resistance 0.041 "M5_2[12]"
set_resistance 0.042 "M5_2[11]"
set_resistance 0.107 "M6_2[23]"
set_resistance 0.122 "M6_2[22]"
set_resistance 0.029 "M6_2[21]"
set_resistance 0.061 "M6_2[20]"
set_resistance 0.137 "M6_2[19]"
set_resistance 0.079 "M6_2[18]"
set_resistance 0.086 "M6_2[17]"
set_resistance 0.136 "M6_2[16]"
set_resistance 0.092 "M6_2[15]"
set_resistance 0.156 "M6_2[14]"
set_resistance 0.147 "M6_2[13]"
set_resistance 0.184 "M6_2[12]"
set_resistance 0.137 "M6_2[11]"
set_resistance 0.041 "M7_2[23]"
set_resistance 0.004 "M7_2[22]"
set_resistance 0.001 "M7_2[21]"
set_resistance 0.036 "M7_2[20]"
set_resistance 0.015 "M7_2[19]"
set_resistance 0.022 "M7_2[18]"
set_resistance 0.019 "M7_2[17]"
set_resistance 0.017 "M7_2[16]"
set_resistance 0.020 "M7_2[15]"
set_resistance 0.004 "M7_2[14]"
set_resistance 0.017 "M7_2[13]"
set_resistance 0.016 "M7_2[12]"
set_resistance 0.025 "M7_2[11]"
set_resistance 0.045 "M8_2[23]"
set_resistance 0.081 "M8_2[22]"
set_resistance 0.073 "M8_2[21]"
set_resistance 0.072 "M8_2[20]"
set_resistance 0.050 "M8_2[19]"
set_resistance 0.034 "M8_2[18]"
set_resistance 0.021 "M8_2[17]"
set_resistance 0.037 "M8_2[16]"
set_resistance 0.023 "M8_2[15]"
set_resistance 0.022 "M8_2[14]"
set_resistance 0.032 "M8_2[13]"
set_resistance 0.024 "M8_2[12]"
set_resistance 0.062 "M8_2[11]"
set_resistance 0.048 "M0_0_r[12]"
set_resistance 0.054 "M0_0_r[11]"
set_resistance 0.049 "M0_0_r[10]"
set_resistance 0.046 "M0_0_r[9]"
set_resistance 0.049 "M0_0_r[8]"
set_resistance 0.047 "M0_0_r[7]"
set_resistance 0.043 "M0_0_r[6]"
set_resistance 0.033 "M0_0_r[5]"
set_resistance 0.020 "M0_0_r[4]"
set_resistance 0.041 "M0_0_r[3]"
set_resistance 0.053 "M0_0_r[2]"
set_resistance 0.064 "M0_0_r[1]"
set_resistance 0.070 "M0_0_r[0]"
set_resistance 0.038 "M1_0_r[12]"
set_resistance 0.017 "M1_0_r[11]"
set_resistance 0.019 "M1_0_r[10]"
set_resistance 0.013 "M1_0_r[9]"
set_resistance 0.019 "M1_0_r[8]"
set_resistance 0.016 "M1_0_r[7]"
set_resistance 0.015 "M1_0_r[6]"
set_resistance 0.022 "M1_0_r[5]"
set_resistance 0.033 "M1_0_r[4]"
set_resistance 0.037 "M1_0_r[3]"
set_resistance 0.029 "M1_0_r[2]"
set_resistance 0.019 "M1_0_r[1]"
set_resistance 0.025 "M1_0_r[0]"
set_resistance 0.020 "M2_0_r[12]"
set_resistance 0.020 "M2_0_r[11]"
set_resistance 0.040 "M2_0_r[10]"
set_resistance 0.012 "M2_0_r[9]"
set_resistance 0.034 "M2_0_r[8]"
set_resistance 0.018 "M2_0_r[7]"
set_resistance 0.030 "M2_0_r[6]"
set_resistance 0.012 "M2_0_r[5]"
set_resistance 0.019 "M2_0_r[4]"
set_resistance 0.019 "M2_0_r[3]"
set_resistance 0.017 "M2_0_r[2]"
set_resistance 0.035 "M2_0_r[1]"
set_resistance 0.039 "M2_0_r[0]"
set_resistance 0.035 "M3_0_r[12]"
set_resistance 0.069 "M3_0_r[11]"
set_resistance 0.057 "M3_0_r[10]"
set_resistance 0.067 "M3_0_r[9]"
set_resistance 0.102 "M3_0_r[8]"
set_resistance 0.105 "M3_0_r[7]"
set_resistance 0.085 "M3_0_r[6]"
set_resistance 0.066 "M3_0_r[5]"
set_resistance 0.087 "M3_0_r[4]"
set_resistance 0.077 "M3_0_r[3]"
set_resistance 0.087 "M3_0_r[2]"
set_resistance 0.094 "M3_0_r[1]"
set_resistance 0.112 "M3_0_r[0]"
set_resistance 0.049 "M4_0_r[12]"
set_resistance 0.067 "M4_0_r[11]"
set_resistance 0.056 "M4_0_r[10]"
set_resistance 0.047 "M4_0_r[9]"
set_resistance 0.060 "M4_0_r[8]"
set_resistance 0.069 "M4_0_r[7]"
set_resistance 0.020 "M4_0_r[6]"
set_resistance 0.016 "M4_0_r[5]"
set_resistance 0.035 "M4_0_r[4]"
set_resistance 0.028 "M4_0_r[3]"
set_resistance 0.030 "M4_0_r[2]"
set_resistance 0.044 "M4_0_r[1]"
set_resistance 0.043 "M4_0_r[0]"
set_resistance 0.044 "M5_0_r[12]"
set_resistance 0.044 "M5_0_r[11]"
set_resistance 0.045 "M5_0_r[10]"
set_resistance 0.026 "M5_0_r[9]"
set_resistance 0.035 "M5_0_r[8]"
set_resistance 0.021 "M5_0_r[7]"
set_resistance 0.015 "M5_0_r[6]"
set_resistance 0.039 "M5_0_r[5]"
set_resistance 0.028 "M5_0_r[4]"
set_resistance 0.031 "M5_0_r[3]"
set_resistance 0.029 "M5_0_r[2]"
set_resistance 0.032 "M5_0_r[1]"
set_resistance 0.018 "M5_0_r[0]"
set_resistance 0.017 "M6_0_r[12]"
set_resistance 0.034 "M6_0_r[11]"
set_resistance 0.024 "M6_0_r[10]"
set_resistance 0.025 "M6_0_r[9]"
set_resistance 0.034 "M6_0_r[8]"
set_resistance 0.035 "M6_0_r[7]"
set_resistance 0.032 "M6_0_r[6]"
set_resistance 0.038 "M6_0_r[5]"
set_resistance 0.045 "M6_0_r[4]"
set_resistance 0.052 "M6_0_r[3]"
set_resistance 0.048 "M6_0_r[2]"
set_resistance 0.081 "M6_0_r[1]"
set_resistance 0.098 "M6_0_r[0]"
set_resistance 0.018 "M7_0_r[12]"
set_resistance 0.032 "M7_0_r[11]"
set_resistance 0.023 "M7_0_r[10]"
set_resistance 0.033 "M7_0_r[9]"
set_resistance 0.017 "M7_0_r[8]"
set_resistance 0.028 "M7_0_r[7]"
set_resistance 0.015 "M7_0_r[6]"
set_resistance 0.014 "M7_0_r[5]"
set_resistance 0.023 "M7_0_r[4]"
set_resistance 0.037 "M7_0_r[3]"
set_resistance 0.034 "M7_0_r[2]"
set_resistance 0.023 "M7_0_r[1]"
set_resistance 0.045 "M7_0_r[0]"
set_resistance 0.020 "M8_0_r[12]"
set_resistance 0.022 "M8_0_r[11]"
set_resistance 0.020 "M8_0_r[10]"
set_resistance 0.034 "M8_0_r[9]"
set_resistance 0.045 "M8_0_r[8]"
set_resistance 0.033 "M8_0_r[7]"
set_resistance 0.017 "M8_0_r[6]"
set_resistance 0.017 "M8_0_r[5]"
set_resistance 0.027 "M8_0_r[4]"
set_resistance 0.030 "M8_0_r[3]"
set_resistance 0.018 "M8_0_r[2]"
set_resistance 0.005 "M8_0_r[1]"
set_resistance 0.016 "M8_0_r[0]"
set_resistance 0.030 "M0_1_r[12]"
set_resistance 0.046 "M0_1_r[11]"
set_resistance 0.039 "M0_1_r[10]"
set_resistance 0.083 "M0_1_r[9]"
set_resistance 0.061 "M0_1_r[8]"
set_resistance 0.084 "M0_1_r[7]"
set_resistance 0.064 "M0_1_r[6]"
set_resistance 0.068 "M0_1_r[5]"
set_resistance 0.205 "M0_1_r[4]"
set_resistance 0.219 "M0_1_r[3]"
set_resistance 0.211 "M0_1_r[2]"
set_resistance 0.200 "M0_1_r[1]"
set_resistance 0.242 "M0_1_r[0]"
set_resistance 0.039 "M1_1_r[12]"
set_resistance 0.031 "M1_1_r[11]"
set_resistance 0.044 "M1_1_r[10]"
set_resistance 0.029 "M1_1_r[9]"
set_resistance 0.056 "M1_1_r[8]"
set_resistance 0.040 "M1_1_r[7]"
set_resistance 0.020 "M1_1_r[6]"
set_resistance 0.044 "M1_1_r[5]"
set_resistance 0.044 "M1_1_r[4]"
set_resistance 0.089 "M1_1_r[3]"
set_resistance 0.063 "M1_1_r[2]"
set_resistance 0.093 "M1_1_r[1]"
set_resistance 0.082 "M1_1_r[0]"
set_resistance 0.035 "M2_1_r[12]"
set_resistance 0.056 "M2_1_r[11]"
set_resistance 0.053 "M2_1_r[10]"
set_resistance 0.030 "M2_1_r[9]"
set_resistance 0.020 "M2_1_r[8]"
set_resistance 0.038 "M2_1_r[7]"
set_resistance 0.038 "M2_1_r[6]"
set_resistance 0.050 "M2_1_r[5]"
set_resistance 0.039 "M2_1_r[4]"
set_resistance 0.014 "M2_1_r[3]"
set_resistance 0.016 "M2_1_r[2]"
set_resistance 0.057 "M2_1_r[1]"
set_resistance 0.075 "M2_1_r[0]"
set_resistance 0.033 "M3_1_r[12]"
set_resistance 0.053 "M3_1_r[11]"
set_resistance 0.047 "M3_1_r[10]"
set_resistance 0.031 "M3_1_r[9]"
set_resistance 0.053 "M3_1_r[8]"
set_resistance 0.038 "M3_1_r[7]"
set_resistance 0.034 "M3_1_r[6]"
set_resistance 0.030 "M3_1_r[5]"
set_resistance 0.013 "M3_1_r[4]"
set_resistance 0.026 "M3_1_r[3]"
set_resistance 0.018 "M3_1_r[2]"
set_resistance 0.029 "M3_1_r[1]"
set_resistance 0.060 "M3_1_r[0]"
set_resistance 0.030 "M4_1_r[12]"
set_resistance 0.014 "M4_1_r[11]"
set_resistance 0.042 "M4_1_r[10]"
set_resistance 0.036 "M4_1_r[9]"
set_resistance 0.036 "M4_1_r[8]"
set_resistance 0.029 "M4_1_r[7]"
set_resistance 0.042 "M4_1_r[6]"
set_resistance 0.037 "M4_1_r[5]"
set_resistance 0.045 "M4_1_r[4]"
set_resistance 0.073 "M4_1_r[3]"
set_resistance 0.047 "M4_1_r[2]"
set_resistance 0.084 "M4_1_r[1]"
set_resistance 0.049 "M4_1_r[0]"
set_resistance 0.017 "M5_1_r[12]"
set_resistance 0.029 "M5_1_r[11]"
set_resistance 0.030 "M5_1_r[10]"
set_resistance 0.030 "M5_1_r[9]"
set_resistance 0.032 "M5_1_r[8]"
set_resistance 0.039 "M5_1_r[7]"
set_resistance 0.033 "M5_1_r[6]"
set_resistance 0.043 "M5_1_r[5]"
set_resistance 0.049 "M5_1_r[4]"
set_resistance 0.037 "M5_1_r[3]"
set_resistance 0.057 "M5_1_r[2]"
set_resistance 0.067 "M5_1_r[1]"
set_resistance 0.063 "M5_1_r[0]"
set_resistance 0.029 "M6_1_r[12]"
set_resistance 0.032 "M6_1_r[11]"
set_resistance 0.019 "M6_1_r[10]"
set_resistance 0.032 "M6_1_r[9]"
set_resistance 0.042 "M6_1_r[8]"
set_resistance 0.044 "M6_1_r[7]"
set_resistance 0.055 "M6_1_r[6]"
set_resistance 0.051 "M6_1_r[5]"
set_resistance 0.063 "M6_1_r[4]"
set_resistance 0.032 "M6_1_r[3]"
set_resistance 0.061 "M6_1_r[2]"
set_resistance 0.081 "M6_1_r[1]"
set_resistance 0.072 "M6_1_r[0]"
set_resistance 0.018 "M7_1_r[12]"
set_resistance 0.032 "M7_1_r[11]"
set_resistance 0.029 "M7_1_r[10]"
set_resistance 0.021 "M7_1_r[9]"
set_resistance 0.037 "M7_1_r[8]"
set_resistance 0.064 "M7_1_r[7]"
set_resistance 0.073 "M7_1_r[6]"
set_resistance 0.084 "M7_1_r[5]"
set_resistance 0.048 "M7_1_r[4]"
set_resistance 0.036 "M7_1_r[3]"
set_resistance 0.048 "M7_1_r[2]"
set_resistance 0.037 "M7_1_r[1]"
set_resistance 0.025 "M7_1_r[0]"
set_resistance 0.021 "M8_1_r[12]"
set_resistance 0.013 "M8_1_r[11]"
set_resistance 0.022 "M8_1_r[10]"
set_resistance 0.029 "M8_1_r[9]"
set_resistance 0.022 "M8_1_r[8]"
set_resistance 0.020 "M8_1_r[7]"
set_resistance 0.014 "M8_1_r[6]"
set_resistance 0.024 "M8_1_r[5]"
set_resistance 0.026 "M8_1_r[4]"
set_resistance 0.032 "M8_1_r[3]"
set_resistance 0.018 "M8_1_r[2]"
set_resistance 0.016 "M8_1_r[1]"
set_resistance 0.053 "M8_1_r[0]"
set_resistance 0.030 "M0_2_r[12]"
set_resistance 0.040 "M0_2_r[11]"
set_resistance 0.028 "M0_2_r[10]"
set_resistance 0.038 "M0_2_r[9]"
set_resistance 0.039 "M0_2_r[8]"
set_resistance 0.030 "M0_2_r[7]"
set_resistance 0.015 "M0_2_r[6]"
set_resistance 0.031 "M0_2_r[5]"
set_resistance 0.035 "M0_2_r[4]"
set_resistance 0.048 "M0_2_r[3]"
set_resistance 0.038 "M0_2_r[2]"
set_resistance 0.052 "M0_2_r[1]"
set_resistance 0.074 "M0_2_r[0]"
set_resistance 0.016 "M1_2_r[12]"
set_resistance 0.014 "M1_2_r[11]"
set_resistance 0.013 "M1_2_r[10]"
set_resistance 0.038 "M1_2_r[9]"
set_resistance 0.016 "M1_2_r[8]"
set_resistance 0.015 "M1_2_r[7]"
set_resistance 0.037 "M1_2_r[6]"
set_resistance 0.014 "M1_2_r[5]"
set_resistance 0.016 "M1_2_r[4]"
set_resistance 0.013 "M1_2_r[3]"
set_resistance 0.028 "M1_2_r[2]"
set_resistance 0.029 "M1_2_r[1]"
set_resistance 0.031 "M1_2_r[0]"
set_resistance 0.030 "M2_2_r[12]"
set_resistance 0.022 "M2_2_r[11]"
set_resistance 0.035 "M2_2_r[10]"
set_resistance 0.036 "M2_2_r[9]"
set_resistance 0.014 "M2_2_r[8]"
set_resistance 0.018 "M2_2_r[7]"
set_resistance 0.031 "M2_2_r[6]"
set_resistance 0.032 "M2_2_r[5]"
set_resistance 0.034 "M2_2_r[4]"
set_resistance 0.018 "M2_2_r[3]"
set_resistance 0.023 "M2_2_r[2]"
set_resistance 0.029 "M2_2_r[1]"
set_resistance 0.030 "M2_2_r[0]"
set_resistance 0.045 "M3_2_r[12]"
set_resistance 0.052 "M3_2_r[11]"
set_resistance 0.041 "M3_2_r[10]"
set_resistance 0.054 "M3_2_r[9]"
set_resistance 0.070 "M3_2_r[8]"
set_resistance 0.236 "M3_2_r[7]"
set_resistance 0.221 "M3_2_r[6]"
set_resistance 0.239 "M3_2_r[5]"
set_resistance 0.224 "M3_2_r[4]"
set_resistance 0.258 "M3_2_r[3]"
set_resistance 0.225 "M3_2_r[2]"
set_resistance 0.212 "M3_2_r[1]"
set_resistance 0.218 "M3_2_r[0]"
set_resistance 0.047 "M4_2_r[12]"
set_resistance 0.038 "M4_2_r[11]"
set_resistance 0.025 "M4_2_r[10]"
set_resistance 0.029 "M4_2_r[9]"
set_resistance 0.032 "M4_2_r[8]"
set_resistance 0.041 "M4_2_r[7]"
set_resistance 0.056 "M4_2_r[6]"
set_resistance 0.052 "M4_2_r[5]"
set_resistance 0.045 "M4_2_r[4]"
set_resistance 0.058 "M4_2_r[3]"
set_resistance 0.069 "M4_2_r[2]"
set_resistance 0.075 "M4_2_r[1]"
set_resistance 0.115 "M4_2_r[0]"
set_resistance 0.014 "M5_2_r[12]"
set_resistance 0.042 "M5_2_r[11]"
set_resistance 0.036 "M5_2_r[10]"
set_resistance 0.017 "M5_2_r[9]"
set_resistance 0.027 "M5_2_r[8]"
set_resistance 0.022 "M5_2_r[7]"
set_resistance 0.030 "M5_2_r[6]"
set_resistance 0.013 "M5_2_r[5]"
set_resistance 0.019 "M5_2_r[4]"
set_resistance 0.024 "M5_2_r[3]"
set_resistance 0.023 "M5_2_r[2]"
set_resistance 0.036 "M5_2_r[1]"
set_resistance 0.052 "M5_2_r[0]"
set_resistance 0.071 "M6_2_r[12]"
set_resistance 0.117 "M6_2_r[11]"
set_resistance 0.101 "M6_2_r[10]"
set_resistance 0.139 "M6_2_r[9]"
set_resistance 0.138 "M6_2_r[8]"
set_resistance 0.162 "M6_2_r[7]"
set_resistance 0.165 "M6_2_r[6]"
set_resistance 0.210 "M6_2_r[5]"
set_resistance 0.245 "M6_2_r[4]"
set_resistance 0.241 "M6_2_r[3]"
set_resistance 0.253 "M6_2_r[2]"
set_resistance 0.294 "M6_2_r[1]"
set_resistance 0.332 "M6_2_r[0]"
set_resistance 0.026 "M7_2_r[12]"
set_resistance 0.023 "M7_2_r[11]"
set_resistance 0.013 "M7_2_r[10]"
set_resistance 0.023 "M7_2_r[9]"
set_resistance 0.013 "M7_2_r[8]"
set_resistance 0.016 "M7_2_r[7]"
set_resistance 0.016 "M7_2_r[6]"
set_resistance 0.031 "M7_2_r[5]"
set_resistance 0.033 "M7_2_r[4]"
set_resistance 0.027 "M7_2_r[3]"
set_resistance 0.049 "M7_2_r[2]"
set_resistance 0.044 "M7_2_r[1]"
set_resistance 0.072 "M7_2_r[0]"
set_resistance 0.030 "M8_2_r[12]"
set_resistance 0.021 "M8_2_r[11]"
set_resistance 0.021 "M8_2_r[10]"
set_resistance 0.021 "M8_2_r[9]"
set_resistance 0.033 "M8_2_r[8]"
set_resistance 0.019 "M8_2_r[7]"
set_resistance 0.025 "M8_2_r[6]"
set_resistance 0.026 "M8_2_r[5]"
set_resistance 0.023 "M8_2_r[4]"
set_resistance 0.030 "M8_2_r[3]"
set_resistance 0.026 "M8_2_r[2]"
set_resistance 0.023 "M8_2_r[1]"
set_resistance 0.032 "M8_2_r[0]"
set_resistance 0.134 "S1_0[12]"
set_resistance 0.160 "S1_0[11]"
set_resistance 0.169 "S1_0[10]"
set_resistance 0.189 "S1_0[9]"
set_resistance 0.108 "S1_0[8]"
set_resistance 0.106 "S1_0[7]"
set_resistance 0.105 "S1_0[6]"
set_resistance 0.131 "S1_0[5]"
set_resistance 0.163 "S1_0[4]"
set_resistance 0.160 "S1_0[3]"
set_resistance 0.155 "S1_0[2]"
set_resistance 0.155 "S1_0[1]"
set_resistance 0.204 "S1_0[0]"
set_resistance 0.040 "S2_0[12]"
set_resistance 0.047 "S2_0[11]"
set_resistance 0.072 "S2_0[10]"
set_resistance 0.092 "S2_0[9]"
set_resistance 0.085 "S2_0[8]"
set_resistance 0.105 "S2_0[7]"
set_resistance 0.095 "S2_0[6]"
set_resistance 0.107 "S2_0[5]"
set_resistance 0.100 "S2_0[4]"
set_resistance 0.119 "S2_0[3]"
set_resistance 0.128 "S2_0[2]"
set_resistance 0.112 "S2_0[1]"
set_resistance 0.112 "S2_0[0]"
set_resistance 0.002 "S3_0[12]"
set_resistance 0.003 "S3_0[11]"
set_resistance 0.043 "S3_0[10]"
set_resistance 0.018 "S3_0[9]"
set_resistance 0.015 "S3_0[8]"
set_resistance 0.072 "S3_0[7]"
set_resistance 0.063 "S3_0[6]"
set_resistance 0.071 "S3_0[5]"
set_resistance 0.055 "S3_0[4]"
set_resistance 0.065 "S3_0[3]"
set_resistance 0.125 "S3_0[2]"
set_resistance 0.134 "S3_0[1]"
set_resistance 0.153 "S3_0[0]"
set_resistance 0.078 "S4_0[12]"
set_resistance 0.071 "S4_0[11]"
set_resistance 0.089 "S4_0[10]"
set_resistance 0.087 "S4_0[9]"
set_resistance 0.126 "S4_0[8]"
set_resistance 0.099 "S4_0[7]"
set_resistance 0.098 "S4_0[6]"
set_resistance 0.100 "S4_0[5]"
set_resistance 0.098 "S4_0[4]"
set_resistance 0.105 "S4_0[3]"
set_resistance 0.115 "S4_0[2]"
set_resistance 0.107 "S4_0[1]"
set_resistance 0.103 "S4_0[0]"
set_resistance 0.024 "S1_1[12]"
set_resistance 0.022 "S1_1[11]"
set_resistance 0.001 "S1_1[10]"
set_resistance 0.008 "S1_1[9]"
set_resistance 0.055 "S1_1[8]"
set_resistance 0.051 "S1_1[7]"
set_resistance 0.033 "S1_1[6]"
set_resistance 0.030 "S1_1[5]"
set_resistance 0.049 "S1_1[4]"
set_resistance 0.022 "S1_1[3]"
set_resistance 0.041 "S1_1[2]"
set_resistance 0.005 "S1_1[1]"
set_resistance 0.035 "S1_1[0]"
set_resistance 0.142 "S2_1[12]"
set_resistance 0.101 "S2_1[11]"
set_resistance 0.112 "S2_1[10]"
set_resistance 0.110 "S2_1[9]"
set_resistance 0.081 "S2_1[8]"
set_resistance 0.097 "S2_1[7]"
set_resistance 0.086 "S2_1[6]"
set_resistance 0.113 "S2_1[5]"
set_resistance 0.082 "S2_1[4]"
set_resistance 0.073 "S2_1[3]"
set_resistance 0.113 "S2_1[2]"
set_resistance 0.118 "S2_1[1]"
set_resistance 0.145 "S2_1[0]"
set_resistance 0.220 "S3_1[12]"
set_resistance 0.225 "S3_1[11]"
set_resistance 0.231 "S3_1[10]"
set_resistance 0.217 "S3_1[9]"
set_resistance 0.284 "S3_1[8]"
set_resistance 0.249 "S3_1[7]"
set_resistance 0.248 "S3_1[6]"
set_resistance 0.259 "S3_1[5]"
set_resistance 0.256 "S3_1[4]"
set_resistance 0.157 "S3_1[3]"
set_resistance 0.265 "S3_1[2]"
set_resistance 0.262 "S3_1[1]"
set_resistance 0.262 "S3_1[0]"
set_resistance 0.073 "S4_1[12]"
set_resistance 0.071 "S4_1[11]"
set_resistance 0.049 "S4_1[10]"
set_resistance 0.054 "S4_1[9]"
set_resistance 0.057 "S4_1[8]"
set_resistance 0.044 "S4_1[7]"
set_resistance 0.046 "S4_1[6]"
set_resistance 0.030 "S4_1[5]"
set_resistance 0.050 "S4_1[4]"
set_resistance 0.040 "S4_1[3]"
set_resistance 0.042 "S4_1[2]"
set_resistance 0.020 "S4_1[1]"
set_resistance 0.030 "S4_1[0]"
set_resistance 0.040 "S1_2[12]"
set_resistance 0.044 "S1_2[11]"
set_resistance 0.060 "S1_2[10]"
set_resistance 0.042 "S1_2[9]"
set_resistance 0.027 "S1_2[8]"
set_resistance 0.011 "S1_2[7]"
set_resistance 0.007 "S1_2[6]"
set_resistance 0.030 "S1_2[5]"
set_resistance 0.037 "S1_2[4]"
set_resistance 0.034 "S1_2[3]"
set_resistance 0.002 "S1_2[2]"
set_resistance 0.014 "S1_2[1]"
set_resistance 0.043 "S1_2[0]"
set_resistance 0.095 "S2_2[12]"
set_resistance 0.124 "S2_2[11]"
set_resistance 0.133 "S2_2[10]"
set_resistance 0.106 "S2_2[9]"
set_resistance 0.085 "S2_2[8]"
set_resistance 0.093 "S2_2[7]"
set_resistance 0.091 "S2_2[6]"
set_resistance 0.119 "S2_2[5]"
set_resistance 0.096 "S2_2[4]"
set_resistance 0.094 "S2_2[3]"
set_resistance 0.115 "S2_2[2]"
set_resistance 0.122 "S2_2[1]"
set_resistance 0.113 "S2_2[0]"
set_resistance 0.020 "S3_2[12]"
set_resistance 0.046 "S3_2[11]"
set_resistance 0.041 "S3_2[10]"
set_resistance 0.015 "S3_2[9]"
set_resistance 0.043 "S3_2[8]"
set_resistance 0.064 "S3_2[7]"
set_resistance 0.075 "S3_2[6]"
set_resistance 0.111 "S3_2[5]"
set_resistance 0.082 "S3_2[4]"
set_resistance 0.090 "S3_2[3]"
set_resistance 0.120 "S3_2[2]"
set_resistance 0.097 "S3_2[1]"
set_resistance 0.108 "S3_2[0]"
set_resistance 0.080 "S4_2[12]"
set_resistance 0.087 "S4_2[11]"
set_resistance 0.135 "S4_2[10]"
set_resistance 0.082 "S4_2[9]"
set_resistance 0.135 "S4_2[8]"
set_resistance 0.073 "S4_2[7]"
set_resistance 0.022 "S4_2[6]"
set_resistance 0.029 "S4_2[5]"
set_resistance 0.018 "S4_2[4]"
set_resistance 0.039 "S4_2[3]"
set_resistance 0.013 "S4_2[2]"
set_resistance 0.013 "S4_2[1]"
set_resistance 0.013 "S4_2[0]"
set_resistance 0.046 "S1_0_r[12]"
set_resistance 0.042 "S1_0_r[11]"
set_resistance 0.034 "S1_0_r[10]"
set_resistance 0.025 "S1_0_r[9]"
set_resistance 0.039 "S1_0_r[8]"
set_resistance 0.045 "S1_0_r[7]"
set_resistance 0.028 "S1_0_r[6]"
set_resistance 0.069 "S1_0_r[5]"
set_resistance 0.051 "S1_0_r[4]"
set_resistance 0.051 "S1_0_r[3]"
set_resistance 0.020 "S1_0_r[2]"
set_resistance 0.052 "S1_0_r[1]"
set_resistance 0.056 "S1_0_r[0]"
set_resistance 0.043 "S2_0_r[12]"
set_resistance 0.056 "S2_0_r[11]"
set_resistance 0.042 "S2_0_r[10]"
set_resistance 0.042 "S2_0_r[9]"
set_resistance 0.049 "S2_0_r[8]"
set_resistance 0.048 "S2_0_r[7]"
set_resistance 0.041 "S2_0_r[6]"
set_resistance 0.035 "S2_0_r[5]"
set_resistance 0.047 "S2_0_r[4]"
set_resistance 0.037 "S2_0_r[3]"
set_resistance 0.061 "S2_0_r[2]"
set_resistance 0.071 "S2_0_r[1]"
set_resistance 0.058 "S2_0_r[0]"
set_resistance 0.013 "S3_0_r[12]"
set_resistance 0.028 "S3_0_r[11]"
set_resistance 0.031 "S3_0_r[10]"
set_resistance 0.045 "S3_0_r[9]"
set_resistance 0.047 "S3_0_r[8]"
set_resistance 0.043 "S3_0_r[7]"
set_resistance 0.031 "S3_0_r[6]"
set_resistance 0.024 "S3_0_r[5]"
set_resistance 0.046 "S3_0_r[4]"
set_resistance 0.078 "S3_0_r[3]"
set_resistance 0.084 "S3_0_r[2]"
set_resistance 0.086 "S3_0_r[1]"
set_resistance 0.070 "S3_0_r[0]"
set_resistance 0.059 "S4_0_r[12]"
set_resistance 0.062 "S4_0_r[11]"
set_resistance 0.068 "S4_0_r[10]"
set_resistance 0.107 "S4_0_r[9]"
set_resistance 0.073 "S4_0_r[8]"
set_resistance 0.079 "S4_0_r[7]"
set_resistance 0.076 "S4_0_r[6]"
set_resistance 0.100 "S4_0_r[5]"
set_resistance 0.090 "S4_0_r[4]"
set_resistance 0.089 "S4_0_r[3]"
set_resistance 0.075 "S4_0_r[2]"
set_resistance 0.087 "S4_0_r[1]"
set_resistance 0.094 "S4_0_r[0]"
set_resistance 0.076 "M8_0_r2[12]"
set_resistance 0.004 "M8_0_r2[11]"
set_resistance 0.019 "M8_0_r2[10]"
set_resistance 0.026 "M8_0_r2[9]"
set_resistance 0.020 "M8_0_r2[8]"
set_resistance 0.027 "M8_0_r2[7]"
set_resistance 0.037 "M8_0_r2[6]"
set_resistance 0.008 "M8_0_r2[5]"
set_resistance 0.031 "M8_0_r2[4]"
set_resistance 0.007 "M8_0_r2[3]"
set_resistance 0.048 "M8_0_r2[2]"
set_resistance 0.040 "M8_0_r2[1]"
set_resistance 0.070 "M8_0_r2[0]"
set_resistance 0.013 "S1_1_r[12]"
set_resistance 0.032 "S1_1_r[11]"
set_resistance 0.030 "S1_1_r[10]"
set_resistance 0.034 "S1_1_r[9]"
set_resistance 0.031 "S1_1_r[8]"
set_resistance 0.035 "S1_1_r[7]"
set_resistance 0.047 "S1_1_r[6]"
set_resistance 0.042 "S1_1_r[5]"
set_resistance 0.032 "S1_1_r[4]"
set_resistance 0.030 "S1_1_r[3]"
set_resistance 0.041 "S1_1_r[2]"
set_resistance 0.049 "S1_1_r[1]"
set_resistance 0.035 "S1_1_r[0]"
set_resistance 0.070 "S2_1_r[12]"
set_resistance 0.078 "S2_1_r[11]"
set_resistance 0.057 "S2_1_r[10]"
set_resistance 0.069 "S2_1_r[9]"
set_resistance 0.083 "S2_1_r[8]"
set_resistance 0.075 "S2_1_r[7]"
set_resistance 0.055 "S2_1_r[6]"
set_resistance 0.087 "S2_1_r[5]"
set_resistance 0.072 "S2_1_r[4]"
set_resistance 0.104 "S2_1_r[3]"
set_resistance 0.080 "S2_1_r[2]"
set_resistance 0.093 "S2_1_r[1]"
set_resistance 0.104 "S2_1_r[0]"
set_resistance 0.030 "S3_1_r[12]"
set_resistance 0.016 "S3_1_r[11]"
set_resistance 0.040 "S3_1_r[10]"
set_resistance 0.046 "S3_1_r[9]"
set_resistance 0.036 "S3_1_r[8]"
set_resistance 0.037 "S3_1_r[7]"
set_resistance 0.032 "S3_1_r[6]"
set_resistance 0.046 "S3_1_r[5]"
set_resistance 0.057 "S3_1_r[4]"
set_resistance 0.055 "S3_1_r[3]"
set_resistance 0.031 "S3_1_r[2]"
set_resistance 0.047 "S3_1_r[1]"
set_resistance 0.067 "S3_1_r[0]"
set_resistance 0.081 "S4_1_r[12]"
set_resistance 0.103 "S4_1_r[11]"
set_resistance 0.079 "S4_1_r[10]"
set_resistance 0.081 "S4_1_r[9]"
set_resistance 0.073 "S4_1_r[8]"
set_resistance 0.082 "S4_1_r[7]"
set_resistance 0.075 "S4_1_r[6]"
set_resistance 0.090 "S4_1_r[5]"
set_resistance 0.080 "S4_1_r[4]"
set_resistance 0.071 "S4_1_r[3]"
set_resistance 0.068 "S4_1_r[2]"
set_resistance 0.064 "S4_1_r[1]"
set_resistance 0.089 "S4_1_r[0]"
set_resistance 0.017 "M8_1_r2[12]"
set_resistance 0.037 "M8_1_r2[11]"
set_resistance 0.033 "M8_1_r2[10]"
set_resistance 0.021 "M8_1_r2[9]"
set_resistance 0.024 "M8_1_r2[8]"
set_resistance 0.013 "M8_1_r2[7]"
set_resistance 0.016 "M8_1_r2[6]"
set_resistance 0.048 "M8_1_r2[5]"
set_resistance 0.021 "M8_1_r2[4]"
set_resistance 0.024 "M8_1_r2[3]"
set_resistance 0.027 "M8_1_r2[2]"
set_resistance 0.016 "M8_1_r2[1]"
set_resistance 0.026 "M8_1_r2[0]"
set_resistance 0.028 "S1_2_r[12]"
set_resistance 0.033 "S1_2_r[11]"
set_resistance 0.042 "S1_2_r[10]"
set_resistance 0.012 "S1_2_r[9]"
set_resistance 0.030 "S1_2_r[8]"
set_resistance 0.032 "S1_2_r[7]"
set_resistance 0.012 "S1_2_r[6]"
set_resistance 0.033 "S1_2_r[5]"
set_resistance 0.029 "S1_2_r[4]"
set_resistance 0.032 "S1_2_r[3]"
set_resistance 0.033 "S1_2_r[2]"
set_resistance 0.017 "S1_2_r[1]"
set_resistance 0.032 "S1_2_r[0]"
set_resistance 0.053 "S2_2_r[12]"
set_resistance 0.048 "S2_2_r[11]"
set_resistance 0.054 "S2_2_r[10]"
set_resistance 0.050 "S2_2_r[9]"
set_resistance 0.083 "S2_2_r[8]"
set_resistance 0.087 "S2_2_r[7]"
set_resistance 0.094 "S2_2_r[6]"
set_resistance 0.058 "S2_2_r[5]"
set_resistance 0.098 "S2_2_r[4]"
set_resistance 0.073 "S2_2_r[3]"
set_resistance 0.078 "S2_2_r[2]"
set_resistance 0.089 "S2_2_r[1]"
set_resistance 0.034 "S2_2_r[0]"
set_resistance 0.022 "S3_2_r[12]"
set_resistance 0.044 "S3_2_r[11]"
set_resistance 0.024 "S3_2_r[10]"
set_resistance 0.041 "S3_2_r[9]"
set_resistance 0.070 "S3_2_r[8]"
set_resistance 0.037 "S3_2_r[7]"
set_resistance 0.061 "S3_2_r[6]"
set_resistance 0.014 "S3_2_r[5]"
set_resistance 0.031 "S3_2_r[4]"
set_resistance 0.028 "S3_2_r[3]"
set_resistance 0.017 "S3_2_r[2]"
set_resistance 0.105 "S3_2_r[1]"
set_resistance 0.028 "S3_2_r[0]"
set_resistance 0.060 "S4_2_r[12]"
set_resistance 0.027 "S4_2_r[11]"
set_resistance 0.021 "S4_2_r[10]"
set_resistance 0.033 "S4_2_r[9]"
set_resistance 0.015 "S4_2_r[8]"
set_resistance 0.032 "S4_2_r[7]"
set_resistance 0.070 "S4_2_r[6]"
set_resistance 0.058 "S4_2_r[5]"
set_resistance 0.043 "S4_2_r[4]"
set_resistance 0.081 "S4_2_r[3]"
set_resistance 0.086 "S4_2_r[2]"
set_resistance 0.037 "S4_2_r[1]"
set_resistance 0.038 "S4_2_r[0]"
set_resistance 0.020 "M8_2_r2[12]"
set_resistance 0.015 "M8_2_r2[11]"
set_resistance 0.022 "M8_2_r2[10]"
set_resistance 0.021 "M8_2_r2[9]"
set_resistance 0.020 "M8_2_r2[8]"
set_resistance 0.051 "M8_2_r2[7]"
set_resistance 0.053 "M8_2_r2[6]"
set_resistance 0.040 "M8_2_r2[5]"
set_resistance 0.035 "M8_2_r2[4]"
set_resistance 0.028 "M8_2_r2[3]"
set_resistance 0.048 "M8_2_r2[2]"
set_resistance 0.039 "M8_2_r2[1]"
set_resistance 0.048 "M8_2_r2[0]"
set_resistance 0.056 "S5_0[12]"
set_resistance 0.050 "S5_0[11]"
set_resistance 0.062 "S5_0[10]"
set_resistance 0.060 "S5_0[9]"
set_resistance 0.066 "S5_0[8]"
set_resistance 0.098 "S5_0[7]"
set_resistance 0.068 "S5_0[6]"
set_resistance 0.072 "S5_0[5]"
set_resistance 0.071 "S5_0[4]"
set_resistance 0.076 "S5_0[3]"
set_resistance 0.083 "S5_0[2]"
set_resistance 0.080 "S5_0[1]"
set_resistance 0.079 "S5_0[0]"
set_resistance 0.071 "S6_0[12]"
set_resistance 0.060 "S6_0[11]"
set_resistance 0.083 "S6_0[10]"
set_resistance 0.086 "S6_0[9]"
set_resistance 0.089 "S6_0[8]"
set_resistance 0.079 "S6_0[7]"
set_resistance 0.061 "S6_0[6]"
set_resistance 0.070 "S6_0[5]"
set_resistance 0.058 "S6_0[4]"
set_resistance 0.049 "S6_0[3]"
set_resistance 0.043 "S6_0[2]"
set_resistance 0.072 "S6_0[1]"
set_resistance 0.075 "S6_0[0]"
set_resistance 0.020 "S5_1[12]"
set_resistance 0.031 "S5_1[11]"
set_resistance 0.036 "S5_1[10]"
set_resistance 0.023 "S5_1[9]"
set_resistance 0.023 "S5_1[8]"
set_resistance 0.035 "S5_1[7]"
set_resistance 0.028 "S5_1[6]"
set_resistance 0.031 "S5_1[5]"
set_resistance 0.039 "S5_1[4]"
set_resistance 0.049 "S5_1[3]"
set_resistance 0.053 "S5_1[2]"
set_resistance 0.075 "S5_1[1]"
set_resistance 0.068 "S5_1[0]"
set_resistance 0.003 "S6_1[12]"
set_resistance 0.044 "S6_1[11]"
set_resistance 0.018 "S6_1[10]"
set_resistance 0.038 "S6_1[9]"
set_resistance 0.018 "S6_1[8]"
set_resistance 0.045 "S6_1[7]"
set_resistance 0.045 "S6_1[6]"
set_resistance 0.056 "S6_1[5]"
set_resistance 0.055 "S6_1[4]"
set_resistance 0.065 "S6_1[3]"
set_resistance 0.061 "S6_1[2]"
set_resistance 0.063 "S6_1[1]"
set_resistance 0.064 "S6_1[0]"
set_resistance 0.020 "S5_2[12]"
set_resistance 0.021 "S5_2[11]"
set_resistance 0.024 "S5_2[10]"
set_resistance 0.030 "S5_2[9]"
set_resistance 0.051 "S5_2[8]"
set_resistance 0.057 "S5_2[7]"
set_resistance 0.070 "S5_2[6]"
set_resistance 0.063 "S5_2[5]"
set_resistance 0.072 "S5_2[4]"
set_resistance 0.100 "S5_2[3]"
set_resistance 0.096 "S5_2[2]"
set_resistance 0.076 "S5_2[1]"
set_resistance 0.079 "S5_2[0]"
set_resistance 0.135 "S6_2[12]"
set_resistance 0.127 "S6_2[11]"
set_resistance 0.134 "S6_2[10]"
set_resistance 0.119 "S6_2[9]"
set_resistance 0.099 "S6_2[8]"
set_resistance 0.092 "S6_2[7]"
set_resistance 0.069 "S6_2[6]"
set_resistance 0.032 "S6_2[5]"
set_resistance 0.053 "S6_2[4]"
set_resistance 0.048 "S6_2[3]"
set_resistance 0.032 "S6_2[2]"
set_resistance 0.022 "S6_2[1]"
set_resistance 0.011 "S6_2[0]"
set_resistance 0.068 "S5_0_r[12]"
set_resistance 0.026 "S5_0_r[11]"
set_resistance 0.035 "S5_0_r[10]"
set_resistance 0.063 "S5_0_r[9]"
set_resistance 0.091 "S5_0_r[8]"
set_resistance 0.077 "S5_0_r[7]"
set_resistance 0.073 "S5_0_r[6]"
set_resistance 0.075 "S5_0_r[5]"
set_resistance 0.096 "S5_0_r[4]"
set_resistance 0.078 "S5_0_r[3]"
set_resistance 0.072 "S5_0_r[2]"
set_resistance 0.128 "S5_0_r[1]"
set_resistance 0.074 "S5_0_r[0]"
set_resistance 0.050 "S6_0_r[12]"
set_resistance 0.051 "S6_0_r[11]"
set_resistance 0.054 "S6_0_r[10]"
set_resistance 0.061 "S6_0_r[9]"
set_resistance 0.035 "S6_0_r[8]"
set_resistance 0.037 "S6_0_r[7]"
set_resistance 0.033 "S6_0_r[6]"
set_resistance 0.030 "S6_0_r[5]"
set_resistance 0.020 "S6_0_r[4]"
set_resistance 0.026 "S6_0_r[3]"
set_resistance 0.055 "S6_0_r[2]"
set_resistance 0.043 "S6_0_r[1]"
set_resistance 0.033 "S6_0_r[0]"
set_resistance 0.033 "M8_0_r3[12]"
set_resistance 0.023 "M8_0_r3[11]"
set_resistance 0.057 "M8_0_r3[10]"
set_resistance 0.051 "M8_0_r3[9]"
set_resistance 0.048 "M8_0_r3[8]"
set_resistance 0.041 "M8_0_r3[7]"
set_resistance 0.014 "M8_0_r3[6]"
set_resistance 0.050 "M8_0_r3[5]"
set_resistance 0.039 "M8_0_r3[4]"
set_resistance 0.023 "M8_0_r3[3]"
set_resistance 0.041 "M8_0_r3[2]"
set_resistance 0.039 "M8_0_r3[1]"
set_resistance 0.015 "M8_0_r3[0]"
set_resistance 0.064 "S5_1_r[12]"
set_resistance 0.043 "S5_1_r[11]"
set_resistance 0.036 "S5_1_r[10]"
set_resistance 0.049 "S5_1_r[9]"
set_resistance 0.063 "S5_1_r[8]"
set_resistance 0.077 "S5_1_r[7]"
set_resistance 0.078 "S5_1_r[6]"
set_resistance 0.089 "S5_1_r[5]"
set_resistance 0.099 "S5_1_r[4]"
set_resistance 0.097 "S5_1_r[3]"
set_resistance 0.100 "S5_1_r[2]"
set_resistance 0.072 "S5_1_r[1]"
set_resistance 0.085 "S5_1_r[0]"
set_resistance 0.033 "S6_1_r[12]"
set_resistance 0.035 "S6_1_r[11]"
set_resistance 0.038 "S6_1_r[10]"
set_resistance 0.040 "S6_1_r[9]"
set_resistance 0.047 "S6_1_r[8]"
set_resistance 0.048 "S6_1_r[7]"
set_resistance 0.055 "S6_1_r[6]"
set_resistance 0.046 "S6_1_r[5]"
set_resistance 0.029 "S6_1_r[4]"
set_resistance 0.042 "S6_1_r[3]"
set_resistance 0.040 "S6_1_r[2]"
set_resistance 0.048 "S6_1_r[1]"
set_resistance 0.077 "S6_1_r[0]"
set_resistance 0.001 "M8_1_r3[12]"
set_resistance 0.016 "M8_1_r3[11]"
set_resistance 0.023 "M8_1_r3[10]"
set_resistance 0.040 "M8_1_r3[9]"
set_resistance 0.021 "M8_1_r3[8]"
set_resistance 0.028 "M8_1_r3[7]"
set_resistance 0.021 "M8_1_r3[6]"
set_resistance 0.021 "M8_1_r3[5]"
set_resistance 0.001 "M8_1_r3[4]"
set_resistance 0.019 "M8_1_r3[3]"
set_resistance 0.017 "M8_1_r3[2]"
set_resistance 0.017 "M8_1_r3[1]"
set_resistance 0.013 "M8_1_r3[0]"
set_resistance 0.035 "S5_2_r[12]"
set_resistance 0.028 "S5_2_r[11]"
set_resistance 0.028 "S5_2_r[10]"
set_resistance 0.041 "S5_2_r[9]"
set_resistance 0.039 "S5_2_r[8]"
set_resistance 0.020 "S5_2_r[7]"
set_resistance 0.015 "S5_2_r[6]"
set_resistance 0.057 "S5_2_r[5]"
set_resistance 0.040 "S5_2_r[4]"
set_resistance 0.056 "S5_2_r[3]"
set_resistance 0.014 "S5_2_r[2]"
set_resistance 0.037 "S5_2_r[1]"
set_resistance 0.048 "S5_2_r[0]"
set_resistance 0.046 "S6_2_r[12]"
set_resistance 0.029 "S6_2_r[11]"
set_resistance 0.025 "S6_2_r[10]"
set_resistance 0.038 "S6_2_r[9]"
set_resistance 0.043 "S6_2_r[8]"
set_resistance 0.031 "S6_2_r[7]"
set_resistance 0.022 "S6_2_r[6]"
set_resistance 0.029 "S6_2_r[5]"
set_resistance 0.042 "S6_2_r[4]"
set_resistance 0.042 "S6_2_r[3]"
set_resistance 0.054 "S6_2_r[2]"
set_resistance 0.015 "S6_2_r[1]"
set_resistance 0.024 "S6_2_r[0]"
set_resistance 0.031 "M8_2_r3[12]"
set_resistance 0.003 "M8_2_r3[11]"
set_resistance 0.016 "M8_2_r3[10]"
set_resistance 0.022 "M8_2_r3[9]"
set_resistance 0.017 "M8_2_r3[8]"
set_resistance 0.020 "M8_2_r3[7]"
set_resistance 0.035 "M8_2_r3[6]"
set_resistance 0.030 "M8_2_r3[5]"
set_resistance 0.021 "M8_2_r3[4]"
set_resistance 0.033 "M8_2_r3[3]"
set_resistance 0.031 "M8_2_r3[2]"
set_resistance 0.017 "M8_2_r3[1]"
set_resistance 0.022 "M8_2_r3[0]"
set_resistance 0.093 "S7_0[12]"
set_resistance 0.121 "S7_0[11]"
set_resistance 0.119 "S7_0[10]"
set_resistance 0.126 "S7_0[9]"
set_resistance 0.119 "S7_0[8]"
set_resistance 0.107 "S7_0[7]"
set_resistance 0.104 "S7_0[6]"
set_resistance 0.127 "S7_0[5]"
set_resistance 0.136 "S7_0[4]"
set_resistance 0.113 "S7_0[3]"
set_resistance 0.105 "S7_0[2]"
set_resistance 0.111 "S7_0[1]"
set_resistance 0.106 "S7_0[0]"
set_resistance 0.039 "S7_1[12]"
set_resistance 0.076 "S7_1[11]"
set_resistance 0.067 "S7_1[10]"
set_resistance 0.084 "S7_1[9]"
set_resistance 0.091 "S7_1[8]"
set_resistance 0.083 "S7_1[7]"
set_resistance 0.092 "S7_1[6]"
set_resistance 0.077 "S7_1[5]"
set_resistance 0.090 "S7_1[4]"
set_resistance 0.103 "S7_1[3]"
set_resistance 0.055 "S7_1[2]"
set_resistance 0.091 "S7_1[1]"
set_resistance 0.082 "S7_1[0]"
set_resistance 0.016 "S7_2[12]"
set_resistance 0.027 "S7_2[11]"
set_resistance 0.051 "S7_2[10]"
set_resistance 0.041 "S7_2[9]"
set_resistance 0.064 "S7_2[8]"
set_resistance 0.077 "S7_2[7]"
set_resistance 0.076 "S7_2[6]"
set_resistance 0.067 "S7_2[5]"
set_resistance 0.070 "S7_2[4]"
set_resistance 0.080 "S7_2[3]"
set_resistance 0.083 "S7_2[2]"
set_resistance 0.099 "S7_2[1]"
set_resistance 0.090 "S7_2[0]"
set_resistance 0.042 "S7_0_r[12]"
set_resistance 0.035 "S7_0_r[11]"
set_resistance 0.029 "S7_0_r[10]"
set_resistance 0.030 "S7_0_r[9]"
set_resistance 0.047 "S7_0_r[8]"
set_resistance 0.072 "S7_0_r[7]"
set_resistance 0.060 "S7_0_r[6]"
set_resistance 0.064 "S7_0_r[5]"
set_resistance 0.037 "S7_0_r[4]"
set_resistance 0.057 "S7_0_r[3]"
set_resistance 0.061 "S7_0_r[2]"
set_resistance 0.053 "S7_0_r[1]"
set_resistance 0.105 "S7_0_r[0]"
set_resistance 0.089 "M8_0_r4[12]"
set_resistance 0.099 "M8_0_r4[11]"
set_resistance 0.075 "M8_0_r4[10]"
set_resistance 0.069 "M8_0_r4[9]"
set_resistance 0.077 "M8_0_r4[8]"
set_resistance 0.055 "M8_0_r4[7]"
set_resistance 0.070 "M8_0_r4[6]"
set_resistance 0.062 "M8_0_r4[5]"
set_resistance 0.052 "M8_0_r4[4]"
set_resistance 0.056 "M8_0_r4[3]"
set_resistance 0.039 "M8_0_r4[2]"
set_resistance 0.061 "M8_0_r4[1]"
set_resistance 0.092 "M8_0_r4[0]"
set_resistance 0.065 "S7_1_r[12]"
set_resistance 0.055 "S7_1_r[11]"
set_resistance 0.071 "S7_1_r[10]"
set_resistance 0.043 "S7_1_r[9]"
set_resistance 0.044 "S7_1_r[8]"
set_resistance 0.038 "S7_1_r[7]"
set_resistance 0.047 "S7_1_r[6]"
set_resistance 0.057 "S7_1_r[5]"
set_resistance 0.066 "S7_1_r[4]"
set_resistance 0.040 "S7_1_r[3]"
set_resistance 0.042 "S7_1_r[2]"
set_resistance 0.048 "S7_1_r[1]"
set_resistance 0.037 "S7_1_r[0]"
set_resistance 0.019 "M8_1_r4[12]"
set_resistance 0.024 "M8_1_r4[11]"
set_resistance 0.035 "M8_1_r4[10]"
set_resistance 0.069 "M8_1_r4[9]"
set_resistance 0.068 "M8_1_r4[8]"
set_resistance 0.074 "M8_1_r4[7]"
set_resistance 0.038 "M8_1_r4[6]"
set_resistance 0.032 "M8_1_r4[5]"
set_resistance 0.023 "M8_1_r4[4]"
set_resistance 0.036 "M8_1_r4[3]"
set_resistance 0.031 "M8_1_r4[2]"
set_resistance 0.052 "M8_1_r4[1]"
set_resistance 0.081 "M8_1_r4[0]"
set_resistance 0.024 "S7_2_r[12]"
set_resistance 0.055 "S7_2_r[11]"
set_resistance 0.054 "S7_2_r[10]"
set_resistance 0.091 "S7_2_r[9]"
set_resistance 0.102 "S7_2_r[8]"
set_resistance 0.085 "S7_2_r[7]"
set_resistance 0.077 "S7_2_r[6]"
set_resistance 0.067 "S7_2_r[5]"
set_resistance 0.078 "S7_2_r[4]"
set_resistance 0.086 "S7_2_r[3]"
set_resistance 0.057 "S7_2_r[2]"
set_resistance 0.085 "S7_2_r[1]"
set_resistance 0.068 "S7_2_r[0]"
set_resistance 0.075 "M8_2_r4[12]"
set_resistance 0.081 "M8_2_r4[11]"
set_resistance 0.057 "M8_2_r4[10]"
set_resistance 0.056 "M8_2_r4[9]"
set_resistance 0.038 "M8_2_r4[8]"
set_resistance 0.036 "M8_2_r4[7]"
set_resistance 0.036 "M8_2_r4[6]"
set_resistance 0.031 "M8_2_r4[5]"
set_resistance 0.014 "M8_2_r4[4]"
set_resistance 0.017 "M8_2_r4[3]"
set_resistance 0.021 "M8_2_r4[2]"
set_resistance 0.020 "M8_2_r4[1]"
set_resistance 0.036 "M8_2_r4[0]"
set_resistance 0.018 "S8_0[12]"
set_resistance 0.024 "S8_0[11]"
set_resistance 0.015 "S8_0[10]"
set_resistance 0.018 "S8_0[9]"
set_resistance 0.002 "S8_0[8]"
set_resistance 0.016 "S8_0[7]"
set_resistance 0.015 "S8_0[6]"
set_resistance 0.042 "S8_0[5]"
set_resistance 0.033 "S8_0[4]"
set_resistance 0.001 "S8_0[3]"
set_resistance 0.006 "S8_0[2]"
set_resistance 0.023 "S8_0[1]"
set_resistance 0.017 "S8_0[0]"
set_resistance 0.023 "S8_1[12]"
set_resistance 0.048 "S8_1[11]"
set_resistance 0.026 "S8_1[10]"
set_resistance 0.004 "S8_1[9]"
set_resistance 0.001 "S8_1[8]"
set_resistance 0.034 "S8_1[7]"
set_resistance 0.019 "S8_1[6]"
set_resistance 0.002 "S8_1[5]"
set_resistance 0.013 "S8_1[4]"
set_resistance 0.020 "S8_1[3]"
set_resistance 0.013 "S8_1[2]"
set_resistance 0.032 "S8_1[1]"
set_resistance 0.025 "S8_1[0]"
set_resistance 0.019 "S8_2[12]"
set_resistance 0.040 "S8_2[11]"
set_resistance 0.025 "S8_2[10]"
set_resistance 0.027 "S8_2[9]"
set_resistance 0.019 "S8_2[8]"
set_resistance 0.016 "S8_2[7]"
set_resistance 0.004 "S8_2[6]"
set_resistance 0.020 "S8_2[5]"
set_resistance 0.025 "S8_2[4]"
set_resistance 0.046 "S8_2[3]"
set_resistance 0.013 "S8_2[2]"
set_resistance 0.023 "S8_2[1]"
set_resistance 0.005 "S8_2[0]"
set_resistance 0.020 "add_221_carry[12]"
set_resistance 0.032 "add_221_carry[11]"
set_resistance 0.033 "add_221_carry[10]"
set_resistance 0.017 "add_221_carry[9]"
set_resistance 0.019 "add_221_carry[8]"
set_resistance 0.030 "add_221_carry[7]"
set_resistance 0.017 "add_221_carry[6]"
set_resistance 0.042 "add_221_carry[5]"
set_resistance 0.016 "add_221_carry[4]"
set_resistance 0.034 "add_221_carry[3]"
set_resistance 0.030 "add_221_carry[2]"
set_resistance 0.013 "add_219_carry[12]"
set_resistance 0.043 "add_219_carry[11]"
set_resistance 0.038 "add_219_carry[10]"
set_resistance 0.018 "add_219_carry[9]"
set_resistance 0.016 "add_219_carry[8]"
set_resistance 0.025 "add_219_carry[7]"
set_resistance 0.016 "add_219_carry[6]"
set_resistance 0.033 "add_219_carry[5]"
set_resistance 0.033 "add_219_carry[4]"
set_resistance 0.036 "add_219_carry[3]"
set_resistance 0.022 "add_219_carry[2]"
set_resistance 0.030 "add_217_carry[12]"
set_resistance 0.022 "add_217_carry[11]"
set_resistance 0.024 "add_217_carry[10]"
set_resistance 0.019 "add_217_carry[9]"
set_resistance 0.023 "add_217_carry[8]"
set_resistance 0.017 "add_217_carry[7]"
set_resistance 0.018 "add_217_carry[6]"
set_resistance 0.016 "add_217_carry[5]"
set_resistance 0.014 "add_217_carry[4]"
set_resistance 0.016 "add_217_carry[3]"
set_resistance 0.018 "add_217_carry[2]"
set_resistance 0.020 "add_204_carry[12]"
set_resistance 0.039 "add_204_carry[11]"
set_resistance 0.033 "add_204_carry[10]"
set_resistance 0.037 "add_204_carry[9]"
set_resistance 0.018 "add_204_carry[8]"
set_resistance 0.033 "add_204_carry[7]"
set_resistance 0.032 "add_204_carry[6]"
set_resistance 0.033 "add_204_carry[5]"
set_resistance 0.033 "add_204_carry[4]"
set_resistance 0.013 "add_204_carry[3]"
set_resistance 0.013 "add_204_carry[2]"
set_resistance 0.037 "add_202_carry[12]"
set_resistance 0.014 "add_202_carry[11]"
set_resistance 0.037 "add_202_carry[10]"
set_resistance 0.030 "add_202_carry[9]"
set_resistance 0.019 "add_202_carry[8]"
set_resistance 0.036 "add_202_carry[7]"
set_resistance 0.014 "add_202_carry[6]"
set_resistance 0.018 "add_202_carry[5]"
set_resistance 0.042 "add_202_carry[4]"
set_resistance 0.036 "add_202_carry[3]"
set_resistance 0.014 "add_202_carry[2]"
set_resistance 0.036 "add_200_carry[12]"
set_resistance 0.016 "add_200_carry[11]"
set_resistance 0.021 "add_200_carry[10]"
set_resistance 0.036 "add_200_carry[9]"
set_resistance 0.032 "add_200_carry[8]"
set_resistance 0.031 "add_200_carry[7]"
set_resistance 0.016 "add_200_carry[6]"
set_resistance 0.014 "add_200_carry[5]"
set_resistance 0.032 "add_200_carry[4]"
set_resistance 0.020 "add_200_carry[3]"
set_resistance 0.024 "add_200_carry[2]"
set_resistance 0.022 "add_184_carry[12]"
set_resistance 0.018 "add_184_carry[11]"
set_resistance 0.016 "add_184_carry[10]"
set_resistance 0.016 "add_184_carry[9]"
set_resistance 0.021 "add_184_carry[8]"
set_resistance 0.029 "add_184_carry[7]"
set_resistance 0.028 "add_184_carry[6]"
set_resistance 0.030 "add_184_carry[5]"
set_resistance 0.030 "add_184_carry[4]"
set_resistance 0.030 "add_184_carry[3]"
set_resistance 0.014 "add_184_carry[2]"
set_resistance 0.014 "add_183_carry[12]"
set_resistance 0.024 "add_183_carry[11]"
set_resistance 0.048 "add_183_carry[10]"
set_resistance 0.020 "add_183_carry[9]"
set_resistance 0.026 "add_183_carry[8]"
set_resistance 0.046 "add_183_carry[7]"
set_resistance 0.015 "add_183_carry[6]"
set_resistance 0.044 "add_183_carry[5]"
set_resistance 0.014 "add_183_carry[4]"
set_resistance 0.041 "add_183_carry[3]"
set_resistance 0.015 "add_183_carry[2]"
set_resistance 0.034 "add_181_carry[12]"
set_resistance 0.015 "add_181_carry[11]"
set_resistance 0.029 "add_181_carry[10]"
set_resistance 0.018 "add_181_carry[9]"
set_resistance 0.035 "add_181_carry[8]"
set_resistance 0.017 "add_181_carry[7]"
set_resistance 0.013 "add_181_carry[6]"
set_resistance 0.035 "add_181_carry[5]"
set_resistance 0.016 "add_181_carry[4]"
set_resistance 0.036 "add_181_carry[3]"
set_resistance 0.017 "add_181_carry[2]"
set_resistance 0.015 "add_180_carry[12]"
set_resistance 0.014 "add_180_carry[11]"
set_resistance 0.019 "add_180_carry[10]"
set_resistance 0.018 "add_180_carry[9]"
set_resistance 0.017 "add_180_carry[8]"
set_resistance 0.014 "add_180_carry[7]"
set_resistance 0.017 "add_180_carry[6]"
set_resistance 0.018 "add_180_carry[5]"
set_resistance 0.026 "add_180_carry[4]"
set_resistance 0.023 "add_180_carry[3]"
set_resistance 0.024 "add_180_carry[2]"
set_resistance 0.018 "add_178_carry[12]"
set_resistance 0.017 "add_178_carry[11]"
set_resistance 0.014 "add_178_carry[10]"
set_resistance 0.036 "add_178_carry[9]"
set_resistance 0.030 "add_178_carry[8]"
set_resistance 0.025 "add_178_carry[7]"
set_resistance 0.037 "add_178_carry[6]"
set_resistance 0.015 "add_178_carry[5]"
set_resistance 0.030 "add_178_carry[4]"
set_resistance 0.015 "add_178_carry[3]"
set_resistance 0.033 "add_178_carry[2]"
set_resistance 0.016 "add_177_carry[12]"
set_resistance 0.015 "add_177_carry[11]"
set_resistance 0.017 "add_177_carry[10]"
set_resistance 0.043 "add_177_carry[9]"
set_resistance 0.018 "add_177_carry[8]"
set_resistance 0.020 "add_177_carry[7]"
set_resistance 0.016 "add_177_carry[6]"
set_resistance 0.034 "add_177_carry[5]"
set_resistance 0.026 "add_177_carry[4]"
set_resistance 0.026 "add_177_carry[3]"
set_resistance 0.018 "add_177_carry[2]"
set_resistance 0.027 "add_155_carry[12]"
set_resistance 0.024 "add_155_carry[11]"
set_resistance 0.035 "add_155_carry[10]"
set_resistance 0.028 "add_155_carry[9]"
set_resistance 0.030 "add_155_carry[8]"
set_resistance 0.040 "add_155_carry[7]"
set_resistance 0.026 "add_155_carry[6]"
set_resistance 0.030 "add_155_carry[5]"
set_resistance 0.029 "add_155_carry[4]"
set_resistance 0.014 "add_155_carry[3]"
set_resistance 0.030 "add_155_carry[2]"
set_resistance 0.035 "add_154_carry[12]"
set_resistance 0.031 "add_154_carry[11]"
set_resistance 0.017 "add_154_carry[10]"
set_resistance 0.035 "add_154_carry[9]"
set_resistance 0.031 "add_154_carry[8]"
set_resistance 0.031 "add_154_carry[7]"
set_resistance 0.040 "add_154_carry[6]"
set_resistance 0.035 "add_154_carry[5]"
set_resistance 0.035 "add_154_carry[4]"
set_resistance 0.039 "add_154_carry[3]"
set_resistance 0.020 "add_154_carry[2]"
set_resistance 0.018 "add_153_carry[12]"
set_resistance 0.020 "add_153_carry[11]"
set_resistance 0.024 "add_153_carry[10]"
set_resistance 0.029 "add_153_carry[9]"
set_resistance 0.024 "add_153_carry[8]"
set_resistance 0.045 "add_153_carry[7]"
set_resistance 0.043 "add_153_carry[6]"
set_resistance 0.059 "add_153_carry[5]"
set_resistance 0.020 "add_153_carry[4]"
set_resistance 0.031 "add_153_carry[3]"
set_resistance 0.020 "add_153_carry[2]"
set_resistance 0.021 "add_152_carry[12]"
set_resistance 0.024 "add_152_carry[11]"
set_resistance 0.017 "add_152_carry[10]"
set_resistance 0.031 "add_152_carry[9]"
set_resistance 0.021 "add_152_carry[8]"
set_resistance 0.019 "add_152_carry[7]"
set_resistance 0.027 "add_152_carry[6]"
set_resistance 0.018 "add_152_carry[5]"
set_resistance 0.022 "add_152_carry[4]"
set_resistance 0.034 "add_152_carry[3]"
set_resistance 0.028 "add_152_carry[2]"
set_resistance 0.031 "add_150_carry[12]"
set_resistance 0.020 "add_150_carry[11]"
set_resistance 0.020 "add_150_carry[10]"
set_resistance 0.017 "add_150_carry[9]"
set_resistance 0.034 "add_150_carry[8]"
set_resistance 0.015 "add_150_carry[7]"
set_resistance 0.035 "add_150_carry[6]"
set_resistance 0.017 "add_150_carry[5]"
set_resistance 0.034 "add_150_carry[4]"
set_resistance 0.019 "add_150_carry[3]"
set_resistance 0.013 "add_150_carry[2]"
set_resistance 0.050 "add_149_carry[12]"
set_resistance 0.053 "add_149_carry[11]"
set_resistance 0.013 "add_149_carry[10]"
set_resistance 0.048 "add_149_carry[9]"
set_resistance 0.033 "add_149_carry[8]"
set_resistance 0.018 "add_149_carry[7]"
set_resistance 0.034 "add_149_carry[6]"
set_resistance 0.018 "add_149_carry[5]"
set_resistance 0.022 "add_149_carry[4]"
set_resistance 0.042 "add_149_carry[3]"
set_resistance 0.017 "add_149_carry[2]"
set_resistance 0.015 "add_148_carry[12]"
set_resistance 0.036 "add_148_carry[11]"
set_resistance 0.016 "add_148_carry[10]"
set_resistance 0.015 "add_148_carry[9]"
set_resistance 0.051 "add_148_carry[8]"
set_resistance 0.015 "add_148_carry[7]"
set_resistance 0.037 "add_148_carry[6]"
set_resistance 0.044 "add_148_carry[5]"
set_resistance 0.034 "add_148_carry[4]"
set_resistance 0.048 "add_148_carry[3]"
set_resistance 0.028 "add_148_carry[2]"
set_resistance 0.027 "add_147_carry[12]"
set_resistance 0.024 "add_147_carry[11]"
set_resistance 0.020 "add_147_carry[10]"
set_resistance 0.016 "add_147_carry[9]"
set_resistance 0.028 "add_147_carry[8]"
set_resistance 0.027 "add_147_carry[7]"
set_resistance 0.039 "add_147_carry[6]"
set_resistance 0.024 "add_147_carry[5]"
set_resistance 0.023 "add_147_carry[4]"
set_resistance 0.016 "add_147_carry[3]"
set_resistance 0.018 "add_147_carry[2]"
set_resistance 0.018 "add_145_carry[12]"
set_resistance 0.018 "add_145_carry[11]"
set_resistance 0.014 "add_145_carry[10]"
set_resistance 0.047 "add_145_carry[9]"
set_resistance 0.034 "add_145_carry[8]"
set_resistance 0.029 "add_145_carry[7]"
set_resistance 0.017 "add_145_carry[6]"
set_resistance 0.015 "add_145_carry[5]"
set_resistance 0.031 "add_145_carry[4]"
set_resistance 0.029 "add_145_carry[3]"
set_resistance 0.025 "add_145_carry[2]"
set_resistance 0.041 "add_144_carry[12]"
set_resistance 0.017 "add_144_carry[11]"
set_resistance 0.029 "add_144_carry[10]"
set_resistance 0.037 "add_144_carry[9]"
set_resistance 0.033 "add_144_carry[8]"
set_resistance 0.033 "add_144_carry[7]"
set_resistance 0.033 "add_144_carry[6]"
set_resistance 0.048 "add_144_carry[5]"
set_resistance 0.033 "add_144_carry[4]"
set_resistance 0.055 "add_144_carry[3]"
set_resistance 0.037 "add_144_carry[2]"
set_resistance 0.018 "add_143_carry[12]"
set_resistance 0.051 "add_143_carry[11]"
set_resistance 0.029 "add_143_carry[10]"
set_resistance 0.035 "add_143_carry[9]"
set_resistance 0.031 "add_143_carry[8]"
set_resistance 0.044 "add_143_carry[7]"
set_resistance 0.017 "add_143_carry[6]"
set_resistance 0.023 "add_143_carry[5]"
set_resistance 0.032 "add_143_carry[4]"
set_resistance 0.032 "add_143_carry[3]"
set_resistance 0.021 "add_143_carry[2]"
set_resistance 0.031 "add_142_carry[12]"
set_resistance 0.022 "add_142_carry[11]"
set_resistance 0.044 "add_142_carry[10]"
set_resistance 0.018 "add_142_carry[9]"
set_resistance 0.021 "add_142_carry[8]"
set_resistance 0.032 "add_142_carry[7]"
set_resistance 0.051 "add_142_carry[6]"
set_resistance 0.037 "add_142_carry[5]"
set_resistance 0.049 "add_142_carry[4]"
set_resistance 0.028 "add_142_carry[3]"
set_resistance 0.029 "add_142_carry[2]"


auto_link_disable = false
