// Seed: 1773188386
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri id_10,
    input wor id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14
);
  genvar id_16;
  assign module_1.type_14 = 0;
  wire id_17;
endmodule
module module_1 (
    output wire id_0
    , id_9,
    output supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wire id_6,
    output wand id_7
);
  wire id_10;
  wire id_11;
  always if (-id_3 - id_2) #1;
  wire id_12;
  id_13(
      .id_0(id_3), .id_1(id_12)
  );
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_4,
      id_7,
      id_7,
      id_3,
      id_5,
      id_1,
      id_2,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3
  );
endmodule
