;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #72, @200
	DJN -1, #-20
	ADD -1, <-20
	JMP -1, @-20
	JMP 100, 4
	SUB @10, @210
	CMP 201, 820
	CMP #72, @200
	CMP 12, @10
	CMP 12, @10
	SUB 12, @10
	SLT 210, 30
	SUB @121, 106
	MOV -1, <-20
	CMP @151, 103
	MOV -1, <-20
	SUB @10, 210
	SUB @10, 210
	CMP @1, 0
	SUB 1, 21
	SUB @10, @210
	CMP 201, 820
	CMP 201, 820
	JMP @112, #17
	SUB -207, <-120
	SPL 0, <792
	SLT #2, 0
	CMP @0, @2
	CMP @0, @2
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	JMN @12, #200
	JMN @12, #200
	SUB 20, @82
	JMN @12, #200
	JMN @12, #200
	SUB @121, 106
	DAT <300, #91
	SPL 0, <792
	MOV -1, <-20
	CMP @10, 210
	CMP @10, 210
	SUB @121, 103
