// Seed: 1802212526
`define pp_24 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output reg id_9,
    input logic id_10,
    input reg id_11,
    input logic id_12,
    output logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input id_17,
    output logic id_18,
    input logic id_19,
    input id_20,
    input id_21,
    output id_22
    , id_24,
    output logic id_23
);
  initial begin
    id_9 <= 1;
    id_3 <= id_11;
  end
  logic id_25;
  always @(negedge id_12 or posedge 1) begin
    id_3 <= "" & 1'b0;
  end
  logic id_26;
endmodule
