{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 20:05:56 2018 " "Info: Processing started: Thu Nov 22 20:05:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER10 -c MY_COUNTER10 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER10 -c MY_COUNTER10 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register COUNTER\[1\]~reg0 COUNTER\[1\]~reg0 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"COUNTER\[1\]~reg0\" and destination register \"COUNTER\[1\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.572 ns + Longest register register " "Info: + Longest register to register delay is 1.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[1\]~reg0 1 REG LCFF_X59_Y8_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.438 ns) 0.780 ns COUNTER~212 2 COMB LCCOMB_X59_Y8_N6 1 " "Info: 2: + IC(0.342 ns) + CELL(0.438 ns) = 0.780 ns; Loc. = LCCOMB_X59_Y8_N6; Fanout = 1; COMB Node = 'COUNTER~212'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { COUNTER[1]~reg0 COUNTER~212 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 1.488 ns COUNTER~213 3 COMB LCCOMB_X59_Y8_N10 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 1.488 ns; Loc. = LCCOMB_X59_Y8_N10; Fanout = 1; COMB Node = 'COUNTER~213'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { COUNTER~212 COUNTER~213 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.572 ns COUNTER\[1\]~reg0 4 REG LCFF_X59_Y8_N11 6 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.572 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 61.07 % ) " "Info: Total cell delay = 0.960 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.612 ns ( 38.93 % ) " "Info: Total interconnect delay = 0.612 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { COUNTER[1]~reg0 COUNTER~212 COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.572 ns" { COUNTER[1]~reg0 {} COUNTER~212 {} COUNTER~213 {} COUNTER[1]~reg0 {} } { 0.000ns 0.342ns 0.270ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.702 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.537 ns) 3.702 ns COUNTER\[1\]~reg0 2 REG LCFF_X59_Y8_N11 6 " "Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 37.52 % ) " "Info: Total cell delay = 1.389 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.313 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.702 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.537 ns) 3.702 ns COUNTER\[1\]~reg0 2 REG LCFF_X59_Y8_N11 6 " "Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 37.52 % ) " "Info: Total cell delay = 1.389 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.313 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { COUNTER[1]~reg0 COUNTER~212 COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.572 ns" { COUNTER[1]~reg0 {} COUNTER~212 {} COUNTER~213 {} COUNTER[1]~reg0 {} } { 0.000ns 0.342ns 0.270ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { COUNTER[1]~reg0 {} } {  } {  } "" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "COUNTER\[0\]~reg0 RES CLK 0.080 ns register " "Info: tsu for register \"COUNTER\[0\]~reg0\" (data pin = \"RES\", clock pin = \"CLK\") is 0.080 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.818 ns + Longest pin register " "Info: + Longest pin to register delay is 3.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RES 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.438 ns) 2.934 ns COUNTER\[0\]~211 2 COMB LCCOMB_X59_Y8_N4 4 " "Info: 2: + IC(1.497 ns) + CELL(0.438 ns) = 2.934 ns; Loc. = LCCOMB_X59_Y8_N4; Fanout = 4; COMB Node = 'COUNTER\[0\]~211'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { RES COUNTER[0]~211 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 3.818 ns COUNTER\[0\]~reg0 3 REG LCFF_X59_Y8_N25 7 " "Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 3.818 ns; Loc. = LCFF_X59_Y8_N25; Fanout = 7; REG Node = 'COUNTER\[0\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { COUNTER[0]~211 COUNTER[0]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 54.92 % ) " "Info: Total cell delay = 2.097 ns ( 54.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 45.08 % ) " "Info: Total interconnect delay = 1.721 ns ( 45.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.818 ns" { RES COUNTER[0]~211 COUNTER[0]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.818 ns" { RES {} RES~combout {} COUNTER[0]~211 {} COUNTER[0]~reg0 {} } { 0.000ns 0.000ns 1.497ns 0.224ns } { 0.000ns 0.999ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.702 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.537 ns) 3.702 ns COUNTER\[0\]~reg0 2 REG LCFF_X59_Y8_N25 7 " "Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N25; Fanout = 7; REG Node = 'COUNTER\[0\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK COUNTER[0]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 37.52 % ) " "Info: Total cell delay = 1.389 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.313 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[0]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[0]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.818 ns" { RES COUNTER[0]~211 COUNTER[0]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.818 ns" { RES {} RES~combout {} COUNTER[0]~211 {} COUNTER[0]~reg0 {} } { 0.000ns 0.000ns 1.497ns 0.224ns } { 0.000ns 0.999ns 0.438ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[0]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[0]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK CO COUNTER\[1\]~reg0 9.246 ns register " "Info: tco from clock \"CLK\" to destination pin \"CO\" through register \"COUNTER\[1\]~reg0\" is 9.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.702 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.537 ns) 3.702 ns COUNTER\[1\]~reg0 2 REG LCFF_X59_Y8_N11 6 " "Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 37.52 % ) " "Info: Total cell delay = 1.389 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.313 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns + Longest register pin " "Info: + Longest register to pin delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[1\]~reg0 1 REG LCFF_X59_Y8_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.398 ns) 1.143 ns Equal0~29 2 COMB LCCOMB_X59_Y8_N16 1 " "Info: 2: + IC(0.745 ns) + CELL(0.398 ns) = 1.143 ns; Loc. = LCCOMB_X59_Y8_N16; Fanout = 1; COMB Node = 'Equal0~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { COUNTER[1]~reg0 Equal0~29 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(2.818 ns) 5.294 ns CO 3 PIN PIN_AE23 0 " "Info: 3: + IC(1.333 ns) + CELL(2.818 ns) = 5.294 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'CO'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { Equal0~29 CO } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 60.75 % ) " "Info: Total cell delay = 3.216 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 39.25 % ) " "Info: Total interconnect delay = 2.078 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { COUNTER[1]~reg0 Equal0~29 CO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { COUNTER[1]~reg0 {} Equal0~29 {} CO {} } { 0.000ns 0.745ns 1.333ns } { 0.000ns 0.398ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { COUNTER[1]~reg0 Equal0~29 CO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { COUNTER[1]~reg0 {} Equal0~29 {} CO {} } { 0.000ns 0.745ns 1.333ns } { 0.000ns 0.398ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "COUNTER\[1\]~reg0 RES CLK 1.129 ns register " "Info: th for register \"COUNTER\[1\]~reg0\" (data pin = \"RES\", clock pin = \"CLK\") is 1.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.702 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.537 ns) 3.702 ns COUNTER\[1\]~reg0 2 REG LCFF_X59_Y8_N11 6 " "Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 37.52 % ) " "Info: Total cell delay = 1.389 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.313 ns ( 62.48 % ) " "Info: Total interconnect delay = 2.313 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.839 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RES 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.275 ns) 2.755 ns COUNTER~213 2 COMB LCCOMB_X59_Y8_N10 1 " "Info: 2: + IC(1.481 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X59_Y8_N10; Fanout = 1; COMB Node = 'COUNTER~213'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { RES COUNTER~213 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.839 ns COUNTER\[1\]~reg0 3 REG LCFF_X59_Y8_N11 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.839 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER\[1\]~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "MY_COUNTER10.vhd" "" { Text "D:/LKW_108/MY_COUNTER10/MY_COUNTER10.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 47.83 % ) " "Info: Total cell delay = 1.358 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 52.17 % ) " "Info: Total interconnect delay = 1.481 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { RES COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { RES {} RES~combout {} COUNTER~213 {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 1.481ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { CLK COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { CLK {} CLK~combout {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 2.313ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { RES COUNTER~213 COUNTER[1]~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { RES {} RES~combout {} COUNTER~213 {} COUNTER[1]~reg0 {} } { 0.000ns 0.000ns 1.481ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 20:05:58 2018 " "Info: Processing ended: Thu Nov 22 20:05:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
