// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_gammacorrection_9_9_2160_3840_2_Pipeline_colLoop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        aecin_4202_dout,
        aecin_4202_empty_n,
        aecin_4202_read,
        p_dst_4201_din,
        p_dst_4201_full_n,
        p_dst_4201_write,
        width_cast,
        lut_0_0_address0,
        lut_0_0_ce0,
        lut_0_0_q0,
        lut_1_0_address0,
        lut_1_0_ce0,
        lut_1_0_q0,
        lut_2_0_address0,
        lut_2_0_ce0,
        lut_2_0_q0,
        lut_0_1_address0,
        lut_0_1_ce0,
        lut_0_1_q0,
        lut_1_1_address0,
        lut_1_1_ce0,
        lut_1_1_q0,
        lut_2_1_address0,
        lut_2_1_ce0,
        lut_2_1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] aecin_4202_dout;
input   aecin_4202_empty_n;
output   aecin_4202_read;
output  [47:0] p_dst_4201_din;
input   p_dst_4201_full_n;
output   p_dst_4201_write;
input  [10:0] width_cast;
output  [7:0] lut_0_0_address0;
output   lut_0_0_ce0;
input  [7:0] lut_0_0_q0;
output  [7:0] lut_1_0_address0;
output   lut_1_0_ce0;
input  [7:0] lut_1_0_q0;
output  [7:0] lut_2_0_address0;
output   lut_2_0_ce0;
input  [7:0] lut_2_0_q0;
output  [7:0] lut_0_1_address0;
output   lut_0_1_ce0;
input  [7:0] lut_0_1_q0;
output  [7:0] lut_1_1_address0;
output   lut_1_1_ce0;
input  [7:0] lut_1_1_q0;
output  [7:0] lut_2_1_address0;
output   lut_2_1_ce0;
input  [7:0] lut_2_1_q0;

reg ap_idle;
reg aecin_4202_read;
reg p_dst_4201_write;
reg lut_0_0_ce0;
reg lut_1_0_ce0;
reg lut_2_0_ce0;
reg lut_0_1_ce0;
reg lut_1_1_ce0;
reg lut_2_1_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln60_fu_191_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    aecin_4202_blk_n;
wire    ap_block_pp0_stage0;
reg    p_dst_4201_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln573_fu_226_p1;
wire   [63:0] zext_ln573_1_fu_231_p1;
wire   [63:0] zext_ln573_2_fu_236_p1;
wire   [63:0] zext_ln573_3_fu_271_p1;
wire   [63:0] zext_ln573_4_fu_276_p1;
wire   [63:0] zext_ln573_5_fu_281_p1;
reg   [10:0] j_V_2_fu_76;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j_V;
wire   [10:0] j_V_3_fu_185_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] val1_fu_202_p1;
wire   [7:0] val2_fu_206_p4;
wire   [7:0] val3_fu_216_p4;
wire   [7:0] val1_1_fu_241_p4;
wire   [7:0] val2_1_fu_251_p4;
wire   [7:0] val3_1_fu_261_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln60_fu_191_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_V_2_fu_76 <= j_V_3_fu_185_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_V_2_fu_76 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        aecin_4202_blk_n = aecin_4202_empty_n;
    end else begin
        aecin_4202_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        aecin_4202_read = 1'b1;
    end else begin
        aecin_4202_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln60_fu_191_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_V = 11'd0;
    end else begin
        ap_sig_allocacmp_j_V = j_V_2_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_ce0 = 1'b1;
    end else begin
        lut_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_ce0 = 1'b1;
    end else begin
        lut_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_1_0_ce0 = 1'b1;
    end else begin
        lut_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_1_1_ce0 = 1'b1;
    end else begin
        lut_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_2_0_ce0 = 1'b1;
    end else begin
        lut_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_2_1_ce0 = 1'b1;
    end else begin
        lut_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_4201_blk_n = p_dst_4201_full_n;
    end else begin
        p_dst_4201_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_4201_write = 1'b1;
    end else begin
        p_dst_4201_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((p_dst_4201_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == aecin_4202_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((p_dst_4201_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == aecin_4202_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((p_dst_4201_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == aecin_4202_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (1'b0 == aecin_4202_empty_n);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (p_dst_4201_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln60_fu_191_p2 = ((ap_sig_allocacmp_j_V == width_cast) ? 1'b1 : 1'b0);

assign j_V_3_fu_185_p2 = (ap_sig_allocacmp_j_V + 11'd1);

assign lut_0_0_address0 = zext_ln573_fu_226_p1;

assign lut_0_1_address0 = zext_ln573_3_fu_271_p1;

assign lut_1_0_address0 = zext_ln573_1_fu_231_p1;

assign lut_1_1_address0 = zext_ln573_4_fu_276_p1;

assign lut_2_0_address0 = zext_ln573_2_fu_236_p1;

assign lut_2_1_address0 = zext_ln573_5_fu_281_p1;

assign p_dst_4201_din = {{{{{{lut_2_1_q0}, {lut_1_1_q0}}, {lut_0_1_q0}}, {lut_2_0_q0}}, {lut_1_0_q0}}, {lut_0_0_q0}};

assign val1_1_fu_241_p4 = {{aecin_4202_dout[31:24]}};

assign val1_fu_202_p1 = aecin_4202_dout[7:0];

assign val2_1_fu_251_p4 = {{aecin_4202_dout[39:32]}};

assign val2_fu_206_p4 = {{aecin_4202_dout[15:8]}};

assign val3_1_fu_261_p4 = {{aecin_4202_dout[47:40]}};

assign val3_fu_216_p4 = {{aecin_4202_dout[23:16]}};

assign zext_ln573_1_fu_231_p1 = val2_fu_206_p4;

assign zext_ln573_2_fu_236_p1 = val3_fu_216_p4;

assign zext_ln573_3_fu_271_p1 = val1_1_fu_241_p4;

assign zext_ln573_4_fu_276_p1 = val2_1_fu_251_p4;

assign zext_ln573_5_fu_281_p1 = val3_1_fu_261_p4;

assign zext_ln573_fu_226_p1 = val1_fu_202_p1;

endmodule //ISPPipeline_accel_gammacorrection_9_9_2160_3840_2_Pipeline_colLoop
