
---------- Begin Simulation Statistics ----------
final_tick                               359103764673500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43233                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805884                       # Number of bytes of host memory used
host_op_rate                                    72962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   231.30                       # Real time elapsed on the host
host_tick_rate                               40020275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009257                       # Number of seconds simulated
sim_ticks                                  9256833500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        332996                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1362685                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76954                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403242                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1015704                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1362685                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       346981                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1503955                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48777                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19866                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6488211                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4458424                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77022                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1449101                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3088545                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18022020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.936428                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.324800                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14603328     81.03%     81.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       878976      4.88%     85.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       136858      0.76%     86.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       220727      1.22%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387493      2.15%     90.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       210749      1.17%     91.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78586      0.44%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56202      0.31%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1449101      8.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18022020                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.851365                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.851365                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14202965                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20889405                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1188933                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2166550                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77281                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820256                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3224493                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15624                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              373287                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1265                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1503955                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1738581                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16571756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13099622                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2763                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154562                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081235                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1804063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1064481                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.707566                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18455989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.202858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.605957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14693553     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277403      1.50%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211529      1.15%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           228288      1.24%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           320982      1.74%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388926      2.11%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           493828      2.68%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           108752      0.59%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1732728      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18455989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14833451                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8825367                       # number of floating regfile writes
system.switch_cpus.idleCycles                   57658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87072                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168472                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.024532                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3680082                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             373221                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7711576                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3313900                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           23                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       434986                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19962092                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3306861                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139928                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18967819                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        584566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77281                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        713928                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28959                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        56714                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          178                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       570711                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       114586                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        56940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24101160                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18656993                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596550                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14377542                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.007743                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18690378                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17257164                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8261382                       # number of integer regfile writes
system.switch_cpus.ipc                       0.540142                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.540142                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38860      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8791475     46.01%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          215      0.00%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967171      5.06%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449093      7.58%     58.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35254      0.18%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317201      6.89%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15453      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409006      7.37%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352201      7.08%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1373538      7.19%     87.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       334369      1.75%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977887     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45931      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19107749                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9280629                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18357593                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8913851                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9724289                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              355841                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018623                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109256     30.70%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61662     17.33%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84084     23.63%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22999      6.46%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3314      0.93%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33174      9.32%     88.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5951      1.67%     90.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35322      9.93%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           79      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10144101                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38720866                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9743142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13323746                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19962023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19107749                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           69                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3085653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51133                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4270413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18455989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.035314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.909450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12624732     68.40%     68.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1503237      8.14%     76.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1064914      5.77%     82.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       907428      4.92%     87.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       788302      4.27%     91.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       561375      3.04%     94.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       473705      2.57%     97.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308281      1.67%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       224015      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18455989                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.032090                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1738931                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   387                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59753                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3313900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       434986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6150207                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18513647                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11554600                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1433507                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1535335                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         558772                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        148764                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49559147                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20525672                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23773980                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2581513                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         449572                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77281                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2707256                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4359482                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15643367                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19467804                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4333018                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36537792                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40364696                       # The number of ROB writes
system.switch_cpus.timesIdled                     623                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1493                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15948                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148269                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8514                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       501774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       501774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 501774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11822464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11822464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11822464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            168779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  168779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              168779                       # Request fanout histogram
system.membus.reqLayer2.occupancy           431147500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          903586500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9256833500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          480                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          328578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           942                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196212                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14863168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14954176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          165289                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1020672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           372482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063184                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 370989     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1493      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             372482                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          232914500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309369000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1410998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        38342                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38413                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           71                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        38342                       # number of overall hits
system.l2.overall_hits::total                   38413                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       167906                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168780                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          869                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       167906                       # number of overall misses
system.l2.overall_misses::total                168780                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     73556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13933430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14006986000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     73556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13933430000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14006986000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207193                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207193                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.924468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.814098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.814603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.924468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.814098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.814603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84644.418872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82983.514586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82989.607773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84644.418872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82983.514586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82989.607773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15948                       # number of writebacks
system.l2.writebacks::total                     15948                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       167906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       167906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168775                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64866000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12254390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12319256000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64866000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12254390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12319256000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.924468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.814098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.924468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.814098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74644.418872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72983.633700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72992.184862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74644.418872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72983.633700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72992.184862                       # average overall mshr miss latency
system.l2.replacements                         165289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25988                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25988                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          480                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              480                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          480                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          480                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          421                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           421                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    694938500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     694938500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.848092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.848092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81623.032652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81623.032652                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    609798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    609798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.848092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.848092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71623.032652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71623.032652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     73556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73556000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.924468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84644.418872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84450.057405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64866000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64866000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.924468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74644.418872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74644.418872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       159392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          159395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13238491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13238491500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.812358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83056.185379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83054.622165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       159392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       159392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11644591500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11644591500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.812358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73056.310856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73056.310856                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4050.830954                       # Cycle average of tags in use
system.l2.tags.total_refs                      405304                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    165289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.452093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.240878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.039360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.062180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.079478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4023.409058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2095                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3472569                       # Number of tag accesses
system.l2.tags.data_accesses                  3472569                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10745856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10801792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1020672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1020672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       167904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6008102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1160856572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1166899243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6008102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6021930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110261463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110261463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110261463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6008102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1160856572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1277160705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    167625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000637993750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              343858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15948                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2195491750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  842470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5354754250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13030.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31780.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.192712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.212630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.171839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21074     44.86%     44.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10560     22.48%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4686      9.97%     77.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2997      6.38%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1713      3.65%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1222      2.60%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1036      2.21%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          605      1.29%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3089      6.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.611738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    388.811753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           818     83.38%     83.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      2.65%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           87      8.87%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      2.04%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           14      1.43%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.20%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              872     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      1.73%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               66      6.73%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      2.14%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10783616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1019392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10801536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1020672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1164.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1166.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9256747000                       # Total gap between requests
system.mem_ctrls.avgGap                      50111.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10728000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1019392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6008102.014581983909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1158927618.175264835358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110123186.292591303587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       167905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     29091250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5325663000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 218597910750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33476.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31718.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13706916.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150546900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80009985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           566266260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38387880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     730192320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4069287000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        127822560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5762512905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.514481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    296766250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    308880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8651177250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            184940280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             98286705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           636780900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           44756280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     730192320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4077470490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        120936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5893363935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.650096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    276790750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8671152750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9256823500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1737371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1737381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1737371                       # number of overall hits
system.cpu.icache.overall_hits::total         1737381                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1210                       # number of overall misses
system.cpu.icache.overall_misses::total          1212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     93333000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93333000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     93333000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93333000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1738581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1738593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1738581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1738593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77134.710744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77007.425743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77134.710744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77007.425743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          480                       # number of writebacks
system.cpu.icache.writebacks::total               480                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          940                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          940                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          940                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75739000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80573.404255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80573.404255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80573.404255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80573.404255                       # average overall mshr miss latency
system.cpu.icache.replacements                    480                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1737371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1737381                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     93333000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93333000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1738581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1738593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77134.710744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77007.425743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80573.404255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80573.404255                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              948950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1976.979167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008205                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3478128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3478128                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2664925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2664926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2664925                       # number of overall hits
system.cpu.dcache.overall_hits::total         2664926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       808575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         808578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       808575                       # number of overall misses
system.cpu.dcache.overall_misses::total        808578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52843126153                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52843126153                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52843126153                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52843126153                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3473500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3473504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3473500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3473504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232785                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65353.400925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65353.158450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65353.400925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65353.158450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1073184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30591                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.081691                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25988                       # number of writebacks
system.cpu.dcache.writebacks::total             25988                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       602327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       602327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       602327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       602327                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206248                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206248                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14671089653                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14671089653                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14671089653                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14671089653                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71133.245670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71133.245670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71133.245670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71133.245670                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2354593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2354594                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       798455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52102267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52102267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3153048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3153052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.253233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.253233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65253.855258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65253.610083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       602244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       602244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13944651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13944651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71069.672444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71069.672444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    740859153                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    740859153                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031580                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031580                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73207.426186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73207.426186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    726438153                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    726438153                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72376.024011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72376.024011                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103764673500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026316                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2785365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.572250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7153257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7153257                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359131768058500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806540                       # Number of bytes of host memory used
host_op_rate                                   103901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   650.32                       # Real time elapsed on the host
host_tick_rate                               43061083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028003                       # Number of seconds simulated
sim_ticks                                 28003385000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       507545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1015105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4228295                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       238561                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4311516                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3092116                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4228295                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1136179                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4629949                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          149856                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        65964                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19957200                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13597323                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       238561                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4345203                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9200959                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54584173                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.928695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.315508                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44290584     81.14%     81.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2643101      4.84%     85.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       434956      0.80%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       688172      1.26%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1147491      2.10%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       621491      1.14%     91.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       236725      0.43%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176450      0.32%     92.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4345203      7.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54584173                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.866892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.866892                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43067718                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62776317                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3578875                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6569390                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         239466                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2428635                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9650981                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51151                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1210435                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4582                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4629949                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5236350                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50222491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         51921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39451638                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           94                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          478932                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082668                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5421924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3241972                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.704408                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55884084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.196704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.601280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44537234     79.70%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           831246      1.49%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           655862      1.17%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           709279      1.27%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1007122      1.80%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1121254      2.01%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1433176      2.56%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           339202      0.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5249709      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55884084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42747855                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25402099                       # number of floating regfile writes
system.switch_cpus.idleCycles                  122686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       268902                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3561559                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.014261                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11141990                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1210105                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23507779                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9956681                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1417759                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59882797                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9931885                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       437846                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56805504                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         246327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1879919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         239466                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2271401                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89493                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       182215                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1152                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1684735                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       359173                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1106                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        92638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72150948                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55846713                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596851                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43063399                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.997142                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55951290                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53020660                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25593954                       # number of integer regfile writes
system.switch_cpus.ipc                       0.535650                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.535650                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114708      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26993930     47.16%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          842      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           254      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766033      4.83%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4164680      7.28%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101455      0.18%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795680      6.63%     66.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44893      0.08%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058111      7.09%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896674      6.81%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4375691      7.64%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1095935      1.91%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5694279      9.95%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140155      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57243352                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26739885                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52875985                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25662612                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27842583                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1088301                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019012                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          343495     31.56%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180218     16.56%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248856     22.87%     70.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68701      6.31%     77.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        10003      0.92%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         113024     10.39%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19015      1.75%     90.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104664      9.62%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          321      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31477060                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118742117                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30184101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41231967                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59882714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57243352                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           83                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9190739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       159015                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13260845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55884084                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.024323                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.903251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38456396     68.81%     68.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4455901      7.97%     76.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3200254      5.73%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2692779      4.82%     87.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2363519      4.23%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1688737      3.02%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1431388      2.56%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       938363      1.68%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       656747      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55884084                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.022079                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5236362                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    14                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       196095                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        92797                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9956681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1417759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18677835                       # number of misc regfile reads
system.switch_cpus.numCycles                 56006770                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35336188                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4212599                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4606010                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1561229                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        436028                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149458456                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61643746                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71531827                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7796309                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1354386                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         239466                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7905978                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13148679                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45023097                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60077932                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          133                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12820704                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110132001                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121088595                       # The number of ROB writes
system.switch_cpus.timesIdled                    1414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4134                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             481479                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52735                       # Transaction distribution
system.membus.trans_dist::CleanEvict           454810                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26082                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        481478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1522666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1522666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1522666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35858944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35858944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35858944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            507560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  507560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              507560                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1329525500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2716715750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28003385000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       135981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2198                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1000873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45435520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45717120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          510170                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3375040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1139054                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003629                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1134920     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4134      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1139054                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          714327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940026998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3303499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          402                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       120923                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121325                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          402                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       120923                       # number of overall hits
system.l2.overall_hits::total                  121325                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1800                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       505759                       # number of demand (read+write) misses
system.l2.demand_misses::total                 507559                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1800                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       505759                       # number of overall misses
system.l2.overall_misses::total                507559                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    154516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42059930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42214447000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    154516500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42059930500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42214447000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.817439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.807042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.807079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.817439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.807042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.807079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85842.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83162.001072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83171.507155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85842.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83162.001072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83171.507155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52735                       # number of writebacks
system.l2.writebacks::total                     52735                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       505759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            507559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       505759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           507559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    136516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37002320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37138837000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    136516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37002320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37138837000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.817439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.807042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.817439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.807042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.807079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75842.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73161.961527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73171.467751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75842.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73161.961527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73171.467751                       # average overall mshr miss latency
system.l2.replacements                         510170                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        83246                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            83246                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        83246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        83246                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2198                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2198                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2198                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2198                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1509                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1509                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4900                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26082                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2138535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2138535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.841844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.841844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81992.753623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81992.753623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1877715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1877715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.841844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.841844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71992.753623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71992.753623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    154516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.817439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85842.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85842.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    136516500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136516500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.817439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75842.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75842.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       116023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            116023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       479677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          479677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39921395500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39921395500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.805232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83225.577837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83225.577837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       479677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       479677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35124605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35124605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.805232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.805232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73225.536142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73225.536142                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1263430                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    514266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.456764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.934891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.578647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4069.486462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2261                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10572298                       # Number of tag accesses
system.l2.tags.data_accesses                 10572298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28003385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32368704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32483904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3375040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3375040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       505761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              507561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4113788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1155885405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1159999193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4113788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4113788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120522573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120522573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120522573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4113788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1155885405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1280521765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    504916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655149250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1037683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      507560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    507560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    844                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2465                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6690197250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2533580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16191122250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13203.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31953.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34766                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                507560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  289332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       144965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.988832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.347020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.898042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64554     44.53%     44.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33434     23.06%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14790     10.20%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9299      6.41%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5334      3.68%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3935      2.71%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3022      2.08%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1784      1.23%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8813      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       144965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     156.071517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.303040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    328.824865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2722     83.91%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           82      2.53%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          298      9.19%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           72      2.22%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           37      1.14%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      0.40%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.03%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2852     87.92%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      2.13%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              226      6.97%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.53%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.43%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32429824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3374848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32483840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3375040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1158.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1160.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28003319500                       # Total gap between requests
system.mem_ctrls.avgGap                      49979.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     32314624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3374848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4113788.386653970927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1153954209.464320182800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120515716.225020661950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       505760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     62325500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16128796750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 682197213750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34625.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31890.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12936327.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            474710040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            252299190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1717427040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128777400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2210860080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12321568020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        377242560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17482884330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.313251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    873288000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    935220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26194877000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            560375760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            297842985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1900525200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          146483640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2210860080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12330570030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        369661920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17816319615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.220215                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    847255000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    935220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26220910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37260208500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6970931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6970941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6970931                       # number of overall hits
system.cpu.icache.overall_hits::total         6970941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4000                       # number of overall misses
system.cpu.icache.overall_misses::total          4002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    288876500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288876500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    288876500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288876500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6974931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6974943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6974931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6974943                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000573                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000573                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72219.125000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72183.033483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72219.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72183.033483                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          597                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2678                       # number of writebacks
system.cpu.icache.writebacks::total              2678                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          858                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          858                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          858                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          858                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    237854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    237854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    237854000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    237854000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75701.464036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75701.464036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75701.464036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75701.464036                       # average overall mshr miss latency
system.cpu.icache.replacements                   2678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6970931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6970941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    288876500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288876500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6974931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6974943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000573                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72219.125000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72183.033483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          858                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    237854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    237854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75701.464036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75701.464036                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6974085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2218.220420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13953030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13953030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10741740                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10741741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10741740                       # number of overall hits
system.cpu.dcache.overall_hits::total        10741741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3214407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3214410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3214407                       # number of overall misses
system.cpu.dcache.overall_misses::total       3214410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211148369430                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211148369430                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211148369430                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211148369430                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13956147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13956151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956151                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.230322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.230322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65688.125191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65688.063884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65688.125191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65688.063884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4370815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            125763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.754379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109234                       # number of writebacks
system.cpu.dcache.writebacks::total            109234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2381477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2381477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2381477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2381477                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       832930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       832930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       832930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       832930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59021328434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59021328434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59021328434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59021328434                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059682                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059682                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70859.890308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70859.890308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70859.890308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70859.890308                       # average overall mshr miss latency
system.cpu.dcache.replacements                 831909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9403857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9403858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3173017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3173020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 208123375000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 208123375000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12576874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12576878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65591.635658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65591.573643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2381102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2381102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       791915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       791915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56056442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56056442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70785.933465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70785.933465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3024994430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3024994430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73085.151727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73085.151727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          375                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          375                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2964885934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2964885934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72287.844301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72287.844301                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359131768058500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.106161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11574674                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            832933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.896285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.106159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28745235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28745235                       # Number of data accesses

---------- End Simulation Statistics   ----------
