// Seed: 1366504791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_18;
  wire id_19;
  assign id_18[1] = 1;
  uwire id_20;
  assign id_9 = id_14;
  supply1 id_21 = id_20 * 1'h0, id_22;
  wire id_23;
  wire id_24;
  supply0 id_25 = 1'h0;
  assign id_4 = id_13;
  wire id_26;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6
    , id_9,
    output logic id_7
);
  assign id_4 = id_1;
  always @(1) id_7 = #1 1'b0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
