I 000050 55 130527        1394493820861 Structure
(_unit VHDL (detector_top 0 41 (structure 0 49 ))
	(_version vb4)
	(_time 1394493820892 2014.03.10 19:23:40)
	(_source (\./../IMPLEMENT/TIME_SIM.VHD\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/simprim/src/simprim_vcomponents.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	(_code ede9e9bebcbbbdfbe8eee7e3f9b7eaeaefe8bbeae9ebbb)
	(_entity
		(_time 1394493820682)
		(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	)
	(_component
		(.simprim.VCOMPONENTS.X_ZERO
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528325 1 47791 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47794 (_entity (_out ((i 2))))))
			)
		)
		(.simprim.VCOMPONENTS.X_ONE
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159806 1 19444 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 19447 (_entity (_out ((i 3))))))
			)
		)
		(.simprim.VCOMPONENTS.X_BUF
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1533 1 867 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 868 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 869 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 870 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 871 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 872 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 875 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 876 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_XOR2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528317 1 47494 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 47495 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 47496 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 47497 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 47498 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 47499 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 47500 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47503 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 47504 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 47505 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_MUX2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159715 1 18901 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18902 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18903 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_IA ~extieee.VITAL_Timing.VitalDelayType01 1 18904 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_IB ~extieee.VITAL_Timing.VitalDelayType01 1 18905 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SEL ~extieee.VITAL_Timing.VitalDelayType01 1 18906 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IA_O ~extieee.VITAL_Timing.VitalDelayType01 1 18907 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IB_O ~extieee.VITAL_Timing.VitalDelayType01 1 18908 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SEL_O ~extieee.VITAL_Timing.VitalDelayType01 1 18909 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18912 (_entity (_out ))))
				(_port (_internal IA ~extieee.std_logic_1164.STD_ULOGIC 1 18913 (_entity (_in ))))
				(_port (_internal IB ~extieee.std_logic_1164.STD_ULOGIC 1 18914 (_entity (_in ))))
				(_port (_internal SEL ~extieee.std_logic_1164.STD_ULOGIC 1 18915 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extsimprim.VCOMPONENTS.~STRING~159716 1 18922 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 18923 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extsimprim.VCOMPONENTS.~STRING~159717 1 18924 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159718 1 18925 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18926 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 18927 (_entity -1 ((ps 0)))))
				(_generic (_internal SLEW ~extsimprim.VCOMPONENTS.~STRING~159719 1 18928 (_entity -1 (_string \"SLOW"\))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18929 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 18930 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 18931 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18934 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 18935 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_BUFGMUX
			(_object
				(_generic (_internal CLK_SEL_TYPE ~extsimprim.VCOMPONENTS.~STRING~1536 1 1010 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1537 1 1011 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1538 1 1012 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 1013 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 1014 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 1015 (_entity -1 ((i 1)))))
				(_generic (_internal tbpd_S_O_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1016 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tbpd_S_O_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1017 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal thold_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1018 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1019 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1020 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1021 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_S ~extieee.VITAL_Timing.VitalDelayType 1 1022 (_entity -1 ((ps 0)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1023 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1024 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_S ~extieee.VITAL_Timing.VitalDelayType01 1 1025 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_S_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1026 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_S_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1027 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 1028 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 1029 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_S_O ~extieee.VITAL_Timing.VitalDelayType01 1 1030 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1031 (_entity -1 ((ps 0)))))
				(_generic (_internal tperiod_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1032 (_entity -1 ((ps 0)))))
				(_generic (_internal tpw_I0_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1033 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1034 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1035 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1036 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1037 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1038 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 1041 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 1042 (_entity (_in ((i 2))))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 1043 (_entity (_in ((i 2))))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 1044 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_INV
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158395 1 15412 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 15413 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 15414 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 15415 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 15416 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 15417 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 15420 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 15421 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_FF
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 4574 (_entity -1 ((i 0)))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~151842 1 4575 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MSGON ~extSTD.STANDARD.BOOLEAN 1 4576 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 4577 (_entity -1 ((i 1)))))
				(_generic (_internal XON ~extSTD.STANDARD.BOOLEAN 1 4578 (_entity -1 ((i 1)))))
				(_generic (_internal thold_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4579 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4580 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4581 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4582 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4583 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4584 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4585 (_entity -1 ((ns 0)))))
				(_generic (_internal tipd_CE ~extieee.VITAL_Timing.VitalDelayType01 1 4586 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_CLK ~extieee.VITAL_Timing.VitalDelayType01 1 4587 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 4588 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_RST ~extieee.VITAL_Timing.VitalDelayType01 1 4589 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SET ~extieee.VITAL_Timing.VitalDelayType01 1 4590 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_CE_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4591 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_I_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4592 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_RST_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4593 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_SET_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4594 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_CLK_O ~extieee.VITAL_Timing.VitalDelayType01 1 4595 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_RST_O ~extieee.VITAL_Timing.VitalDelayType01 1 4596 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SET_O ~extieee.VITAL_Timing.VitalDelayType01 1 4597 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4598 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_negedge ~extieee.VITAL_Timing.VitalDelayType 1 4599 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4600 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_RST_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4601 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_SET_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4602 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4603 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4604 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4605 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4606 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4607 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4608 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4609 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4610 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 4613 (_entity (_out ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 4614 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 1 4615 (_entity (_in ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 4616 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 4617 (_entity (_in ))))
				(_port (_internal SET ~extieee.std_logic_1164.STD_ULOGIC 1 4618 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_LUT4
			(_object
				(_generic (_internal INIT ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 1 17300 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158698 1 17301 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 17302 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 17303 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_ADR0 ~extieee.VITAL_Timing.VitalDelayType01 1 17304 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR1 ~extieee.VITAL_Timing.VitalDelayType01 1 17305 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR2 ~extieee.VITAL_Timing.VitalDelayType01 1 17306 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR3 ~extieee.VITAL_Timing.VitalDelayType01 1 17307 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR0_O ~extieee.VITAL_Timing.VitalDelayType01 1 17308 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR1_O ~extieee.VITAL_Timing.VitalDelayType01 1 17309 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR2_O ~extieee.VITAL_Timing.VitalDelayType01 1 17310 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR3_O ~extieee.VITAL_Timing.VitalDelayType01 1 17311 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 17314 (_entity (_out ))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_ULOGIC 1 17315 (_entity (_in ))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_ULOGIC 1 17316 (_entity (_in ))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_ULOGIC 1 17317 (_entity (_in ))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_ULOGIC 1 17318 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_ROC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1527242 1 44593 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1527243 1 44594 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal ROC_WIDTH ~extSTD.STANDARD.TIME 1 44595 (_entity -1 ((ns 4636737291354636288)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 44598 (_entity (_out ))))
			)
		)
		(.simprim.VCOMPONENTS.X_TOC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1528214 1 47229 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528215 1 47230 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal TOC_WIDTH ~extSTD.STANDARD.TIME 1 47231 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47234 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ZERO 0 172 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ZERO_240))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ONE 0 179 (_component .simprim.VCOMPONENTS.X_ONE )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ONE_264))
		)
		(_use (_entity simprim X_ONE)
			(_generic
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_DXMUX 0 186 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DXMUX_267))
			((I)(cd_q_0_XORF_265))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORF 0 195 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_XORF_265))
			((I0)(cd_q_0_CYINIT_263))
			((I1)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXF 0 204 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_0_Q))
			((IA)(cd_q_0_LOGIC_ONE_264))
			((IB)(cd_q_0_CYINIT_263))
			((SEL)(cd_q_0_CYSELF_254))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_CYINIT 0 214 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYINIT_263))
			((I)(cd_q_0_BXINV_252))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CYSELF 0 223 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELF_254))
			((I)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_BXINV 0 232 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_BXINV_252))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation cd_q_0_DYMUX 0 241 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DYMUX_245))
			((I)(cd_q_0_XORG_243))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORG 0 250 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_XORG_243))
			((I0)(cd_Mcount_q_cy_0_Q))
			((I1)(cd_q_0_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXG 0 259 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_CYMUXG_242))
			((IA)(cd_q_0_LOGIC_ZERO_240))
			((IB)(cd_Mcount_q_cy_0_Q))
			((SEL)(cd_q_0_CYSELG_231))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_0_CYSELG 0 269 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELG_231))
			((I)(cd_q_0_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_SRINV 0 278 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_SRINV_229))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CLKINV 0 287 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CLKINV_228))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_LOGIC_ZERO 0 296 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_2_LOGIC_ZERO_313))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_2_DXMUX 0 303 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DXMUX_316))
			((I)(cd_q_2_XORF_314))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORF 0 312 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_2_XORF_314))
			((I0)(cd_q_2_CYINIT_312))
			((I1)(cd_q_2_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXF 0 321 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_Q))
			((IA)(cd_q_2_LOGIC_ZERO_313))
			((IB)(cd_q_2_CYINIT_312))
			((SEL)(cd_q_2_CYSELF_303))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_2_CYINIT 0 331 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYINIT_312))
			((I)(cd_q_0_CYMUXG_242))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CYSELF 0 340 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYSELF_303))
			((I)(cd_q_2_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_DYMUX 0 349 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DYMUX_295))
			((I)(cd_q_2_XORG_293))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORG 0 358 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_2_XORG_293))
			((I0)(cd_Mcount_q_cy_2_Q))
			((I1)(cd_q_3_rt_290))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_2_SRINV 0 367 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_SRINV_282))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CLKINV 0 376 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CLKINV_281))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_0_IBUF 0 385 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_0_INBUF))
			((I)(btn(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_1_IBUF 0 394 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_INBUF))
			((I)(btn(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_2_IBUF 0 403 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_INBUF))
			((I)(btn(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation mclK_BUFGP_IBUFG 0 412 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD29"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_INBUF))
			((I)(mclK))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD29"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation ld_0_OBUF 0 421 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD84"\))
		)
		(_port
			((O)(ld(0)))
			((I)(ld_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation ld_1_OBUF 0 429 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD85"\))
		)
		(_port
			((O)(ld(1)))
			((I)(ld_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG 0 437 (_component .simprim.VCOMPONENTS.X_BUFGMUX )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
		)
		(_port
			((O)(mclK_BUFGP))
			((I0)(mclK_BUFGP_BUFG_I0_INV))
			((I1)(GND))
			((S)(mclK_BUFGP_BUFG_S_INVNOT))
		)
		(_use (_entity simprim X_BUFGMUX)
			(_generic
				((TimingChecksOn)((i 1)))
				((Xon)((i 1)))
				((CLK_SEL_TYPE)(_string \"SYNC"\))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_S)(((ns 0))((ns 0))))
				((tipd_I0)(((ns 0))((ns 0))))
				((tipd_I1)(((ns 0))((ns 0))))
				((tpd_I0_O)(((ns 0))((ns 0))))
				((tpd_I1_O)(((ns 0))((ns 0))))
				((tpd_S_O)(((ns 0))((ns 0))))
				((tsetup_S_I0_posedge_negedge)((ns 0)))
				((tsetup_S_I1_negedge_negedge)((ns 0)))
				((thold_S_I0_posedge_negedge)((ns 0)))
				((thold_S_I1_negedge_negedge)((ns 0)))
				((tpw_I0_negedge)((ns 0)))
				((tpw_I0_posedge)((ns 0)))
				((tpw_I1_negedge)((ns 0)))
				((tpw_I1_posedge)((ns 0)))
				((tperiod_I0_posedge)((ps 0)))
				((tperiod_I1_posedge)((ps 0)))
				((ticd_I0)((ns 0)))
				((ticd_I1)((ns 0)))
				((ticd_S)((ps 0)))
				((tisd_S_I0)((ns 0)))
				((tisd_S_I1)((ns 0)))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG_SINV 0 447 (_component .simprim.VCOMPONENTS.X_INV )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_BUFGP_BUFG_S_INVNOT))
			((I)((i 3)))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG_I0_USED 0 456 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_BUFGP_BUFG_I0_INV))
			((I)(mclK_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1_FFY_RSTOR 0 465 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_FFY_RST))
			((I)(cp_delay1_SRINV_382))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay2 0 474 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cp_delay2_201))
			((CE)(VCC))
			((CLK)(cp_delay1_CLKINV_381))
			((I)(cp_delay1_DYMUX_392))
			((RST)(cp_delay1_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation or_to_cp 0 487 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111110000000"\))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(or_to_cp_403))
			((ADR0)(db_delay2(1)))
			((ADR1)(db_delay1(1)))
			((ADR2)(db_delay3(1)))
			((ADR3)(or_to_cp_SW0_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111110000000"\))
			)
		)
	)
	(_instantiation cp_delay1_FFX_RSTOR 0 499 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_FFX_RST))
			((I)(cp_delay1_SRINV_382))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1 0 508 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cp_delay1_193))
			((CE)(VCC))
			((CLK)(cp_delay1_CLKINV_381))
			((I)(cp_delay1_DXMUX_406))
			((RST)(cp_delay1_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay1_DXMUX 0 521 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_DXMUX_406))
			((I)(or_to_cp_403))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1_DYMUX 0 530 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_DYMUX_392))
			((I)(cp_delay1_193))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1_YUSED 0 539 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(or_to_cp_SW0_O))
			((I)(or_to_cp_SW0_O_pack_2))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1_SRINV 0 548 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_SRINV_382))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay1_CLKINV 0 557 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay1_CLKINV_381))
			((I)(cd_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation or_to_cp_SW0 0 566 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1000100000000000"\))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(or_to_cp_SW0_O_pack_2))
			((ADR0)(db_delay2(0)))
			((ADR1)(db_delay3(0)))
			((ADR2)(VCC))
			((ADR3)(db_delay1(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1000100000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In75 0 578 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111101100"\))
			((LOC)(_string \"SLICE_X66Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In))
			((ADR0)(det_present_state_FSM_FFd1_203))
			((ADR1)(det_present_state_FSM_FFd3_In32_0))
			((ADR2)(det_present_state_FSM_FFd3_In62_0))
			((ADR3)(det_present_state_FSM_FFd3_In13_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111101100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_DXMUX 0 590 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_DXMUX_441))
			((I)(det_present_state_FSM_FFd3_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_YUSED 0 599 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In13_O))
			((I)(det_present_state_FSM_FFd3_In13_O_pack_2))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_CLKINV 0 608 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_CLKINV_425))
			((I)(cp_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In13 0 617 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000010100000100"\))
			((LOC)(_string \"SLICE_X66Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In13_O_pack_2))
			((ADR0)(det_present_state_FSM_FFd4_209))
			((ADR1)(btn_1_IBUF_187))
			((ADR2)(det_present_state_FSM_FFd3_208))
			((ADR3)(det_present_state_FSM_FFd3_In21_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000010100000100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_DXMUX 0 629 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_DXMUX_476))
			((I)(det_present_state_FSM_FFd1_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_YUSED 0 638 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In5_O))
			((I)(det_present_state_FSM_FFd1_In5_O_pack_3))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_CLKINV 0 647 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_CLKINV_459))
			((I)(cp_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_DXMUX 0 656 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_DXMUX_511))
			((I)(det_present_state_FSM_FFd2_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_YUSED 0 665 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In4_O))
			((I)(det_present_state_FSM_FFd2_In4_O_pack_2))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_CLKINV 0 674 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_CLKINV_494))
			((I)(cp_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_DYMUX 0 683 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_DYMUX_539))
			((I)(det_present_state_FSM_FFd4_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_CLKINV 0 692 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_CLKINV_529))
			((I)(cp_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_DXMUX 0 701 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_DXMUX_570))
			((I)(db_delay1(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_DYMUX 0 710 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_DYMUX_562))
			((I)(db_delay1(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_SRINV 0 719 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_SRINV_560))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_CLKINV 0 728 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_CLKINV_559))
			((I)(cd_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_DXMUX 0 737 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_DXMUX_594))
			((I)(db_delay2(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_DYMUX 0 746 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_DYMUX_586))
			((I)(db_delay2(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_SRINV 0 755 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_SRINV_584))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_CLKINV 0 764 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_CLKINV_583))
			((I)(cd_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In14_XUSED 0 773 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In14_0))
			((I)(det_present_state_FSM_FFd2_In14_622))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In14_YUSED 0 782 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In21_0))
			((I)(det_present_state_FSM_FFd3_In21_615))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In14 0 791 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111011111111"\))
			((LOC)(_string \"SLICE_X64Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In14_622))
			((ADR0)(btn_1_IBUF_187))
			((ADR1)(det_present_state_FSM_FFd3_208))
			((ADR2)(btn_2_IBUF_188))
			((ADR3)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111011111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In17 0 803 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0101010100000000"\))
			((LOC)(_string \"SLICE_X67Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In17_646))
			((ADR0)(det_present_state_FSM_FFd2_210))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(det_present_state_FSM_FFd4_209))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0101010100000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In17_XUSED 0 815 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In17_0))
			((I)(det_present_state_FSM_FFd2_In17_646))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In17_YUSED 0 824 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In32_0))
			((I)(det_present_state_FSM_FFd3_In32_637))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In32 0 833 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0101010101000100"\))
			((LOC)(_string \"SLICE_X67Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In32_637))
			((ADR0)(det_present_state_FSM_FFd2_210))
			((ADR1)(det_present_state_FSM_FFd2_In43_217))
			((ADR2)(VCC))
			((ADR3)(det_present_state_FSM_FFd4_209))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0101010101000100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In62 0 845 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110011111111"\))
			((LOC)(_string \"SLICE_X66Y75"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In62_670))
			((ADR0)(VCC))
			((ADR1)(det_present_state_FSM_FFd4_209))
			((ADR2)(det_present_state_FSM_FFd3_In56_218))
			((ADR3)(det_present_state_FSM_FFd3_208))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y75"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110011111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In62_XUSED 0 857 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In62_0))
			((I)(det_present_state_FSM_FFd3_In62_670))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In62_YUSED 0 866 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In56_218))
			((I)(det_present_state_FSM_FFd3_In56_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In56 0 875 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101011111111"\))
			((LOC)(_string \"SLICE_X66Y75"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In56_pack_1))
			((ADR0)(btn_2_IBUF_188))
			((ADR1)(VCC))
			((ADR2)(btn_1_IBUF_187))
			((ADR3)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y75"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101011111111"\))
			)
		)
	)
	(_instantiation cp_to_det_YUSED 0 887 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_to_det_0))
			((I)(cp_to_det))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In15_XUSED 0 896 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In15_0))
			((I)(det_present_state_FSM_FFd1_In15_706))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay3_DYMUX 0 905 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_DYMUX_716))
			((I)(cp_delay2_201))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cp_delay3_CLKINV 0 914 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_CLKINV_713))
			((I)(cd_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In58_XUSED 0 923 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In58_0))
			((I)(det_present_state_FSM_FFd2_In58_744))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In58_YUSED 0 932 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In43_217))
			((I)(det_present_state_FSM_FFd2_In43_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_DXMUX 0 941 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_DXMUX_764))
			((I)(btn_2_IBUF_188))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_DYMUX 0 950 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_DYMUX_756))
			((I)(btn_1_IBUF_187))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_SRINV 0 959 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_SRINV_754))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_CLKINV 0 968 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_CLKINV_753))
			((I)(cd_q(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_1 0 977 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q(1)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_228))
			((I)(cd_q_0_DYMUX_245))
			((RST)(cd_q_0_SRINV_229))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 990 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011111111"\))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011111111"\))
			)
		)
	)
	(_instantiation cd_q_0 0 1002 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q(0)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_228))
			((I)(cd_q_0_DXMUX_267))
			((RST)(cd_q_0_SRINV_229))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_3_rt 0 1015 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_3_rt_290))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(3)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_3 0 1027 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q(3)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_281))
			((I)(cd_q_2_DYMUX_295))
			((RST)(cd_q_2_SRINV_282))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_2 0 1040 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q(2)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_281))
			((I)(cd_q_2_DXMUX_316))
			((RST)(cd_q_2_SRINV_282))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation btn_0_IFF_IMUX 0 1053 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_0_IBUF_181))
			((I)(btn_0_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_1_IFF_IMUX 0 1062 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_IBUF_187))
			((I)(btn_1_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_2_IFF_IMUX 0 1071 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_IBUF_188))
			((I)(btn_2_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3 0 1080 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_208))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd3_CLKINV_425))
			((I)(det_present_state_FSM_FFd3_DXMUX_441))
			((RST)(det_present_state_FSM_FFd3_FFX_RSTAND_446))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_FFX_RSTAND 0 1093 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y76"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_FFX_RSTAND_446))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y76"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In5 0 1102 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1011000010110000"\))
			((LOC)(_string \"SLICE_X66Y74"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In5_O_pack_3))
			((ADR0)(det_present_state_FSM_FFd4_209))
			((ADR1)(det_present_state_FSM_FFd3_208))
			((ADR2)(det_present_state_FSM_FFd1_203))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1011000010110000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In33 0 1114 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111000100"\))
			((LOC)(_string \"SLICE_X66Y74"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In))
			((ADR0)(det_present_state_FSM_FFd3_208))
			((ADR1)(det_present_state_FSM_FFd2_210))
			((ADR2)(det_present_state_FSM_FFd1_In15_0))
			((ADR3)(det_present_state_FSM_FFd1_In5_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111000100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1 0 1126 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y74"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_203))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd1_CLKINV_459))
			((I)(det_present_state_FSM_FFd1_DXMUX_476))
			((RST)(det_present_state_FSM_FFd1_FFX_RSTAND_481))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_FFX_RSTAND 0 1139 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_FFX_RSTAND_481))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In4 0 1148 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000111100001100"\))
			((LOC)(_string \"SLICE_X66Y77"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In4_O_pack_2))
			((ADR0)(VCC))
			((ADR1)(det_present_state_FSM_FFd3_208))
			((ADR2)(det_present_state_FSM_FFd1_203))
			((ADR3)(det_present_state_FSM_FFd2_210))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000111100001100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In65 0 1160 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111000"\))
			((LOC)(_string \"SLICE_X66Y77"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In))
			((ADR0)(det_present_state_FSM_FFd2_In17_0))
			((ADR1)(det_present_state_FSM_FFd2_In14_0))
			((ADR2)(det_present_state_FSM_FFd2_In4_O))
			((ADR3)(det_present_state_FSM_FFd2_In58_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2 0 1172 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y77"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_210))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd2_CLKINV_494))
			((I)(det_present_state_FSM_FFd2_DXMUX_511))
			((RST)(det_present_state_FSM_FFd2_FFX_RSTAND_516))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_FFX_RSTAND 0 1185 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_FFX_RSTAND_516))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_In1 0 1194 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000110011111111"\))
			((LOC)(_string \"SLICE_X67Y75"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_In))
			((ADR0)(VCC))
			((ADR1)(det_present_state_FSM_FFd1_203))
			((ADR2)(det_present_state_FSM_FFd2_210))
			((ADR3)(det_present_state_FSM_FFd4_209))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000110011111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4 0 1206 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y75"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_209))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd4_CLKINV_529))
			((I)(det_present_state_FSM_FFd4_DYMUX_539))
			((RST)(det_present_state_FSM_FFd4_FFY_RSTAND_544))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_FFY_RSTAND 0 1219 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_FFY_RSTAND_544))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_Out01 0 1228 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000010000000"\))
			((LOC)(_string \"SLICE_X67Y75"\))
		)
		(_port
			((O)(ld_0_OBUF_550))
			((ADR0)(det_present_state_FSM_FFd1_203))
			((ADR1)(det_present_state_FSM_FFd3_208))
			((ADR2)(det_present_state_FSM_FFd2_210))
			((ADR3)(det_present_state_FSM_FFd4_209))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y75"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000010000000"\))
			)
		)
	)
	(_instantiation db_delay2_0 0 1240 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(db_delay2(0)))
			((CE)(VCC))
			((CLK)(db_delay2_1_CLKINV_559))
			((I)(db_delay2_1_DYMUX_562))
			((RST)(db_delay2_1_SRINV_560))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay2_1 0 1253 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(db_delay2(1)))
			((CE)(VCC))
			((CLK)(db_delay2_1_CLKINV_559))
			((I)(db_delay2_1_DXMUX_570))
			((RST)(db_delay2_1_SRINV_560))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay3_0 0 1266 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y83"\))
		)
		(_port
			((O)(db_delay3(0)))
			((CE)(VCC))
			((CLK)(db_delay3_1_CLKINV_583))
			((I)(db_delay3_1_DYMUX_586))
			((RST)(db_delay3_1_SRINV_584))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay3_1 0 1279 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y83"\))
		)
		(_port
			((O)(db_delay3(1)))
			((CE)(VCC))
			((CLK)(db_delay3_1_CLKINV_583))
			((I)(db_delay3_1_DXMUX_594))
			((RST)(db_delay3_1_SRINV_584))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In21 0 1292 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111001111110011"\))
			((LOC)(_string \"SLICE_X64Y76"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In21_615))
			((ADR0)(VCC))
			((ADR1)(btn_0_IBUF_181))
			((ADR2)(btn_2_IBUF_188))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y76"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111001111110011"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_Out11 0 1304 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0100010001000100"\))
			((LOC)(_string \"SLICE_X66Y72"\))
		)
		(_port
			((O)(ld_1_OBUF_682))
			((ADR0)(det_present_state_FSM_FFd2_210))
			((ADR1)(det_present_state_FSM_FFd1_203))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y72"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0100010001000100"\))
			)
		)
	)
	(_instantiation cp_outp1 0 1316 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100000000000000"\))
			((LOC)(_string \"SLICE_X54Y78"\))
		)
		(_port
			((O)(cp_to_det))
			((ADR0)(VCC))
			((ADR1)(cp_delay2_201))
			((ADR2)(cp_delay1_193))
			((ADR3)(cp_delay3_219))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X54Y78"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100000000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In15 0 1328 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000010110000"\))
			((LOC)(_string \"SLICE_X67Y74"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In15_706))
			((ADR0)(btn_0_IBUF_181))
			((ADR1)(btn_1_IBUF_187))
			((ADR2)(det_present_state_FSM_FFd4_209))
			((ADR3)(btn_2_IBUF_188))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y74"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000010110000"\))
			)
		)
	)
	(_instantiation cp_delay3 0 1340 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y79"\))
		)
		(_port
			((O)(cp_delay3_219))
			((CE)(VCC))
			((CLK)(cp_delay3_CLKINV_713))
			((I)(cp_delay3_DYMUX_716))
			((RST)(cp_delay3_FFY_RSTAND_721))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y79"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cp_delay3_FFY_RSTAND 0 1353 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X54Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cp_delay3_FFY_RSTAND_721))
			((I)(btn_0_IBUF_181))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X54Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In43 0 1362 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000001100000000"\))
			((LOC)(_string \"SLICE_X67Y77"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In43_pack_1))
			((ADR0)(VCC))
			((ADR1)(btn_2_IBUF_188))
			((ADR2)(btn_0_IBUF_181))
			((ADR3)(btn_1_IBUF_187))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000001100000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In58 0 1374 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000100000001100"\))
			((LOC)(_string \"SLICE_X67Y77"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In58_744))
			((ADR0)(det_present_state_FSM_FFd2_In43_217))
			((ADR1)(det_present_state_FSM_FFd1_203))
			((ADR2)(det_present_state_FSM_FFd3_208))
			((ADR3)(det_present_state_FSM_FFd4_209))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000100000001100"\))
			)
		)
	)
	(_instantiation db_delay1_0 0 1386 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y82"\))
		)
		(_port
			((O)(db_delay1(0)))
			((CE)(VCC))
			((CLK)(db_delay1_1_CLKINV_753))
			((I)(db_delay1_1_DYMUX_756))
			((RST)(db_delay1_1_SRINV_754))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay1_1 0 1399 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X54Y82"\))
		)
		(_port
			((O)(db_delay1(1)))
			((CE)(VCC))
			((CLK)(db_delay1_1_CLKINV_753))
			((I)(db_delay1_1_DXMUX_764))
			((RST)(db_delay1_1_SRINV_754))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X54Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_0_G_X_LUT4 0 1412 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_0_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_2_F_X_LUT4 0 1424 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_2_F))
			((ADR0)(VCC))
			((ADR1)(cd_q(2)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation ld_0_OUTPUT_OFF_OMUX 0 1436 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(ld_0_O))
			((I)(ld_0_OBUF_550))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation ld_1_OUTPUT_OFF_OMUX 0 1445 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(ld_1_O))
			((I)(ld_1_OBUF_682))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation NlwBlock_detector_top_GND 0 1454 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_port
			((O)(GND))
		)
		(_use (_entity simprim X_ZERO)
		)
	)
	(_instantiation NlwBlock_detector_top_VCC 0 1458 (_component .simprim.VCOMPONENTS.X_ONE )
		(_port
			((O)(VCC))
		)
		(_use (_entity simprim X_ONE)
		)
	)
	(_instantiation NlwBlockROC 0 1462 (_component .simprim.VCOMPONENTS.X_ROC )
		(_generic
			((ROC_WIDTH)((ns 4636737291354636288)))
		)
		(_port
			((O)(simprim.VCOMPONENTS.GSR))
		)
		(_use (_entity simprim X_ROC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((ROC_WIDTH)((ns 4636737291354636288)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_instantiation NlwBlockTOC 0 1465 (_component .simprim.VCOMPONENTS.X_TOC )
		(_port
			((O)(simprim.VCOMPONENTS.GTS))
		)
		(_use (_entity simprim X_TOC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((TOC_WIDTH)((ns 0)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_object
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_in ))))
		(_signal (_internal mclK_BUFGP ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal btn_0_IBUF_181 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal btn_1_IBUF_187 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal btn_2_IBUF_188 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_193 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal or_to_cp_SW0_O ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_201 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal cp_to_det_0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_203 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In13_O ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In32_0 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In62_0 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In21_0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_208 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_209 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_210 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In15_0 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In5_O ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In14_0 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In58_0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In4_O ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In17_0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In43_217 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In56_218 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_219 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DXMUX_267 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORF_265 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ONE_264 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYINIT_263 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELF_254 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_BXINV_252 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DYMUX_245 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORG_243 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYMUXG_242 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ZERO_240 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELG_231 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_G ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_SRINV_229 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CLKINV_228 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DXMUX_316 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORF_314 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_LOGIC_ZERO_313 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYINIT_312 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYSELF_303 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_F ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DYMUX_295 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORG_293 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cd_q_3_rt_290 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_SRINV_282 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CLKINV_281 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal btn_0_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal btn_1_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal btn_2_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal mclK_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal ld_0_O ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal ld_1_O ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_BUFG_S_INVNOT ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_BUFG_I0_INV ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_DXMUX_406 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal or_to_cp_403 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_DYMUX_392 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal or_to_cp_SW0_O_pack_2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_SRINV_382 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_CLKINV_381 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_DXMUX_441 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In13_O_pack_2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_CLKINV_425 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_DXMUX_476 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In5_O_pack_3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_CLKINV_459 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_DXMUX_511 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In4_O_pack_2 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_CLKINV_494 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal ld_0_OBUF_550 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_DYMUX_539 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_In ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_CLKINV_529 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_DXMUX_570 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_DYMUX_562 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_SRINV_560 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_CLKINV_559 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_DXMUX_594 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_DYMUX_586 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_SRINV_584 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_CLKINV_583 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In14_622 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In21_615 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In17_646 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In32_637 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In62_670 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In56_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal ld_1_OBUF_682 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal cp_to_det ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In15_706 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_DYMUX_716 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_CLKINV_713 ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In58_744 ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In43_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_DXMUX_764 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_DYMUX_756 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_SRINV_754 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_CLKINV_753 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_FFX_RSTAND_446 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_FFX_RSTAND_481 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_FFX_RSTAND_516 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_FFY_RSTAND_544 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_FFY_RSTAND_721 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 166 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal db_delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 167 (_architecture (_uni ))))
		(_signal (_internal db_delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal db_delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 170 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528325 (simprim VCOMPONENTS ~STRING~1528325)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159806 (simprim VCOMPONENTS ~STRING~159806)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1533 (simprim VCOMPONENTS ~STRING~1533)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.VITAL_Timing.VitalTransitionType (ieee VITAL_Timing VitalTransitionType)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType01 (ieee VITAL_Timing VitalDelayType01)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528317 (simprim VCOMPONENTS ~STRING~1528317)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159715 (simprim VCOMPONENTS ~STRING~159715)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159716 (simprim VCOMPONENTS ~STRING~159716)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159717 (simprim VCOMPONENTS ~STRING~159717)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159718 (simprim VCOMPONENTS ~STRING~159718)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159719 (simprim VCOMPONENTS ~STRING~159719)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1536 (simprim VCOMPONENTS ~STRING~1536)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1537 (simprim VCOMPONENTS ~STRING~1537)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1538 (simprim VCOMPONENTS ~STRING~1538)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType (ieee VITAL_Timing VitalDelayType)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158395 (simprim VCOMPONENTS ~STRING~158395)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~151842 (simprim VCOMPONENTS ~STRING~151842)))
		(_type (_external ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 (simprim VCOMPONENTS ~BIT_VECTOR~158697)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158698 (simprim VCOMPONENTS ~STRING~158698)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527242 (simprim VCOMPONENTS ~STRING~1527242)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527243 (simprim VCOMPONENTS ~STRING~1527243)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528214 (simprim VCOMPONENTS ~STRING~1528214)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528215 (simprim VCOMPONENTS ~STRING~1528215)))
		(_signal (_external simprim.VCOMPONENTS.GSR (simprim VCOMPONENTS 0)))
		(_signal (_external simprim.VCOMPONENTS.GTS (simprim VCOMPONENTS 1)))
	)
)
V 000050 55 511372        1394554466044 Structure
(_unit VHDL (detector_top 0 41 (structure 0 53 ))
	(_version vb4)
	(_time 1394554466058 2014.03.11 12:14:26)
	(_source (\./../IMPLEMENT/TIME_SIM.VHD\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/simprim/src/simprim_vcomponents.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	(_code f1fff0a1f5a7a1e7f5a6a1a2e5abf6f6f3f4a7f6f5f7a7)
	(_entity
		(_time 1394554465841)
		(_use (std(standard))(ieee(std_logic_1164))(simprim(VCOMPONENTS))(simprim(VPACKAGE)))
	)
	(_component
		(.simprim.VCOMPONENTS.X_ZERO
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528325 1 47791 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47794 (_entity (_out ((i 2))))))
			)
		)
		(.simprim.VCOMPONENTS.X_ONE
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159806 1 19444 (_entity -1 (_string \"UNPLACED"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 19447 (_entity (_out ((i 3))))))
			)
		)
		(.simprim.VCOMPONENTS.X_BUF
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1533 1 867 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 868 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 869 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 870 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 871 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 872 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 875 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 876 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_XOR2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528317 1 47494 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 47495 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 47496 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 47497 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 47498 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 47499 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 47500 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47503 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 47504 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 47505 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_MUX2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159715 1 18901 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18902 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18903 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_IA ~extieee.VITAL_Timing.VitalDelayType01 1 18904 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_IB ~extieee.VITAL_Timing.VitalDelayType01 1 18905 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SEL ~extieee.VITAL_Timing.VitalDelayType01 1 18906 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IA_O ~extieee.VITAL_Timing.VitalDelayType01 1 18907 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_IB_O ~extieee.VITAL_Timing.VitalDelayType01 1 18908 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SEL_O ~extieee.VITAL_Timing.VitalDelayType01 1 18909 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18912 (_entity (_out ))))
				(_port (_internal IA ~extieee.std_logic_1164.STD_ULOGIC 1 18913 (_entity (_in ))))
				(_port (_internal IB ~extieee.std_logic_1164.STD_ULOGIC 1 18914 (_entity (_in ))))
				(_port (_internal SEL ~extieee.std_logic_1164.STD_ULOGIC 1 18915 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_FF
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 4574 (_entity -1 ((i 0)))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~151842 1 4575 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MSGON ~extSTD.STANDARD.BOOLEAN 1 4576 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 4577 (_entity -1 ((i 1)))))
				(_generic (_internal XON ~extSTD.STANDARD.BOOLEAN 1 4578 (_entity -1 ((i 1)))))
				(_generic (_internal thold_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4579 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4580 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4581 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4582 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4583 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4584 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4585 (_entity -1 ((ns 0)))))
				(_generic (_internal tipd_CE ~extieee.VITAL_Timing.VitalDelayType01 1 4586 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_CLK ~extieee.VITAL_Timing.VitalDelayType01 1 4587 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 4588 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_RST ~extieee.VITAL_Timing.VitalDelayType01 1 4589 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_SET ~extieee.VITAL_Timing.VitalDelayType01 1 4590 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_CE_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4591 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_I_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4592 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_RST_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4593 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_SET_CLK ~extieee.VITAL_Timing.VitalDelayType 1 4594 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_CLK_O ~extieee.VITAL_Timing.VitalDelayType01 1 4595 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_RST_O ~extieee.VITAL_Timing.VitalDelayType01 1 4596 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_SET_O ~extieee.VITAL_Timing.VitalDelayType01 1 4597 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4598 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_negedge ~extieee.VITAL_Timing.VitalDelayType 1 4599 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_CLK_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4600 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_RST_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4601 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_SET_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4602 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4603 (_entity -1 ((ns 0)))))
				(_generic (_internal trecovery_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4604 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_RST_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4605 (_entity -1 ((ns 0)))))
				(_generic (_internal tremoval_SET_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4606 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4607 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_CE_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4608 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_negedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4609 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_I_CLK_posedge_posedge ~extieee.VITAL_Timing.VitalDelayType 1 4610 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 4613 (_entity (_out ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 4614 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 1 4615 (_entity (_in ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 4616 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 4617 (_entity (_in ))))
				(_port (_internal SET ~extieee.std_logic_1164.STD_ULOGIC 1 4618 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_AND2
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1511 1 318 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 319 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 320 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 321 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 322 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 323 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 324 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 327 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 328 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 329 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_LUT4
			(_object
				(_generic (_internal INIT ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 1 17300 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158698 1 17301 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 17302 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 17303 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_ADR0 ~extieee.VITAL_Timing.VitalDelayType01 1 17304 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR1 ~extieee.VITAL_Timing.VitalDelayType01 1 17305 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR2 ~extieee.VITAL_Timing.VitalDelayType01 1 17306 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_ADR3 ~extieee.VITAL_Timing.VitalDelayType01 1 17307 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR0_O ~extieee.VITAL_Timing.VitalDelayType01 1 17308 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR1_O ~extieee.VITAL_Timing.VitalDelayType01 1 17309 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR2_O ~extieee.VITAL_Timing.VitalDelayType01 1 17310 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_ADR3_O ~extieee.VITAL_Timing.VitalDelayType01 1 17311 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 17314 (_entity (_out ))))
				(_port (_internal ADR0 ~extieee.std_logic_1164.STD_ULOGIC 1 17315 (_entity (_in ))))
				(_port (_internal ADR1 ~extieee.std_logic_1164.STD_ULOGIC 1 17316 (_entity (_in ))))
				(_port (_internal ADR2 ~extieee.std_logic_1164.STD_ULOGIC 1 17317 (_entity (_in ))))
				(_port (_internal ADR3 ~extieee.std_logic_1164.STD_ULOGIC 1 17318 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extsimprim.VCOMPONENTS.~STRING~159716 1 18922 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 18923 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extsimprim.VCOMPONENTS.~STRING~159717 1 18924 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~159718 1 18925 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 18926 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 18927 (_entity -1 ((ps 0)))))
				(_generic (_internal SLEW ~extsimprim.VCOMPONENTS.~STRING~159719 1 18928 (_entity -1 (_string \"SLOW"\))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 18929 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 18930 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 18931 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 18934 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 18935 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_BUFGMUX
			(_object
				(_generic (_internal CLK_SEL_TYPE ~extsimprim.VCOMPONENTS.~STRING~1536 1 1010 (_entity -1 (_string \"SYNC"\))))
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1537 1 1011 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1538 1 1012 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 1013 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 1 1014 (_entity -1 ((i 1)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 1015 (_entity -1 ((i 1)))))
				(_generic (_internal tbpd_S_O_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1016 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tbpd_S_O_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1017 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal thold_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1018 (_entity -1 ((ns 0)))))
				(_generic (_internal thold_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1019 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1020 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1021 (_entity -1 ((ns 0)))))
				(_generic (_internal ticd_S ~extieee.VITAL_Timing.VitalDelayType 1 1022 (_entity -1 ((ps 0)))))
				(_generic (_internal tipd_I0 ~extieee.VITAL_Timing.VitalDelayType01 1 1023 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_I1 ~extieee.VITAL_Timing.VitalDelayType01 1 1024 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_S ~extieee.VITAL_Timing.VitalDelayType01 1 1025 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tisd_S_I0 ~extieee.VITAL_Timing.VitalDelayType 1 1026 (_entity -1 ((ns 0)))))
				(_generic (_internal tisd_S_I1 ~extieee.VITAL_Timing.VitalDelayType 1 1027 (_entity -1 ((ns 0)))))
				(_generic (_internal tpd_I0_O ~extieee.VITAL_Timing.VitalDelayType01 1 1028 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I1_O ~extieee.VITAL_Timing.VitalDelayType01 1 1029 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_S_O ~extieee.VITAL_Timing.VitalDelayType01 1 1030 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tperiod_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1031 (_entity -1 ((ps 0)))))
				(_generic (_internal tperiod_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1032 (_entity -1 ((ps 0)))))
				(_generic (_internal tpw_I0_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1033 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I0_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1034 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1035 (_entity -1 ((ns 0)))))
				(_generic (_internal tpw_I1_posedge ~extieee.VITAL_Timing.VitalDelayType 1 1036 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I0_posedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1037 (_entity -1 ((ns 0)))))
				(_generic (_internal tsetup_S_I1_negedge_negedge ~extieee.VITAL_Timing.VitalDelayType 1 1038 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 1041 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 1042 (_entity (_in ((i 2))))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 1043 (_entity (_in ((i 2))))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 1044 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_INV
			(_object
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~158395 1 15412 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 1 15413 (_entity -1 ((i 1)))))
				(_generic (_internal PATHPULSE ~extSTD.STANDARD.TIME 1 15414 (_entity -1 ((ps 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 1 15415 (_entity -1 ((i 1)))))
				(_generic (_internal tipd_I ~extieee.VITAL_Timing.VitalDelayType01 1 15416 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_I_O ~extieee.VITAL_Timing.VitalDelayType01 1 15417 (_entity -1 (((ns 0))((ns 0))))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 15420 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 15421 (_entity (_in ))))
			)
		)
		(.simprim.VCOMPONENTS.X_ROC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1527242 1 44593 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1527243 1 44594 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal ROC_WIDTH ~extSTD.STANDARD.TIME 1 44595 (_entity -1 ((ns 4636737291354636288)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 44598 (_entity (_out ))))
			)
		)
		(.simprim.VCOMPONENTS.X_TOC
			(_object
				(_generic (_internal InstancePath ~extsimprim.VCOMPONENTS.~STRING~1528214 1 47229 (_entity -1 (_string \"*"\))))
				(_generic (_internal LOC ~extsimprim.VCOMPONENTS.~STRING~1528215 1 47230 (_entity -1 (_string \"UNPLACED"\))))
				(_generic (_internal TOC_WIDTH ~extSTD.STANDARD.TIME 1 47231 (_entity -1 ((ns 0)))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 47234 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ZERO 0 627 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ZERO_841))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_LOGIC_ONE 0 634 (_component .simprim.VCOMPONENTS.X_ONE )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_LOGIC_ONE_865))
		)
		(_use (_entity simprim X_ONE)
			(_generic
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_DXMUX 0 641 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DXMUX_868))
			((I)(cd_q_0_XORF_866))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORF 0 650 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_XORF_866))
			((I0)(cd_q_0_CYINIT_864))
			((I1)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXF 0 659 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_0_Q))
			((IA)(cd_q_0_LOGIC_ONE_865))
			((IB)(cd_q_0_CYINIT_864))
			((SEL)(cd_q_0_CYSELF_855))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_CYINIT 0 669 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYINIT_864))
			((I)(cd_q_0_BXINV_853))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CYSELF 0 678 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELF_855))
			((I)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_BXINV 0 687 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_BXINV_853))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation cd_q_0_DYMUX 0 696 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_DYMUX_846))
			((I)(cd_q_0_XORG_844))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_XORG 0 705 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_XORG_844))
			((I0)(cd_Mcount_q_cy_0_Q))
			((I1)(cd_q_0_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_COUTUSED 0 714 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_1_Q))
			((I)(cd_q_0_CYMUXG_843))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CYMUXG 0 723 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_CYMUXG_843))
			((IA)(cd_q_0_LOGIC_ZERO_841))
			((IB)(cd_Mcount_q_cy_0_Q))
			((SEL)(cd_q_0_CYSELG_832))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
			)
		)
	)
	(_instantiation cd_q_0_CYSELG 0 733 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CYSELG_832))
			((I)(cd_q_0_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_SRINV 0 742 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_SRINV_830))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_0_CLKINV 0 751 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_0_CLKINV_829))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_FFY_RSTOR 0 760 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_FFY_RST))
			((I)(cd_q_2_SRINV_884))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_3 0 769 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q(3)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_883))
			((I)(cd_q_2_DYMUX_905))
			((RST)(cd_q_2_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_2_LOGIC_ZERO 0 782 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_LOGIC_ZERO_895))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_DXMUX 0 789 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DXMUX_924))
			((I)(cd_q_2_XORF_922))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORF 0 798 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_XORF_922))
			((I0)(cd_q_2_CYINIT_921))
			((I1)(cd_q_2_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXF 0 807 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_Q))
			((IA)(cd_q_2_LOGIC_ZERO_895))
			((IB)(cd_q_2_CYINIT_921))
			((SEL)(cd_q_2_CYSELF_901))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXF2 0 817 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_CYMUXF2_896))
			((IA)(cd_q_2_LOGIC_ZERO_895))
			((IB)(cd_q_2_LOGIC_ZERO_895))
			((SEL)(cd_q_2_CYSELF_901))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYINIT 0 827 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYINIT_921))
			((I)(cd_Mcount_q_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CYSELF 0 836 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYSELF_901))
			((I)(cd_q_2_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_DYMUX 0 845 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_DYMUX_905))
			((I)(cd_q_2_XORG_903))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_XORG 0 854 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_XORG_903))
			((I0)(cd_Mcount_q_cy_2_Q))
			((I1)(cd_q_2_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_COUTUSED 0 863 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_3_Q))
			((I)(cd_q_2_CYMUXFAST_900))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_FASTCARRY 0 872 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_FASTCARRY_898))
			((I)(cd_Mcount_q_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CYAND 0 881 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_CYAND_899))
			((I0)(cd_q_2_CYSELG_886))
			((I1)(cd_q_2_CYSELF_901))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXFAST 0 890 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_CYMUXFAST_900))
			((IA)(cd_q_2_CYMUXG2_897))
			((IB)(cd_q_2_FASTCARRY_898))
			((SEL)(cd_q_2_CYAND_899))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYMUXG2 0 900 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_CYMUXG2_897))
			((IA)(cd_q_2_LOGIC_ZERO_895))
			((IB)(cd_q_2_CYMUXF2_896))
			((SEL)(cd_q_2_CYSELG_886))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
			)
		)
	)
	(_instantiation cd_q_2_CYSELG 0 910 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CYSELG_886))
			((I)(cd_q_2_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_SRINV 0 919 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_SRINV_884))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_2_CLKINV 0 928 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_2_CLKINV_883))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_LOGIC_ZERO 0 937 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_LOGIC_ZERO_951))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_DXMUX 0 944 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_DXMUX_980))
			((I)(cd_q_4_XORF_978))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_XORF 0 953 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_XORF_978))
			((I0)(cd_q_4_CYINIT_977))
			((I1)(cd_q_4_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXF 0 962 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_4_Q))
			((IA)(cd_q_4_LOGIC_ZERO_951))
			((IB)(cd_q_4_CYINIT_977))
			((SEL)(cd_q_4_CYSELF_957))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXF2 0 972 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_CYMUXF2_952))
			((IA)(cd_q_4_LOGIC_ZERO_951))
			((IB)(cd_q_4_LOGIC_ZERO_951))
			((SEL)(cd_q_4_CYSELF_957))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYINIT 0 982 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYINIT_977))
			((I)(cd_Mcount_q_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CYSELF 0 991 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYSELF_957))
			((I)(cd_q_4_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_DYMUX 0 1000 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_DYMUX_961))
			((I)(cd_q_4_XORG_959))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_XORG 0 1009 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_XORG_959))
			((I0)(cd_Mcount_q_cy_4_Q))
			((I1)(cd_q_4_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_COUTUSED 0 1018 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_5_Q))
			((I)(cd_q_4_CYMUXFAST_956))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_FASTCARRY 0 1027 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_FASTCARRY_954))
			((I)(cd_Mcount_q_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CYAND 0 1036 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_CYAND_955))
			((I0)(cd_q_4_CYSELG_942))
			((I1)(cd_q_4_CYSELF_957))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXFAST 0 1045 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_CYMUXFAST_956))
			((IA)(cd_q_4_CYMUXG2_953))
			((IB)(cd_q_4_FASTCARRY_954))
			((SEL)(cd_q_4_CYAND_955))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYMUXG2 0 1055 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_CYMUXG2_953))
			((IA)(cd_q_4_LOGIC_ZERO_951))
			((IB)(cd_q_4_CYMUXF2_952))
			((SEL)(cd_q_4_CYSELG_942))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
			)
		)
	)
	(_instantiation cd_q_4_CYSELG 0 1065 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CYSELG_942))
			((I)(cd_q_4_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_SRINV 0 1074 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_SRINV_940))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_4_CLKINV 0 1083 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_4_CLKINV_939))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_LOGIC_ZERO 0 1092 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_LOGIC_ZERO_1007))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_DXMUX 0 1099 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_DXMUX_1036))
			((I)(cd_q_6_XORF_1034))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_XORF 0 1108 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_XORF_1034))
			((I0)(cd_q_6_CYINIT_1033))
			((I1)(cd_q_6_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXF 0 1117 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_6_Q))
			((IA)(cd_q_6_LOGIC_ZERO_1007))
			((IB)(cd_q_6_CYINIT_1033))
			((SEL)(cd_q_6_CYSELF_1013))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXF2 0 1127 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_CYMUXF2_1008))
			((IA)(cd_q_6_LOGIC_ZERO_1007))
			((IB)(cd_q_6_LOGIC_ZERO_1007))
			((SEL)(cd_q_6_CYSELF_1013))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYINIT 0 1137 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYINIT_1033))
			((I)(cd_Mcount_q_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CYSELF 0 1146 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYSELF_1013))
			((I)(cd_q_6_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_DYMUX 0 1155 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_DYMUX_1017))
			((I)(cd_q_6_XORG_1015))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_XORG 0 1164 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_XORG_1015))
			((I0)(cd_Mcount_q_cy_6_Q))
			((I1)(cd_q_6_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_COUTUSED 0 1173 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_7_Q))
			((I)(cd_q_6_CYMUXFAST_1012))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_FASTCARRY 0 1182 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_FASTCARRY_1010))
			((I)(cd_Mcount_q_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CYAND 0 1191 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_CYAND_1011))
			((I0)(cd_q_6_CYSELG_998))
			((I1)(cd_q_6_CYSELF_1013))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXFAST 0 1200 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_CYMUXFAST_1012))
			((IA)(cd_q_6_CYMUXG2_1009))
			((IB)(cd_q_6_FASTCARRY_1010))
			((SEL)(cd_q_6_CYAND_1011))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYMUXG2 0 1210 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_CYMUXG2_1009))
			((IA)(cd_q_6_LOGIC_ZERO_1007))
			((IB)(cd_q_6_CYMUXF2_1008))
			((SEL)(cd_q_6_CYSELG_998))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
			)
		)
	)
	(_instantiation cd_q_6_CYSELG 0 1220 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CYSELG_998))
			((I)(cd_q_6_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_SRINV 0 1229 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_SRINV_996))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_6_CLKINV 0 1238 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y80"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_6_CLKINV_995))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_FFY_RSTOR 0 1247 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_FFY_RST))
			((I)(cd_q_8_SRINV_1052))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_9 0 1256 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q(9)))
			((CE)(VCC))
			((CLK)(cd_q_8_CLKINV_1051))
			((I)(cd_q_8_DYMUX_1073))
			((RST)(cd_q_8_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_8_FFX_RSTOR 0 1269 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_FFX_RST))
			((I)(cd_q_8_SRINV_1052))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8 0 1278 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q(8)))
			((CE)(VCC))
			((CLK)(cd_q_8_CLKINV_1051))
			((I)(cd_q_8_DXMUX_1092))
			((RST)(cd_q_8_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_8_LOGIC_ZERO 0 1291 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_LOGIC_ZERO_1063))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_DXMUX 0 1298 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_DXMUX_1092))
			((I)(cd_q_8_XORF_1090))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_XORF 0 1307 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_XORF_1090))
			((I0)(cd_q_8_CYINIT_1089))
			((I1)(cd_q_8_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXF 0 1316 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_8_Q))
			((IA)(cd_q_8_LOGIC_ZERO_1063))
			((IB)(cd_q_8_CYINIT_1089))
			((SEL)(cd_q_8_CYSELF_1069))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXF2 0 1326 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_CYMUXF2_1064))
			((IA)(cd_q_8_LOGIC_ZERO_1063))
			((IB)(cd_q_8_LOGIC_ZERO_1063))
			((SEL)(cd_q_8_CYSELF_1069))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYINIT 0 1336 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYINIT_1089))
			((I)(cd_Mcount_q_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CYSELF 0 1345 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYSELF_1069))
			((I)(cd_q_8_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_DYMUX 0 1354 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_DYMUX_1073))
			((I)(cd_q_8_XORG_1071))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_XORG 0 1363 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_XORG_1071))
			((I0)(cd_Mcount_q_cy_8_Q))
			((I1)(cd_q_8_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_COUTUSED 0 1372 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_9_Q))
			((I)(cd_q_8_CYMUXFAST_1068))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_FASTCARRY 0 1381 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_FASTCARRY_1066))
			((I)(cd_Mcount_q_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CYAND 0 1390 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_CYAND_1067))
			((I0)(cd_q_8_CYSELG_1054))
			((I1)(cd_q_8_CYSELF_1069))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXFAST 0 1399 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_CYMUXFAST_1068))
			((IA)(cd_q_8_CYMUXG2_1065))
			((IB)(cd_q_8_FASTCARRY_1066))
			((SEL)(cd_q_8_CYAND_1067))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYMUXG2 0 1409 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_CYMUXG2_1065))
			((IA)(cd_q_8_LOGIC_ZERO_1063))
			((IB)(cd_q_8_CYMUXF2_1064))
			((SEL)(cd_q_8_CYSELG_1054))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
			)
		)
	)
	(_instantiation cd_q_8_CYSELG 0 1419 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CYSELG_1054))
			((I)(cd_q_8_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_SRINV 0 1428 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_SRINV_1052))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_8_CLKINV 0 1437 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y81"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_8_CLKINV_1051))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_LOGIC_ZERO 0 1446 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_LOGIC_ZERO_1119))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_DXMUX 0 1453 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_DXMUX_1148))
			((I)(cd_q_10_XORF_1146))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_XORF 0 1462 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_XORF_1146))
			((I0)(cd_q_10_CYINIT_1145))
			((I1)(cd_q_10_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXF 0 1471 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_10_Q))
			((IA)(cd_q_10_LOGIC_ZERO_1119))
			((IB)(cd_q_10_CYINIT_1145))
			((SEL)(cd_q_10_CYSELF_1125))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXF2 0 1481 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_CYMUXF2_1120))
			((IA)(cd_q_10_LOGIC_ZERO_1119))
			((IB)(cd_q_10_LOGIC_ZERO_1119))
			((SEL)(cd_q_10_CYSELF_1125))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYINIT 0 1491 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYINIT_1145))
			((I)(cd_Mcount_q_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CYSELF 0 1500 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYSELF_1125))
			((I)(cd_q_10_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_DYMUX 0 1509 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_DYMUX_1129))
			((I)(cd_q_10_XORG_1127))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_XORG 0 1518 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_XORG_1127))
			((I0)(cd_Mcount_q_cy_10_Q))
			((I1)(cd_q_10_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_COUTUSED 0 1527 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_11_Q))
			((I)(cd_q_10_CYMUXFAST_1124))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_FASTCARRY 0 1536 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_FASTCARRY_1122))
			((I)(cd_Mcount_q_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CYAND 0 1545 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_CYAND_1123))
			((I0)(cd_q_10_CYSELG_1110))
			((I1)(cd_q_10_CYSELF_1125))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXFAST 0 1554 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_CYMUXFAST_1124))
			((IA)(cd_q_10_CYMUXG2_1121))
			((IB)(cd_q_10_FASTCARRY_1122))
			((SEL)(cd_q_10_CYAND_1123))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYMUXG2 0 1564 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_CYMUXG2_1121))
			((IA)(cd_q_10_LOGIC_ZERO_1119))
			((IB)(cd_q_10_CYMUXF2_1120))
			((SEL)(cd_q_10_CYSELG_1110))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
			)
		)
	)
	(_instantiation cd_q_10_CYSELG 0 1574 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CYSELG_1110))
			((I)(cd_q_10_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_SRINV 0 1583 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_SRINV_1108))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_10_CLKINV 0 1592 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y82"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_10_CLKINV_1107))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_LOGIC_ZERO 0 1601 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_LOGIC_ZERO_1175))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_DXMUX 0 1608 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_DXMUX_1204))
			((I)(cd_q_12_XORF_1202))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_XORF 0 1617 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_XORF_1202))
			((I0)(cd_q_12_CYINIT_1201))
			((I1)(cd_q_12_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXF 0 1626 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_12_Q))
			((IA)(cd_q_12_LOGIC_ZERO_1175))
			((IB)(cd_q_12_CYINIT_1201))
			((SEL)(cd_q_12_CYSELF_1181))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXF2 0 1636 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_CYMUXF2_1176))
			((IA)(cd_q_12_LOGIC_ZERO_1175))
			((IB)(cd_q_12_LOGIC_ZERO_1175))
			((SEL)(cd_q_12_CYSELF_1181))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYINIT 0 1646 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYINIT_1201))
			((I)(cd_Mcount_q_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CYSELF 0 1655 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYSELF_1181))
			((I)(cd_q_12_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_DYMUX 0 1664 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_DYMUX_1185))
			((I)(cd_q_12_XORG_1183))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_XORG 0 1673 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_XORG_1183))
			((I0)(cd_Mcount_q_cy_12_Q))
			((I1)(cd_q_12_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_COUTUSED 0 1682 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_Mcount_q_cy_13_Q))
			((I)(cd_q_12_CYMUXFAST_1180))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_FASTCARRY 0 1691 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_FASTCARRY_1178))
			((I)(cd_Mcount_q_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CYAND 0 1700 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_CYAND_1179))
			((I0)(cd_q_12_CYSELG_1166))
			((I1)(cd_q_12_CYSELF_1181))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXFAST 0 1709 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_CYMUXFAST_1180))
			((IA)(cd_q_12_CYMUXG2_1177))
			((IB)(cd_q_12_FASTCARRY_1178))
			((SEL)(cd_q_12_CYAND_1179))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYMUXG2 0 1719 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_CYMUXG2_1177))
			((IA)(cd_q_12_LOGIC_ZERO_1175))
			((IB)(cd_q_12_CYMUXF2_1176))
			((SEL)(cd_q_12_CYSELG_1166))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
			)
		)
	)
	(_instantiation cd_q_12_CYSELG 0 1729 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CYSELG_1166))
			((I)(cd_q_12_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_SRINV 0 1738 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_SRINV_1164))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_12_CLKINV 0 1747 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_12_CLKINV_1163))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_LOGIC_ZERO 0 1756 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_LOGIC_ZERO_1231))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_DXMUX 0 1763 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_DXMUX_1260))
			((I)(cd_q_14_XORF_1258))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_XORF 0 1772 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_XORF_1258))
			((I0)(cd_q_14_CYINIT_1257))
			((I1)(cd_q_14_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXF 0 1781 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_14_Q))
			((IA)(cd_q_14_LOGIC_ZERO_1231))
			((IB)(cd_q_14_CYINIT_1257))
			((SEL)(cd_q_14_CYSELF_1237))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXF2 0 1791 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_CYMUXF2_1232))
			((IA)(cd_q_14_LOGIC_ZERO_1231))
			((IB)(cd_q_14_LOGIC_ZERO_1231))
			((SEL)(cd_q_14_CYSELF_1237))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYINIT 0 1801 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYINIT_1257))
			((I)(cd_Mcount_q_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CYSELF 0 1810 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYSELF_1237))
			((I)(cd_q_14_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_DYMUX 0 1819 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_DYMUX_1241))
			((I)(cd_q_14_XORG_1239))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_XORG 0 1828 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_XORG_1239))
			((I0)(cd_Mcount_q_cy_14_Q))
			((I1)(cd_q_14_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_FASTCARRY 0 1837 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_FASTCARRY_1234))
			((I)(cd_Mcount_q_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CYAND 0 1846 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_CYAND_1235))
			((I0)(cd_q_14_CYSELG_1222))
			((I1)(cd_q_14_CYSELF_1237))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXFAST 0 1855 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_CYMUXFAST_1236))
			((IA)(cd_q_14_CYMUXG2_1233))
			((IB)(cd_q_14_FASTCARRY_1234))
			((SEL)(cd_q_14_CYAND_1235))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYMUXG2 0 1865 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_CYMUXG2_1233))
			((IA)(cd_q_14_LOGIC_ZERO_1231))
			((IB)(cd_q_14_CYMUXF2_1232))
			((SEL)(cd_q_14_CYSELG_1222))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
			)
		)
	)
	(_instantiation cd_q_14_CYSELG 0 1875 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CYSELG_1222))
			((I)(cd_q_14_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_SRINV 0 1884 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_SRINV_1220))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14_CLKINV 0 1893 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_14_CLKINV_1219))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_14 0 1902 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q(14)))
			((CE)(VCC))
			((CLK)(cd_q_14_CLKINV_1219))
			((I)(cd_q_14_DXMUX_1260))
			((RST)(cd_q_14_SRINV_1220))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_16_FFX_RSTOR 0 1915 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_FFX_RST))
			((I)(cd_q_16_SRINV_1275))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16 0 1924 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q(16)))
			((CE)(VCC))
			((CLK)(cd_q_16_CLKINV_1274))
			((I)(cd_q_16_DXMUX_1309))
			((RST)(cd_q_16_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_16_LOGIC_ZERO 0 1937 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q_16_LOGIC_ZERO_1306))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X55Y85"\))
			)
		)
	)
	(_instantiation cd_q_16_DXMUX 0 1944 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_DXMUX_1309))
			((I)(cd_q_16_XORF_1307))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_XORF 0 1953 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q_16_XORF_1307))
			((I0)(cd_q_16_CYINIT_1305))
			((I1)(cd_q_16_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
			)
		)
	)
	(_instantiation cd_q_16_CYMUXF 0 1962 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_16_Q))
			((IA)(cd_q_16_LOGIC_ZERO_1306))
			((IB)(cd_q_16_CYINIT_1305))
			((SEL)(cd_q_16_CYSELF_1296))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
			)
		)
	)
	(_instantiation cd_q_16_CYINIT 0 1972 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CYINIT_1305))
			((I)(cd_q_14_CYMUXFAST_1236))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_CYSELF 0 1981 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CYSELF_1296))
			((I)(cd_q_16_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_DYMUX 0 1990 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_DYMUX_1288))
			((I)(cd_q_16_XORG_1286))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_XORG 0 1999 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q_16_XORG_1286))
			((I0)(cd_Mcount_q_cy_16_Q))
			((I1)(cd_q_17_rt_1283))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
			)
		)
	)
	(_instantiation cd_q_16_SRINV 0 2008 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_SRINV_1275))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_16_CLKINV 0 2017 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X55Y85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(cd_q_16_CLKINV_1274))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_17 0 2026 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q(17)))
			((CE)(VCC))
			((CLK)(cd_q_16_CLKINV_1274))
			((I)(cd_q_16_DYMUX_1288))
			((RST)(cd_q_16_SRINV_1275))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_17_rt 0 2039 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q_17_rt_1283))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(17)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_LOGIC_ZERO 0 2051 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_LOGIC_ZERO_1336))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_LOGIC_ONE 0 2058 (_component .simprim.VCOMPONENTS.X_ONE )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_LOGIC_ONE_1360))
		)
		(_use (_entity simprim X_ONE)
			(_generic
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_DXMUX 0 2065 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_DXMUX_1363))
			((I)(x7seg_clkdiv_0_XORF_1361))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_XORF 0 2074 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_XORF_1361))
			((I0)(x7seg_clkdiv_0_CYINIT_1359))
			((I1)(x7seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CYMUXF 0 2083 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_0_Q))
			((IA)(x7seg_clkdiv_0_LOGIC_ONE_1360))
			((IB)(x7seg_clkdiv_0_CYINIT_1359))
			((SEL)(x7seg_clkdiv_0_CYSELF_1350))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CYINIT 0 2093 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_CYINIT_1359))
			((I)(x7seg_clkdiv_0_BXINV_1348))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CYSELF 0 2102 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_CYSELF_1350))
			((I)(x7seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_BXINV 0 2111 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_BXINV_1348))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_DYMUX 0 2120 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_DYMUX_1341))
			((I)(x7seg_clkdiv_0_XORG_1339))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_XORG 0 2129 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_XORG_1339))
			((I0)(x7seg_Mcount_clkdiv_cy_0_Q))
			((I1)(x7seg_clkdiv_0_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_COUTUSED 0 2138 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_1_Q))
			((I)(x7seg_clkdiv_0_CYMUXG_1338))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CYMUXG 0 2147 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_CYMUXG_1338))
			((IA)(x7seg_clkdiv_0_LOGIC_ZERO_1336))
			((IB)(x7seg_Mcount_clkdiv_cy_0_Q))
			((SEL)(x7seg_clkdiv_0_CYSELG_1327))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CYSELG 0 2157 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_CYSELG_1327))
			((I)(x7seg_clkdiv_0_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_SRINV 0 2166 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_SRINV_1325))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_CLKINV 0 2175 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_0_CLKINV_1324))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_LOGIC_ZERO 0 2184 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_LOGIC_ZERO_1390))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_DXMUX 0 2191 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_DXMUX_1419))
			((I)(x7seg_clkdiv_2_XORF_1417))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_XORF 0 2200 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_XORF_1417))
			((I0)(x7seg_clkdiv_2_CYINIT_1416))
			((I1)(x7seg_clkdiv_2_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYMUXF 0 2209 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_2_Q))
			((IA)(x7seg_clkdiv_2_LOGIC_ZERO_1390))
			((IB)(x7seg_clkdiv_2_CYINIT_1416))
			((SEL)(x7seg_clkdiv_2_CYSELF_1396))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYMUXF2 0 2219 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYMUXF2_1391))
			((IA)(x7seg_clkdiv_2_LOGIC_ZERO_1390))
			((IB)(x7seg_clkdiv_2_LOGIC_ZERO_1390))
			((SEL)(x7seg_clkdiv_2_CYSELF_1396))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYINIT 0 2229 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYINIT_1416))
			((I)(x7seg_Mcount_clkdiv_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYSELF 0 2238 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYSELF_1396))
			((I)(x7seg_clkdiv_2_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_DYMUX 0 2247 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_DYMUX_1400))
			((I)(x7seg_clkdiv_2_XORG_1398))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_XORG 0 2256 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_XORG_1398))
			((I0)(x7seg_Mcount_clkdiv_cy_2_Q))
			((I1)(x7seg_clkdiv_2_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_COUTUSED 0 2265 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_3_Q))
			((I)(x7seg_clkdiv_2_CYMUXFAST_1395))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_FASTCARRY 0 2274 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_FASTCARRY_1393))
			((I)(x7seg_Mcount_clkdiv_cy_1_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYAND 0 2283 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYAND_1394))
			((I0)(x7seg_clkdiv_2_CYSELG_1381))
			((I1)(x7seg_clkdiv_2_CYSELF_1396))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYMUXFAST 0 2292 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYMUXFAST_1395))
			((IA)(x7seg_clkdiv_2_CYMUXG2_1392))
			((IB)(x7seg_clkdiv_2_FASTCARRY_1393))
			((SEL)(x7seg_clkdiv_2_CYAND_1394))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYMUXG2 0 2302 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYMUXG2_1392))
			((IA)(x7seg_clkdiv_2_LOGIC_ZERO_1390))
			((IB)(x7seg_clkdiv_2_CYMUXF2_1391))
			((SEL)(x7seg_clkdiv_2_CYSELG_1381))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CYSELG 0 2312 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_CYSELG_1381))
			((I)(x7seg_clkdiv_2_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_SRINV 0 2321 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_SRINV_1379))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_CLKINV 0 2330 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_2_CLKINV_1378))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_LOGIC_ZERO 0 2339 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_LOGIC_ZERO_1446))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_DXMUX 0 2346 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_DXMUX_1475))
			((I)(x7seg_clkdiv_4_XORF_1473))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_XORF 0 2355 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_XORF_1473))
			((I0)(x7seg_clkdiv_4_CYINIT_1472))
			((I1)(x7seg_clkdiv_4_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYMUXF 0 2364 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_4_Q))
			((IA)(x7seg_clkdiv_4_LOGIC_ZERO_1446))
			((IB)(x7seg_clkdiv_4_CYINIT_1472))
			((SEL)(x7seg_clkdiv_4_CYSELF_1452))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYMUXF2 0 2374 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYMUXF2_1447))
			((IA)(x7seg_clkdiv_4_LOGIC_ZERO_1446))
			((IB)(x7seg_clkdiv_4_LOGIC_ZERO_1446))
			((SEL)(x7seg_clkdiv_4_CYSELF_1452))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYINIT 0 2384 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYINIT_1472))
			((I)(x7seg_Mcount_clkdiv_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYSELF 0 2393 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYSELF_1452))
			((I)(x7seg_clkdiv_4_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_DYMUX 0 2402 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_DYMUX_1456))
			((I)(x7seg_clkdiv_4_XORG_1454))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_XORG 0 2411 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_XORG_1454))
			((I0)(x7seg_Mcount_clkdiv_cy_4_Q))
			((I1)(x7seg_clkdiv_4_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_COUTUSED 0 2420 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_5_Q))
			((I)(x7seg_clkdiv_4_CYMUXFAST_1451))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_FASTCARRY 0 2429 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_FASTCARRY_1449))
			((I)(x7seg_Mcount_clkdiv_cy_3_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYAND 0 2438 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYAND_1450))
			((I0)(x7seg_clkdiv_4_CYSELG_1437))
			((I1)(x7seg_clkdiv_4_CYSELF_1452))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYMUXFAST 0 2447 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYMUXFAST_1451))
			((IA)(x7seg_clkdiv_4_CYMUXG2_1448))
			((IB)(x7seg_clkdiv_4_FASTCARRY_1449))
			((SEL)(x7seg_clkdiv_4_CYAND_1450))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYMUXG2 0 2457 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYMUXG2_1448))
			((IA)(x7seg_clkdiv_4_LOGIC_ZERO_1446))
			((IB)(x7seg_clkdiv_4_CYMUXF2_1447))
			((SEL)(x7seg_clkdiv_4_CYSELG_1437))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CYSELG 0 2467 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_CYSELG_1437))
			((I)(x7seg_clkdiv_4_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_SRINV 0 2476 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_SRINV_1435))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_CLKINV 0 2485 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_4_CLKINV_1434))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4 0 2494 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv(4)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_4_CLKINV_1434))
			((I)(x7seg_clkdiv_4_DXMUX_1475))
			((RST)(x7seg_clkdiv_4_SRINV_1435))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_FFY_RSTOR 0 2507 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_FFY_RST))
			((I)(x7seg_clkdiv_6_SRINV_1491))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_7 0 2516 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv(7)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_6_CLKINV_1490))
			((I)(x7seg_clkdiv_6_DYMUX_1512))
			((RST)(x7seg_clkdiv_6_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_FFX_RSTOR 0 2529 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_FFX_RST))
			((I)(x7seg_clkdiv_6_SRINV_1491))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6 0 2538 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv(6)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_6_CLKINV_1490))
			((I)(x7seg_clkdiv_6_DXMUX_1531))
			((RST)(x7seg_clkdiv_6_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_LOGIC_ZERO 0 2551 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_LOGIC_ZERO_1502))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_DXMUX 0 2558 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_DXMUX_1531))
			((I)(x7seg_clkdiv_6_XORF_1529))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_XORF 0 2567 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_XORF_1529))
			((I0)(x7seg_clkdiv_6_CYINIT_1528))
			((I1)(x7seg_clkdiv_6_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYMUXF 0 2576 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_6_Q))
			((IA)(x7seg_clkdiv_6_LOGIC_ZERO_1502))
			((IB)(x7seg_clkdiv_6_CYINIT_1528))
			((SEL)(x7seg_clkdiv_6_CYSELF_1508))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYMUXF2 0 2586 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYMUXF2_1503))
			((IA)(x7seg_clkdiv_6_LOGIC_ZERO_1502))
			((IB)(x7seg_clkdiv_6_LOGIC_ZERO_1502))
			((SEL)(x7seg_clkdiv_6_CYSELF_1508))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYINIT 0 2596 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYINIT_1528))
			((I)(x7seg_Mcount_clkdiv_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYSELF 0 2605 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYSELF_1508))
			((I)(x7seg_clkdiv_6_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_DYMUX 0 2614 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_DYMUX_1512))
			((I)(x7seg_clkdiv_6_XORG_1510))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_XORG 0 2623 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_XORG_1510))
			((I0)(x7seg_Mcount_clkdiv_cy_6_Q))
			((I1)(x7seg_clkdiv_6_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_COUTUSED 0 2632 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_7_Q))
			((I)(x7seg_clkdiv_6_CYMUXFAST_1507))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_FASTCARRY 0 2641 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_FASTCARRY_1505))
			((I)(x7seg_Mcount_clkdiv_cy_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYAND 0 2650 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYAND_1506))
			((I0)(x7seg_clkdiv_6_CYSELG_1493))
			((I1)(x7seg_clkdiv_6_CYSELF_1508))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYMUXFAST 0 2659 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYMUXFAST_1507))
			((IA)(x7seg_clkdiv_6_CYMUXG2_1504))
			((IB)(x7seg_clkdiv_6_FASTCARRY_1505))
			((SEL)(x7seg_clkdiv_6_CYAND_1506))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYMUXG2 0 2669 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYMUXG2_1504))
			((IA)(x7seg_clkdiv_6_LOGIC_ZERO_1502))
			((IB)(x7seg_clkdiv_6_CYMUXF2_1503))
			((SEL)(x7seg_clkdiv_6_CYSELG_1493))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CYSELG 0 2679 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_CYSELG_1493))
			((I)(x7seg_clkdiv_6_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_SRINV 0 2688 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_SRINV_1491))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_CLKINV 0 2697 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_6_CLKINV_1490))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_LOGIC_ZERO 0 2706 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_LOGIC_ZERO_1558))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_DXMUX 0 2713 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_DXMUX_1587))
			((I)(x7seg_clkdiv_8_XORF_1585))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_XORF 0 2722 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_XORF_1585))
			((I0)(x7seg_clkdiv_8_CYINIT_1584))
			((I1)(x7seg_clkdiv_8_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYMUXF 0 2731 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_8_Q))
			((IA)(x7seg_clkdiv_8_LOGIC_ZERO_1558))
			((IB)(x7seg_clkdiv_8_CYINIT_1584))
			((SEL)(x7seg_clkdiv_8_CYSELF_1564))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYMUXF2 0 2741 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYMUXF2_1559))
			((IA)(x7seg_clkdiv_8_LOGIC_ZERO_1558))
			((IB)(x7seg_clkdiv_8_LOGIC_ZERO_1558))
			((SEL)(x7seg_clkdiv_8_CYSELF_1564))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYINIT 0 2751 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYINIT_1584))
			((I)(x7seg_Mcount_clkdiv_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYSELF 0 2760 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYSELF_1564))
			((I)(x7seg_clkdiv_8_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_DYMUX 0 2769 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_DYMUX_1568))
			((I)(x7seg_clkdiv_8_XORG_1566))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_XORG 0 2778 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_XORG_1566))
			((I0)(x7seg_Mcount_clkdiv_cy_8_Q))
			((I1)(x7seg_clkdiv_8_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_COUTUSED 0 2787 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_9_Q))
			((I)(x7seg_clkdiv_8_CYMUXFAST_1563))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_FASTCARRY 0 2796 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_FASTCARRY_1561))
			((I)(x7seg_Mcount_clkdiv_cy_7_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYAND 0 2805 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYAND_1562))
			((I0)(x7seg_clkdiv_8_CYSELG_1549))
			((I1)(x7seg_clkdiv_8_CYSELF_1564))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYMUXFAST 0 2814 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYMUXFAST_1563))
			((IA)(x7seg_clkdiv_8_CYMUXG2_1560))
			((IB)(x7seg_clkdiv_8_FASTCARRY_1561))
			((SEL)(x7seg_clkdiv_8_CYAND_1562))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYMUXG2 0 2824 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYMUXG2_1560))
			((IA)(x7seg_clkdiv_8_LOGIC_ZERO_1558))
			((IB)(x7seg_clkdiv_8_CYMUXF2_1559))
			((SEL)(x7seg_clkdiv_8_CYSELG_1549))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CYSELG 0 2834 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_CYSELG_1549))
			((I)(x7seg_clkdiv_8_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_SRINV 0 2843 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_SRINV_1547))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_CLKINV 0 2852 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_8_CLKINV_1546))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_LOGIC_ZERO 0 2861 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_LOGIC_ZERO_1614))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_DXMUX 0 2868 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_DXMUX_1643))
			((I)(x7seg_clkdiv_10_XORF_1641))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_XORF 0 2877 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_XORF_1641))
			((I0)(x7seg_clkdiv_10_CYINIT_1640))
			((I1)(x7seg_clkdiv_10_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYMUXF 0 2886 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_10_Q))
			((IA)(x7seg_clkdiv_10_LOGIC_ZERO_1614))
			((IB)(x7seg_clkdiv_10_CYINIT_1640))
			((SEL)(x7seg_clkdiv_10_CYSELF_1620))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYMUXF2 0 2896 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYMUXF2_1615))
			((IA)(x7seg_clkdiv_10_LOGIC_ZERO_1614))
			((IB)(x7seg_clkdiv_10_LOGIC_ZERO_1614))
			((SEL)(x7seg_clkdiv_10_CYSELF_1620))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYINIT 0 2906 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYINIT_1640))
			((I)(x7seg_Mcount_clkdiv_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYSELF 0 2915 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYSELF_1620))
			((I)(x7seg_clkdiv_10_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_DYMUX 0 2924 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_DYMUX_1624))
			((I)(x7seg_clkdiv_10_XORG_1622))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_XORG 0 2933 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_XORG_1622))
			((I0)(x7seg_Mcount_clkdiv_cy_10_Q))
			((I1)(x7seg_clkdiv_10_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_COUTUSED 0 2942 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_11_Q))
			((I)(x7seg_clkdiv_10_CYMUXFAST_1619))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_FASTCARRY 0 2951 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_FASTCARRY_1617))
			((I)(x7seg_Mcount_clkdiv_cy_9_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYAND 0 2960 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYAND_1618))
			((I0)(x7seg_clkdiv_10_CYSELG_1605))
			((I1)(x7seg_clkdiv_10_CYSELF_1620))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYMUXFAST 0 2969 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYMUXFAST_1619))
			((IA)(x7seg_clkdiv_10_CYMUXG2_1616))
			((IB)(x7seg_clkdiv_10_FASTCARRY_1617))
			((SEL)(x7seg_clkdiv_10_CYAND_1618))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYMUXG2 0 2979 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYMUXG2_1616))
			((IA)(x7seg_clkdiv_10_LOGIC_ZERO_1614))
			((IB)(x7seg_clkdiv_10_CYMUXF2_1615))
			((SEL)(x7seg_clkdiv_10_CYSELG_1605))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CYSELG 0 2989 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_CYSELG_1605))
			((I)(x7seg_clkdiv_10_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_SRINV 0 2998 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_SRINV_1603))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_CLKINV 0 3007 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_10_CLKINV_1602))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_FFX_RSTOR 0 3016 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_FFX_RST))
			((I)(x7seg_clkdiv_12_SRINV_1659))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12 0 3025 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv(12)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_12_CLKINV_1658))
			((I)(x7seg_clkdiv_12_DXMUX_1699))
			((RST)(x7seg_clkdiv_12_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_LOGIC_ZERO 0 3038 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_LOGIC_ZERO_1670))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_DXMUX 0 3045 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_DXMUX_1699))
			((I)(x7seg_clkdiv_12_XORF_1697))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_XORF 0 3054 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_XORF_1697))
			((I0)(x7seg_clkdiv_12_CYINIT_1696))
			((I1)(x7seg_clkdiv_12_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYMUXF 0 3063 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_12_Q))
			((IA)(x7seg_clkdiv_12_LOGIC_ZERO_1670))
			((IB)(x7seg_clkdiv_12_CYINIT_1696))
			((SEL)(x7seg_clkdiv_12_CYSELF_1676))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYMUXF2 0 3073 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYMUXF2_1671))
			((IA)(x7seg_clkdiv_12_LOGIC_ZERO_1670))
			((IB)(x7seg_clkdiv_12_LOGIC_ZERO_1670))
			((SEL)(x7seg_clkdiv_12_CYSELF_1676))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYINIT 0 3083 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYINIT_1696))
			((I)(x7seg_Mcount_clkdiv_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYSELF 0 3092 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYSELF_1676))
			((I)(x7seg_clkdiv_12_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_DYMUX 0 3101 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_DYMUX_1680))
			((I)(x7seg_clkdiv_12_XORG_1678))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_XORG 0 3110 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_XORG_1678))
			((I0)(x7seg_Mcount_clkdiv_cy_12_Q))
			((I1)(x7seg_clkdiv_12_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_COUTUSED 0 3119 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_13_Q))
			((I)(x7seg_clkdiv_12_CYMUXFAST_1675))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_FASTCARRY 0 3128 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_FASTCARRY_1673))
			((I)(x7seg_Mcount_clkdiv_cy_11_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYAND 0 3137 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYAND_1674))
			((I0)(x7seg_clkdiv_12_CYSELG_1661))
			((I1)(x7seg_clkdiv_12_CYSELF_1676))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYMUXFAST 0 3146 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYMUXFAST_1675))
			((IA)(x7seg_clkdiv_12_CYMUXG2_1672))
			((IB)(x7seg_clkdiv_12_FASTCARRY_1673))
			((SEL)(x7seg_clkdiv_12_CYAND_1674))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYMUXG2 0 3156 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYMUXG2_1672))
			((IA)(x7seg_clkdiv_12_LOGIC_ZERO_1670))
			((IB)(x7seg_clkdiv_12_CYMUXF2_1671))
			((SEL)(x7seg_clkdiv_12_CYSELG_1661))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CYSELG 0 3166 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_CYSELG_1661))
			((I)(x7seg_clkdiv_12_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_SRINV 0 3175 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_SRINV_1659))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_CLKINV 0 3184 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_12_CLKINV_1658))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_FFY_RSTOR 0 3193 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_FFY_RST))
			((I)(x7seg_clkdiv_14_SRINV_1715))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_15 0 3202 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv(15)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_14_CLKINV_1714))
			((I)(x7seg_clkdiv_14_DYMUX_1736))
			((RST)(x7seg_clkdiv_14_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_LOGIC_ZERO 0 3215 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_LOGIC_ZERO_1726))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_DXMUX 0 3222 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_DXMUX_1755))
			((I)(x7seg_clkdiv_14_XORF_1753))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_XORF 0 3231 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_XORF_1753))
			((I0)(x7seg_clkdiv_14_CYINIT_1752))
			((I1)(x7seg_clkdiv_14_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYMUXF 0 3240 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_14_Q))
			((IA)(x7seg_clkdiv_14_LOGIC_ZERO_1726))
			((IB)(x7seg_clkdiv_14_CYINIT_1752))
			((SEL)(x7seg_clkdiv_14_CYSELF_1732))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYMUXF2 0 3250 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYMUXF2_1727))
			((IA)(x7seg_clkdiv_14_LOGIC_ZERO_1726))
			((IB)(x7seg_clkdiv_14_LOGIC_ZERO_1726))
			((SEL)(x7seg_clkdiv_14_CYSELF_1732))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYINIT 0 3260 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYINIT_1752))
			((I)(x7seg_Mcount_clkdiv_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYSELF 0 3269 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYSELF_1732))
			((I)(x7seg_clkdiv_14_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_DYMUX 0 3278 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_DYMUX_1736))
			((I)(x7seg_clkdiv_14_XORG_1734))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_XORG 0 3287 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_XORG_1734))
			((I0)(x7seg_Mcount_clkdiv_cy_14_Q))
			((I1)(x7seg_clkdiv_14_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_COUTUSED 0 3296 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_15_Q))
			((I)(x7seg_clkdiv_14_CYMUXFAST_1731))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_FASTCARRY 0 3305 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_FASTCARRY_1729))
			((I)(x7seg_Mcount_clkdiv_cy_13_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYAND 0 3314 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYAND_1730))
			((I0)(x7seg_clkdiv_14_CYSELG_1717))
			((I1)(x7seg_clkdiv_14_CYSELF_1732))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYMUXFAST 0 3323 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYMUXFAST_1731))
			((IA)(x7seg_clkdiv_14_CYMUXG2_1728))
			((IB)(x7seg_clkdiv_14_FASTCARRY_1729))
			((SEL)(x7seg_clkdiv_14_CYAND_1730))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYMUXG2 0 3333 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYMUXG2_1728))
			((IA)(x7seg_clkdiv_14_LOGIC_ZERO_1726))
			((IB)(x7seg_clkdiv_14_CYMUXF2_1727))
			((SEL)(x7seg_clkdiv_14_CYSELG_1717))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CYSELG 0 3343 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_CYSELG_1717))
			((I)(x7seg_clkdiv_14_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_SRINV 0 3352 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_SRINV_1715))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_CLKINV 0 3361 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_14_CLKINV_1714))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_LOGIC_ZERO 0 3370 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_LOGIC_ZERO_1782))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_DXMUX 0 3377 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_DXMUX_1811))
			((I)(x7seg_clkdiv_16_XORF_1809))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_XORF 0 3386 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_XORF_1809))
			((I0)(x7seg_clkdiv_16_CYINIT_1808))
			((I1)(x7seg_clkdiv_16_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYMUXF 0 3395 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_16_Q))
			((IA)(x7seg_clkdiv_16_LOGIC_ZERO_1782))
			((IB)(x7seg_clkdiv_16_CYINIT_1808))
			((SEL)(x7seg_clkdiv_16_CYSELF_1788))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYMUXF2 0 3405 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYMUXF2_1783))
			((IA)(x7seg_clkdiv_16_LOGIC_ZERO_1782))
			((IB)(x7seg_clkdiv_16_LOGIC_ZERO_1782))
			((SEL)(x7seg_clkdiv_16_CYSELF_1788))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYINIT 0 3415 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYINIT_1808))
			((I)(x7seg_Mcount_clkdiv_cy_15_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYSELF 0 3424 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYSELF_1788))
			((I)(x7seg_clkdiv_16_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_DYMUX 0 3433 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_DYMUX_1792))
			((I)(x7seg_clkdiv_16_XORG_1790))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_XORG 0 3442 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_XORG_1790))
			((I0)(x7seg_Mcount_clkdiv_cy_16_Q))
			((I1)(x7seg_clkdiv_16_G))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_FASTCARRY 0 3451 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_FASTCARRY_1785))
			((I)(x7seg_Mcount_clkdiv_cy_15_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYAND 0 3460 (_component .simprim.VCOMPONENTS.X_AND2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYAND_1786))
			((I0)(x7seg_clkdiv_16_CYSELG_1773))
			((I1)(x7seg_clkdiv_16_CYSELF_1788))
		)
		(_use (_entity simprim X_AND2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYMUXFAST 0 3469 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYMUXFAST_1787))
			((IA)(x7seg_clkdiv_16_CYMUXG2_1784))
			((IB)(x7seg_clkdiv_16_FASTCARRY_1785))
			((SEL)(x7seg_clkdiv_16_CYAND_1786))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYMUXG2 0 3479 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYMUXG2_1784))
			((IA)(x7seg_clkdiv_16_LOGIC_ZERO_1782))
			((IB)(x7seg_clkdiv_16_CYMUXF2_1783))
			((SEL)(x7seg_clkdiv_16_CYSELG_1773))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CYSELG 0 3489 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_CYSELG_1773))
			((I)(x7seg_clkdiv_16_G))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_SRINV 0 3498 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_SRINV_1771))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_CLKINV 0 3507 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_16_CLKINV_1770))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_LOGIC_ZERO 0 3516 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv_18_LOGIC_ZERO_1857))
		)
		(_use (_entity simprim X_ZERO)
			(_generic
				((LOC)(_string \"SLICE_X65Y68"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_DXMUX 0 3523 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_DXMUX_1860))
			((I)(x7seg_clkdiv_18_XORF_1858))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_XORF 0 3532 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv_18_XORF_1858))
			((I0)(x7seg_clkdiv_18_CYINIT_1856))
			((I1)(x7seg_clkdiv_18_F))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_CYMUXF 0 3541 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_cy_18_Q))
			((IA)(x7seg_clkdiv_18_LOGIC_ZERO_1857))
			((IB)(x7seg_clkdiv_18_CYINIT_1856))
			((SEL)(x7seg_clkdiv_18_CYSELF_1847))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_CYINIT 0 3551 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_CYINIT_1856))
			((I)(x7seg_clkdiv_16_CYMUXFAST_1787))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_CYSELF 0 3560 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_CYSELF_1847))
			((I)(x7seg_clkdiv_18_F))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_DYMUX 0 3569 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_DYMUX_1839))
			((I)(x7seg_clkdiv_18_XORG_1837))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_XORG 0 3578 (_component .simprim.VCOMPONENTS.X_XOR2 )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv_18_XORG_1837))
			((I0)(x7seg_Mcount_clkdiv_cy_18_Q))
			((I1)(x7seg_clkdiv_19_rt_1834))
		)
		(_use (_entity simprim X_XOR2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_SRINV 0 3587 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_SRINV_1826))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_CLKINV 0 3596 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_clkdiv_18_CLKINV_1825))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_0_OBUF 0 3605 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD71"\))
		)
		(_port
			((O)(an(0)))
			((I)(an_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation an_1_OBUF 0 3613 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD79"\))
		)
		(_port
			((O)(an(1)))
			((I)(an_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation an_2_OBUF 0 3621 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD61"\))
		)
		(_port
			((O)(an(2)))
			((I)(an_2_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_0_IBUF 0 3629 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_0_INBUF))
			((I)(btn(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_0_IFF_IMUX 0 3638 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD59"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_0_IBUF_699))
			((I)(btn_0_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD59"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_3_OBUF 0 3647 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD67"\))
		)
		(_port
			((O)(an(3)))
			((I)(an_3_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_0_OBUF 0 3655 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD77"\))
		)
		(_port
			((O)(a_to_g(0)))
			((I)(a_to_g_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation dp_OBUF 0 3663 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD60"\))
		)
		(_port
			((O)(dp))
			((I)(dp_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_1_IBUF 0 3671 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_INBUF))
			((I)(btn(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation btn_1_IFF_IMUX 0 3680 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_1_IBUF_761))
			((I)(btn_1_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_1_OBUF 0 3689 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD87"\))
		)
		(_port
			((O)(a_to_g(1)))
			((I)(a_to_g_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD87"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation btn_2_IBUF 0 3697 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_INBUF))
			((I)(btn(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_2_OBUF 0 3706 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD70"\))
		)
		(_port
			((O)(a_to_g(2)))
			((I)(a_to_g_2_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_3_OBUF 0 3714 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD62"\))
		)
		(_port
			((O)(a_to_g(3)))
			((I)(a_to_g_3_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_4_OBUF 0 3722 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD63"\))
		)
		(_port
			((O)(a_to_g(4)))
			((I)(a_to_g_4_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_5_OBUF 0 3730 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD72"\))
		)
		(_port
			((O)(a_to_g(5)))
			((I)(a_to_g_5_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation a_to_g_6_OBUF 0 3738 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD95"\))
		)
		(_port
			((O)(a_to_g(6)))
			((I)(a_to_g_6_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD95"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation mclK_BUFGP_IBUFG 0 3746 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD29"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_INBUF))
			((I)(mclK))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD29"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_0_IBUF 0 3755 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_INBUF))
			((I)(sw(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IBUF 0 3764 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_INBUF))
			((I)(sw(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IBUF 0 3773 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_INBUF))
			((I)(sw(2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IBUF 0 3782 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_INBUF))
			((I)(sw(3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IFF_IFF1_RSTOR 0 3791 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_IFF_IFF1_RST))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_3 0 3800 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD93"\))
		)
		(_port
			((O)(r_q(3)))
			((CE)(sw_3_IFF_ICEINV_2082))
			((CLK)(sw_3_IFF_ICLK1INV_2084))
			((I)(sw_3_IFF_IDDRIN_MUX_2080))
			((RST)(sw_3_IFF_IFF1_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_3_IFF_IDDRIN_MUX 0 3813 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_IFF_IDDRIN_MUX_2080))
			((I)(sw_3_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IFF_ICLK1INV 0 3822 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_IFF_ICLK1INV_2084))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_3_IFF_ICEINV 0 3831 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD93"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_3_IFF_ICEINV_2082))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD93"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IBUF 0 3840 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_INBUF))
			((I)(sw(4)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IFF_IFF1_RSTOR 0 3849 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_IFF_IFF1_RST))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_4 0 3858 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD103"\))
		)
		(_port
			((O)(r_q(4)))
			((CE)(sw_4_IFF_ICEINV_2109))
			((CLK)(sw_4_IFF_ICLK1INV_2111))
			((I)(sw_4_IFF_IDDRIN_MUX_2107))
			((RST)(sw_4_IFF_IFF1_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_4_IFF_IDDRIN_MUX 0 3871 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_IFF_IDDRIN_MUX_2107))
			((I)(sw_4_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IFF_ICLK1INV 0 3880 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_IFF_ICLK1INV_2111))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_4_IFF_ICEINV 0 3889 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD103"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_4_IFF_ICEINV_2109))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD103"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IBUF 0 3898 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_INBUF))
			((I)(sw(5)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IBUF 0 3907 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_INBUF))
			((I)(sw(6)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IBUF 0 3916 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_INBUF))
			((I)(sw(7)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation ld_0_OBUF 0 3925 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD84"\))
		)
		(_port
			((O)(ld(0)))
			((I)(ld_0_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation ld_1_OBUF 0 3933 (_component .simprim.VCOMPONENTS.X_OBUF )
		(_generic
			((LOC)(_string \"PAD85"\))
		)
		(_port
			((O)(ld(1)))
			((I)(ld_1_O))
		)
		(_use (_entity simprim X_OBUF)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((CAPACITANCE)(_string \"DONT_CARE"\))
				((DRIVE)((i 12)))
				((IOSTANDARD)(_string \"DEFAULT"\))
				((LOC)(_string \"PAD85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 0)))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG 0 3941 (_component .simprim.VCOMPONENTS.X_BUFGMUX )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
		)
		(_port
			((O)(mclK_BUFGP))
			((I0)(mclK_BUFGP_BUFG_I0_INV))
			((I1)(GND))
			((S)(mclK_BUFGP_BUFG_S_INVNOT))
		)
		(_use (_entity simprim X_BUFGMUX)
			(_generic
				((TimingChecksOn)((i 1)))
				((Xon)((i 1)))
				((CLK_SEL_TYPE)(_string \"SYNC"\))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_S)(((ns 0))((ns 0))))
				((tipd_I0)(((ns 0))((ns 0))))
				((tipd_I1)(((ns 0))((ns 0))))
				((tpd_I0_O)(((ns 0))((ns 0))))
				((tpd_I1_O)(((ns 0))((ns 0))))
				((tpd_S_O)(((ns 0))((ns 0))))
				((tsetup_S_I0_posedge_negedge)((ns 0)))
				((tsetup_S_I1_negedge_negedge)((ns 0)))
				((thold_S_I0_posedge_negedge)((ns 0)))
				((thold_S_I1_negedge_negedge)((ns 0)))
				((tpw_I0_negedge)((ns 0)))
				((tpw_I0_posedge)((ns 0)))
				((tpw_I1_negedge)((ns 0)))
				((tpw_I1_posedge)((ns 0)))
				((tperiod_I0_posedge)((ps 0)))
				((tperiod_I1_posedge)((ps 0)))
				((ticd_I0)((ns 0)))
				((ticd_I1)((ns 0)))
				((ticd_S)((ps 0)))
				((tisd_S_I0)((ns 0)))
				((tisd_S_I1)((ns 0)))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG_SINV 0 3951 (_component .simprim.VCOMPONENTS.X_INV )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_BUFGP_BUFG_S_INVNOT))
			((I)((i 3)))
		)
		(_use (_entity simprim X_INV)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation mclK_BUFGP_BUFG_I0_USED 0 3960 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"BUFGMUX_X2Y11"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(mclK_BUFGP_BUFG_I0_INV))
			((I)(mclK_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"BUFGMUX_X2Y11"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_digit_3_XUSED 0 3969 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit(3)))
			((I)(x7seg_digit_3_F5MUX_2247))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_digit_3_F5MUX 0 3978 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X67Y49"\))
		)
		(_port
			((O)(x7seg_digit_3_F5MUX_2247))
			((IA)(x7seg_Mmux_digit_43_2236))
			((IB)(x7seg_Mmux_digit_33_2245))
			((SEL)(x7seg_digit_3_BXINV_2238))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y49"\))
			)
		)
	)
	(_instantiation x7seg_digit_3_BXINV 0 3988 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit_3_BXINV_2238))
			((I)(x7seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_3 0 3997 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000010101010"\))
			((LOC)(_string \"SLICE_X67Y54"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_3_2270))
			((ADR0)(det_current_state_0_Q))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000010101010"\))
			)
		)
	)
	(_instantiation x7seg_digit_0_XUSED 0 4009 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit(0)))
			((I)(x7seg_digit_0_F5MUX_2272))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_digit_0_F5MUX 0 4018 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X67Y54"\))
		)
		(_port
			((O)(x7seg_digit_0_F5MUX_2272))
			((IA)(x7seg_Mmux_digit_4_2261))
			((IB)(x7seg_Mmux_digit_3_2270))
			((SEL)(x7seg_digit_0_BXINV_2263))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y54"\))
			)
		)
	)
	(_instantiation x7seg_digit_0_BXINV 0 4028 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y54"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit_0_BXINV_2263))
			((I)(x7seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y54"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_4 0 4037 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010111110100000"\))
			((LOC)(_string \"SLICE_X67Y54"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_4_2261))
			((ADR0)(r_q(4)))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(18)))
			((ADR3)(r_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y54"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010111110100000"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_31 0 4049 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011110000"\))
			((LOC)(_string \"SLICE_X67Y52"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_31_2295))
			((ADR0)(VCC))
			((ADR1)(det_current_state_5_Q))
			((ADR2)(det_current_state_1_Q))
			((ADR3)(x7seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y52"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011110000"\))
			)
		)
	)
	(_instantiation x7seg_digit_1_XUSED 0 4061 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y52"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit(1)))
			((I)(x7seg_digit_1_F5MUX_2297))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y52"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_digit_1_F5MUX 0 4070 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X67Y52"\))
		)
		(_port
			((O)(x7seg_digit_1_F5MUX_2297))
			((IA)(x7seg_Mmux_digit_41_2287))
			((IB)(x7seg_Mmux_digit_31_2295))
			((SEL)(x7seg_digit_1_BXINV_2289))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y52"\))
			)
		)
	)
	(_instantiation x7seg_digit_1_BXINV 0 4080 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y52"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit_1_BXINV_2289))
			((I)(x7seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y52"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_41 0 4089 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011001100"\))
			((LOC)(_string \"SLICE_X67Y52"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_41_2287))
			((ADR0)(VCC))
			((ADR1)(r_q(1)))
			((ADR2)(r_q(5)))
			((ADR3)(x7seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y52"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011001100"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_32 0 4101 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110000001100"\))
			((LOC)(_string \"SLICE_X66Y49"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_32_2320))
			((ADR0)(VCC))
			((ADR1)(det_current_state_2_Q))
			((ADR2)(x7seg_clkdiv(18)))
			((ADR3)(det_current_state_5_Q))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110000001100"\))
			)
		)
	)
	(_instantiation x7seg_digit_2_XUSED 0 4113 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit(2)))
			((I)(x7seg_digit_2_F5MUX_2322))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_digit_2_F5MUX 0 4122 (_component .simprim.VCOMPONENTS.X_MUX2 )
		(_generic
			((LOC)(_string \"SLICE_X66Y49"\))
		)
		(_port
			((O)(x7seg_digit_2_F5MUX_2322))
			((IA)(x7seg_Mmux_digit_42_2312))
			((IB)(x7seg_Mmux_digit_32_2320))
			((SEL)(x7seg_digit_2_BXINV_2314))
		)
		(_use (_entity simprim X_MUX2)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y49"\))
			)
		)
	)
	(_instantiation x7seg_digit_2_BXINV 0 4132 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y49"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(x7seg_digit_2_BXINV_2314))
			((I)(x7seg_clkdiv(19)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y49"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_42 0 4141 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010110010101100"\))
			((LOC)(_string \"SLICE_X66Y49"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_42_2312))
			((ADR0)(r_q(6)))
			((ADR1)(r_q(2)))
			((ADR2)(x7seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010110010101100"\))
			)
		)
	)
	(_instantiation det_next_current_state_1_Q 0 4153 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111000"\))
			((LOC)(_string \"SLICE_X67Y68"\))
		)
		(_port
			((O)(det_next_current_state_1_Q_2349))
			((ADR0)(det_present_state_cmp_eq0000))
			((ADR1)(det_present_state_FSM_FFd12_789))
			((ADR2)(det_next_current_state_1_SW0_O))
			((ADR3)(det_present_state_FSM_FFd4_791))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111000"\))
			)
		)
	)
	(_instantiation det_current_state_1_DXMUX 0 4165 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_1_DXMUX_2352))
			((I)(det_next_current_state_1_Q_2349))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_1_YUSED 0 4174 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_1_SW0_O))
			((I)(det_next_current_state_1_SW0_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_1_CLKINV 0 4183 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_1_CLKINV_2336))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_1_SW0 0 4192 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X67Y68"\))
		)
		(_port
			((O)(det_next_current_state_1_SW0_O_pack_1))
			((ADR0)(det_present_state_FSM_FFd3_793))
			((ADR1)(det_present_state_FSM_FFd10_796))
			((ADR2)(det_present_state_FSM_FFd11_795))
			((ADR3)(det_present_state_FSM_FFd9_794))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_current_state_2_DXMUX 0 4204 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_2_DXMUX_2387))
			((I)(det_next_current_state_2_Q_2384))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_2_YUSED 0 4213 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_2_SW0_O))
			((I)(det_next_current_state_2_SW0_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_2_CLKINV 0 4222 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_2_CLKINV_2370))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_6_XUSED 0 4231 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_6_0))
			((I)(det_next_current_state_5_6_2415))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_6_YUSED 0 4240 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_1_O))
			((I)(det_next_current_state_5_1_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_0_DXMUX 0 4249 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_0_DXMUX_2446))
			((I)(det_next_current_state_0_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_0_YUSED 0 4258 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_0_18_SW0_O))
			((I)(det_next_current_state_0_18_SW0_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_0_CLKINV 0 4267 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_0_CLKINV_2430))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_35_XUSED 0 4276 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_35_0))
			((I)(det_next_current_state_5_35_2474))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_35_YUSED 0 4285 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_30_O))
			((I)(det_next_current_state_5_30_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_5_DXMUX 0 4294 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_5_DXMUX_2505))
			((I)(det_next_current_state_5_Q))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_5_YUSED 0 4303 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_16_O))
			((I)(det_next_current_state_5_16_O_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_current_state_5_CLKINV 0 4312 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_5_CLKINV_2489))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11_DYMUX 0 4321 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_DYMUX_2528))
			((I)(det_present_state_FSM_FFd11_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11_CLKINV 0 4330 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_CLKINV_2519))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_FFX_RSTOR 0 4339 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_FFX_RST))
			((I)(det_present_state_FSM_FFd2_SRINV_2547))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2 0 4348 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y68"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_770))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd2_CLKINV_2546))
			((I)(det_present_state_FSM_FFd2_DXMUX_2570))
			((RST)(det_present_state_FSM_FFd2_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_DXMUX 0 4361 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_DXMUX_2570))
			((I)(det_present_state_FSM_FFd2_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_DYMUX 0 4370 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_DYMUX_2555))
			((I)(det_present_state_FSM_FFd1_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_SRINV 0 4379 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_SRINV_2547))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_CLKINV 0 4388 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_CLKINV_2546))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd2_In1 0 4397 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000110000000000"\))
			((LOC)(_string \"SLICE_X66Y68"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd2_In))
			((ADR0)(VCC))
			((ADR1)(det_present_state_FSM_FFd4_791))
			((ADR2)(btn_1_IBUF_761))
			((ADR3)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000110000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_FFY_RSTOR 0 4409 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_FFY_RST))
			((I)(det_present_state_FSM_FFd4_SRINV_2589))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3 0 4418 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_793))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd4_CLKINV_2588))
			((I)(det_present_state_FSM_FFd4_DYMUX_2597))
			((RST)(det_present_state_FSM_FFd4_FFY_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_In1 0 4431 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000010100000"\))
			((LOC)(_string \"SLICE_X66Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_In))
			((ADR0)(btn_1_IBUF_761))
			((ADR1)(VCC))
			((ADR2)(det_present_state_FSM_FFd6_801))
			((ADR3)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000010100000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_FFX_RSTOR 0 4443 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_FFX_RST))
			((I)(det_present_state_FSM_FFd4_SRINV_2589))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4 0 4452 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_791))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd4_CLKINV_2588))
			((I)(det_present_state_FSM_FFd4_DXMUX_2612))
			((RST)(det_present_state_FSM_FFd4_FFX_RST))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_DXMUX 0 4465 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_DXMUX_2612))
			((I)(det_present_state_FSM_FFd4_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_DYMUX 0 4474 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_DYMUX_2597))
			((I)(det_present_state_FSM_FFd3_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_SRINV 0 4483 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_SRINV_2589))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd4_CLKINV 0 4492 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd4_CLKINV_2588))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd3_In1 0 4501 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111101010111010"\))
			((LOC)(_string \"SLICE_X66Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd3_In))
			((ADR0)(det_present_state_FSM_FFd5_797))
			((ADR1)(btn_1_IBUF_761))
			((ADR2)(det_present_state_FSM_FFd6_801))
			((ADR3)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111101010111010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_DXMUX 0 4513 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_DXMUX_2654))
			((I)(det_present_state_FSM_FFd6_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_DYMUX 0 4522 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_DYMUX_2639))
			((I)(det_present_state_FSM_FFd5_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_SRINV 0 4531 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_SRINV_2631))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_CLKINV 0 4540 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_CLKINV_2630))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_DXMUX 0 4549 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_DXMUX_2696))
			((I)(det_present_state_FSM_FFd8_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_DYMUX 0 4558 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_DYMUX_2681))
			((I)(det_present_state_FSM_FFd7_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_SRINV 0 4567 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_SRINV_2673))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_CLKINV 0 4576 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_CLKINV_2672))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_DXMUX 0 4585 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_DXMUX_2738))
			((I)(det_present_state_FSM_FFd10_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_DYMUX 0 4594 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_DYMUX_2723))
			((I)(det_present_state_FSM_FFd9_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_SRINV 0 4603 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_SRINV_2715))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_CLKINV 0 4612 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y69"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_CLKINV_2714))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_DXMUX 0 4621 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_DXMUX_2762))
			((I)(db_delay1(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_DYMUX 0 4630 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_DYMUX_2754))
			((I)(db_delay1(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_SRINV 0 4639 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_SRINV_2752))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay2_1_CLKINV 0 4648 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay2_1_CLKINV_2751))
			((I)(cd_q(17)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_13_XUSED 0 4657 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_next_current_state_5_13_0))
			((I)(det_next_current_state_5_13_2790))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_13_YUSED 0 4666 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N14_0))
			((I)(N14))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_DXMUX 0 4675 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_DXMUX_2810))
			((I)(db_delay2(1)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_DYMUX 0 4684 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_DYMUX_2802))
			((I)(db_delay2(0)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_SRINV 0 4693 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_SRINV_2800))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay3_1_CLKINV 0 4702 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay3_1_CLKINV_2799))
			((I)(cd_q(17)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation N12_XUSED 0 4711 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y48"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N12_0))
			((I)(N12))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y48"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_1_OBUF_YUSED 0 4720 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y55"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N10))
			((I)(N10_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y55"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13_DYMUX 0 4729 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd13_DYMUX_2968))
			((I)(det_present_state_FSM_FFd13_BYINV_2967))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13_BYINV 0 4738 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd13_BYINV_2967))
			((I)((i 2)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13_CLKINV 0 4747 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd13_CLKINV_2965))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_2_OBUF_YUSED 0 4756 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N4))
			((I)(N4_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation deb_to_det_XUSED 0 4765 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(deb_to_det_0))
			((I)(deb_to_det_3019))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation deb_to_det_YUSED 0 4774 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y74"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(N01))
			((I)(N01_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y74"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_DXMUX 0 4783 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_DXMUX_3050))
			((I)(det_present_state_FSM_FFd12_In))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_YUSED 0 4792 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_cmp_eq0000))
			((I)(det_present_state_cmp_eq0000_pack_1))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_CLKINV 0 4801 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_CLKINV_3032))
			((I)(deb_to_det_0))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_DXMUX 0 4810 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_DXMUX_3074))
			((I)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_DYMUX 0 4819 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_DYMUX_3066))
			((I)(btn_1_IBUF_761))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_SRINV 0 4828 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_SRINV_3064))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_1_CLKINV 0 4837 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X65Y75"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(db_delay1_1_CLKINV_3063))
			((I)(cd_q(17)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation cd_q_1 0 4846 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q(1)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_829))
			((I)(cd_q_0_DYMUX_846))
			((RST)(cd_q_0_SRINV_830))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 4859 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011111111"\))
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011111111"\))
			)
		)
	)
	(_instantiation cd_q_0 0 4871 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q(0)))
			((CE)(VCC))
			((CLK)(cd_q_0_CLKINV_829))
			((I)(cd_q_0_DXMUX_868))
			((RST)(cd_q_0_SRINV_830))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_2 0 4884 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q(2)))
			((CE)(VCC))
			((CLK)(cd_q_2_CLKINV_883))
			((I)(cd_q_2_DXMUX_924))
			((RST)(cd_q_2_SRINV_884))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_5 0 4897 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q(5)))
			((CE)(VCC))
			((CLK)(cd_q_4_CLKINV_939))
			((I)(cd_q_4_DYMUX_961))
			((RST)(cd_q_4_SRINV_940))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_4 0 4910 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q(4)))
			((CE)(VCC))
			((CLK)(cd_q_4_CLKINV_939))
			((I)(cd_q_4_DXMUX_980))
			((RST)(cd_q_4_SRINV_940))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_7 0 4923 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q(7)))
			((CE)(VCC))
			((CLK)(cd_q_6_CLKINV_995))
			((I)(cd_q_6_DYMUX_1017))
			((RST)(cd_q_6_SRINV_996))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_6 0 4936 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q(6)))
			((CE)(VCC))
			((CLK)(cd_q_6_CLKINV_995))
			((I)(cd_q_6_DXMUX_1036))
			((RST)(cd_q_6_SRINV_996))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_11 0 4949 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q(11)))
			((CE)(VCC))
			((CLK)(cd_q_10_CLKINV_1107))
			((I)(cd_q_10_DYMUX_1129))
			((RST)(cd_q_10_SRINV_1108))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_10 0 4962 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q(10)))
			((CE)(VCC))
			((CLK)(cd_q_10_CLKINV_1107))
			((I)(cd_q_10_DXMUX_1148))
			((RST)(cd_q_10_SRINV_1108))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_13 0 4975 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q(13)))
			((CE)(VCC))
			((CLK)(cd_q_12_CLKINV_1163))
			((I)(cd_q_12_DYMUX_1185))
			((RST)(cd_q_12_SRINV_1164))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_12 0 4988 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q(12)))
			((CE)(VCC))
			((CLK)(cd_q_12_CLKINV_1163))
			((I)(cd_q_12_DXMUX_1204))
			((RST)(cd_q_12_SRINV_1164))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_15 0 5001 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q(15)))
			((CE)(VCC))
			((CLK)(cd_q_14_CLKINV_1219))
			((I)(cd_q_14_DYMUX_1241))
			((RST)(cd_q_14_SRINV_1220))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_1 0 5014 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv(1)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_0_CLKINV_1324))
			((I)(x7seg_clkdiv_0_DYMUX_1341))
			((RST)(x7seg_clkdiv_0_SRINV_1325))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_Mcount_clkdiv_lut_0_INV_0 0 5027 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011111111"\))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_Mcount_clkdiv_lut(0)))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011111111"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0 0 5039 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv(0)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_0_CLKINV_1324))
			((I)(x7seg_clkdiv_0_DXMUX_1363))
			((RST)(x7seg_clkdiv_0_SRINV_1325))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_3 0 5052 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv(3)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_2_CLKINV_1378))
			((I)(x7seg_clkdiv_2_DYMUX_1400))
			((RST)(x7seg_clkdiv_2_SRINV_1379))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2 0 5065 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv(2)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_2_CLKINV_1378))
			((I)(x7seg_clkdiv_2_DXMUX_1419))
			((RST)(x7seg_clkdiv_2_SRINV_1379))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_5 0 5078 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv(5)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_4_CLKINV_1434))
			((I)(x7seg_clkdiv_4_DYMUX_1456))
			((RST)(x7seg_clkdiv_4_SRINV_1435))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_9 0 5091 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv(9)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_8_CLKINV_1546))
			((I)(x7seg_clkdiv_8_DYMUX_1568))
			((RST)(x7seg_clkdiv_8_SRINV_1547))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8 0 5104 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv(8)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_8_CLKINV_1546))
			((I)(x7seg_clkdiv_8_DXMUX_1587))
			((RST)(x7seg_clkdiv_8_SRINV_1547))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_11 0 5117 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv(11)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_10_CLKINV_1602))
			((I)(x7seg_clkdiv_10_DYMUX_1624))
			((RST)(x7seg_clkdiv_10_SRINV_1603))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10 0 5130 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv(10)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_10_CLKINV_1602))
			((I)(x7seg_clkdiv_10_DXMUX_1643))
			((RST)(x7seg_clkdiv_10_SRINV_1603))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_13 0 5143 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv(13)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_12_CLKINV_1658))
			((I)(x7seg_clkdiv_12_DYMUX_1680))
			((RST)(x7seg_clkdiv_12_SRINV_1659))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14 0 5156 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv(14)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_14_CLKINV_1714))
			((I)(x7seg_clkdiv_14_DXMUX_1755))
			((RST)(x7seg_clkdiv_14_SRINV_1715))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_17 0 5169 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv(17)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_16_CLKINV_1770))
			((I)(x7seg_clkdiv_16_DYMUX_1792))
			((RST)(x7seg_clkdiv_16_SRINV_1771))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16 0 5182 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv(16)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_16_CLKINV_1770))
			((I)(x7seg_clkdiv_16_DXMUX_1811))
			((RST)(x7seg_clkdiv_16_SRINV_1771))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_19_rt 0 5195 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv_19_rt_1834))
			((ADR0)(x7seg_clkdiv(19)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_19 0 5207 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv(19)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_18_CLKINV_1825))
			((I)(x7seg_clkdiv_18_DYMUX_1839))
			((RST)(x7seg_clkdiv_18_SRINV_1826))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18 0 5220 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv(18)))
			((CE)(VCC))
			((CLK)(x7seg_clkdiv_18_CLKINV_1825))
			((I)(x7seg_clkdiv_18_DXMUX_1860))
			((RST)(x7seg_clkdiv_18_SRINV_1826))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation btn_2_IFF_IMUX 0 5233 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(btn_2_IBUF_763))
			((I)(btn_2_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_0_IFF_IDDRIN_MUX 0 5242 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_IFF_IDDRIN_MUX_1999))
			((I)(sw_0_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_0_IFF_ICLK1INV 0 5251 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_IFF_ICLK1INV_2003))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_0_IFF_ICEINV 0 5260 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_IFF_ICEINV_2001))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_0 0 5269 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD78"\))
		)
		(_port
			((O)(r_q(0)))
			((CE)(sw_0_IFF_ICEINV_2001))
			((CLK)(sw_0_IFF_ICLK1INV_2003))
			((I)(sw_0_IFF_IDDRIN_MUX_1999))
			((RST)(sw_0_IFF_IFF1_RSTAND_2008))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_0_IFF_IFF1_RSTAND 0 5282 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD78"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_0_IFF_IFF1_RSTAND_2008))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD78"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IFF_IDDRIN_MUX 0 5291 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_IFF_IDDRIN_MUX_2026))
			((I)(sw_1_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IFF_ICLK1INV 0 5300 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_IFF_ICLK1INV_2030))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_1_IFF_ICEINV 0 5309 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_IFF_ICEINV_2028))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_1 0 5318 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD83"\))
		)
		(_port
			((O)(r_q(1)))
			((CE)(sw_1_IFF_ICEINV_2028))
			((CLK)(sw_1_IFF_ICLK1INV_2030))
			((I)(sw_1_IFF_IDDRIN_MUX_2026))
			((RST)(sw_1_IFF_IFF1_RSTAND_2035))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_1_IFF_IFF1_RSTAND 0 5331 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD83"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_1_IFF_IFF1_RSTAND_2035))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD83"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IFF_IDDRIN_MUX 0 5340 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_IFF_IDDRIN_MUX_2053))
			((I)(sw_2_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IFF_ICLK1INV 0 5349 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_IFF_ICLK1INV_2057))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_2_IFF_ICEINV 0 5358 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_IFF_ICEINV_2055))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_2 0 5367 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD88"\))
		)
		(_port
			((O)(r_q(2)))
			((CE)(sw_2_IFF_ICEINV_2055))
			((CLK)(sw_2_IFF_ICLK1INV_2057))
			((I)(sw_2_IFF_IDDRIN_MUX_2053))
			((RST)(sw_2_IFF_IFF1_RSTAND_2062))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_2_IFF_IFF1_RSTAND 0 5380 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD88"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_2_IFF_IFF1_RSTAND_2062))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD88"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IFF_IDDRIN_MUX 0 5389 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_IFF_IDDRIN_MUX_2134))
			((I)(sw_5_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IFF_ICLK1INV 0 5398 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_IFF_ICLK1INV_2138))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_5_IFF_ICEINV 0 5407 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_IFF_ICEINV_2136))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_5 0 5416 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD98"\))
		)
		(_port
			((O)(r_q(5)))
			((CE)(sw_5_IFF_ICEINV_2136))
			((CLK)(sw_5_IFF_ICLK1INV_2138))
			((I)(sw_5_IFF_IDDRIN_MUX_2134))
			((RST)(sw_5_IFF_IFF1_RSTAND_2143))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_5_IFF_IFF1_RSTAND 0 5429 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD98"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_5_IFF_IFF1_RSTAND_2143))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD98"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IFF_IDDRIN_MUX 0 5438 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_IFF_IDDRIN_MUX_2161))
			((I)(sw_6_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IFF_ICLK1INV 0 5447 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_IFF_ICLK1INV_2165))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_6_IFF_ICEINV 0 5456 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_IFF_ICEINV_2163))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_6 0 5465 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD108"\))
		)
		(_port
			((O)(r_q(6)))
			((CE)(sw_6_IFF_ICEINV_2163))
			((CLK)(sw_6_IFF_ICLK1INV_2165))
			((I)(sw_6_IFF_IDDRIN_MUX_2161))
			((RST)(sw_6_IFF_IFF1_RSTAND_2170))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_6_IFF_IFF1_RSTAND 0 5478 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD108"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_6_IFF_IFF1_RSTAND_2170))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD108"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IFF_IDDRIN_MUX 0 5487 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_IFF_IDDRIN_MUX_2188))
			((I)(sw_7_INBUF))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IFF_ICLK1INV 0 5496 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_IFF_ICLK1INV_2192))
			((I)(mclK_BUFGP))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation sw_7_IFF_ICEINV 0 5505 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_IFF_ICEINV_2190))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation r_q_7 0 5514 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"IPAD112"\))
		)
		(_port
			((O)(r_q(7)))
			((CE)(sw_7_IFF_ICEINV_2190))
			((CLK)(sw_7_IFF_ICLK1INV_2192))
			((I)(sw_7_IFF_IDDRIN_MUX_2188))
			((RST)(sw_7_IFF_IFF1_RSTAND_2197))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation sw_7_IFF_IFF1_RSTAND 0 5527 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"IPAD112"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(sw_7_IFF_IFF1_RSTAND_2197))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"IPAD112"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_43 0 5536 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111000100010"\))
			((LOC)(_string \"SLICE_X67Y49"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_43_2236))
			((ADR0)(r_q(3)))
			((ADR1)(x7seg_clkdiv(18)))
			((ADR2)(VCC))
			((ADR3)(r_q(7)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111000100010"\))
			)
		)
	)
	(_instantiation x7seg_Mmux_digit_33 0 5548 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1000100010001000"\))
			((LOC)(_string \"SLICE_X67Y49"\))
		)
		(_port
			((O)(x7seg_Mmux_digit_33_2245))
			((ADR0)(det_current_state_5_Q))
			((ADR1)(x7seg_clkdiv(18)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y49"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1000100010001000"\))
			)
		)
	)
	(_instantiation det_current_state_1 0 5560 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y68"\))
		)
		(_port
			((O)(det_current_state_1_Q))
			((CE)(VCC))
			((CLK)(det_current_state_1_CLKINV_2336))
			((I)(det_current_state_1_DXMUX_2352))
			((RST)(det_current_state_1_FFX_RSTAND_2357))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_current_state_1_FFX_RSTAND 0 5573 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y68"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_1_FFX_RSTAND_2357))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y68"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_2_SW0 0 5582 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111101110"\))
			((LOC)(_string \"SLICE_X67Y65"\))
		)
		(_port
			((O)(det_next_current_state_2_SW0_O_pack_1))
			((ADR0)(det_present_state_FSM_FFd6_801))
			((ADR1)(det_present_state_FSM_FFd8_800))
			((ADR2)(VCC))
			((ADR3)(det_present_state_FSM_FFd3_793))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111101110"\))
			)
		)
	)
	(_instantiation det_next_current_state_2_Q 0 5594 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X67Y65"\))
		)
		(_port
			((O)(det_next_current_state_2_Q_2384))
			((ADR0)(det_present_state_FSM_FFd4_791))
			((ADR1)(det_present_state_FSM_FFd7_798))
			((ADR2)(det_present_state_FSM_FFd5_797))
			((ADR3)(det_next_current_state_2_SW0_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_current_state_2 0 5606 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y65"\))
		)
		(_port
			((O)(det_current_state_2_Q))
			((CE)(VCC))
			((CLK)(det_current_state_2_CLKINV_2370))
			((I)(det_current_state_2_DXMUX_2387))
			((RST)(det_current_state_2_FFX_RSTAND_2392))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_current_state_2_FFX_RSTAND 0 5619 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X67Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_2_FFX_RSTAND_2392))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X67Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_1 0 5628 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111001100"\))
			((LOC)(_string \"SLICE_X67Y66"\))
		)
		(_port
			((O)(det_next_current_state_5_1_O_pack_1))
			((ADR0)(VCC))
			((ADR1)(det_present_state_FSM_FFd5_797))
			((ADR2)(VCC))
			((ADR3)(det_present_state_FSM_FFd7_798))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111001100"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_6 0 5640 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X67Y66"\))
		)
		(_port
			((O)(det_next_current_state_5_6_2415))
			((ADR0)(det_present_state_FSM_FFd3_793))
			((ADR1)(det_present_state_FSM_FFd9_794))
			((ADR2)(det_next_current_state_5_1_O))
			((ADR3)(det_present_state_FSM_FFd11_795))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_0_18_SW0 0 5652 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X66Y64"\))
		)
		(_port
			((O)(det_next_current_state_0_18_SW0_O_pack_1))
			((ADR0)(det_present_state_FSM_FFd2_770))
			((ADR1)(det_present_state_FSM_FFd13_806))
			((ADR2)(det_present_state_FSM_FFd9_794))
			((ADR3)(det_present_state_FSM_FFd6_801))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_0_18 0 5664 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X66Y64"\))
		)
		(_port
			((O)(det_next_current_state_0_Q))
			((ADR0)(det_present_state_FSM_FFd1_779))
			((ADR1)(det_present_state_FSM_FFd10_796))
			((ADR2)(N14_0))
			((ADR3)(det_next_current_state_0_18_SW0_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_current_state_0 0 5676 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y64"\))
		)
		(_port
			((O)(det_current_state_0_Q))
			((CE)(VCC))
			((CLK)(det_current_state_0_CLKINV_2430))
			((I)(det_current_state_0_DXMUX_2446))
			((RST)(det_current_state_0_FFX_RSTAND_2451))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_current_state_0_FFX_RSTAND 0 5689 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y64"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_0_FFX_RSTAND_2451))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y64"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_next_current_state_5_30 0 5698 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111110000"\))
			((LOC)(_string \"SLICE_X67Y67"\))
		)
		(_port
			((O)(det_next_current_state_5_30_O_pack_1))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(det_present_state_FSM_FFd13_806))
			((ADR3)(det_present_state_FSM_FFd12_789))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111110000"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_35 0 5710 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X67Y67"\))
		)
		(_port
			((O)(det_next_current_state_5_35_2474))
			((ADR0)(det_present_state_FSM_FFd6_801))
			((ADR1)(det_present_state_FSM_FFd2_770))
			((ADR2)(det_present_state_FSM_FFd1_779))
			((ADR3)(det_next_current_state_5_30_O))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_16 0 5722 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101000"\))
			((LOC)(_string \"SLICE_X66Y66"\))
		)
		(_port
			((O)(det_next_current_state_5_16_O_pack_1))
			((ADR0)(det_next_current_state_5_13_0))
			((ADR1)(det_present_state_FSM_FFd4_791))
			((ADR2)(det_present_state_FSM_FFd8_800))
			((ADR3)(det_present_state_FSM_FFd10_796))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101000"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_47 0 5734 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110111111100"\))
			((LOC)(_string \"SLICE_X66Y66"\))
		)
		(_port
			((O)(det_next_current_state_5_Q))
			((ADR0)(det_present_state_cmp_eq0000))
			((ADR1)(det_next_current_state_5_16_O))
			((ADR2)(det_next_current_state_5_6_0))
			((ADR3)(det_next_current_state_5_35_0))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110111111100"\))
			)
		)
	)
	(_instantiation det_current_state_5 0 5746 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y66"\))
		)
		(_port
			((O)(det_current_state_5_Q))
			((CE)(VCC))
			((CLK)(det_current_state_5_CLKINV_2489))
			((I)(det_current_state_5_DXMUX_2505))
			((RST)(det_current_state_5_FFX_RSTAND_2510))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_current_state_5_FFX_RSTAND 0 5759 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X66Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_current_state_5_FFX_RSTAND_2510))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X66Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11_In1 0 5768 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011111110"\))
			((LOC)(_string \"SLICE_X64Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_In))
			((ADR0)(det_present_state_FSM_FFd1_779))
			((ADR1)(det_present_state_FSM_FFd13_806))
			((ADR2)(det_present_state_FSM_FFd2_770))
			((ADR3)(det_present_state_cmp_eq0000))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011111110"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11 0 5780 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_795))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd11_CLKINV_2519))
			((I)(det_present_state_FSM_FFd11_DYMUX_2528))
			((RST)(det_present_state_FSM_FFd11_FFY_RSTAND_2533))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd11_FFY_RSTAND 0 5793 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd11_FFY_RSTAND_2533))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1_In1 0 5802 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110101011101110"\))
			((LOC)(_string \"SLICE_X66Y68"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_In))
			((ADR0)(det_present_state_FSM_FFd3_793))
			((ADR1)(det_present_state_FSM_FFd4_791))
			((ADR2)(btn_1_IBUF_761))
			((ADR3)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110101011101110"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd1 0 5814 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y68"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd1_779))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd2_CLKINV_2546))
			((I)(det_present_state_FSM_FFd2_DYMUX_2555))
			((RST)(det_present_state_FSM_FFd2_SRINV_2547))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y68"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd5_In1 0 5827 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111110100010"\))
			((LOC)(_string \"SLICE_X66Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd5_In))
			((ADR0)(det_present_state_FSM_FFd8_800))
			((ADR1)(btn_2_IBUF_763))
			((ADR2)(btn_1_IBUF_761))
			((ADR3)(det_present_state_FSM_FFd7_798))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111110100010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd5 0 5839 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd5_797))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd6_CLKINV_2630))
			((I)(det_present_state_FSM_FFd6_DYMUX_2639))
			((RST)(det_present_state_FSM_FFd6_SRINV_2631))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6_In1 0 5852 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000011000000"\))
			((LOC)(_string \"SLICE_X66Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_In))
			((ADR0)(VCC))
			((ADR1)(btn_2_IBUF_763))
			((ADR2)(det_present_state_FSM_FFd8_800))
			((ADR3)(btn_1_IBUF_761))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000011000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd6 0 5864 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X66Y67"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd6_801))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd6_CLKINV_2630))
			((I)(det_present_state_FSM_FFd6_DXMUX_2654))
			((RST)(det_present_state_FSM_FFd6_SRINV_2631))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X66Y67"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd7_In1 0 5877 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110111110101010"\))
			((LOC)(_string \"SLICE_X67Y64"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd7_In))
			((ADR0)(det_present_state_FSM_FFd9_794))
			((ADR1)(btn_1_IBUF_761))
			((ADR2)(btn_2_IBUF_763))
			((ADR3)(det_present_state_FSM_FFd10_796))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110111110101010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd7 0 5889 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y64"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd7_798))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd8_CLKINV_2672))
			((I)(det_present_state_FSM_FFd8_DYMUX_2681))
			((RST)(det_present_state_FSM_FFd8_SRINV_2673))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8_In1 0 5902 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0010001000000000"\))
			((LOC)(_string \"SLICE_X67Y64"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_In))
			((ADR0)(btn_2_IBUF_763))
			((ADR1)(btn_1_IBUF_761))
			((ADR2)(VCC))
			((ADR3)(det_present_state_FSM_FFd10_796))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0010001000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd8 0 5914 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y64"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd8_800))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd8_CLKINV_2672))
			((I)(det_present_state_FSM_FFd8_DXMUX_2696))
			((RST)(det_present_state_FSM_FFd8_SRINV_2673))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y64"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd9_In1 0 5927 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111100011111100"\))
			((LOC)(_string \"SLICE_X67Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd9_In))
			((ADR0)(btn_2_IBUF_763))
			((ADR1)(det_present_state_FSM_FFd12_789))
			((ADR2)(det_present_state_FSM_FFd11_795))
			((ADR3)(btn_1_IBUF_761))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111100011111100"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd9 0 5939 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd9_794))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd10_CLKINV_2714))
			((I)(det_present_state_FSM_FFd10_DYMUX_2723))
			((RST)(det_present_state_FSM_FFd10_SRINV_2715))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10_In1 0 5952 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0100010000000000"\))
			((LOC)(_string \"SLICE_X67Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_In))
			((ADR0)(btn_2_IBUF_763))
			((ADR1)(det_present_state_FSM_FFd12_789))
			((ADR2)(VCC))
			((ADR3)(btn_1_IBUF_761))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0100010000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd10 0 5964 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X67Y69"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd10_796))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd10_CLKINV_2714))
			((I)(det_present_state_FSM_FFd10_DXMUX_2738))
			((RST)(det_present_state_FSM_FFd10_SRINV_2715))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X67Y69"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay2_0 0 5977 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y75"\))
		)
		(_port
			((O)(db_delay2(0)))
			((CE)(VCC))
			((CLK)(db_delay2_1_CLKINV_2751))
			((I)(db_delay2_1_DYMUX_2754))
			((RST)(db_delay2_1_SRINV_2752))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay2_1 0 5990 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y75"\))
		)
		(_port
			((O)(db_delay2(1)))
			((CE)(VCC))
			((CLK)(db_delay2_1_CLKINV_2751))
			((I)(db_delay2_1_DXMUX_2762))
			((RST)(db_delay2_1_SRINV_2752))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y75"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_next_current_state_0_18_SW1 0 6003 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1110101011111010"\))
			((LOC)(_string \"SLICE_X66Y65"\))
		)
		(_port
			((O)(N14))
			((ADR0)(det_present_state_FSM_FFd5_797))
			((ADR1)(btn_2_IBUF_763))
			((ADR2)(det_present_state_FSM_FFd12_789))
			((ADR3)(btn_1_IBUF_761))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1110101011111010"\))
			)
		)
	)
	(_instantiation det_next_current_state_5_13 0 6015 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011111111"\))
			((LOC)(_string \"SLICE_X66Y65"\))
		)
		(_port
			((O)(det_next_current_state_5_13_2790))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(btn_1_IBUF_761))
			((ADR3)(btn_2_IBUF_763))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011111111"\))
			)
		)
	)
	(_instantiation db_delay3_0 0 6027 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y74"\))
		)
		(_port
			((O)(db_delay3(0)))
			((CE)(VCC))
			((CLK)(db_delay3_1_CLKINV_2799))
			((I)(db_delay3_1_DYMUX_2802))
			((RST)(db_delay3_1_SRINV_2800))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay3_1 0 6040 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y74"\))
		)
		(_port
			((O)(db_delay3(1)))
			((CE)(VCC))
			((CLK)(db_delay3_1_CLKINV_2799))
			((I)(db_delay3_1_DXMUX_2810))
			((RST)(db_delay3_1_SRINV_2800))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y74"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151_SW0_SW0 0 6053 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
			((LOC)(_string \"SLICE_X67Y48"\))
		)
		(_port
			((O)(N12))
			((ADR0)(r_q(5)))
			((ADR1)(r_q(4)))
			((ADR2)(r_q(6)))
			((ADR3)(r_q(7)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y48"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151_SW0 0 6065 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
			((LOC)(_string \"SLICE_X66Y55"\))
		)
		(_port
			((O)(N10_pack_1))
			((ADR0)(N12_0))
			((ADR1)(det_current_state_2_Q))
			((ADR2)(det_current_state_5_Q))
			((ADR3)(det_current_state_0_Q))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation x7seg_an_1_mux000151 0 6077 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111101110011"\))
			((LOC)(_string \"SLICE_X66Y55"\))
		)
		(_port
			((O)(an_1_OBUF_2850))
			((ADR0)(det_current_state_1_Q))
			((ADR1)(x7seg_clkdiv(18)))
			((ADR2)(N10))
			((ADR3)(x7seg_clkdiv(19)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y55"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111101110011"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g111 0 6089 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000100001010100"\))
			((LOC)(_string \"SLICE_X67Y50"\))
		)
		(_port
			((O)(a_to_g_1_OBUF_2867))
			((ADR0)(x7seg_digit(3)))
			((ADR1)(x7seg_digit(0)))
			((ADR2)(x7seg_digit(1)))
			((ADR3)(x7seg_digit(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000100001010100"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g61 0 6101 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000100110000100"\))
			((LOC)(_string \"SLICE_X67Y50"\))
		)
		(_port
			((O)(a_to_g_6_OBUF_2874))
			((ADR0)(x7seg_digit(3)))
			((ADR1)(x7seg_digit(0)))
			((ADR2)(x7seg_digit(1)))
			((ADR3)(x7seg_digit(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y50"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000100110000100"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g11 0 6113 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0000100100100001"\))
			((LOC)(_string \"SLICE_X67Y62"\))
		)
		(_port
			((O)(a_to_g_0_OBUF_2891))
			((ADR0)(x7seg_digit(2)))
			((ADR1)(x7seg_digit(1)))
			((ADR2)(x7seg_digit(3)))
			((ADR3)(x7seg_digit(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y62"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0000100100100001"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g31 0 6125 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1000100101000010"\))
			((LOC)(_string \"SLICE_X67Y62"\))
		)
		(_port
			((O)(a_to_g_3_OBUF_2898))
			((ADR0)(x7seg_digit(2)))
			((ADR1)(x7seg_digit(1)))
			((ADR2)(x7seg_digit(3)))
			((ADR3)(x7seg_digit(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y62"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1000100101000010"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g21 0 6137 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0001111100000010"\))
			((LOC)(_string \"SLICE_X67Y63"\))
		)
		(_port
			((O)(a_to_g_2_OBUF_2915))
			((ADR0)(x7seg_digit(2)))
			((ADR1)(x7seg_digit(1)))
			((ADR2)(x7seg_digit(3)))
			((ADR3)(x7seg_digit(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y63"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0001111100000010"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g51 0 6149 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100001010101000"\))
			((LOC)(_string \"SLICE_X67Y63"\))
		)
		(_port
			((O)(a_to_g_5_OBUF_2922))
			((ADR0)(x7seg_digit(2)))
			((ADR1)(x7seg_digit(1)))
			((ADR2)(x7seg_digit(3)))
			((ADR3)(x7seg_digit(0)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y63"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100001010101000"\))
			)
		)
	)
	(_instantiation x7seg_Mrom_a_to_g41 0 6161 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100010000010000"\))
			((LOC)(_string \"SLICE_X66Y62"\))
		)
		(_port
			((O)(a_to_g_4_OBUF_2934))
			((ADR0)(x7seg_digit(0)))
			((ADR1)(x7seg_digit(3)))
			((ADR2)(x7seg_digit(1)))
			((ADR3)(x7seg_digit(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y62"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100010000010000"\))
			)
		)
	)
	(_instantiation x7seg_an_0_mux00011 0 6173 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111110011111100"\))
			((LOC)(_string \"SLICE_X66Y71"\))
		)
		(_port
			((O)(an_0_OBUF_2950))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(19)))
			((ADR2)(x7seg_clkdiv(18)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111110011111100"\))
			)
		)
	)
	(_instantiation x7seg_an_3_mux00011 0 6185 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0011111111111111"\))
			((LOC)(_string \"SLICE_X66Y71"\))
		)
		(_port
			((O)(an_3_OBUF_2958))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(19)))
			((ADR2)(x7seg_clkdiv(18)))
			((ADR3)(det_current_state_5_Q))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X66Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0011111111111111"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13 0 6197 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 1)))
			((LOC)(_string \"SLICE_X64Y65"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd13_806))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd13_CLKINV_2965))
			((I)(det_present_state_FSM_FFd13_DYMUX_2968))
			((RST)(GND))
			((SET)(det_present_state_FSM_FFd13_FFY_SET))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y65"\))
				((INIT)((i 1)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd13_FFY_SETOR 0 6210 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y65"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd13_FFY_SET))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y65"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation x7seg_an_2_mux0001_SW0 0 6219 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111011111110"\))
			((LOC)(_string \"SLICE_X67Y71"\))
		)
		(_port
			((O)(N4_pack_1))
			((ADR0)(det_current_state_0_Q))
			((ADR1)(det_current_state_1_Q))
			((ADR2)(det_current_state_2_Q))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111011111110"\))
			)
		)
	)
	(_instantiation x7seg_an_2_mux0001 0 6231 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100111111011111"\))
			((LOC)(_string \"SLICE_X67Y71"\))
		)
		(_port
			((O)(an_2_OBUF_2995))
			((ADR0)(det_current_state_5_Q))
			((ADR1)(x7seg_clkdiv(18)))
			((ADR2)(x7seg_clkdiv(19)))
			((ADR3)(N4))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X67Y71"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100111111011111"\))
			)
		)
	)
	(_instantiation deb_to_det_SW0 0 6243 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1000000010000000"\))
			((LOC)(_string \"SLICE_X65Y74"\))
		)
		(_port
			((O)(N01_pack_1))
			((ADR0)(db_delay2(0)))
			((ADR1)(db_delay3(0)))
			((ADR2)(db_delay1(0)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y74"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1000000010000000"\))
			)
		)
	)
	(_instantiation deb_to_det 0 6255 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111100011110000"\))
			((LOC)(_string \"SLICE_X65Y74"\))
		)
		(_port
			((O)(deb_to_det_3019))
			((ADR0)(db_delay1(1)))
			((ADR1)(db_delay2(1)))
			((ADR2)(N01))
			((ADR3)(db_delay3(1)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y74"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111100011110000"\))
			)
		)
	)
	(_instantiation det_present_state_cmp_eq00001 0 6267 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"0010001000100010"\))
			((LOC)(_string \"SLICE_X64Y66"\))
		)
		(_port
			((O)(det_present_state_cmp_eq0000_pack_1))
			((ADR0)(btn_1_IBUF_761))
			((ADR1)(btn_2_IBUF_763))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"0010001000100010"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_In1 0 6279 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111000000000"\))
			((LOC)(_string \"SLICE_X64Y66"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_In))
			((ADR0)(det_present_state_FSM_FFd1_779))
			((ADR1)(det_present_state_FSM_FFd13_806))
			((ADR2)(det_present_state_FSM_FFd2_770))
			((ADR3)(det_present_state_cmp_eq0000))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111000000000"\))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12 0 6291 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X64Y66"\))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_789))
			((CE)(VCC))
			((CLK)(det_present_state_FSM_FFd12_CLKINV_3032))
			((I)(det_present_state_FSM_FFd12_DXMUX_3050))
			((RST)(det_present_state_FSM_FFd12_FFX_RSTAND_3055))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation det_present_state_FSM_FFd12_FFX_RSTAND 0 6304 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"SLICE_X64Y66"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(det_present_state_FSM_FFd12_FFX_RSTAND_3055))
			((I)(btn_0_IBUF_699))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"SLICE_X64Y66"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation db_delay1_0 0 6313 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y75"\))
		)
		(_port
			((O)(db_delay1(0)))
			((CE)(VCC))
			((CLK)(db_delay1_1_CLKINV_3063))
			((I)(db_delay1_1_DYMUX_3066))
			((RST)(db_delay1_1_SRINV_3064))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation db_delay1_1 0 6326 (_component .simprim.VCOMPONENTS.X_FF )
		(_generic
			((INIT)((i 0)))
			((LOC)(_string \"SLICE_X65Y75"\))
		)
		(_port
			((O)(db_delay1(1)))
			((CE)(VCC))
			((CLK)(db_delay1_1_CLKINV_3063))
			((I)(db_delay1_1_DXMUX_3074))
			((RST)(db_delay1_1_SRINV_3064))
			((SET)(GND))
		)
		(_use (_entity simprim X_FF)
			(_generic
				((TimingChecksOn)((i 1)))
				((XON)((i 1)))
				((LOC)(_string \"SLICE_X65Y75"\))
				((INIT)((i 0)))
				((tipd_CE)(((ns 0))((ns 0))))
				((tipd_CLK)(((ns 0))((ns 0))))
				((tipd_I)(((ns 0))((ns 0))))
				((tipd_RST)(((ns 0))((ns 0))))
				((tipd_SET)(((ns 0))((ns 0))))
				((tpd_CLK_O)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_RST_O)(((ns 0))((ns 0))))
				((tpd_SET_O)(((ns 0))((ns 0))))
				((tsetup_I_CLK_posedge_posedge)((ns 0)))
				((tsetup_I_CLK_negedge_posedge)((ns 0)))
				((tsetup_CE_CLK_posedge_posedge)((ns 0)))
				((tsetup_CE_CLK_negedge_posedge)((ns 0)))
				((thold_I_CLK_posedge_posedge)((ns 0)))
				((thold_I_CLK_negedge_posedge)((ns 0)))
				((thold_CE_CLK_posedge_posedge)((ns 0)))
				((thold_CE_CLK_negedge_posedge)((ns 0)))
				((thold_RST_CLK_negedge_posedge)((ns 0)))
				((thold_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_SET_CLK_negedge_posedge)((ns 0)))
				((trecovery_RST_CLK_negedge_posedge)((ns 0)))
				((tremoval_SET_CLK_negedge_posedge)((ns 0)))
				((tremoval_RST_CLK_negedge_posedge)((ns 0)))
				((ticd_CLK)((ns 0)))
				((tisd_CE_CLK)((ns 0)))
				((tisd_I_CLK)((ns 0)))
				((tisd_RST_CLK)((ns 0)))
				((tisd_SET_CLK)((ns 0)))
				((tperiod_CLK_posedge)((ns 0)))
				((tpw_CLK_posedge)((ns 0)))
				((tpw_CLK_negedge)((ns 0)))
				((tpw_RST_posedge)((ns 0)))
				((tpw_SET_posedge)((ns 0)))
			)
		)
	)
	(_instantiation cd_q_0_G_X_LUT4 0 6339 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y77"\))
		)
		(_port
			((O)(cd_q_0_G))
			((ADR0)(cd_q(1)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y77"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_2_F_X_LUT4 0 6351 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_F))
			((ADR0)(cd_q(2)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_2_G_X_LUT4 0 6363 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y78"\))
		)
		(_port
			((O)(cd_q_2_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(3)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y78"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_4_F_X_LUT4 0 6375 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(4)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_4_G_X_LUT4 0 6387 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y79"\))
		)
		(_port
			((O)(cd_q_4_G))
			((ADR0)(VCC))
			((ADR1)(cd_q(5)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y79"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_6_F_X_LUT4 0 6399 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(6)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_6_G_X_LUT4 0 6411 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y80"\))
		)
		(_port
			((O)(cd_q_6_G))
			((ADR0)(VCC))
			((ADR1)(cd_q(7)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y80"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_8_F_X_LUT4 0 6423 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_F))
			((ADR0)(cd_q(8)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_8_G_X_LUT4 0 6435 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y81"\))
		)
		(_port
			((O)(cd_q_8_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(9)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y81"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_10_F_X_LUT4 0 6447 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(cd_q(10)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation cd_q_10_G_X_LUT4 0 6459 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y82"\))
		)
		(_port
			((O)(cd_q_10_G))
			((ADR0)(VCC))
			((ADR1)(cd_q(11)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y82"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation cd_q_12_F_X_LUT4 0 6471 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_F))
			((ADR0)(cd_q(12)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_12_G_X_LUT4 0 6483 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y83"\))
		)
		(_port
			((O)(cd_q_12_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(13)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y83"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_14_F_X_LUT4 0 6495 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(cd_q(14)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation cd_q_14_G_X_LUT4 0 6507 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X55Y84"\))
		)
		(_port
			((O)(cd_q_14_G))
			((ADR0)(cd_q(15)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y84"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation cd_q_16_F_X_LUT4 0 6519 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X55Y85"\))
		)
		(_port
			((O)(cd_q_16_F))
			((ADR0)(VCC))
			((ADR1)(cd_q(16)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X55Y85"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_0_G_X_LUT4 0 6531 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y59"\))
		)
		(_port
			((O)(x7seg_clkdiv_0_G))
			((ADR0)(x7seg_clkdiv(1)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y59"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_F_X_LUT4 0 6543 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(2)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_2_G_X_LUT4 0 6555 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X65Y60"\))
		)
		(_port
			((O)(x7seg_clkdiv_2_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(3)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y60"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_F_X_LUT4 0 6567 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_F))
			((ADR0)(x7seg_clkdiv(4)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_4_G_X_LUT4 0 6579 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X65Y61"\))
		)
		(_port
			((O)(x7seg_clkdiv_4_G))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(5)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y61"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_F_X_LUT4 0 6591 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(6)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_6_G_X_LUT4 0 6603 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X65Y62"\))
		)
		(_port
			((O)(x7seg_clkdiv_6_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(7)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y62"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_F_X_LUT4 0 6615 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_F))
			((ADR0)(x7seg_clkdiv(8)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_8_G_X_LUT4 0 6627 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X65Y63"\))
		)
		(_port
			((O)(x7seg_clkdiv_8_G))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(9)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y63"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_F_X_LUT4 0 6639 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(10)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_10_G_X_LUT4 0 6651 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X65Y64"\))
		)
		(_port
			((O)(x7seg_clkdiv_10_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(11)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y64"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_F_X_LUT4 0 6663 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_F))
			((ADR0)(x7seg_clkdiv(12)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_12_G_X_LUT4 0 6675 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X65Y65"\))
		)
		(_port
			((O)(x7seg_clkdiv_12_G))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(13)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y65"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_F_X_LUT4 0 6687 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(14)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_14_G_X_LUT4 0 6699 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111000011110000"\))
			((LOC)(_string \"SLICE_X65Y66"\))
		)
		(_port
			((O)(x7seg_clkdiv_14_G))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(x7seg_clkdiv(15)))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y66"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111000011110000"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_F_X_LUT4 0 6711 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1010101010101010"\))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_F))
			((ADR0)(x7seg_clkdiv(16)))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1010101010101010"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_16_G_X_LUT4 0 6723 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1100110011001100"\))
			((LOC)(_string \"SLICE_X65Y67"\))
		)
		(_port
			((O)(x7seg_clkdiv_16_G))
			((ADR0)(VCC))
			((ADR1)(x7seg_clkdiv(17)))
			((ADR2)(VCC))
			((ADR3)(VCC))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y67"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1100110011001100"\))
			)
		)
	)
	(_instantiation x7seg_clkdiv_18_F_X_LUT4 0 6735 (_component .simprim.VCOMPONENTS.X_LUT4 )
		(_generic
			((INIT)(_string \"1111111100000000"\))
			((LOC)(_string \"SLICE_X65Y68"\))
		)
		(_port
			((O)(x7seg_clkdiv_18_F))
			((ADR0)(VCC))
			((ADR1)(VCC))
			((ADR2)(VCC))
			((ADR3)(x7seg_clkdiv(18)))
		)
		(_use (_entity simprim X_LUT4)
			(_generic
				((Xon)((i 1)))
				((MsgOn)((i 1)))
				((LOC)(_string \"SLICE_X65Y68"\))
				((tipd_ADR0)(((ns 0))((ns 0))))
				((tipd_ADR1)(((ns 0))((ns 0))))
				((tipd_ADR2)(((ns 0))((ns 0))))
				((tipd_ADR3)(((ns 0))((ns 0))))
				((tpd_ADR0_O)(((ns 0))((ns 0))))
				((tpd_ADR1_O)(((ns 0))((ns 0))))
				((tpd_ADR2_O)(((ns 0))((ns 0))))
				((tpd_ADR3_O)(((ns 0))((ns 0))))
				((INIT)(_string \"1111111100000000"\))
			)
		)
	)
	(_instantiation an_0_OUTPUT_OFF_OMUX 0 6747 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD71"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_0_O))
			((I)(an_0_OBUF_2950))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD71"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_1_OUTPUT_OFF_OMUX 0 6756 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD79"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_1_O))
			((I)(an_1_OBUF_2850))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD79"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_2_OUTPUT_OFF_OMUX 0 6765 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD61"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_2_O))
			((I)(an_2_OBUF_2995))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD61"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation an_3_OUTPUT_OFF_OMUX 0 6774 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD67"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(an_3_O))
			((I)(an_3_OBUF_2958))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD67"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_0_OUTPUT_OFF_OMUX 0 6783 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD77"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_0_O))
			((I)(a_to_g_0_OBUF_2891))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD77"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation dp_OUTPUT_OFF_OMUX 0 6792 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(dp_O))
			((I)(dp_OUTPUT_OFF_O1INV_1920))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation dp_OUTPUT_OFF_O1INV 0 6801 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD60"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(dp_OUTPUT_OFF_O1INV_1920))
			((I)((i 3)))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD60"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation a_to_g_1_OUTPUT_OFF_OMUX 0 6810 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD87"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_1_O))
			((I)(a_to_g_1_OBUF_2867))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD87"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_2_OUTPUT_OFF_OMUX 0 6819 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD70"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_2_O))
			((I)(a_to_g_2_OBUF_2915))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD70"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_3_OUTPUT_OFF_OMUX 0 6828 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD62"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_3_O))
			((I)(a_to_g_3_OBUF_2898))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD62"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_4_OUTPUT_OFF_OMUX 0 6837 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD63"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_4_O))
			((I)(a_to_g_4_OBUF_2934))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD63"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_5_OUTPUT_OFF_OMUX 0 6846 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD72"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_5_O))
			((I)(a_to_g_5_OBUF_2922))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD72"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation a_to_g_6_OUTPUT_OFF_OMUX 0 6855 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD95"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(a_to_g_6_O))
			((I)(a_to_g_6_OBUF_2874))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD95"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation ld_0_OUTPUT_OFF_OMUX 0 6864 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD84"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(ld_0_O))
			((I)(det_present_state_FSM_FFd2_770))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD84"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation ld_1_OUTPUT_OFF_OMUX 0 6873 (_component .simprim.VCOMPONENTS.X_BUF )
		(_generic
			((LOC)(_string \"PAD85"\))
			((PATHPULSE)((ps 4648093047446306816)))
		)
		(_port
			((O)(ld_1_O))
			((I)(det_present_state_FSM_FFd1_779))
		)
		(_use (_entity simprim X_BUF)
			(_generic
				((Xon)((i 1)))
				((LOC)(_string \"PAD85"\))
				((tipd_I)(((ns 0))((ns 0))))
				((tpd_I_O)(((ns 0))((ns 0))))
				((PATHPULSE)((ps 4648093047446306816)))
			)
		)
	)
	(_instantiation NlwBlock_detector_top_VCC 0 6882 (_component .simprim.VCOMPONENTS.X_ONE )
		(_port
			((O)(VCC))
		)
		(_use (_entity simprim X_ONE)
		)
	)
	(_instantiation NlwBlock_detector_top_GND 0 6886 (_component .simprim.VCOMPONENTS.X_ZERO )
		(_port
			((O)(GND))
		)
		(_use (_entity simprim X_ZERO)
		)
	)
	(_instantiation NlwBlockROC 0 6890 (_component .simprim.VCOMPONENTS.X_ROC )
		(_generic
			((ROC_WIDTH)((ns 4636737291354636288)))
		)
		(_port
			((O)(simprim.VCOMPONENTS.GSR))
		)
		(_use (_entity simprim X_ROC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((ROC_WIDTH)((ns 4636737291354636288)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_instantiation NlwBlockTOC 0 6893 (_component .simprim.VCOMPONENTS.X_TOC )
		(_port
			((O)(simprim.VCOMPONENTS.GTS))
		)
		(_use (_entity simprim X_TOC)
			(_generic
				((LOC)(_string \"UNPLACED"\))
				((TOC_WIDTH)((ns 0)))
				((InstancePath)(_string \"*"\))
			)
		)
	)
	(_object
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal mclK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{2~downto~0}~12 0 48 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 49 (_entity (_in ))))
		(_signal (_internal mclK_BUFGP ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal btn_0_IBUF_699 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_3_Q ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_7_Q ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_9_Q ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_11_Q ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_13_Q ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_3_Q ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_7_Q ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_9_Q ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_11_Q ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_13_Q ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_15_Q ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal btn_1_IBUF_761 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal btn_2_IBUF_763 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_770 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_779 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal det_current_state_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal det_current_state_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal det_current_state_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal det_current_state_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal deb_to_det_0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_789 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal det_present_state_cmp_eq0000 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_791 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_1_SW0_O ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_793 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd9_794 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_795 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_796 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd5_797 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd7_798 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_2_SW0_O ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_800 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_801 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_1_O ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_6_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal N14_0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_0_18_SW0_O ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_806 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_30_O ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_35_0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_16_O ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_13_0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal N12_0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal N10 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal N4 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal N01 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DXMUX_868 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORF_866 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ONE_865 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYINIT_864 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELF_855 ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_BXINV_853 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_DYMUX_846 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_XORG_844 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYMUXG_843 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_LOGIC_ZERO_841 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CYSELG_832 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_SRINV_830 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal cd_q_0_CLKINV_829 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DXMUX_924 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORF_922 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYINIT_921 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_F ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_DYMUX_905 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_XORG_903 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYSELF_901 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXFAST_900 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYAND_899 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_FASTCARRY_898 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXG2_897 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYMUXF2_896 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_LOGIC_ZERO_895 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CYSELG_886 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_G ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_SRINV_884 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal cd_q_2_CLKINV_883 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_DXMUX_980 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_XORF_978 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYINIT_977 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_F ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_DYMUX_961 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_XORG_959 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_4_Q ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYSELF_957 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXFAST_956 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYAND_955 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_FASTCARRY_954 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXG2_953 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYMUXF2_952 ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_LOGIC_ZERO_951 ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CYSELG_942 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_G ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_SRINV_940 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal cd_q_4_CLKINV_939 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_DXMUX_1036 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_XORF_1034 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYINIT_1033 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_F ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_DYMUX_1017 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_XORG_1015 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYSELF_1013 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXFAST_1012 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYAND_1011 ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_FASTCARRY_1010 ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXG2_1009 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYMUXF2_1008 ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_LOGIC_ZERO_1007 ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CYSELG_998 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_G ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_SRINV_996 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal cd_q_6_CLKINV_995 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_DXMUX_1092 ~extieee.std_logic_1164.STD_LOGIC 0 178 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_XORF_1090 ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYINIT_1089 ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_F ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_DYMUX_1073 ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_XORG_1071 ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_8_Q ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYSELF_1069 ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXFAST_1068 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYAND_1067 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_FASTCARRY_1066 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXG2_1065 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYMUXF2_1064 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_LOGIC_ZERO_1063 ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CYSELG_1054 ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_G ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_SRINV_1052 ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal cd_q_8_CLKINV_1051 ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_DXMUX_1148 ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_XORF_1146 ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYINIT_1145 ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_F ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_DYMUX_1129 ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_XORG_1127 ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_10_Q ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYSELF_1125 ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXFAST_1124 ~extieee.std_logic_1164.STD_LOGIC 0 204 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYAND_1123 ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_FASTCARRY_1122 ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXG2_1121 ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYMUXF2_1120 ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_LOGIC_ZERO_1119 ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CYSELG_1110 ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_G ~extieee.std_logic_1164.STD_LOGIC 0 211 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_SRINV_1108 ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal cd_q_10_CLKINV_1107 ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_DXMUX_1204 ~extieee.std_logic_1164.STD_LOGIC 0 214 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_XORF_1202 ~extieee.std_logic_1164.STD_LOGIC 0 215 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYINIT_1201 ~extieee.std_logic_1164.STD_LOGIC 0 216 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_F ~extieee.std_logic_1164.STD_LOGIC 0 217 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_DYMUX_1185 ~extieee.std_logic_1164.STD_LOGIC 0 218 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_XORG_1183 ~extieee.std_logic_1164.STD_LOGIC 0 219 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_12_Q ~extieee.std_logic_1164.STD_LOGIC 0 220 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYSELF_1181 ~extieee.std_logic_1164.STD_LOGIC 0 221 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXFAST_1180 ~extieee.std_logic_1164.STD_LOGIC 0 222 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYAND_1179 ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_FASTCARRY_1178 ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXG2_1177 ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYMUXF2_1176 ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_LOGIC_ZERO_1175 ~extieee.std_logic_1164.STD_LOGIC 0 227 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CYSELG_1166 ~extieee.std_logic_1164.STD_LOGIC 0 228 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_G ~extieee.std_logic_1164.STD_LOGIC 0 229 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_SRINV_1164 ~extieee.std_logic_1164.STD_LOGIC 0 230 (_architecture (_uni ))))
		(_signal (_internal cd_q_12_CLKINV_1163 ~extieee.std_logic_1164.STD_LOGIC 0 231 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_DXMUX_1260 ~extieee.std_logic_1164.STD_LOGIC 0 232 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_XORF_1258 ~extieee.std_logic_1164.STD_LOGIC 0 233 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYINIT_1257 ~extieee.std_logic_1164.STD_LOGIC 0 234 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_F ~extieee.std_logic_1164.STD_LOGIC 0 235 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_DYMUX_1241 ~extieee.std_logic_1164.STD_LOGIC 0 236 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_XORG_1239 ~extieee.std_logic_1164.STD_LOGIC 0 237 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_14_Q ~extieee.std_logic_1164.STD_LOGIC 0 238 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYSELF_1237 ~extieee.std_logic_1164.STD_LOGIC 0 239 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXFAST_1236 ~extieee.std_logic_1164.STD_LOGIC 0 240 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYAND_1235 ~extieee.std_logic_1164.STD_LOGIC 0 241 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_FASTCARRY_1234 ~extieee.std_logic_1164.STD_LOGIC 0 242 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXG2_1233 ~extieee.std_logic_1164.STD_LOGIC 0 243 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYMUXF2_1232 ~extieee.std_logic_1164.STD_LOGIC 0 244 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_LOGIC_ZERO_1231 ~extieee.std_logic_1164.STD_LOGIC 0 245 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CYSELG_1222 ~extieee.std_logic_1164.STD_LOGIC 0 246 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_G ~extieee.std_logic_1164.STD_LOGIC 0 247 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_SRINV_1220 ~extieee.std_logic_1164.STD_LOGIC 0 248 (_architecture (_uni ))))
		(_signal (_internal cd_q_14_CLKINV_1219 ~extieee.std_logic_1164.STD_LOGIC 0 249 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 250 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_DXMUX_1309 ~extieee.std_logic_1164.STD_LOGIC 0 251 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_XORF_1307 ~extieee.std_logic_1164.STD_LOGIC 0 252 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_LOGIC_ZERO_1306 ~extieee.std_logic_1164.STD_LOGIC 0 253 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CYINIT_1305 ~extieee.std_logic_1164.STD_LOGIC 0 254 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CYSELF_1296 ~extieee.std_logic_1164.STD_LOGIC 0 255 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_F ~extieee.std_logic_1164.STD_LOGIC 0 256 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_DYMUX_1288 ~extieee.std_logic_1164.STD_LOGIC 0 257 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_XORG_1286 ~extieee.std_logic_1164.STD_LOGIC 0 258 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_16_Q ~extieee.std_logic_1164.STD_LOGIC 0 259 (_architecture (_uni ))))
		(_signal (_internal cd_q_17_rt_1283 ~extieee.std_logic_1164.STD_LOGIC 0 260 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_SRINV_1275 ~extieee.std_logic_1164.STD_LOGIC 0 261 (_architecture (_uni ))))
		(_signal (_internal cd_q_16_CLKINV_1274 ~extieee.std_logic_1164.STD_LOGIC 0 262 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_DXMUX_1363 ~extieee.std_logic_1164.STD_LOGIC 0 263 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_XORF_1361 ~extieee.std_logic_1164.STD_LOGIC 0 264 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_LOGIC_ONE_1360 ~extieee.std_logic_1164.STD_LOGIC 0 265 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_CYINIT_1359 ~extieee.std_logic_1164.STD_LOGIC 0 266 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_CYSELF_1350 ~extieee.std_logic_1164.STD_LOGIC 0 267 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_BXINV_1348 ~extieee.std_logic_1164.STD_LOGIC 0 268 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_DYMUX_1341 ~extieee.std_logic_1164.STD_LOGIC 0 269 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_XORG_1339 ~extieee.std_logic_1164.STD_LOGIC 0 270 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_CYMUXG_1338 ~extieee.std_logic_1164.STD_LOGIC 0 271 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 272 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_LOGIC_ZERO_1336 ~extieee.std_logic_1164.STD_LOGIC 0 273 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_CYSELG_1327 ~extieee.std_logic_1164.STD_LOGIC 0 274 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_G ~extieee.std_logic_1164.STD_LOGIC 0 275 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_SRINV_1325 ~extieee.std_logic_1164.STD_LOGIC 0 276 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_0_CLKINV_1324 ~extieee.std_logic_1164.STD_LOGIC 0 277 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_DXMUX_1419 ~extieee.std_logic_1164.STD_LOGIC 0 278 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_XORF_1417 ~extieee.std_logic_1164.STD_LOGIC 0 279 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYINIT_1416 ~extieee.std_logic_1164.STD_LOGIC 0 280 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_F ~extieee.std_logic_1164.STD_LOGIC 0 281 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_DYMUX_1400 ~extieee.std_logic_1164.STD_LOGIC 0 282 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_XORG_1398 ~extieee.std_logic_1164.STD_LOGIC 0 283 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_2_Q ~extieee.std_logic_1164.STD_LOGIC 0 284 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYSELF_1396 ~extieee.std_logic_1164.STD_LOGIC 0 285 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYMUXFAST_1395 ~extieee.std_logic_1164.STD_LOGIC 0 286 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYAND_1394 ~extieee.std_logic_1164.STD_LOGIC 0 287 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_FASTCARRY_1393 ~extieee.std_logic_1164.STD_LOGIC 0 288 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYMUXG2_1392 ~extieee.std_logic_1164.STD_LOGIC 0 289 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYMUXF2_1391 ~extieee.std_logic_1164.STD_LOGIC 0 290 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_LOGIC_ZERO_1390 ~extieee.std_logic_1164.STD_LOGIC 0 291 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CYSELG_1381 ~extieee.std_logic_1164.STD_LOGIC 0 292 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_G ~extieee.std_logic_1164.STD_LOGIC 0 293 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_SRINV_1379 ~extieee.std_logic_1164.STD_LOGIC 0 294 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_2_CLKINV_1378 ~extieee.std_logic_1164.STD_LOGIC 0 295 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_DXMUX_1475 ~extieee.std_logic_1164.STD_LOGIC 0 296 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_XORF_1473 ~extieee.std_logic_1164.STD_LOGIC 0 297 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYINIT_1472 ~extieee.std_logic_1164.STD_LOGIC 0 298 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_F ~extieee.std_logic_1164.STD_LOGIC 0 299 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_DYMUX_1456 ~extieee.std_logic_1164.STD_LOGIC 0 300 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_XORG_1454 ~extieee.std_logic_1164.STD_LOGIC 0 301 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_4_Q ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYSELF_1452 ~extieee.std_logic_1164.STD_LOGIC 0 303 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYMUXFAST_1451 ~extieee.std_logic_1164.STD_LOGIC 0 304 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYAND_1450 ~extieee.std_logic_1164.STD_LOGIC 0 305 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_FASTCARRY_1449 ~extieee.std_logic_1164.STD_LOGIC 0 306 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYMUXG2_1448 ~extieee.std_logic_1164.STD_LOGIC 0 307 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYMUXF2_1447 ~extieee.std_logic_1164.STD_LOGIC 0 308 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_LOGIC_ZERO_1446 ~extieee.std_logic_1164.STD_LOGIC 0 309 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CYSELG_1437 ~extieee.std_logic_1164.STD_LOGIC 0 310 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_G ~extieee.std_logic_1164.STD_LOGIC 0 311 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_SRINV_1435 ~extieee.std_logic_1164.STD_LOGIC 0 312 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_4_CLKINV_1434 ~extieee.std_logic_1164.STD_LOGIC 0 313 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 314 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 315 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_DXMUX_1531 ~extieee.std_logic_1164.STD_LOGIC 0 316 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_XORF_1529 ~extieee.std_logic_1164.STD_LOGIC 0 317 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYINIT_1528 ~extieee.std_logic_1164.STD_LOGIC 0 318 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_F ~extieee.std_logic_1164.STD_LOGIC 0 319 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_DYMUX_1512 ~extieee.std_logic_1164.STD_LOGIC 0 320 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_XORG_1510 ~extieee.std_logic_1164.STD_LOGIC 0 321 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 322 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYSELF_1508 ~extieee.std_logic_1164.STD_LOGIC 0 323 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYMUXFAST_1507 ~extieee.std_logic_1164.STD_LOGIC 0 324 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYAND_1506 ~extieee.std_logic_1164.STD_LOGIC 0 325 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_FASTCARRY_1505 ~extieee.std_logic_1164.STD_LOGIC 0 326 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYMUXG2_1504 ~extieee.std_logic_1164.STD_LOGIC 0 327 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYMUXF2_1503 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_LOGIC_ZERO_1502 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CYSELG_1493 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_G ~extieee.std_logic_1164.STD_LOGIC 0 331 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_SRINV_1491 ~extieee.std_logic_1164.STD_LOGIC 0 332 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_6_CLKINV_1490 ~extieee.std_logic_1164.STD_LOGIC 0 333 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_DXMUX_1587 ~extieee.std_logic_1164.STD_LOGIC 0 334 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_XORF_1585 ~extieee.std_logic_1164.STD_LOGIC 0 335 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYINIT_1584 ~extieee.std_logic_1164.STD_LOGIC 0 336 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_F ~extieee.std_logic_1164.STD_LOGIC 0 337 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_DYMUX_1568 ~extieee.std_logic_1164.STD_LOGIC 0 338 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_XORG_1566 ~extieee.std_logic_1164.STD_LOGIC 0 339 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_8_Q ~extieee.std_logic_1164.STD_LOGIC 0 340 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYSELF_1564 ~extieee.std_logic_1164.STD_LOGIC 0 341 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYMUXFAST_1563 ~extieee.std_logic_1164.STD_LOGIC 0 342 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYAND_1562 ~extieee.std_logic_1164.STD_LOGIC 0 343 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_FASTCARRY_1561 ~extieee.std_logic_1164.STD_LOGIC 0 344 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYMUXG2_1560 ~extieee.std_logic_1164.STD_LOGIC 0 345 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYMUXF2_1559 ~extieee.std_logic_1164.STD_LOGIC 0 346 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_LOGIC_ZERO_1558 ~extieee.std_logic_1164.STD_LOGIC 0 347 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CYSELG_1549 ~extieee.std_logic_1164.STD_LOGIC 0 348 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_G ~extieee.std_logic_1164.STD_LOGIC 0 349 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_SRINV_1547 ~extieee.std_logic_1164.STD_LOGIC 0 350 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_8_CLKINV_1546 ~extieee.std_logic_1164.STD_LOGIC 0 351 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_DXMUX_1643 ~extieee.std_logic_1164.STD_LOGIC 0 352 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_XORF_1641 ~extieee.std_logic_1164.STD_LOGIC 0 353 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYINIT_1640 ~extieee.std_logic_1164.STD_LOGIC 0 354 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_F ~extieee.std_logic_1164.STD_LOGIC 0 355 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_DYMUX_1624 ~extieee.std_logic_1164.STD_LOGIC 0 356 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_XORG_1622 ~extieee.std_logic_1164.STD_LOGIC 0 357 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_10_Q ~extieee.std_logic_1164.STD_LOGIC 0 358 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYSELF_1620 ~extieee.std_logic_1164.STD_LOGIC 0 359 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYMUXFAST_1619 ~extieee.std_logic_1164.STD_LOGIC 0 360 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYAND_1618 ~extieee.std_logic_1164.STD_LOGIC 0 361 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_FASTCARRY_1617 ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYMUXG2_1616 ~extieee.std_logic_1164.STD_LOGIC 0 363 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYMUXF2_1615 ~extieee.std_logic_1164.STD_LOGIC 0 364 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_LOGIC_ZERO_1614 ~extieee.std_logic_1164.STD_LOGIC 0 365 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CYSELG_1605 ~extieee.std_logic_1164.STD_LOGIC 0 366 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_G ~extieee.std_logic_1164.STD_LOGIC 0 367 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_SRINV_1603 ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_10_CLKINV_1602 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_DXMUX_1699 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_XORF_1697 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYINIT_1696 ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_F ~extieee.std_logic_1164.STD_LOGIC 0 374 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_DYMUX_1680 ~extieee.std_logic_1164.STD_LOGIC 0 375 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_XORG_1678 ~extieee.std_logic_1164.STD_LOGIC 0 376 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_12_Q ~extieee.std_logic_1164.STD_LOGIC 0 377 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYSELF_1676 ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYMUXFAST_1675 ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYAND_1674 ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_FASTCARRY_1673 ~extieee.std_logic_1164.STD_LOGIC 0 381 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYMUXG2_1672 ~extieee.std_logic_1164.STD_LOGIC 0 382 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYMUXF2_1671 ~extieee.std_logic_1164.STD_LOGIC 0 383 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_LOGIC_ZERO_1670 ~extieee.std_logic_1164.STD_LOGIC 0 384 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CYSELG_1661 ~extieee.std_logic_1164.STD_LOGIC 0 385 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_G ~extieee.std_logic_1164.STD_LOGIC 0 386 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_SRINV_1659 ~extieee.std_logic_1164.STD_LOGIC 0 387 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_12_CLKINV_1658 ~extieee.std_logic_1164.STD_LOGIC 0 388 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 389 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_DXMUX_1755 ~extieee.std_logic_1164.STD_LOGIC 0 390 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_XORF_1753 ~extieee.std_logic_1164.STD_LOGIC 0 391 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYINIT_1752 ~extieee.std_logic_1164.STD_LOGIC 0 392 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_F ~extieee.std_logic_1164.STD_LOGIC 0 393 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_DYMUX_1736 ~extieee.std_logic_1164.STD_LOGIC 0 394 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_XORG_1734 ~extieee.std_logic_1164.STD_LOGIC 0 395 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_14_Q ~extieee.std_logic_1164.STD_LOGIC 0 396 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYSELF_1732 ~extieee.std_logic_1164.STD_LOGIC 0 397 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYMUXFAST_1731 ~extieee.std_logic_1164.STD_LOGIC 0 398 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYAND_1730 ~extieee.std_logic_1164.STD_LOGIC 0 399 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_FASTCARRY_1729 ~extieee.std_logic_1164.STD_LOGIC 0 400 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYMUXG2_1728 ~extieee.std_logic_1164.STD_LOGIC 0 401 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYMUXF2_1727 ~extieee.std_logic_1164.STD_LOGIC 0 402 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_LOGIC_ZERO_1726 ~extieee.std_logic_1164.STD_LOGIC 0 403 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CYSELG_1717 ~extieee.std_logic_1164.STD_LOGIC 0 404 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_G ~extieee.std_logic_1164.STD_LOGIC 0 405 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_SRINV_1715 ~extieee.std_logic_1164.STD_LOGIC 0 406 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_14_CLKINV_1714 ~extieee.std_logic_1164.STD_LOGIC 0 407 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_DXMUX_1811 ~extieee.std_logic_1164.STD_LOGIC 0 408 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_XORF_1809 ~extieee.std_logic_1164.STD_LOGIC 0 409 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYINIT_1808 ~extieee.std_logic_1164.STD_LOGIC 0 410 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_F ~extieee.std_logic_1164.STD_LOGIC 0 411 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_DYMUX_1792 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_XORG_1790 ~extieee.std_logic_1164.STD_LOGIC 0 413 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_16_Q ~extieee.std_logic_1164.STD_LOGIC 0 414 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYSELF_1788 ~extieee.std_logic_1164.STD_LOGIC 0 415 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYMUXFAST_1787 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYAND_1786 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_FASTCARRY_1785 ~extieee.std_logic_1164.STD_LOGIC 0 418 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYMUXG2_1784 ~extieee.std_logic_1164.STD_LOGIC 0 419 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYMUXF2_1783 ~extieee.std_logic_1164.STD_LOGIC 0 420 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_LOGIC_ZERO_1782 ~extieee.std_logic_1164.STD_LOGIC 0 421 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CYSELG_1773 ~extieee.std_logic_1164.STD_LOGIC 0 422 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_G ~extieee.std_logic_1164.STD_LOGIC 0 423 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_SRINV_1771 ~extieee.std_logic_1164.STD_LOGIC 0 424 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_16_CLKINV_1770 ~extieee.std_logic_1164.STD_LOGIC 0 425 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_DXMUX_1860 ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_XORF_1858 ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_LOGIC_ZERO_1857 ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_CYINIT_1856 ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_CYSELF_1847 ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_F ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_DYMUX_1839 ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_XORG_1837 ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_cy_18_Q ~extieee.std_logic_1164.STD_LOGIC 0 434 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_19_rt_1834 ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_SRINV_1826 ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_signal (_internal x7seg_clkdiv_18_CLKINV_1825 ~extieee.std_logic_1164.STD_LOGIC 0 437 (_architecture (_uni ))))
		(_signal (_internal an_0_O ~extieee.std_logic_1164.STD_LOGIC 0 438 (_architecture (_uni ))))
		(_signal (_internal an_1_O ~extieee.std_logic_1164.STD_LOGIC 0 439 (_architecture (_uni ))))
		(_signal (_internal an_2_O ~extieee.std_logic_1164.STD_LOGIC 0 440 (_architecture (_uni ))))
		(_signal (_internal btn_0_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 441 (_architecture (_uni ))))
		(_signal (_internal an_3_O ~extieee.std_logic_1164.STD_LOGIC 0 442 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_O ~extieee.std_logic_1164.STD_LOGIC 0 443 (_architecture (_uni ))))
		(_signal (_internal dp_O ~extieee.std_logic_1164.STD_LOGIC 0 444 (_architecture (_uni ))))
		(_signal (_internal btn_1_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 445 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_O ~extieee.std_logic_1164.STD_LOGIC 0 446 (_architecture (_uni ))))
		(_signal (_internal btn_2_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 447 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_O ~extieee.std_logic_1164.STD_LOGIC 0 448 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_O ~extieee.std_logic_1164.STD_LOGIC 0 449 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_O ~extieee.std_logic_1164.STD_LOGIC 0 450 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_O ~extieee.std_logic_1164.STD_LOGIC 0 451 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_O ~extieee.std_logic_1164.STD_LOGIC 0 452 (_architecture (_uni ))))
		(_signal (_internal mclK_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 453 (_architecture (_uni ))))
		(_signal (_internal sw_0_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 454 (_architecture (_uni ))))
		(_signal (_internal sw_1_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 455 (_architecture (_uni ))))
		(_signal (_internal sw_2_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 456 (_architecture (_uni ))))
		(_signal (_internal sw_3_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 457 (_architecture (_uni ))))
		(_signal (_internal sw_3_IFF_IFF1_RST ~extieee.std_logic_1164.STD_LOGIC 0 458 (_architecture (_uni ))))
		(_signal (_internal sw_3_IFF_ICLK1INV_2084 ~extieee.std_logic_1164.STD_LOGIC 0 459 (_architecture (_uni ))))
		(_signal (_internal sw_3_IFF_ICEINV_2082 ~extieee.std_logic_1164.STD_LOGIC 0 460 (_architecture (_uni ))))
		(_signal (_internal sw_3_IFF_IDDRIN_MUX_2080 ~extieee.std_logic_1164.STD_LOGIC 0 461 (_architecture (_uni ))))
		(_signal (_internal sw_4_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 462 (_architecture (_uni ))))
		(_signal (_internal sw_4_IFF_IFF1_RST ~extieee.std_logic_1164.STD_LOGIC 0 463 (_architecture (_uni ))))
		(_signal (_internal sw_4_IFF_ICLK1INV_2111 ~extieee.std_logic_1164.STD_LOGIC 0 464 (_architecture (_uni ))))
		(_signal (_internal sw_4_IFF_ICEINV_2109 ~extieee.std_logic_1164.STD_LOGIC 0 465 (_architecture (_uni ))))
		(_signal (_internal sw_4_IFF_IDDRIN_MUX_2107 ~extieee.std_logic_1164.STD_LOGIC 0 466 (_architecture (_uni ))))
		(_signal (_internal sw_5_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 467 (_architecture (_uni ))))
		(_signal (_internal sw_6_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 468 (_architecture (_uni ))))
		(_signal (_internal sw_7_INBUF ~extieee.std_logic_1164.STD_LOGIC 0 469 (_architecture (_uni ))))
		(_signal (_internal ld_0_O ~extieee.std_logic_1164.STD_LOGIC 0 470 (_architecture (_uni ))))
		(_signal (_internal ld_1_O ~extieee.std_logic_1164.STD_LOGIC 0 471 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_BUFG_S_INVNOT ~extieee.std_logic_1164.STD_LOGIC 0 472 (_architecture (_uni ))))
		(_signal (_internal mclK_BUFGP_BUFG_I0_INV ~extieee.std_logic_1164.STD_LOGIC 0 473 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_3_F5MUX_2247 ~extieee.std_logic_1164.STD_LOGIC 0 474 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_33_2245 ~extieee.std_logic_1164.STD_LOGIC 0 475 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_3_BXINV_2238 ~extieee.std_logic_1164.STD_LOGIC 0 476 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_43_2236 ~extieee.std_logic_1164.STD_LOGIC 0 477 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_0_F5MUX_2272 ~extieee.std_logic_1164.STD_LOGIC 0 478 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_3_2270 ~extieee.std_logic_1164.STD_LOGIC 0 479 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_0_BXINV_2263 ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_4_2261 ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_1_F5MUX_2297 ~extieee.std_logic_1164.STD_LOGIC 0 482 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_31_2295 ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_1_BXINV_2289 ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_41_2287 ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_2_F5MUX_2322 ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_32_2320 ~extieee.std_logic_1164.STD_LOGIC 0 487 (_architecture (_uni ))))
		(_signal (_internal x7seg_digit_2_BXINV_2314 ~extieee.std_logic_1164.STD_LOGIC 0 488 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mmux_digit_42_2312 ~extieee.std_logic_1164.STD_LOGIC 0 489 (_architecture (_uni ))))
		(_signal (_internal det_current_state_1_DXMUX_2352 ~extieee.std_logic_1164.STD_LOGIC 0 490 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_1_Q_2349 ~extieee.std_logic_1164.STD_LOGIC 0 491 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_1_SW0_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 492 (_architecture (_uni ))))
		(_signal (_internal det_current_state_1_CLKINV_2336 ~extieee.std_logic_1164.STD_LOGIC 0 493 (_architecture (_uni ))))
		(_signal (_internal det_current_state_2_DXMUX_2387 ~extieee.std_logic_1164.STD_LOGIC 0 494 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_2_Q_2384 ~extieee.std_logic_1164.STD_LOGIC 0 495 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_2_SW0_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 496 (_architecture (_uni ))))
		(_signal (_internal det_current_state_2_CLKINV_2370 ~extieee.std_logic_1164.STD_LOGIC 0 497 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_6_2415 ~extieee.std_logic_1164.STD_LOGIC 0 498 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_1_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 499 (_architecture (_uni ))))
		(_signal (_internal det_current_state_0_DXMUX_2446 ~extieee.std_logic_1164.STD_LOGIC 0 500 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 501 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_0_18_SW0_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 502 (_architecture (_uni ))))
		(_signal (_internal det_current_state_0_CLKINV_2430 ~extieee.std_logic_1164.STD_LOGIC 0 503 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_35_2474 ~extieee.std_logic_1164.STD_LOGIC 0 504 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_30_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 505 (_architecture (_uni ))))
		(_signal (_internal det_current_state_5_DXMUX_2505 ~extieee.std_logic_1164.STD_LOGIC 0 506 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 507 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_16_O_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 508 (_architecture (_uni ))))
		(_signal (_internal det_current_state_5_CLKINV_2489 ~extieee.std_logic_1164.STD_LOGIC 0 509 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_DYMUX_2528 ~extieee.std_logic_1164.STD_LOGIC 0 510 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_In ~extieee.std_logic_1164.STD_LOGIC 0 511 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_CLKINV_2519 ~extieee.std_logic_1164.STD_LOGIC 0 512 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 513 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_DXMUX_2570 ~extieee.std_logic_1164.STD_LOGIC 0 514 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_In ~extieee.std_logic_1164.STD_LOGIC 0 515 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_DYMUX_2555 ~extieee.std_logic_1164.STD_LOGIC 0 516 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd1_In ~extieee.std_logic_1164.STD_LOGIC 0 517 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_SRINV_2547 ~extieee.std_logic_1164.STD_LOGIC 0 518 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd2_CLKINV_2546 ~extieee.std_logic_1164.STD_LOGIC 0 519 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_FFY_RST ~extieee.std_logic_1164.STD_LOGIC 0 520 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_FFX_RST ~extieee.std_logic_1164.STD_LOGIC 0 521 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_DXMUX_2612 ~extieee.std_logic_1164.STD_LOGIC 0 522 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_In ~extieee.std_logic_1164.STD_LOGIC 0 523 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_DYMUX_2597 ~extieee.std_logic_1164.STD_LOGIC 0 524 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd3_In ~extieee.std_logic_1164.STD_LOGIC 0 525 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_SRINV_2589 ~extieee.std_logic_1164.STD_LOGIC 0 526 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd4_CLKINV_2588 ~extieee.std_logic_1164.STD_LOGIC 0 527 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_DXMUX_2654 ~extieee.std_logic_1164.STD_LOGIC 0 528 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_In ~extieee.std_logic_1164.STD_LOGIC 0 529 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_DYMUX_2639 ~extieee.std_logic_1164.STD_LOGIC 0 530 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd5_In ~extieee.std_logic_1164.STD_LOGIC 0 531 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_SRINV_2631 ~extieee.std_logic_1164.STD_LOGIC 0 532 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd6_CLKINV_2630 ~extieee.std_logic_1164.STD_LOGIC 0 533 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_DXMUX_2696 ~extieee.std_logic_1164.STD_LOGIC 0 534 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_In ~extieee.std_logic_1164.STD_LOGIC 0 535 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_DYMUX_2681 ~extieee.std_logic_1164.STD_LOGIC 0 536 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd7_In ~extieee.std_logic_1164.STD_LOGIC 0 537 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_SRINV_2673 ~extieee.std_logic_1164.STD_LOGIC 0 538 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd8_CLKINV_2672 ~extieee.std_logic_1164.STD_LOGIC 0 539 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_DXMUX_2738 ~extieee.std_logic_1164.STD_LOGIC 0 540 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_In ~extieee.std_logic_1164.STD_LOGIC 0 541 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_DYMUX_2723 ~extieee.std_logic_1164.STD_LOGIC 0 542 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd9_In ~extieee.std_logic_1164.STD_LOGIC 0 543 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_SRINV_2715 ~extieee.std_logic_1164.STD_LOGIC 0 544 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd10_CLKINV_2714 ~extieee.std_logic_1164.STD_LOGIC 0 545 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_DXMUX_2762 ~extieee.std_logic_1164.STD_LOGIC 0 546 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_DYMUX_2754 ~extieee.std_logic_1164.STD_LOGIC 0 547 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_SRINV_2752 ~extieee.std_logic_1164.STD_LOGIC 0 548 (_architecture (_uni ))))
		(_signal (_internal db_delay2_1_CLKINV_2751 ~extieee.std_logic_1164.STD_LOGIC 0 549 (_architecture (_uni ))))
		(_signal (_internal det_next_current_state_5_13_2790 ~extieee.std_logic_1164.STD_LOGIC 0 550 (_architecture (_uni ))))
		(_signal (_internal N14 ~extieee.std_logic_1164.STD_LOGIC 0 551 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_DXMUX_2810 ~extieee.std_logic_1164.STD_LOGIC 0 552 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_DYMUX_2802 ~extieee.std_logic_1164.STD_LOGIC 0 553 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_SRINV_2800 ~extieee.std_logic_1164.STD_LOGIC 0 554 (_architecture (_uni ))))
		(_signal (_internal db_delay3_1_CLKINV_2799 ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni ))))
		(_signal (_internal N12 ~extieee.std_logic_1164.STD_LOGIC 0 556 (_architecture (_uni ))))
		(_signal (_internal an_1_OBUF_2850 ~extieee.std_logic_1164.STD_LOGIC 0 557 (_architecture (_uni ))))
		(_signal (_internal N10_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_OBUF_2874 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_OBUF_2867 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_OBUF_2898 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_OBUF_2891 ~extieee.std_logic_1164.STD_LOGIC 0 562 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_OBUF_2922 ~extieee.std_logic_1164.STD_LOGIC 0 563 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_OBUF_2915 ~extieee.std_logic_1164.STD_LOGIC 0 564 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_OBUF_2934 ~extieee.std_logic_1164.STD_LOGIC 0 565 (_architecture (_uni ))))
		(_signal (_internal an_3_OBUF_2958 ~extieee.std_logic_1164.STD_LOGIC 0 566 (_architecture (_uni ))))
		(_signal (_internal an_0_OBUF_2950 ~extieee.std_logic_1164.STD_LOGIC 0 567 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_DYMUX_2968 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_BYINV_2967 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_CLKINV_2965 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_architecture (_uni ))))
		(_signal (_internal an_2_OBUF_2995 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_architecture (_uni ))))
		(_signal (_internal N4_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 572 (_architecture (_uni ))))
		(_signal (_internal deb_to_det_3019 ~extieee.std_logic_1164.STD_LOGIC 0 573 (_architecture (_uni ))))
		(_signal (_internal N01_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 574 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_DXMUX_3050 ~extieee.std_logic_1164.STD_LOGIC 0 575 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_In ~extieee.std_logic_1164.STD_LOGIC 0 576 (_architecture (_uni ))))
		(_signal (_internal det_present_state_cmp_eq0000_pack_1 ~extieee.std_logic_1164.STD_LOGIC 0 577 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_CLKINV_3032 ~extieee.std_logic_1164.STD_LOGIC 0 578 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_DXMUX_3074 ~extieee.std_logic_1164.STD_LOGIC 0 579 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_DYMUX_3066 ~extieee.std_logic_1164.STD_LOGIC 0 580 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_SRINV_3064 ~extieee.std_logic_1164.STD_LOGIC 0 581 (_architecture (_uni ))))
		(_signal (_internal db_delay1_1_CLKINV_3063 ~extieee.std_logic_1164.STD_LOGIC 0 582 (_architecture (_uni ))))
		(_signal (_internal sw_0_IFF_ICLK1INV_2003 ~extieee.std_logic_1164.STD_LOGIC 0 583 (_architecture (_uni ))))
		(_signal (_internal sw_0_IFF_ICEINV_2001 ~extieee.std_logic_1164.STD_LOGIC 0 584 (_architecture (_uni ))))
		(_signal (_internal sw_0_IFF_IDDRIN_MUX_1999 ~extieee.std_logic_1164.STD_LOGIC 0 585 (_architecture (_uni ))))
		(_signal (_internal sw_0_IFF_IFF1_RSTAND_2008 ~extieee.std_logic_1164.STD_LOGIC 0 586 (_architecture (_uni ))))
		(_signal (_internal sw_1_IFF_ICLK1INV_2030 ~extieee.std_logic_1164.STD_LOGIC 0 587 (_architecture (_uni ))))
		(_signal (_internal sw_1_IFF_ICEINV_2028 ~extieee.std_logic_1164.STD_LOGIC 0 588 (_architecture (_uni ))))
		(_signal (_internal sw_1_IFF_IDDRIN_MUX_2026 ~extieee.std_logic_1164.STD_LOGIC 0 589 (_architecture (_uni ))))
		(_signal (_internal sw_1_IFF_IFF1_RSTAND_2035 ~extieee.std_logic_1164.STD_LOGIC 0 590 (_architecture (_uni ))))
		(_signal (_internal sw_2_IFF_ICLK1INV_2057 ~extieee.std_logic_1164.STD_LOGIC 0 591 (_architecture (_uni ))))
		(_signal (_internal sw_2_IFF_ICEINV_2055 ~extieee.std_logic_1164.STD_LOGIC 0 592 (_architecture (_uni ))))
		(_signal (_internal sw_2_IFF_IDDRIN_MUX_2053 ~extieee.std_logic_1164.STD_LOGIC 0 593 (_architecture (_uni ))))
		(_signal (_internal sw_2_IFF_IFF1_RSTAND_2062 ~extieee.std_logic_1164.STD_LOGIC 0 594 (_architecture (_uni ))))
		(_signal (_internal sw_5_IFF_ICLK1INV_2138 ~extieee.std_logic_1164.STD_LOGIC 0 595 (_architecture (_uni ))))
		(_signal (_internal sw_5_IFF_ICEINV_2136 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_architecture (_uni ))))
		(_signal (_internal sw_5_IFF_IDDRIN_MUX_2134 ~extieee.std_logic_1164.STD_LOGIC 0 597 (_architecture (_uni ))))
		(_signal (_internal sw_5_IFF_IFF1_RSTAND_2143 ~extieee.std_logic_1164.STD_LOGIC 0 598 (_architecture (_uni ))))
		(_signal (_internal sw_6_IFF_ICLK1INV_2165 ~extieee.std_logic_1164.STD_LOGIC 0 599 (_architecture (_uni ))))
		(_signal (_internal sw_6_IFF_ICEINV_2163 ~extieee.std_logic_1164.STD_LOGIC 0 600 (_architecture (_uni ))))
		(_signal (_internal sw_6_IFF_IDDRIN_MUX_2161 ~extieee.std_logic_1164.STD_LOGIC 0 601 (_architecture (_uni ))))
		(_signal (_internal sw_6_IFF_IFF1_RSTAND_2170 ~extieee.std_logic_1164.STD_LOGIC 0 602 (_architecture (_uni ))))
		(_signal (_internal sw_7_IFF_ICLK1INV_2192 ~extieee.std_logic_1164.STD_LOGIC 0 603 (_architecture (_uni ))))
		(_signal (_internal sw_7_IFF_ICEINV_2190 ~extieee.std_logic_1164.STD_LOGIC 0 604 (_architecture (_uni ))))
		(_signal (_internal sw_7_IFF_IDDRIN_MUX_2188 ~extieee.std_logic_1164.STD_LOGIC 0 605 (_architecture (_uni ))))
		(_signal (_internal sw_7_IFF_IFF1_RSTAND_2197 ~extieee.std_logic_1164.STD_LOGIC 0 606 (_architecture (_uni ))))
		(_signal (_internal det_current_state_1_FFX_RSTAND_2357 ~extieee.std_logic_1164.STD_LOGIC 0 607 (_architecture (_uni ))))
		(_signal (_internal det_current_state_2_FFX_RSTAND_2392 ~extieee.std_logic_1164.STD_LOGIC 0 608 (_architecture (_uni ))))
		(_signal (_internal det_current_state_0_FFX_RSTAND_2451 ~extieee.std_logic_1164.STD_LOGIC 0 609 (_architecture (_uni ))))
		(_signal (_internal det_current_state_5_FFX_RSTAND_2510 ~extieee.std_logic_1164.STD_LOGIC 0 610 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd11_FFY_RSTAND_2533 ~extieee.std_logic_1164.STD_LOGIC 0 611 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd13_FFY_SET ~extieee.std_logic_1164.STD_LOGIC 0 612 (_architecture (_uni ))))
		(_signal (_internal det_present_state_FSM_FFd12_FFX_RSTAND_3055 ~extieee.std_logic_1164.STD_LOGIC 0 613 (_architecture (_uni ))))
		(_signal (_internal dp_OUTPUT_OFF_O1INV_1920 ~extieee.std_logic_1164.STD_LOGIC 0 614 (_architecture (_uni ))))
		(_signal (_internal VCC ~extieee.std_logic_1164.STD_LOGIC 0 615 (_architecture (_uni ))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 616 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 617 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{17~downto~0}~13 0 617 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 618 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal x7seg_clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 618 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 619 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal r_q ~STD_LOGIC_VECTOR{7~downto~0}~13 0 619 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 620 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal x7seg_digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 620 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 621 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal db_delay1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 621 (_architecture (_uni ))))
		(_signal (_internal db_delay2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 622 (_architecture (_uni ))))
		(_signal (_internal db_delay3 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 623 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 624 (_architecture (_uni ))))
		(_signal (_internal x7seg_Mcount_clkdiv_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 625 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528325 (simprim VCOMPONENTS ~STRING~1528325)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159806 (simprim VCOMPONENTS ~STRING~159806)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1533 (simprim VCOMPONENTS ~STRING~1533)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.VITAL_Timing.VitalTransitionType (ieee VITAL_Timing VitalTransitionType)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType01 (ieee VITAL_Timing VitalDelayType01)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528317 (simprim VCOMPONENTS ~STRING~1528317)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159715 (simprim VCOMPONENTS ~STRING~159715)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~151842 (simprim VCOMPONENTS ~STRING~151842)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType (ieee VITAL_Timing VitalDelayType)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1511 (simprim VCOMPONENTS ~STRING~1511)))
		(_type (_external ~extsimprim.VCOMPONENTS.~BIT_VECTOR~158697 (simprim VCOMPONENTS ~BIT_VECTOR~158697)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158698 (simprim VCOMPONENTS ~STRING~158698)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159716 (simprim VCOMPONENTS ~STRING~159716)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159717 (simprim VCOMPONENTS ~STRING~159717)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159718 (simprim VCOMPONENTS ~STRING~159718)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~159719 (simprim VCOMPONENTS ~STRING~159719)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1536 (simprim VCOMPONENTS ~STRING~1536)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1537 (simprim VCOMPONENTS ~STRING~1537)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1538 (simprim VCOMPONENTS ~STRING~1538)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~158395 (simprim VCOMPONENTS ~STRING~158395)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527242 (simprim VCOMPONENTS ~STRING~1527242)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1527243 (simprim VCOMPONENTS ~STRING~1527243)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528214 (simprim VCOMPONENTS ~STRING~1528214)))
		(_type (_external ~extsimprim.VCOMPONENTS.~STRING~1528215 (simprim VCOMPONENTS ~STRING~1528215)))
		(_signal (_external simprim.VCOMPONENTS.GSR (simprim VCOMPONENTS 0)))
		(_signal (_external simprim.VCOMPONENTS.GTS (simprim VCOMPONENTS 1)))
	)
)
