$date
	Tue Feb  3 22:27:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_not $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # en $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # en $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
z!
$end
#20
1"
#30
x"
#40
z"
#50
