{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOS Capacitor\n",
    "\n",
    "## Capacitance-Voltage (C-V) Analysis\n",
    "\n",
    "The MOS capacitor is the fundamental building block for understanding MOSFET operation. C-V measurements reveal important information about oxide quality and interface states.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOS capacitor operation regions\n",
    "- Simulate C-V characteristics\n",
    "- Analyze accumulation, depletion, and inversion\n",
    "- Study flat-band voltage and oxide charges"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Setup: Load PADRE environment (required on nanoHUB)\n# This cell loads the PADRE simulator into your environment.\n# If running locally with PADRE already in your PATH, this will be skipped gracefully.\n\nfrom nanohubpadre import use\n\n# Load the PADRE simulator environment\n%use padre-2.4E-r15\n\nprint(\"PADRE environment setup complete.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOS Capacitor Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "    Metal Gate\n",
    "    ==========\n",
    "    |  Oxide  | (SiO2)\n",
    "    ==========\n",
    "    |         |\n",
    "    | Silicon | (P-type or N-type)\n",
    "    |         |\n",
    "    ==========\n",
    "    Back Contact\n",
    "```\n",
    "\n",
    "### 1.2 Operation Regions (P-type substrate)\n",
    "\n",
    "- **Accumulation** (Vg < 0): Holes accumulate at surface\n",
    "- **Flat-band** (Vg = VFB): Bands are flat\n",
    "- **Depletion** (VFB < Vg < VT): Surface depleted of holes\n",
    "- **Inversion** (Vg > VT): Electrons form inversion layer\n",
    "\n",
    "### 1.3 Key Parameters\n",
    "\n",
    "- **Oxide capacitance**: $C_{ox} = \\epsilon_{ox}/t_{ox}$\n",
    "\n",
    "- **Flat-band voltage**: $V_{FB} = \\phi_{ms} - Q_f/C_{ox}$\n",
    "\n",
    "- **Threshold voltage**: $V_T = V_{FB} + 2\\phi_F + Q_d/C_{ox}$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from nanohubpadre import create_mos_capacitor\n",
    "\n",
    "# Physical constants\n",
    "q = 1.6e-19\n",
    "eps_0 = 8.85e-14  # F/cm\n",
    "eps_ox = 3.9 * eps_0\n",
    "eps_si = 11.7 * eps_0\n",
    "kT = 0.0259  # eV at 300K\n",
    "ni = 1.5e10  # intrinsic carrier concentration\n",
    "\n",
    "# MOS parameters\n",
    "tox = 5e-7   # 5 nm oxide\n",
    "Na = 1e17    # P-type substrate doping\n",
    "\n",
    "Cox = eps_ox / tox\n",
    "phi_F = kT * np.log(Na / ni)\n",
    "\n",
    "print(\"MOS Capacitor Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Oxide thickness: {tox*1e7:.0f} nm\")\n",
    "print(f\"Cox = {Cox*1e6:.2f} uF/cm^2\")\n",
    "print(f\"phi_F = {phi_F:.3f} V\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating a MOS Capacitor Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Create MOS capacitor\nsim_moscap = create_mos_capacitor(\n    # Geometry\n    oxide_thickness=0.005,      # 5 nm oxide\n    silicon_thickness=0.05,     # 50 nm silicon\n    device_width=1.0,\n    \n    # Doping\n    substrate_doping=1e17,      # P-type doping\n    substrate_type='p',\n    \n    # Gate\n    gate_type='n_poly',         # N+ polysilicon gate\n    \n    # Oxide\n    oxide_permittivity=3.9,\n    \n    # Models\n    temperature=300,\n    \n    # Output\n    log_bands_eq=True\n)\n\nprint(\"MOS Capacitor Configuration:\")\nprint(\"=\"*40)\nprint(\"Oxide: SiO2, 5 nm\")\nprint(\"Substrate: P-type Si, 1e17 cm^-3\")\nprint(\"Gate: N+ polysilicon\")\n\n# Run the simulation\nprint(\"\\nRunning equilibrium simulation...\")\nresult = sim_moscap.run()\nif result.returncode == 0:\n    print(\"Simulation completed successfully!\")\nelse:\n    print(f\"Simulation failed with return code: {result.returncode}\")"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# View generated deck\nprint(\"PADRE Input Deck:\")\nprint(\"=\"*60)\nprint(sim_moscap.generate_deck())\n\n# Plot equilibrium band diagram\nprint(\"\\n\" + \"=\"*60)\nprint(\"Equilibrium Band Diagram:\")\nsim_moscap.plot_band_diagram(title=\"MOS Capacitor - Equilibrium (Near Flat-band)\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. C-V Characteristics"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# C-V simulation\nsim_cv = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.05,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    \n    # Enable C-V logging\n    log_cv=True,\n    cv_file=\"cv_data\",\n    \n    # Gate voltage sweep\n    vg_sweep=(-2.0, 2.0, 0.1),  # -2V to +2V\n    ac_frequency=1e6             # 1 MHz\n)\n\nprint(\"C-V Simulation Configuration:\")\nprint(\"=\"*40)\nprint(\"Gate voltage: -2V to +2V\")\nprint(\"AC frequency: 1 MHz\")\n\n# Run the simulation\nprint(\"\\nRunning C-V simulation...\")\nresult_cv = sim_cv.run()\nif result_cv.returncode == 0:\n    print(\"Simulation completed successfully!\")\nelse:\n    print(f\"Simulation failed with return code: {result_cv.returncode}\")"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Theoretical C-V curve and PADRE simulation comparison\ndef mos_cv(Vg, Na, tox, VFB=0):\n    \"\"\"Calculate MOS capacitor C-V curve\"\"\"\n    Cox = eps_ox / tox\n    phi_F = kT * np.log(Na / ni)\n    \n    C = np.zeros_like(Vg)\n    \n    for i, vg in enumerate(Vg):\n        Vgb = vg - VFB\n        \n        if Vgb < 0:  # Accumulation\n            C[i] = Cox\n        elif Vgb < 2 * phi_F:  # Depletion\n            # Simplified depletion capacitance\n            Wd = np.sqrt(2 * eps_si * Vgb / (q * Na))\n            Cd = eps_si / Wd\n            C[i] = 1 / (1/Cox + 1/Cd)\n        else:  # Strong inversion (high frequency)\n            Wd_max = np.sqrt(4 * eps_si * phi_F / (q * Na))\n            Cd_min = eps_si / Wd_max\n            C[i] = 1 / (1/Cox + 1/Cd_min)  # HF: Cmin\n    \n    return C\n\nVg = np.linspace(-2, 2, 100)\nC_hf = mos_cv(Vg, Na, tox)\n\nplt.figure(figsize=(10, 6))\n\n# Theoretical curves\nplt.plot(Vg, C_hf / Cox * 100, 'b--', linewidth=2, alpha=0.5, label='Theory: High Frequency')\n\n# Low frequency curve (inversion capacitance = Cox)\nC_lf = mos_cv(Vg, Na, tox)\nC_lf[Vg > 0.5] = Cox  # LF: inversion charge follows\nplt.plot(Vg, C_lf / Cox * 100, 'r--', linewidth=2, alpha=0.5, label='Theory: Low Frequency')\n\n# Try to get PADRE C-V data\ntry:\n    cv_data = sim_cv.get_cv_data()\n    if cv_data is not None:\n        Vg_sim, C_sim = cv_data.get_cv_data()\n        # Normalize to Cox\n        Cox_val = eps_ox / (tox)\n        plt.plot(Vg_sim, C_sim / Cox_val * 100, 'g-', linewidth=2, label='PADRE Simulation')\n        print(\"PADRE C-V data extracted successfully!\")\nexcept Exception as e:\n    print(f\"Note: C-V data extraction may require additional output parsing: {e}\")\n    print(\"Using theoretical curves for comparison\")\n\nplt.xlabel('Gate Voltage Vg (V)', fontsize=12)\nplt.ylabel('Capacitance C/Cox (%)', fontsize=12)\nplt.title('MOS Capacitor C-V Characteristics', fontsize=14)\nplt.legend()\nplt.grid(True, alpha=0.3)\nplt.xlim(-2, 2)\nplt.ylim(0, 110)\n\n# Add region labels\nplt.annotate('Accumulation', xy=(-1.5, 95), fontsize=10)\nplt.annotate('Depletion', xy=(0, 60), fontsize=10)\nplt.annotate('Inversion', xy=(1.5, 40), fontsize=10)\n\nplt.tight_layout()\nplt.show()\n\n# Show theoretical parameters\nphi_F_val = kT * np.log(Na / ni)\nWd_max = np.sqrt(4 * eps_si * phi_F_val / (q * Na)) * 1e4  # um\nCd_min = eps_si / (Wd_max * 1e-4)\nCmin_Cox = 1 / (1 + Cox / Cd_min)\n\nprint(\"\\nTheoretical Parameters:\")\nprint(\"=\"*40)\nprint(f\"Surface potential at inversion: 2*phi_F = {2*phi_F_val:.3f} V\")\nprint(f\"Maximum depletion width: Wd_max = {Wd_max*1e3:.1f} nm\")\nprint(f\"Cmin/Cox = {Cmin_Cox*100:.1f}%\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Effect of Doping"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Compare different substrate dopings with PADRE simulations\ndoping_levels = [1e16, 1e17, 1e18]  # cm^-3\n\nprint(\"Effect of Substrate Doping - Running PADRE Simulations:\")\nprint(\"=\"*60)\n\ndoping_simulations = {}\nfor Na_val in doping_levels:\n    sim = create_mos_capacitor(\n        oxide_thickness=0.005,\n        substrate_doping=Na_val,\n        substrate_type='p',\n        log_cv=True,\n        log_bands_eq=True,\n        vg_sweep=(-2.0, 2.0, 0.1)\n    )\n    \n    print(f\"\\nNa = {Na_val:.0e} cm^-3:\")\n    print(f\"  Running simulation...\")\n    result = sim.run()\n    if result.returncode == 0:\n        print(f\"  Completed!\")\n        doping_simulations[Na_val] = sim\n    else:\n        print(f\"  Failed!\")\n\n# Plot theoretical curves\nplt.figure(figsize=(10, 6))\ncolors = ['blue', 'orange', 'green']\n\nfor i, Na_val in enumerate(doping_levels):\n    C = mos_cv(Vg, Na_val, tox)\n    plt.plot(Vg, C / Cox * 100, '--', color=colors[i], alpha=0.5, \n             label=f'Theory: Na = {Na_val:.0e} cm^-3')\n\n# Try to plot PADRE results if available\nfor i, (Na_val, sim) in enumerate(doping_simulations.items()):\n    try:\n        cv_data = sim.get_cv_data()\n        if cv_data is not None:\n            Vg_sim, C_sim = cv_data.get_cv_data()\n            plt.plot(Vg_sim, C_sim / Cox * 100, '-', color=colors[i], linewidth=2,\n                    label=f'PADRE: Na = {Na_val:.0e} cm^-3')\n    except Exception as e:\n        pass  # C-V extraction not available\n\nplt.xlabel('Gate Voltage Vg (V)', fontsize=12)\nplt.ylabel('Capacitance C/Cox (%)', fontsize=12)\nplt.title('Effect of Substrate Doping on C-V', fontsize=14)\nplt.legend(fontsize=8)\nplt.grid(True, alpha=0.3)\nplt.xlim(-2, 2)\n\nplt.tight_layout()\nplt.show()\n\nprint(\"\\nKey observation:\")\nprint(\"Higher doping -> smaller depletion width -> higher Cmin\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. Effect of Oxide Thickness"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Compare different oxide thicknesses with PADRE simulations\ntox_values = [0.002, 0.005, 0.010]  # 2, 5, 10 nm (in um)\n\nprint(\"Oxide Thickness Comparison - Running PADRE Simulations:\")\nprint(\"=\"*60)\n\ntox_simulations = {}\nfor tox_um in tox_values:\n    tox_cm = tox_um * 1e-4\n    Cox_val = eps_ox / tox_cm\n    \n    sim = create_mos_capacitor(\n        oxide_thickness=tox_um,\n        substrate_doping=1e17,\n        substrate_type='p',\n        log_cv=True,\n        log_bands_eq=True,\n        vg_sweep=(-2.0, 2.0, 0.1)\n    )\n    \n    print(f\"\\ntox = {tox_um*1000:.0f} nm: Cox = {Cox_val*1e6:.2f} uF/cm^2\")\n    print(f\"  Running simulation...\")\n    result = sim.run()\n    if result.returncode == 0:\n        print(f\"  Completed!\")\n        tox_simulations[tox_um] = sim\n    else:\n        print(f\"  Failed!\")\n\n# Plot equilibrium band diagrams for different oxide thicknesses\nprint(\"\\nEquilibrium Band Diagrams for Different Oxide Thicknesses:\")\nfor tox_um, sim in tox_simulations.items():\n    sim.plot_band_diagram(title=f\"MOS Capacitor - tox = {tox_um*1000:.0f} nm\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. Band Diagrams in Different Regions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Simulate band diagrams at different gate voltages\nsim_bands = create_mos_capacitor(\n    oxide_thickness=0.005,\n    substrate_doping=1e17,\n    substrate_type='p',\n    log_bands_eq=True,\n    log_bands_bias=True,\n    log_cv=True,\n    vg_sweep=(-1.0, 1.5, 0.5)  # Sample points\n)\n\nprint(\"Running band diagram simulation at different Vg:\")\nprint(\"  Vg = -1.0V (Accumulation)\")\nprint(\"  Vg = -0.5V (Flat-band)\")  \nprint(\"  Vg = 0.0V (Depletion)\")\nprint(\"  Vg = 0.5V (Weak inversion)\")\nprint(\"  Vg = 1.0V (Moderate inversion)\")\nprint(\"  Vg = 1.5V (Strong inversion)\")\n\nresult_bands = sim_bands.run()\nif result_bands.returncode == 0:\n    print(\"\\nSimulation completed!\")\n    \n    # Plot equilibrium band diagram\n    print(\"\\nBand Diagram at Equilibrium:\")\n    sim_bands.plot_band_diagram(title=\"MOS Capacitor - Band Structure\")\nelse:\n    print(f\"\\nSimulation failed with return code: {result_bands.returncode}\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Complete Simulation Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Complete MOS capacitor characterization\nsim_complete = create_mos_capacitor(\n    # Geometry\n    oxide_thickness=0.005,\n    silicon_thickness=0.05,\n    device_width=1.0,\n    \n    # Mesh\n    nx=3,\n    ny_oxide=15,\n    ny_silicon=35,\n    \n    # Doping\n    substrate_doping=1e17,\n    substrate_type='p',\n    \n    # Gate\n    gate_type='n_poly',\n    \n    # Oxide\n    oxide_permittivity=3.9,\n    oxide_qf=0,  # No fixed charge\n    \n    # Models\n    temperature=300,\n    conmob=True,\n    fldmob=True,\n    \n    # Output\n    log_cv=True,\n    cv_file=\"moscap_cv\",\n    log_bands_eq=True,\n    \n    # C-V sweep\n    vg_sweep=(-2.5, 2.5, 0.05),\n    ac_frequency=1e6\n)\n\nprint(\"Running Complete MOS Capacitor Simulation\")\nprint(\"=\"*50)\nresult_complete = sim_complete.run()\n\nif result_complete.returncode == 0:\n    print(\"Simulation completed successfully!\")\n    \n    # Plot equilibrium band diagram\n    print(\"\\nEquilibrium Band Diagram:\")\n    sim_complete.plot_band_diagram(title=\"Complete MOS Capacitor Simulation\")\n    \n    # Try to extract and plot C-V data\n    try:\n        cv_data = sim_complete.get_cv_data()\n        if cv_data is not None:\n            Vg_sim, C_sim = cv_data.get_cv_data()\n            \n            plt.figure(figsize=(10, 6))\n            plt.plot(Vg_sim, C_sim / Cox * 100, 'b-', linewidth=2, label='PADRE Simulation')\n            plt.plot(Vg, C_hf / Cox * 100, 'r--', linewidth=2, alpha=0.5, label='Theory (HF)')\n            plt.xlabel('Gate Voltage Vg (V)', fontsize=12)\n            plt.ylabel('Capacitance C/Cox (%)', fontsize=12)\n            plt.title('Complete MOS Capacitor C-V Characteristics', fontsize=14)\n            plt.legend()\n            plt.grid(True, alpha=0.3)\n            plt.tight_layout()\n            plt.show()\n    except Exception as e:\n        print(f\"Note: C-V data extraction: {e}\")\n        \nelse:\n    print(f\"Simulation failed with return code: {result_complete.returncode}\")\n    print(\"\\nGenerated PADRE Input Deck:\")\n    print(sim_complete.generate_deck())"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "In this notebook, you learned:\n",
    "\n",
    "1. **MOS Structure**: Metal-Oxide-Semiconductor stack\n",
    "2. **Operating Regions**: Accumulation, depletion, inversion\n",
    "3. **C-V Analysis**: High vs low frequency behavior\n",
    "4. **Doping Effects**: Higher doping -> higher Cmin\n",
    "5. **Oxide Thickness**: Thinner oxide -> higher Cox\n",
    "\n",
    "**Key Equations:**\n",
    "- $C_{ox} = \\epsilon_{ox}/t_{ox}$\n",
    "- $C_{min}/C_{ox}$ depends on $W_d^{max}$ and doping\n",
    "\n",
    "**Next**: [08 - MESFET](08_MESFET.ipynb) - Metal-semiconductor FETs"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}