// Seed: 4226689265
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 = 1;
  assign id_1 = (-1'b0);
endmodule
macromodule module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wand id_11
);
  wire id_13;
  module_0 modCall_1 (id_13);
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic [7:0][1 'h0] id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_1 = 0;
  assign id_2 = id_1 - "";
endmodule
