-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity apply_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_src_val_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_val_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_val_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of apply_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv20_80000 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv37_40000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv37_5A00000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000101101000000000000000000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal p_src_val_2_read_1_reg_829 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_src_val_1_read_1_reg_835 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_val_0_read_1_reg_841 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_fu_138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_850 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_min_1_fu_166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_min_1_reg_856 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_fu_178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_dst_val_2_write_as_reg_862_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_fu_194_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_869_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_874_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_883_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_889_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_V_fu_273_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter20_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter21_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter22_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_894_pp0_iter23_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_71_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_71_reg_900_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_210_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_fu_317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_reg_914 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_16_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_reg_929 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_lshr_f_reg_934 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_4_fu_823_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_4_reg_939 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_fu_411_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_945 : STD_LOGIC_VECTOR (35 downto 0);
    signal signbit_reg_950 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_487_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_957 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_969 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_fu_555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_593_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_986 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_38_i_i_i1_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i1_reg_992 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i1_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i1_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_s_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_B_fu_124_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_70_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_fu_152_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_227_1_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_2_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_fu_188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_221_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_224_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_fu_238_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_227_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_247_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_241_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp_fu_253_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_295_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl6_fu_306_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_302_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl6_cast_fu_313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_cast_fu_327_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_342_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_812_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_fu_368_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_neg_fu_368_p2 : signal is "no";
    signal tmp_17_fu_399_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_t_fu_402_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_18_fu_408_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_2_fu_418_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_2_fu_421_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_20_fu_427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_cast_cast_fu_435_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_3_fu_443_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_22_fu_467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_457_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_i_i_fu_475_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_i_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_i_i_fu_513_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl7_fu_538_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl7_cast_fu_545_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal OP2_V_1_cast1_fu_535_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_5_fu_549_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_26_fu_573_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_563_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i_fu_581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_619_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal carry_1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_i_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_not_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_i_i_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_3_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_fu_715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_fu_722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_i_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_1_not_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_not_i_i1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_39_demorgan_i_not_i_1_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i1_fu_773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i1_fu_780_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_fu_787_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_812_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_812_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_4_fu_823_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_4_fu_823_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_210_ce : STD_LOGIC;
    signal grp_fu_289_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal p_src_val_0_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_val_1_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_val_2_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_210_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_289_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_812_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_812_p20 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_4_fu_823_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_4_fu_823_p10 : STD_LOGIC_VECTOR (27 downto 0);

    component threshold2_udiv_2pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component threshold2_mac_muqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component threshold2_mul_murcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    threshold2_udiv_2pcA_U101 : component threshold2_udiv_2pcA
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_210_p1,
        ce => grp_fu_210_ce,
        dout => grp_fu_210_p2);

    threshold2_udiv_2pcA_U102 : component threshold2_udiv_2pcA
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_289_p1,
        ce => grp_fu_289_ce,
        dout => grp_fu_289_p2);

    threshold2_mac_muqcK_U103 : component threshold2_mac_muqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 16,
        din2_WIDTH => 27,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_812_p0,
        din1 => r_V_reg_914,
        din2 => grp_fu_812_p2,
        dout => grp_fu_812_p3);

    threshold2_mul_murcU_U104 : component threshold2_mul_murcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_4_fu_823_p0,
        din1 => r_V_4_fu_823_p1,
        dout => r_V_4_fu_823_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((tmp_4_reg_874_pp0_iter23_reg = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 <= grp_fu_210_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter26_p_093_0_i_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((tmp_2_71_reg_900_pp0_iter24_reg = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 <= grp_fu_289_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter26_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter25_p_093_0_i_reg_107;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((tmp_4_fu_200_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_p_093_0_i_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((tmp_2_71_fu_281_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter2_p_093_0_i_reg_107;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                G_min_1_reg_856 <= G_min_1_fu_166_p3;
                G_reg_850 <= G_fu_138_p3;
                Range1_all_ones_reg_969 <= Range1_all_ones_fu_523_p2;
                Range1_all_zeros_reg_975 <= Range1_all_zeros_fu_529_p2;
                ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter10_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter9_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter10_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter11_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter10_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter11_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter12_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter11_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter12_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter13_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter12_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter13_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter14_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter13_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter14_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter15_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter14_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter15_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter16_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter15_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter16_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter17_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter16_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter17_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter18_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter17_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter18_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter19_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter18_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter1_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter1_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter0_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter19_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter20_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter19_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter20_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter21_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter20_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter21_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter22_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter21_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter22_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter23_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter22_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter24_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter23_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter24_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter23_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter25_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter24_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter2_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter1_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter2_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter3_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter4_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter3_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter4_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter5_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter4_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter5_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter6_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter5_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter6_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter7_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter6_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter7_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter8_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter7_p_093_0_i_reg_107;
                ap_phi_reg_pp0_iter9_p_0193_0_i_reg_96 <= ap_phi_reg_pp0_iter8_p_0193_0_i_reg_96;
                ap_phi_reg_pp0_iter9_p_093_0_i_reg_107 <= ap_phi_reg_pp0_iter8_p_093_0_i_reg_107;
                carry_reg_963 <= carry_fu_507_p2;
                diff_reg_869 <= diff_fu_194_p2;
                diff_reg_869_pp0_iter10_reg <= diff_reg_869_pp0_iter9_reg;
                diff_reg_869_pp0_iter11_reg <= diff_reg_869_pp0_iter10_reg;
                diff_reg_869_pp0_iter12_reg <= diff_reg_869_pp0_iter11_reg;
                diff_reg_869_pp0_iter13_reg <= diff_reg_869_pp0_iter12_reg;
                diff_reg_869_pp0_iter14_reg <= diff_reg_869_pp0_iter13_reg;
                diff_reg_869_pp0_iter15_reg <= diff_reg_869_pp0_iter14_reg;
                diff_reg_869_pp0_iter16_reg <= diff_reg_869_pp0_iter15_reg;
                diff_reg_869_pp0_iter17_reg <= diff_reg_869_pp0_iter16_reg;
                diff_reg_869_pp0_iter18_reg <= diff_reg_869_pp0_iter17_reg;
                diff_reg_869_pp0_iter19_reg <= diff_reg_869_pp0_iter18_reg;
                diff_reg_869_pp0_iter20_reg <= diff_reg_869_pp0_iter19_reg;
                diff_reg_869_pp0_iter21_reg <= diff_reg_869_pp0_iter20_reg;
                diff_reg_869_pp0_iter22_reg <= diff_reg_869_pp0_iter21_reg;
                diff_reg_869_pp0_iter23_reg <= diff_reg_869_pp0_iter22_reg;
                diff_reg_869_pp0_iter24_reg <= diff_reg_869_pp0_iter23_reg;
                diff_reg_869_pp0_iter25_reg <= diff_reg_869_pp0_iter24_reg;
                diff_reg_869_pp0_iter2_reg <= diff_reg_869;
                diff_reg_869_pp0_iter3_reg <= diff_reg_869_pp0_iter2_reg;
                diff_reg_869_pp0_iter4_reg <= diff_reg_869_pp0_iter3_reg;
                diff_reg_869_pp0_iter5_reg <= diff_reg_869_pp0_iter4_reg;
                diff_reg_869_pp0_iter6_reg <= diff_reg_869_pp0_iter5_reg;
                diff_reg_869_pp0_iter7_reg <= diff_reg_869_pp0_iter6_reg;
                diff_reg_869_pp0_iter8_reg <= diff_reg_869_pp0_iter7_reg;
                diff_reg_869_pp0_iter9_reg <= diff_reg_869_pp0_iter8_reg;
                p_38_i_i_i1_reg_992 <= p_38_i_i_i1_fu_649_p2;
                p_39_demorgan_i_i_i1_reg_998 <= p_39_demorgan_i_i_i1_fu_655_p2;
                p_Val2_5_reg_957 <= p_Val2_5_fu_487_p2;
                p_Val2_9_reg_986 <= p_Val2_9_fu_593_p2;
                p_dst_val_2_write_as_reg_862 <= p_dst_val_2_write_as_fu_178_p3;
                p_dst_val_2_write_as_reg_862_pp0_iter10_reg <= p_dst_val_2_write_as_reg_862_pp0_iter9_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter11_reg <= p_dst_val_2_write_as_reg_862_pp0_iter10_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter12_reg <= p_dst_val_2_write_as_reg_862_pp0_iter11_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter13_reg <= p_dst_val_2_write_as_reg_862_pp0_iter12_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter14_reg <= p_dst_val_2_write_as_reg_862_pp0_iter13_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter15_reg <= p_dst_val_2_write_as_reg_862_pp0_iter14_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter16_reg <= p_dst_val_2_write_as_reg_862_pp0_iter15_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter17_reg <= p_dst_val_2_write_as_reg_862_pp0_iter16_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter18_reg <= p_dst_val_2_write_as_reg_862_pp0_iter17_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter19_reg <= p_dst_val_2_write_as_reg_862_pp0_iter18_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter20_reg <= p_dst_val_2_write_as_reg_862_pp0_iter19_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter21_reg <= p_dst_val_2_write_as_reg_862_pp0_iter20_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter22_reg <= p_dst_val_2_write_as_reg_862_pp0_iter21_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter23_reg <= p_dst_val_2_write_as_reg_862_pp0_iter22_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter24_reg <= p_dst_val_2_write_as_reg_862_pp0_iter23_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter25_reg <= p_dst_val_2_write_as_reg_862_pp0_iter24_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter26_reg <= p_dst_val_2_write_as_reg_862_pp0_iter25_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter27_reg <= p_dst_val_2_write_as_reg_862_pp0_iter26_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter2_reg <= p_dst_val_2_write_as_reg_862;
                p_dst_val_2_write_as_reg_862_pp0_iter3_reg <= p_dst_val_2_write_as_reg_862_pp0_iter2_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter4_reg <= p_dst_val_2_write_as_reg_862_pp0_iter3_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter5_reg <= p_dst_val_2_write_as_reg_862_pp0_iter4_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter6_reg <= p_dst_val_2_write_as_reg_862_pp0_iter5_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter7_reg <= p_dst_val_2_write_as_reg_862_pp0_iter6_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter8_reg <= p_dst_val_2_write_as_reg_862_pp0_iter7_reg;
                p_dst_val_2_write_as_reg_862_pp0_iter9_reg <= p_dst_val_2_write_as_reg_862_pp0_iter8_reg;
                p_lshr_f_reg_934 <= grp_fu_812_p3(35 downto 1);
                p_lshr_reg_929 <= p_neg_fu_368_p2(35 downto 1);
                p_src_val_0_read_1_reg_841 <= p_src_val_0_read_int_reg;
                p_src_val_1_read_1_reg_835 <= p_src_val_1_read_int_reg;
                p_src_val_2_read_1_reg_829 <= p_src_val_2_read_int_reg;
                r_V_4_reg_939 <= r_V_4_fu_823_p2;
                    r_V_reg_914(15 downto 2) <= r_V_fu_317_p2(15 downto 2);
                signbit_1_reg_980 <= r_V_5_fu_549_p2(36 downto 36);
                signbit_reg_950 <= p_Val2_3_fu_443_p2(36 downto 36);
                sub_V_reg_894 <= sub_V_fu_273_p3;
                sub_V_reg_894_pp0_iter10_reg <= sub_V_reg_894_pp0_iter9_reg;
                sub_V_reg_894_pp0_iter11_reg <= sub_V_reg_894_pp0_iter10_reg;
                sub_V_reg_894_pp0_iter12_reg <= sub_V_reg_894_pp0_iter11_reg;
                sub_V_reg_894_pp0_iter13_reg <= sub_V_reg_894_pp0_iter12_reg;
                sub_V_reg_894_pp0_iter14_reg <= sub_V_reg_894_pp0_iter13_reg;
                sub_V_reg_894_pp0_iter15_reg <= sub_V_reg_894_pp0_iter14_reg;
                sub_V_reg_894_pp0_iter16_reg <= sub_V_reg_894_pp0_iter15_reg;
                sub_V_reg_894_pp0_iter17_reg <= sub_V_reg_894_pp0_iter16_reg;
                sub_V_reg_894_pp0_iter18_reg <= sub_V_reg_894_pp0_iter17_reg;
                sub_V_reg_894_pp0_iter19_reg <= sub_V_reg_894_pp0_iter18_reg;
                sub_V_reg_894_pp0_iter20_reg <= sub_V_reg_894_pp0_iter19_reg;
                sub_V_reg_894_pp0_iter21_reg <= sub_V_reg_894_pp0_iter20_reg;
                sub_V_reg_894_pp0_iter22_reg <= sub_V_reg_894_pp0_iter21_reg;
                sub_V_reg_894_pp0_iter23_reg <= sub_V_reg_894_pp0_iter22_reg;
                sub_V_reg_894_pp0_iter2_reg <= sub_V_reg_894;
                sub_V_reg_894_pp0_iter3_reg <= sub_V_reg_894_pp0_iter2_reg;
                sub_V_reg_894_pp0_iter4_reg <= sub_V_reg_894_pp0_iter3_reg;
                sub_V_reg_894_pp0_iter5_reg <= sub_V_reg_894_pp0_iter4_reg;
                sub_V_reg_894_pp0_iter6_reg <= sub_V_reg_894_pp0_iter5_reg;
                sub_V_reg_894_pp0_iter7_reg <= sub_V_reg_894_pp0_iter6_reg;
                sub_V_reg_894_pp0_iter8_reg <= sub_V_reg_894_pp0_iter7_reg;
                sub_V_reg_894_pp0_iter9_reg <= sub_V_reg_894_pp0_iter8_reg;
                tmp_10_reg_889 <= tmp_10_fu_233_p2;
                tmp_10_reg_889_pp0_iter10_reg <= tmp_10_reg_889_pp0_iter9_reg;
                tmp_10_reg_889_pp0_iter11_reg <= tmp_10_reg_889_pp0_iter10_reg;
                tmp_10_reg_889_pp0_iter12_reg <= tmp_10_reg_889_pp0_iter11_reg;
                tmp_10_reg_889_pp0_iter13_reg <= tmp_10_reg_889_pp0_iter12_reg;
                tmp_10_reg_889_pp0_iter14_reg <= tmp_10_reg_889_pp0_iter13_reg;
                tmp_10_reg_889_pp0_iter15_reg <= tmp_10_reg_889_pp0_iter14_reg;
                tmp_10_reg_889_pp0_iter16_reg <= tmp_10_reg_889_pp0_iter15_reg;
                tmp_10_reg_889_pp0_iter17_reg <= tmp_10_reg_889_pp0_iter16_reg;
                tmp_10_reg_889_pp0_iter18_reg <= tmp_10_reg_889_pp0_iter17_reg;
                tmp_10_reg_889_pp0_iter19_reg <= tmp_10_reg_889_pp0_iter18_reg;
                tmp_10_reg_889_pp0_iter20_reg <= tmp_10_reg_889_pp0_iter19_reg;
                tmp_10_reg_889_pp0_iter21_reg <= tmp_10_reg_889_pp0_iter20_reg;
                tmp_10_reg_889_pp0_iter22_reg <= tmp_10_reg_889_pp0_iter21_reg;
                tmp_10_reg_889_pp0_iter23_reg <= tmp_10_reg_889_pp0_iter22_reg;
                tmp_10_reg_889_pp0_iter24_reg <= tmp_10_reg_889_pp0_iter23_reg;
                tmp_10_reg_889_pp0_iter2_reg <= tmp_10_reg_889;
                tmp_10_reg_889_pp0_iter3_reg <= tmp_10_reg_889_pp0_iter2_reg;
                tmp_10_reg_889_pp0_iter4_reg <= tmp_10_reg_889_pp0_iter3_reg;
                tmp_10_reg_889_pp0_iter5_reg <= tmp_10_reg_889_pp0_iter4_reg;
                tmp_10_reg_889_pp0_iter6_reg <= tmp_10_reg_889_pp0_iter5_reg;
                tmp_10_reg_889_pp0_iter7_reg <= tmp_10_reg_889_pp0_iter6_reg;
                tmp_10_reg_889_pp0_iter8_reg <= tmp_10_reg_889_pp0_iter7_reg;
                tmp_10_reg_889_pp0_iter9_reg <= tmp_10_reg_889_pp0_iter8_reg;
                tmp_16_reg_924 <= grp_fu_812_p3(35 downto 35);
                tmp_2_71_reg_900 <= tmp_2_71_fu_281_p2;
                tmp_2_71_reg_900_pp0_iter10_reg <= tmp_2_71_reg_900_pp0_iter9_reg;
                tmp_2_71_reg_900_pp0_iter11_reg <= tmp_2_71_reg_900_pp0_iter10_reg;
                tmp_2_71_reg_900_pp0_iter12_reg <= tmp_2_71_reg_900_pp0_iter11_reg;
                tmp_2_71_reg_900_pp0_iter13_reg <= tmp_2_71_reg_900_pp0_iter12_reg;
                tmp_2_71_reg_900_pp0_iter14_reg <= tmp_2_71_reg_900_pp0_iter13_reg;
                tmp_2_71_reg_900_pp0_iter15_reg <= tmp_2_71_reg_900_pp0_iter14_reg;
                tmp_2_71_reg_900_pp0_iter16_reg <= tmp_2_71_reg_900_pp0_iter15_reg;
                tmp_2_71_reg_900_pp0_iter17_reg <= tmp_2_71_reg_900_pp0_iter16_reg;
                tmp_2_71_reg_900_pp0_iter18_reg <= tmp_2_71_reg_900_pp0_iter17_reg;
                tmp_2_71_reg_900_pp0_iter19_reg <= tmp_2_71_reg_900_pp0_iter18_reg;
                tmp_2_71_reg_900_pp0_iter20_reg <= tmp_2_71_reg_900_pp0_iter19_reg;
                tmp_2_71_reg_900_pp0_iter21_reg <= tmp_2_71_reg_900_pp0_iter20_reg;
                tmp_2_71_reg_900_pp0_iter22_reg <= tmp_2_71_reg_900_pp0_iter21_reg;
                tmp_2_71_reg_900_pp0_iter23_reg <= tmp_2_71_reg_900_pp0_iter22_reg;
                tmp_2_71_reg_900_pp0_iter24_reg <= tmp_2_71_reg_900_pp0_iter23_reg;
                tmp_2_71_reg_900_pp0_iter3_reg <= tmp_2_71_reg_900;
                tmp_2_71_reg_900_pp0_iter4_reg <= tmp_2_71_reg_900_pp0_iter3_reg;
                tmp_2_71_reg_900_pp0_iter5_reg <= tmp_2_71_reg_900_pp0_iter4_reg;
                tmp_2_71_reg_900_pp0_iter6_reg <= tmp_2_71_reg_900_pp0_iter5_reg;
                tmp_2_71_reg_900_pp0_iter7_reg <= tmp_2_71_reg_900_pp0_iter6_reg;
                tmp_2_71_reg_900_pp0_iter8_reg <= tmp_2_71_reg_900_pp0_iter7_reg;
                tmp_2_71_reg_900_pp0_iter9_reg <= tmp_2_71_reg_900_pp0_iter8_reg;
                tmp_4_reg_874 <= tmp_4_fu_200_p2;
                tmp_4_reg_874_pp0_iter10_reg <= tmp_4_reg_874_pp0_iter9_reg;
                tmp_4_reg_874_pp0_iter11_reg <= tmp_4_reg_874_pp0_iter10_reg;
                tmp_4_reg_874_pp0_iter12_reg <= tmp_4_reg_874_pp0_iter11_reg;
                tmp_4_reg_874_pp0_iter13_reg <= tmp_4_reg_874_pp0_iter12_reg;
                tmp_4_reg_874_pp0_iter14_reg <= tmp_4_reg_874_pp0_iter13_reg;
                tmp_4_reg_874_pp0_iter15_reg <= tmp_4_reg_874_pp0_iter14_reg;
                tmp_4_reg_874_pp0_iter16_reg <= tmp_4_reg_874_pp0_iter15_reg;
                tmp_4_reg_874_pp0_iter17_reg <= tmp_4_reg_874_pp0_iter16_reg;
                tmp_4_reg_874_pp0_iter18_reg <= tmp_4_reg_874_pp0_iter17_reg;
                tmp_4_reg_874_pp0_iter19_reg <= tmp_4_reg_874_pp0_iter18_reg;
                tmp_4_reg_874_pp0_iter20_reg <= tmp_4_reg_874_pp0_iter19_reg;
                tmp_4_reg_874_pp0_iter21_reg <= tmp_4_reg_874_pp0_iter20_reg;
                tmp_4_reg_874_pp0_iter22_reg <= tmp_4_reg_874_pp0_iter21_reg;
                tmp_4_reg_874_pp0_iter23_reg <= tmp_4_reg_874_pp0_iter22_reg;
                tmp_4_reg_874_pp0_iter2_reg <= tmp_4_reg_874;
                tmp_4_reg_874_pp0_iter3_reg <= tmp_4_reg_874_pp0_iter2_reg;
                tmp_4_reg_874_pp0_iter4_reg <= tmp_4_reg_874_pp0_iter3_reg;
                tmp_4_reg_874_pp0_iter5_reg <= tmp_4_reg_874_pp0_iter4_reg;
                tmp_4_reg_874_pp0_iter6_reg <= tmp_4_reg_874_pp0_iter5_reg;
                tmp_4_reg_874_pp0_iter7_reg <= tmp_4_reg_874_pp0_iter6_reg;
                tmp_4_reg_874_pp0_iter8_reg <= tmp_4_reg_874_pp0_iter7_reg;
                tmp_4_reg_874_pp0_iter9_reg <= tmp_4_reg_874_pp0_iter8_reg;
                tmp_6_reg_883 <= tmp_6_fu_216_p2;
                tmp_6_reg_883_pp0_iter10_reg <= tmp_6_reg_883_pp0_iter9_reg;
                tmp_6_reg_883_pp0_iter11_reg <= tmp_6_reg_883_pp0_iter10_reg;
                tmp_6_reg_883_pp0_iter12_reg <= tmp_6_reg_883_pp0_iter11_reg;
                tmp_6_reg_883_pp0_iter13_reg <= tmp_6_reg_883_pp0_iter12_reg;
                tmp_6_reg_883_pp0_iter14_reg <= tmp_6_reg_883_pp0_iter13_reg;
                tmp_6_reg_883_pp0_iter15_reg <= tmp_6_reg_883_pp0_iter14_reg;
                tmp_6_reg_883_pp0_iter16_reg <= tmp_6_reg_883_pp0_iter15_reg;
                tmp_6_reg_883_pp0_iter17_reg <= tmp_6_reg_883_pp0_iter16_reg;
                tmp_6_reg_883_pp0_iter18_reg <= tmp_6_reg_883_pp0_iter17_reg;
                tmp_6_reg_883_pp0_iter19_reg <= tmp_6_reg_883_pp0_iter18_reg;
                tmp_6_reg_883_pp0_iter20_reg <= tmp_6_reg_883_pp0_iter19_reg;
                tmp_6_reg_883_pp0_iter21_reg <= tmp_6_reg_883_pp0_iter20_reg;
                tmp_6_reg_883_pp0_iter22_reg <= tmp_6_reg_883_pp0_iter21_reg;
                tmp_6_reg_883_pp0_iter23_reg <= tmp_6_reg_883_pp0_iter22_reg;
                tmp_6_reg_883_pp0_iter24_reg <= tmp_6_reg_883_pp0_iter23_reg;
                tmp_6_reg_883_pp0_iter2_reg <= tmp_6_reg_883;
                tmp_6_reg_883_pp0_iter3_reg <= tmp_6_reg_883_pp0_iter2_reg;
                tmp_6_reg_883_pp0_iter4_reg <= tmp_6_reg_883_pp0_iter3_reg;
                tmp_6_reg_883_pp0_iter5_reg <= tmp_6_reg_883_pp0_iter4_reg;
                tmp_6_reg_883_pp0_iter6_reg <= tmp_6_reg_883_pp0_iter5_reg;
                tmp_6_reg_883_pp0_iter7_reg <= tmp_6_reg_883_pp0_iter6_reg;
                tmp_6_reg_883_pp0_iter8_reg <= tmp_6_reg_883_pp0_iter7_reg;
                tmp_6_reg_883_pp0_iter9_reg <= tmp_6_reg_883_pp0_iter8_reg;
                tmp_reg_945 <= tmp_fu_411_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= p_Val2_13_fu_729_p3;
                ap_return_1_int_reg <= p_Val2_14_fu_787_p3;
                ap_return_2_int_reg <= p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                p_src_val_0_read_int_reg <= p_src_val_0_read;
                p_src_val_1_read_int_reg <= p_src_val_1_read;
                p_src_val_2_read_int_reg <= p_src_val_2_read;
            end if;
        end if;
    end process;
    r_V_reg_914(1 downto 0) <= "00";
    G_fu_138_p3 <= 
        p_src_val_1_read_int_reg when (tmp_1_fu_132_p2(0) = '1') else 
        R_B_fu_124_p3;
    G_min_1_fu_166_p3 <= 
        p_src_val_1_read_int_reg when (tmp_227_1_fu_160_p2(0) = '1') else 
        R_fu_152_p3;
    OP2_V_1_cast1_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_reg_939),37));
    R_B_fu_124_p3 <= 
        p_src_val_2_read_int_reg when (tmp_s_fu_118_p2(0) = '1') else 
        p_src_val_0_read_int_reg;
    R_fu_152_p3 <= 
        p_src_val_2_read_int_reg when (tmp_1_70_fu_146_p2(0) = '1') else 
        p_src_val_0_read_int_reg;
    Range1_all_ones_1_fu_629_p2 <= "1" when (tmp_19_fu_619_p4 = ap_const_lv10_3FF) else "0";
    Range1_all_ones_fu_523_p2 <= "1" when (p_Result_6_i_i_fu_513_p4 = ap_const_lv10_3FF) else "0";
    Range1_all_zeros_1_fu_635_p2 <= "1" when (tmp_19_fu_619_p4 = ap_const_lv10_0) else "0";
    Range1_all_zeros_fu_529_p2 <= "1" when (p_Result_6_i_i_fu_513_p4 = ap_const_lv10_0) else "0";
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_phi_reg_pp0_iter0_p_0193_0_i_reg_96 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_093_0_i_reg_107 <= "XXXXXXXXXXXXXXXXXXXX";

    ap_return_0_assign_proc : process(p_Val2_13_fu_729_p3, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= p_Val2_13_fu_729_p3;
        end if; 
    end process;


    ap_return_1_assign_proc : process(p_Val2_14_fu_787_p3, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= p_Val2_14_fu_787_p3;
        end if; 
    end process;


    ap_return_2_assign_proc : process(p_dst_val_2_write_as_reg_862_pp0_iter27_reg, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= p_dst_val_2_write_as_reg_862_pp0_iter27_reg;
        end if; 
    end process;

    brmerge_i_i1_fu_767_p2 <= (p_39_demorgan_i_not_i_1_fu_762_p2 or neg_src_not_i_i1_fu_752_p2);
    brmerge_i_i_fu_709_p2 <= (p_39_demorgan_i_not_i_fu_703_p2 or neg_src_not_i_i_fu_691_p2);
    brmerge_i_i_not_i_i1_fu_757_p2 <= (p_39_demorgan_i_i_i1_reg_998 and neg_src_not_i_i1_fu_752_p2);
    brmerge_i_i_not_i_i_fu_697_p2 <= (p_39_demorgan_i_i_i_fu_681_p2 and neg_src_not_i_i_fu_691_p2);
    carry_1_fu_613_p2 <= (tmp_2_i_i_fu_607_p2 and tmp_27_fu_585_p3);
    carry_fu_507_p2 <= (tmp_5_i_i_fu_501_p2 and tmp_23_fu_479_p3);
    deleted_zeros_1_fu_641_p3 <= 
        Range1_all_ones_1_fu_629_p2 when (carry_1_fu_613_p2(0) = '1') else 
        Range1_all_zeros_1_fu_635_p2;
    deleted_zeros_fu_661_p3 <= 
        Range1_all_ones_reg_969 when (carry_reg_963(0) = '1') else 
        Range1_all_zeros_reg_975;
    diff_fu_194_p2 <= std_logic_vector(unsigned(p_dst_val_2_write_as_fu_178_p3) - unsigned(min_fu_188_p3));

    grp_fu_210_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_210_ce <= ap_const_logic_1;
        else 
            grp_fu_210_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_210_p1 <= grp_fu_210_p10(8 - 1 downto 0);
    grp_fu_210_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_fu_194_p2),20));

    grp_fu_289_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_289_ce <= ap_const_logic_1;
        else 
            grp_fu_289_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_289_p1 <= grp_fu_289_p10(8 - 1 downto 0);
    grp_fu_289_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_dst_val_2_write_as_reg_862),20));
    grp_fu_812_p0 <= grp_fu_812_p00(20 - 1 downto 0);
    grp_fu_812_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter25_p_0193_0_i_reg_96),36));
    grp_fu_812_p2 <= grp_fu_812_p20(27 - 1 downto 0);
    grp_fu_812_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_fu_342_p3),36));
    min_fu_188_p3 <= 
        p_src_val_0_read_1_reg_841 when (tmp_227_2_fu_184_p2(0) = '1') else 
        G_min_1_reg_856;
    neg_src_3_fu_676_p2 <= (tmp_6_i_i_fu_670_p2 and signbit_reg_950);
    neg_src_fu_742_p2 <= (tmp_3_i_i_fu_737_p2 and signbit_1_reg_980);
    neg_src_not_i_i1_fu_752_p2 <= (signbit_1_not_fu_747_p2 or p_38_i_i_i1_reg_992);
    neg_src_not_i_i_fu_691_p2 <= (signbit_not_fu_686_p2 or p_38_i_i_i_fu_666_p2);
    p_38_i_i_i1_fu_649_p2 <= (carry_1_fu_613_p2 and Range1_all_ones_1_fu_629_p2);
    p_38_i_i_i_fu_666_p2 <= (carry_reg_963 and Range1_all_ones_reg_969);
    p_39_demorgan_i_i_i1_fu_655_p2 <= (signbit_1_fu_555_p3 or deleted_zeros_1_fu_641_p3);
    p_39_demorgan_i_i_i_fu_681_p2 <= (signbit_reg_950 or deleted_zeros_fu_661_p3);
    p_39_demorgan_i_not_i_1_fu_762_p2 <= (p_39_demorgan_i_i_i1_reg_998 xor ap_const_lv1_1);
    p_39_demorgan_i_not_i_fu_703_p2 <= (p_39_demorgan_i_i_i_fu_681_p2 xor ap_const_lv1_1);
    p_Result_6_i_i_fu_513_p4 <= p_Val2_3_fu_443_p2(36 downto 27);
    p_Val2_13_fu_729_p3 <= 
        p_mux_i_i_fu_715_p3 when (brmerge_i_i_fu_709_p2(0) = '1') else 
        p_i_i_fu_722_p3;
    p_Val2_14_fu_787_p3 <= 
        p_mux_i_i1_fu_773_p3 when (brmerge_i_i1_fu_767_p2(0) = '1') else 
        p_i_i1_fu_780_p3;
        p_Val2_2_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_945),37));

    p_Val2_3_fu_443_p2 <= std_logic_vector(unsigned(tmp_20_cast_cast_fu_435_p3) + unsigned(p_Val2_2_fu_418_p1));
    p_Val2_4_fu_457_p4 <= p_Val2_3_fu_443_p2(26 downto 19);
    p_Val2_5_fu_487_p2 <= std_logic_vector(unsigned(p_Val2_4_fu_457_p4) + unsigned(tmp_4_i_i_fu_475_p1));
    p_Val2_8_fu_563_p4 <= r_V_5_fu_549_p2(26 downto 19);
    p_Val2_9_fu_593_p2 <= std_logic_vector(unsigned(p_Val2_8_fu_563_p4) + unsigned(tmp_1_i_i_fu_581_p1));
    p_Val2_s_fu_342_p3 <= (tmp_15_fu_334_p3 & ap_const_lv19_0);
    p_dst_val_2_write_as_fu_178_p3 <= 
        p_src_val_0_read_1_reg_841 when (tmp_2_fu_174_p2(0) = '1') else 
        G_reg_850;
    p_i_i1_fu_780_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_742_p2(0) = '1') else 
        p_Val2_9_reg_986;
    p_i_i_fu_722_p3 <= 
        ap_const_lv8_0 when (neg_src_3_fu_676_p2(0) = '1') else 
        p_Val2_5_reg_957;
    p_mux_i_i1_fu_773_p3 <= 
        p_Val2_9_reg_986 when (brmerge_i_i_not_i_i1_fu_757_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i_fu_715_p3 <= 
        p_Val2_5_reg_957 when (brmerge_i_i_not_i_i_fu_697_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_neg_fu_368_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(grp_fu_812_p3));
    p_neg_t_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(tmp_17_fu_399_p1));
        p_shl6_cast_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl6_fu_306_p3),16));

    p_shl6_fu_306_p3 <= (sub_V_reg_894_pp0_iter23_reg & ap_const_lv2_0);
    p_shl7_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_538_p3),37));
    p_shl7_fu_538_p3 <= (r_V_4_reg_939 & ap_const_lv8_0);
        p_shl_cast_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_295_p3),16));

    p_shl_fu_295_p3 <= (sub_V_reg_894_pp0_iter23_reg & ap_const_lv6_0);
    r_V_2_fu_421_p2 <= std_logic_vector(signed(p_Val2_2_fu_418_p1) + signed(ap_const_lv37_40000));
    r_V_4_fu_823_p0 <= r_V_4_fu_823_p00(20 - 1 downto 0);
    r_V_4_fu_823_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter26_p_093_0_i_reg_107),28));
    r_V_4_fu_823_p1 <= r_V_4_fu_823_p10(8 - 1 downto 0);
    r_V_4_fu_823_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_869_pp0_iter25_reg),28));
    r_V_5_fu_549_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_545_p1) - unsigned(OP2_V_1_cast1_fu_535_p1));
    r_V_fu_317_p2 <= std_logic_vector(signed(p_shl_cast_fu_302_p1) - signed(p_shl6_cast_fu_313_p1));
    sel_tmp1_fu_261_p2 <= (tmp_6_fu_216_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_267_p2 <= (tmp_10_fu_233_p2 and sel_tmp1_fu_261_p2);
    sel_tmp_fu_253_p3 <= 
        tmp_9_fu_227_p2 when (tmp_6_fu_216_p2(0) = '1') else 
        tmp_13_fu_247_p2;
    signbit_1_fu_555_p3 <= r_V_5_fu_549_p2(36 downto 36);
    signbit_1_not_fu_747_p2 <= (signbit_1_reg_980 xor ap_const_lv1_1);
    signbit_not_fu_686_p2 <= (signbit_reg_950 xor ap_const_lv1_1);
    sub_V_fu_273_p3 <= 
        tmp_12_fu_241_p2 when (sel_tmp2_fu_267_p2(0) = '1') else 
        sel_tmp_fu_253_p3;
    tmp_10_fu_233_p2 <= "1" when (p_dst_val_2_write_as_fu_178_p3 = p_src_val_1_read_1_reg_835) else "0";
    tmp_11_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_val_2_read_1_reg_829),9));
    tmp_12_fu_241_p2 <= std_logic_vector(unsigned(tmp_8_fu_224_p1) - unsigned(tmp_11_fu_238_p1));
    tmp_13_fu_247_p2 <= std_logic_vector(unsigned(tmp_11_fu_238_p1) - unsigned(tmp_7_fu_221_p1));
    tmp_14_fu_323_p2 <= (tmp_6_reg_883_pp0_iter24_reg or tmp_10_reg_889_pp0_iter24_reg);
    tmp_15_cast_fu_327_p3 <= 
        ap_const_lv8_0 when (tmp_6_reg_883_pp0_iter24_reg(0) = '1') else 
        ap_const_lv8_78;
    tmp_15_fu_334_p3 <= 
        tmp_15_cast_fu_327_p3 when (tmp_14_fu_323_p2(0) = '1') else 
        ap_const_lv8_F0;
    tmp_17_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_reg_929),36));
    tmp_18_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_f_reg_934),36));
    tmp_19_fu_619_p4 <= r_V_5_fu_549_p2(36 downto 27);
    tmp_1_70_fu_146_p2 <= "1" when (unsigned(p_src_val_2_read_int_reg) < unsigned(p_src_val_0_read_int_reg)) else "0";
    tmp_1_fu_132_p2 <= "1" when (unsigned(R_B_fu_124_p3) < unsigned(p_src_val_1_read_int_reg)) else "0";
    tmp_1_i_i_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_573_p3),8));
    tmp_20_cast_cast_fu_435_p3 <= 
        ap_const_lv37_5A00000 when (tmp_20_fu_427_p3(0) = '1') else 
        ap_const_lv37_0;
    tmp_20_fu_427_p3 <= r_V_2_fu_421_p2(36 downto 36);
    tmp_227_1_fu_160_p2 <= "1" when (unsigned(R_fu_152_p3) > unsigned(p_src_val_1_read_int_reg)) else "0";
    tmp_227_2_fu_184_p2 <= "1" when (unsigned(G_min_1_reg_856) > unsigned(p_src_val_0_read_1_reg_841)) else "0";
    tmp_22_fu_467_p3 <= p_Val2_3_fu_443_p2(18 downto 18);
    tmp_23_fu_479_p3 <= p_Val2_3_fu_443_p2(26 downto 26);
    tmp_24_fu_493_p3 <= p_Val2_5_fu_487_p2(7 downto 7);
    tmp_26_fu_573_p3 <= r_V_5_fu_549_p2(18 downto 18);
    tmp_27_fu_585_p3 <= r_V_5_fu_549_p2(26 downto 26);
    tmp_28_fu_599_p3 <= p_Val2_9_fu_593_p2(7 downto 7);
    tmp_2_71_fu_281_p2 <= "1" when (p_dst_val_2_write_as_reg_862 = ap_const_lv8_0) else "0";
    tmp_2_fu_174_p2 <= "1" when (unsigned(G_reg_850) < unsigned(p_src_val_0_read_1_reg_841)) else "0";
    tmp_2_i_i_fu_607_p2 <= (tmp_28_fu_599_p3 xor ap_const_lv1_1);
    tmp_3_i_i_fu_737_p2 <= (p_38_i_i_i1_reg_992 xor ap_const_lv1_1);
    tmp_4_fu_200_p2 <= "1" when (p_dst_val_2_write_as_fu_178_p3 = min_fu_188_p3) else "0";
    tmp_4_i_i_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_467_p3),8));
    tmp_5_i_i_fu_501_p2 <= (tmp_24_fu_493_p3 xor ap_const_lv1_1);
    tmp_6_fu_216_p2 <= "1" when (p_dst_val_2_write_as_fu_178_p3 = p_src_val_2_read_1_reg_829) else "0";
    tmp_6_i_i_fu_670_p2 <= (p_38_i_i_i_fu_666_p2 xor ap_const_lv1_1);
    tmp_7_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_val_1_read_1_reg_835),9));
    tmp_8_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_val_0_read_1_reg_841),9));
    tmp_9_fu_227_p2 <= std_logic_vector(unsigned(tmp_7_fu_221_p1) - unsigned(tmp_8_fu_224_p1));
    tmp_fu_411_p3 <= 
        p_neg_t_fu_402_p2 when (tmp_16_reg_924(0) = '1') else 
        tmp_18_fu_408_p1;
    tmp_s_fu_118_p2 <= "1" when (unsigned(p_src_val_2_read_int_reg) > unsigned(p_src_val_0_read_int_reg)) else "0";
end behav;
