// Seed: 231344046
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wand id_0
);
  logic [7:0] id_3, id_4;
  logic [7:0] id_5;
  tri0 id_6;
  id_7(
      (id_4[1 : 1'b0]), {id_6{id_2}}, 1
  ); module_0();
  assign id_6 = id_5[""];
  wire id_8;
  id_9(
      id_5
  );
endmodule
macromodule module_2 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output wor   id_7,
    input  tri1  id_8
);
  module_0();
  assign id_7 = 1;
endmodule
