<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter/x_in_Din_A' to 0." projectName="m5" solutionName="solution1" date="2024-06-08T21:03:58.889+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter/x_in_WEN_A' to 0." projectName="m5" solutionName="solution1" date="2024-06-08T21:03:58.880+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="m5" solutionName="solution1" date="2024-06-08T21:03:58.818+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter_Pipeline_VITIS_LOOP_20_1/x_in_Din_A' to 0." projectName="m5" solutionName="solution1" date="2024-06-08T21:03:58.705+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter_Pipeline_VITIS_LOOP_20_1/x_in_WEN_A' to 0." projectName="m5" solutionName="solution1" date="2024-06-08T21:03:58.690+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
