##################################################
##
## Modified UCF File using /home/2007H1/cf6fs90_disk0503/product/ice/work/koji-h/work/MyProj/FICE/trunk/conf/kx4.udef
##   Generated by FICE(mkucf) ver 0.9.150
##   time : Mon Nov 29 10:57:56 +0900 2010
##
##################################################



### Modified Constraint made by mkucf ###

# CLOCK TNM
NET "CLK30MHZ_GB" TNM_NET = "CLK30MHZ_GB"; 
NET "CLK60MHZ" TNM_NET = "CLK60MHZ"; 
NET "USBCLK" TNM_NET = "USBCLK"; 
NET "USBIFWR" TNM_NET = "USBIFWR"; 
NET "chiptop/chip/pllctl/pllc/fclkds" TNM_NET = "BBFCLKDS"; 
NET "chiptop/chip/socket/csc/cg/tbase/FCLK_ICE" TNM_NET = "FCLK"; 
NET "chiptop/chip/socket/csc/cg/mosccnt/fmx4" TNM_NET = "FMX4"; 
NET "chiptop/chip/socket/csc/rg/lvictl/counter/fil15kin" TNM_NET = "FIH_LVI"; 
NET "chiptop/chip/socket/ocd/main/uart/sclock_16m" TNM_NET = "OCDCLK"; 
NET "chiptop/chip/socket/pclbuz/fmain_scck" TNM_NET = "FMAIN_PCLBUZ"; 
NET "chiptop/chip/socket/pclbuz/fsub_scck" TNM_NET = "FSUB_PCLBUZ"; 
NET "chiptop/h_rosc/CLK160M" TNM_NET = "CLK160M"; 
NET "chiptop/h_rosc/FIHFL" TNM_NET = "FIHFL"; 
NET "chiptop/h_rosc/R32MOUT" TNM_NET = "R32MCLK"; 
NET "chiptop/l_rosc/R15KOUT" TNM_NET = "FIL"; 
NET "ice/ICEWR" TNM_NET = "ICEWR"; 
NET "ice/timetagv2/CLK240M" TNM_NET = "CLK240M"; 
# CLOCK TNM original
NET "chiptop/chip/pllctl/pllc/fclkds" TNM_NET = "chiptop_chip_pllctl_pllc_fclkds"; 
NET "chiptop/chip/socket/csc/cg/tbase/FCLK_ICE" TNM_NET = "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE"; 
NET "chiptop/chip/socket/csc/cg/mosccnt/fmx4" TNM_NET = "chiptop_chip_socket_csc_cg_mosccnt_fmx4"; 
NET "chiptop/chip/socket/csc/rg/lvictl/counter/fil15kin" TNM_NET = "chiptop_chip_socket_csc_rg_lvictl_counter_fil15kin"; 
NET "chiptop/chip/socket/ocd/main/uart/sclock_16m" TNM_NET = "chiptop_chip_socket_ocd_main_uart_sclock_16m"; 
NET "chiptop/chip/socket/pclbuz/fmain_scck" TNM_NET = "chiptop_chip_socket_pclbuz_fmain_scck"; 
NET "chiptop/chip/socket/pclbuz/fsub_scck" TNM_NET = "chiptop_chip_socket_pclbuz_fsub_scck"; 
NET "chiptop/h_rosc/CLK160M" TNM_NET = "chiptop_h_rosc_CLK160M"; 
NET "chiptop/h_rosc/FIHFL" TNM_NET = "chiptop_h_rosc_FIHFL"; 
NET "chiptop/h_rosc/R32MOUT" TNM_NET = "chiptop_h_rosc_R32MOUT"; 
NET "chiptop/l_rosc/R15KOUT" TNM_NET = "chiptop_l_rosc_R15KOUT"; 
NET "ice/ICEWR" TNM_NET = "ice_ICEWR"; 
NET "ice/timetagv2/CLK240M" TNM_NET = "ice_timetagv2_CLK240M"; 

# CLOCK GROUPING
TIMEGRP "BBFCLKDS_grp" = "BBFCLKDS" EXCEPT "FMX4" "OCDCLK" "USBCLK" "ICEWR";
TIMEGRP "FSUB_PCLBUZ_grp" = "FSUB_PCLBUZ" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FMX4" "OCDCLK" "USBCLK" "ICEWR";
TIMEGRP "USBCLK_grp" = "USBCLK" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4";
TIMEGRP "FMAIN_PCLBUZ_grp" = "FMAIN_PCLBUZ" EXCEPT "FCLK" "FSUB_PCLBUZ" "FMX4" "OCDCLK" "USBCLK" "ICEWR";
TIMEGRP "FIHFL_grp" = "FIHFL" EXCEPT "CLK60MHZ";
TIMEGRP "CLK30MHZ_GB_grp" = "CLK30MHZ_GB" EXCEPT "FCLK" "CLK60MHZ" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4";
TIMEGRP "CLK240M_grp" = "CLK240M" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4" "OCDCLK" "CLK30MHZ_GB" "CLK60MHZ" "USBCLK" "ICEWR" "FIH_LVI";
TIMEGRP "FIH_LVI_grp" = "FIH_LVI" EXCEPT "CLK60MHZ";
TIMEGRP "R32MCLK_grp" = "R32MCLK" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FMX4" "OCDCLK" "CLK30MHZ_GB" "USBCLK" "ICEWR";
TIMEGRP "USBIFWR_grp" = "USBIFWR" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4";
TIMEGRP "OCDCLK_grp" = "OCDCLK" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4";
TIMEGRP "FMX4_grp" = "FMX4" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "OCDCLK" "USBCLK" "ICEWR";
TIMEGRP "CLK60MHZ_grp" = "CLK60MHZ" EXCEPT "FCLK" "USBCLK" "ICEWR" "OCDCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4";
TIMEGRP "CLK160M_grp" = "CLK160M" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4" "OCDCLK" "CLK30MHZ_GB" "CLK60MHZ" "USBCLK" "ICEWR" "FIH_LVI";
TIMEGRP "FIL_grp" = "FIL" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FMX4" "OCDCLK" "CLK30MHZ_GB" "USBCLK" "ICEWR";
TIMEGRP "ICEWR_grp" = "ICEWR" EXCEPT "FCLK" "FMAIN_PCLBUZ" "FSUB_PCLBUZ" "FMX4" "OCDCLK" "CLK30MHZ_GB" "CLK60MHZ" "USBCLK" "FIH_LVI";
TIMEGRP "FCLK_grp" = "FCLK" EXCEPT "FMX4" "OCDCLK" "USBCLK" "ICEWR";

# CLOCK TIMESPEC
TIMESPEC "TS_CLK30MHZ_GB" = PERIOD "CLK30MHZ_GB_grp" 33.333 ns HIGH 50.00%;
TIMESPEC "TS_CLK60MHZ" = PERIOD "CLK60MHZ_grp" 16.667 ns HIGH 50.00%;
TIMESPEC "TS_USBCLK" = PERIOD "USBCLK_grp" 50.000 ns HIGH 50.00%;
TIMESPEC "TS_USBIFWR" = PERIOD "USBIFWR_grp" 500.000 ns HIGH 50.00%;
TIMESPEC "TS_BBFCLKDS" = PERIOD "BBFCLKDS_grp" 50.000 ns HIGH 40.0%;
TIMESPEC "TS_FMX4" = PERIOD "FMX4_grp" 300.000 ns HIGH 50.00%;
TIMESPEC "TS_FIH_LVI" = PERIOD "FIH_LVI_grp" 29.000 ns HIGH 50.00%;
TIMESPEC "TS_OCDCLK" = PERIOD "OCDCLK_grp" 100.000 ns HIGH 40.0%;
TIMESPEC "TS_FMAIN_PCLBUZ" = PERIOD "FMAIN_PCLBUZ_grp" 100.000 ns HIGH 40.0%;
TIMESPEC "TS_FSUB_PCLBUZ" = PERIOD "FSUB_PCLBUZ_grp" 100.000 ns HIGH 40.0%;
TIMESPEC "TS_CLK160M" = PERIOD "CLK160M_grp" 6.250 ns HIGH 50.00%;
TIMESPEC "TS_FIHFL" = PERIOD "FIHFL_grp" 29.000 ns HIGH 50.00%;
TIMESPEC "TS_R32MCLK" = PERIOD "R32MCLK_grp" 100.000 ns HIGH 40.0%;
TIMESPEC "TS_FIL" = PERIOD "FIL_grp" 100.000 ns HIGH 50.00%;
TIMESPEC "TS_ICEWR" = PERIOD "ICEWR_grp" 500.000 ns HIGH 50.00%;
TIMESPEC "TS_CLK240M" = PERIOD "CLK240M_grp" 4.167 ns HIGH 50.00%;

### Original Constraint except grouping clock ###

#
# Constraints generated by Synplify Pro map201009rcp1, Build 038R
#

# Period Constraints

#Begin clock constraints
NET "CLK30MHZ" TNM_NET = "CLK30MHZ"; 
#TIMESPEC "TS_CLK30MHZ" = PERIOD "CLK30MHZ" 1000.000 ns HIGH 50.00%; 
NET "EVAOSCMCLK" TNM_NET = "EVAOSCMCLK"; 
#TIMESPEC "TS_EVAOSCMCLK" = PERIOD "EVAOSCMCLK" 1000.000 ns HIGH 50.00%; 
NET "RESB" TNM_NET = "RESB"; 
#TIMESPEC "TS_RESB" = PERIOD "RESB" 500.000 ns HIGH 50.00%; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_tbase_FCLK_ICE" = PERIOD "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE" "TS_chiptop_chip_pllctl_pllc_fclkds" * 2.000000 HIGH 50.00%; 
NET "chiptop/chip/socket/adctl/core/fsm/ADCLK" TNM_NET = "chiptop_chip_socket_adctl_core_fsm_ADCLK"; 
#TIMESPEC "TS_chiptop_chip_socket_adctl_core_fsm_ADCLK" = PERIOD "chiptop_chip_socket_adctl_core_fsm_ADCLK" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/TMDENCLK" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_TMDENCLK"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_TMDENCLK" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_TMDENCLK" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/cnt_0" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_0"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_0" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_0" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/cnt_1" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_1"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_1" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_1" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/cnt_2" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_2"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_2" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_2" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/cnt_3" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_3"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_3" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_cnt_3" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fihsync/fih4" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fihsync_fih4"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fihsync_fih4" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fihsync_fih4" 29.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fmain_sel/fih_p1" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p1"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p1" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p1" 29.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/hioscctl/fmain_sel/fih_p3" TNM_NET = "chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p3"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p3" = PERIOD "chiptop_chip_socket_csc_cg_hioscctl_fmain_sel_fih_p3" 14.500 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/mosccnt/count5/count0" TNM_NET = "chiptop_chip_socket_csc_cg_mosccnt_count5_count0"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_mosccnt_count5_count0" = PERIOD "chiptop_chip_socket_csc_cg_mosccnt_count5_count0" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/mosccnt/count5/count1" TNM_NET = "chiptop_chip_socket_csc_cg_mosccnt_count5_count1"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_mosccnt_count5_count1" = PERIOD "chiptop_chip_socket_csc_cg_mosccnt_count5_count1" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/mosccnt/count5/count2" TNM_NET = "chiptop_chip_socket_csc_cg_mosccnt_count5_count2"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_mosccnt_count5_count2" = PERIOD "chiptop_chip_socket_csc_cg_mosccnt_count5_count2" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/mosccnt/count5/count3" TNM_NET = "chiptop_chip_socket_csc_cg_mosccnt_count5_count3"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_mosccnt_count5_count3" = PERIOD "chiptop_chip_socket_csc_cg_mosccnt_count5_count3" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/oscouts_nf_p" TNM_NET = "chiptop_chip_socket_csc_cg_oscouts_nf_p"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_oscouts_nf_p" = PERIOD "chiptop_chip_socket_csc_cg_oscouts_nf_p" 29.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/tbase/divider/fsub2" TNM_NET = "chiptop_chip_socket_csc_cg_tbase_divider_fsub2"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_tbase_divider_fsub2" = PERIOD "chiptop_chip_socket_csc_cg_tbase_divider_fsub2" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/cg/tbase/stby/resbgen/RESB_i_c" TNM_NET = "chiptop_chip_socket_csc_cg_tbase_stby_resbgen_RESB_i_c"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_cg_tbase_stby_resbgen_RESB_i_c" = PERIOD "chiptop_chip_socket_csc_cg_tbase_stby_resbgen_RESB_i_c" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/rtc/main/cnt/intvlc/INTRTCI" TNM_NET = "chiptop_chip_socket_rtc_main_cnt_intvlc_INTRTCI"; 
#TIMESPEC "TS_chiptop_chip_socket_rtc_main_cnt_intvlc_INTRTCI" = PERIOD "chiptop_chip_socket_rtc_main_cnt_intvlc_INTRTCI" "TS_chiptop_chip_socket_csc_cg_tbase_stby_resbgen_RESB_i_c" * 1.000000 HIGH 50.00%; 
NET "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff1/FIHFL16M" TNM_NET = "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff1_FIHFL16M"; 
#TIMESPEC "TS_chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff1_FIHFL16M" = PERIOD "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff1_FIHFL16M" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff2/FIHFL8M" TNM_NET = "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff2_FIHFL8M"; 
#TIMESPEC "TS_chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff2_FIHFL8M" = PERIOD "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff2_FIHFL8M" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff3/IL_FIHFL4M_c" TNM_NET = "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff3_IL_FIHFL4M_c"; 
#TIMESPEC "TS_chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff3_IL_FIHFL4M_c" = PERIOD "chiptop_chip_socket_flash_cp_QNSC3NCP1V2_CPIL_cpl0_bff3_IL_FIHFL4M_c" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/modectl/modectl_top/modectl_main/test_trm/oti_p1" TNM_NET = "chiptop_chip_socket_modectl_modectl_top_modectl_main_test_trm_oti_p1"; 
#TIMESPEC "TS_chiptop_chip_socket_modectl_modectl_top_modectl_main_test_trm_oti_p1" = PERIOD "chiptop_chip_socket_modectl_modectl_top_modectl_main_test_trm_oti_p1" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/rtc/main/cnt/intctrtc/INTRTC_ALARM" TNM_NET = "chiptop_chip_socket_rtc_main_cnt_intctrtc_INTRTC_ALARM"; 
#TIMESPEC "TS_chiptop_chip_socket_rtc_main_cnt_intctrtc_INTRTC_ALARM" = PERIOD "chiptop_chip_socket_rtc_main_cnt_intctrtc_INTRTC_ALARM" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/rtc/main/cnt/intctrtc/int_ct" TNM_NET = "chiptop_chip_socket_rtc_main_cnt_intctrtc_int_ct"; 
#TIMESPEC "TS_chiptop_chip_socket_rtc_main_cnt_intctrtc_int_ct" = PERIOD "chiptop_chip_socket_rtc_main_cnt_intctrtc_int_ct" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sdadly1/dly_50n/SDAI1DLY" TNM_NET = "chiptop_chip_socket_sdadly1_dly_50n_SDAI1DLY"; 
#TIMESPEC "TS_chiptop_chip_socket_sdadly1_dly_50n_SDAI1DLY" = PERIOD "chiptop_chip_socket_sdadly1_dly_50n_SDAI1DLY" "TS_chiptop_chip_socket_rtc_main_cnt_intctrtc_int_ct" * 1.000000 HIGH 50.00%; 
NET "chiptop/h_rosc/CLK24M" TNM_NET = "chiptop_h_rosc_CLK24M"; 
#TIMESPEC "TS_chiptop_h_rosc_CLK24M" = PERIOD "chiptop_h_rosc_CLK24M" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/CLK32M" TNM_NET = "chiptop_h_rosc_CLK32M"; 
#TIMESPEC "TS_chiptop_h_rosc_CLK32M" = PERIOD "chiptop_h_rosc_CLK32M" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt24[0]" TNM_NET = "chiptop_h_rosc_cnt24_0_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt24_0_" = PERIOD "chiptop_h_rosc_cnt24_0_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt24[1]" TNM_NET = "chiptop_h_rosc_cnt24_1_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt24_1_" = PERIOD "chiptop_h_rosc_cnt24_1_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt24[2]" TNM_NET = "chiptop_h_rosc_cnt24_2_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt24_2_" = PERIOD "chiptop_h_rosc_cnt24_2_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt24[3]" TNM_NET = "chiptop_h_rosc_cnt24_3_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt24_3_" = PERIOD "chiptop_h_rosc_cnt24_3_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt24[4]" TNM_NET = "chiptop_h_rosc_cnt24_4_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt24_4_" = PERIOD "chiptop_h_rosc_cnt24_4_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt32[0]" TNM_NET = "chiptop_h_rosc_cnt32_0_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt32_0_" = PERIOD "chiptop_h_rosc_cnt32_0_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt32[1]" TNM_NET = "chiptop_h_rosc_cnt32_1_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt32_1_" = PERIOD "chiptop_h_rosc_cnt32_1_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt32[2]" TNM_NET = "chiptop_h_rosc_cnt32_2_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt32_2_" = PERIOD "chiptop_h_rosc_cnt32_2_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt32[3]" TNM_NET = "chiptop_h_rosc_cnt32_3_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt32_3_" = PERIOD "chiptop_h_rosc_cnt32_3_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/cnt32[4]" TNM_NET = "chiptop_h_rosc_cnt32_4_"; 
#TIMESPEC "TS_chiptop_h_rosc_cnt32_4_" = PERIOD "chiptop_h_rosc_cnt32_4_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/lock160posneg" TNM_NET = "chiptop_h_rosc_lock160posneg"; 
#TIMESPEC "TS_chiptop_h_rosc_lock160posneg" = PERIOD "chiptop_h_rosc_lock160posneg" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/lock48posneg" TNM_NET = "chiptop_h_rosc_lock48posneg"; 
#TIMESPEC "TS_chiptop_h_rosc_lock48posneg" = PERIOD "chiptop_h_rosc_lock48posneg" 1000.000 ns HIGH 50.00%; 
NET "chiptop/h_rosc/lock64posneg" TNM_NET = "chiptop_h_rosc_lock64posneg"; 
#TIMESPEC "TS_chiptop_h_rosc_lock64posneg" = PERIOD "chiptop_h_rosc_lock64posneg" 1000.000 ns HIGH 50.00%; 
NET "chiptop/l_rosc/clk15k/CPUPRCLK3" TNM_NET = "chiptop_l_rosc_clk15k_CPUPRCLK3"; 
#TIMESPEC "TS_chiptop_l_rosc_clk15k_CPUPRCLK3" = PERIOD "chiptop_l_rosc_clk15k_CPUPRCLK3" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/clk1mhz/CLK1M" TNM_NET = "chiptop_pll_clk1mhz_CLK1M"; 
#TIMESPEC "TS_chiptop_pll_clk1mhz_CLK1M" = PERIOD "chiptop_pll_clk1mhz_CLK1M" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b01/prs[0]" TNM_NET = "chiptop_pll_cmeasure_cnt60b01_prs_0_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b01_prs_0_" = PERIOD "chiptop_pll_cmeasure_cnt60b01_prs_0_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b02/prs[1]" TNM_NET = "chiptop_pll_cmeasure_cnt60b02_prs_1_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b02_prs_1_" = PERIOD "chiptop_pll_cmeasure_cnt60b02_prs_1_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b03/prs[2]" TNM_NET = "chiptop_pll_cmeasure_cnt60b03_prs_2_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b03_prs_2_" = PERIOD "chiptop_pll_cmeasure_cnt60b03_prs_2_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b04/prs[3]" TNM_NET = "chiptop_pll_cmeasure_cnt60b04_prs_3_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b04_prs_3_" = PERIOD "chiptop_pll_cmeasure_cnt60b04_prs_3_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b05/prs[4]" TNM_NET = "chiptop_pll_cmeasure_cnt60b05_prs_4_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b05_prs_4_" = PERIOD "chiptop_pll_cmeasure_cnt60b05_prs_4_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b06/prs[5]" TNM_NET = "chiptop_pll_cmeasure_cnt60b06_prs_5_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b06_prs_5_" = PERIOD "chiptop_pll_cmeasure_cnt60b06_prs_5_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b07/prs[6]" TNM_NET = "chiptop_pll_cmeasure_cnt60b07_prs_6_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b07_prs_6_" = PERIOD "chiptop_pll_cmeasure_cnt60b07_prs_6_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b08/prs[7]" TNM_NET = "chiptop_pll_cmeasure_cnt60b08_prs_7_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b08_prs_7_" = PERIOD "chiptop_pll_cmeasure_cnt60b08_prs_7_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b09/prs[8]" TNM_NET = "chiptop_pll_cmeasure_cnt60b09_prs_8_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b09_prs_8_" = PERIOD "chiptop_pll_cmeasure_cnt60b09_prs_8_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b10/prs[9]" TNM_NET = "chiptop_pll_cmeasure_cnt60b10_prs_9_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b10_prs_9_" = PERIOD "chiptop_pll_cmeasure_cnt60b10_prs_9_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b11/prs[10]" TNM_NET = "chiptop_pll_cmeasure_cnt60b11_prs_10_"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b11_prs_10_" = PERIOD "chiptop_pll_cmeasure_cnt60b11_prs_10_" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/cmeasure/cnt60b12/sclk" TNM_NET = "chiptop_pll_cmeasure_cnt60b12_sclk"; 
#TIMESPEC "TS_chiptop_pll_cmeasure_cnt60b12_sclk" = PERIOD "chiptop_pll_cmeasure_cnt60b12_sclk" 1000.000 ns HIGH 50.00%; 
NET "chiptop/pll/lock64posneg" TNM_NET = "chiptop_pll_lock64posneg"; 
#TIMESPEC "TS_chiptop_pll_lock64posneg" = PERIOD "chiptop_pll_lock64posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/clockctl/lock1posneg" TNM_NET = "ice_clockctl_lock1posneg"; 
#TIMESPEC "TS_ice_clockctl_lock1posneg" = PERIOD "ice_clockctl_lock1posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/clockctl/lock2posneg" TNM_NET = "ice_clockctl_lock2posneg"; 
#TIMESPEC "TS_ice_clockctl_lock2posneg" = PERIOD "ice_clockctl_lock2posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/clockctl/lock3posneg" TNM_NET = "ice_clockctl_lock3posneg"; 
#TIMESPEC "TS_ice_clockctl_lock3posneg" = PERIOD "ice_clockctl_lock3posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/clockctl/lock4posneg" TNM_NET = "ice_clockctl_lock4posneg"; 
#TIMESPEC "TS_ice_clockctl_lock4posneg" = PERIOD "ice_clockctl_lock4posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/host_interface/usbif2ice/iceifaclk_d2_c" TNM_NET = "ice_host_interface_usbif2ice_iceifaclk_d2_c"; 
#TIMESPEC "TS_ice_host_interface_usbif2ice_iceifaclk_d2_c" = PERIOD "ice_host_interface_usbif2ice_iceifaclk_d2_c" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/csc/rg/resctl_main/resf_reg_wr/wdtres_buf/wdtres_in_dly" TNM_NET = "chiptop_chip_socket_csc_rg_resctl_main_resf_reg_wr_wdtres_buf_wdtres_in_dly"; 
#TIMESPEC "TS_chiptop_chip_socket_csc_rg_resctl_main_resf_reg_wr_wdtres_buf_wdtres_in_dly" = PERIOD "chiptop_chip_socket_csc_rg_resctl_main_resf_reg_wr_wdtres_buf_wdtres_in_dly" "TS_ice_host_interface_usbif2ice_iceifaclk_d2_c" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff1/prs1" TNM_NET = "ice_status_clock_sence_bff1_prs1"; 
#TIMESPEC "TS_ice_status_clock_sence_bff1_prs1" = PERIOD "ice_status_clock_sence_bff1_prs1" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/adctl/core/fsm/INTAD" TNM_NET = "chiptop_chip_socket_adctl_core_fsm_INTAD"; 
#TIMESPEC "TS_chiptop_chip_socket_adctl_core_fsm_INTAD" = PERIOD "chiptop_chip_socket_adctl_core_fsm_INTAD" "TS_ice_status_clock_sence_bff1_prs1" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff10/prs10" TNM_NET = "ice_status_clock_sence_bff10_prs10"; 
#TIMESPEC "TS_ice_status_clock_sence_bff10_prs10" = PERIOD "ice_status_clock_sence_bff10_prs10" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/dmac/main/INTDMA0" TNM_NET = "chiptop_chip_socket_dmac_main_INTDMA0"; 
#TIMESPEC "TS_chiptop_chip_socket_dmac_main_INTDMA0" = PERIOD "chiptop_chip_socket_dmac_main_INTDMA0" "TS_ice_status_clock_sence_bff10_prs10" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff11/prs11" TNM_NET = "ice_status_clock_sence_bff11_prs11"; 
#TIMESPEC "TS_ice_status_clock_sence_bff11_prs11" = PERIOD "ice_status_clock_sence_bff11_prs11" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau1/ch1/func/intctl/INTSRE2" TNM_NET = "chiptop_chip_socket_sau1_ch1_func_intctl_INTSRE2"; 
#TIMESPEC "TS_chiptop_chip_socket_sau1_ch1_func_intctl_INTSRE2" = PERIOD "chiptop_chip_socket_sau1_ch1_func_intctl_INTSRE2" "TS_ice_status_clock_sence_bff11_prs11" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff12/prs12" TNM_NET = "ice_status_clock_sence_bff12_prs12"; 
#TIMESPEC "TS_ice_status_clock_sence_bff12_prs12" = PERIOD "ice_status_clock_sence_bff12_prs12" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau1/ch1/func/intctl/INTSAU11" TNM_NET = "chiptop_chip_socket_sau1_ch1_func_intctl_INTSAU11"; 
#TIMESPEC "TS_chiptop_chip_socket_sau1_ch1_func_intctl_INTSAU11" = PERIOD "chiptop_chip_socket_sau1_ch1_func_intctl_INTSAU11" "TS_ice_status_clock_sence_bff12_prs12" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff13/prs13" TNM_NET = "ice_status_clock_sence_bff13_prs13"; 
#TIMESPEC "TS_ice_status_clock_sence_bff13_prs13" = PERIOD "ice_status_clock_sence_bff13_prs13" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau1/ch0/func/intctl/INTSAU10" TNM_NET = "chiptop_chip_socket_sau1_ch0_func_intctl_INTSAU10"; 
#TIMESPEC "TS_chiptop_chip_socket_sau1_ch0_func_intctl_INTSAU10" = PERIOD "chiptop_chip_socket_sau1_ch0_func_intctl_INTSAU10" "TS_ice_status_clock_sence_bff13_prs13" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff14/prs14" TNM_NET = "ice_status_clock_sence_bff14_prs14"; 
#TIMESPEC "TS_ice_status_clock_sence_bff14_prs14" = PERIOD "ice_status_clock_sence_bff14_prs14" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/ocd/main/uart/uart_rxtxc/int_pre" TNM_NET = "chiptop_chip_socket_ocd_main_uart_uart_rxtxc_int_pre"; 
#TIMESPEC "TS_chiptop_chip_socket_ocd_main_uart_uart_rxtxc_int_pre" = PERIOD "chiptop_chip_socket_ocd_main_uart_uart_rxtxc_int_pre" "TS_ice_status_clock_sence_bff14_prs14" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff15/prs15" TNM_NET = "ice_status_clock_sence_bff15_prs15"; 
#TIMESPEC "TS_ice_status_clock_sence_bff15_prs15" = PERIOD "ice_status_clock_sence_bff15_prs15" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/ocd/main/uart/uart_wetx2/we_txs_baseck" TNM_NET = "chiptop_chip_socket_ocd_main_uart_uart_wetx2_we_txs_baseck"; 
#TIMESPEC "TS_chiptop_chip_socket_ocd_main_uart_uart_wetx2_we_txs_baseck" = PERIOD "chiptop_chip_socket_ocd_main_uart_uart_wetx2_we_txs_baseck" "TS_ice_status_clock_sence_bff15_prs15" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff2/prs2" TNM_NET = "ice_status_clock_sence_bff2_prs2"; 
#TIMESPEC "TS_ice_status_clock_sence_bff2_prs2" = PERIOD "ice_status_clock_sence_bff2_prs2" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/tau0/ch3/counter_h/INTTM03" TNM_NET = "chiptop_chip_socket_tau0_ch3_counter_h_INTTM03"; 
#TIMESPEC "TS_chiptop_chip_socket_tau0_ch3_counter_h_INTTM03" = PERIOD "chiptop_chip_socket_tau0_ch3_counter_h_INTTM03" "TS_ice_status_clock_sence_bff2_prs2" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff3/prs3" TNM_NET = "ice_status_clock_sence_bff3_prs3"; 
#TIMESPEC "TS_ice_status_clock_sence_bff3_prs3" = PERIOD "ice_status_clock_sence_bff3_prs3" 1000.000 ns HIGH 50.00%; 
NET "ice/status/clock_sence/bff4/prs4" TNM_NET = "ice_status_clock_sence_bff4_prs4"; 
#TIMESPEC "TS_ice_status_clock_sence_bff4_prs4" = PERIOD "ice_status_clock_sence_bff4_prs4" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/tau0/ch0/counter/INTTM00" TNM_NET = "chiptop_chip_socket_tau0_ch0_counter_INTTM00"; 
#TIMESPEC "TS_chiptop_chip_socket_tau0_ch0_counter_INTTM00" = PERIOD "chiptop_chip_socket_tau0_ch0_counter_INTTM00" "TS_ice_status_clock_sence_bff4_prs4" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff5/prs5" TNM_NET = "ice_status_clock_sence_bff5_prs5"; 
#TIMESPEC "TS_ice_status_clock_sence_bff5_prs5" = PERIOD "ice_status_clock_sence_bff5_prs5" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau0/ch3/func/intctl/INTSAU03" TNM_NET = "chiptop_chip_socket_sau0_ch3_func_intctl_INTSAU03"; 
#TIMESPEC "TS_chiptop_chip_socket_sau0_ch3_func_intctl_INTSAU03" = PERIOD "chiptop_chip_socket_sau0_ch3_func_intctl_INTSAU03" "TS_ice_status_clock_sence_bff5_prs5" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff6/prs6" TNM_NET = "ice_status_clock_sence_bff6_prs6"; 
#TIMESPEC "TS_ice_status_clock_sence_bff6_prs6" = PERIOD "ice_status_clock_sence_bff6_prs6" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau0/ch2/func/intctl/INTSAU02" TNM_NET = "chiptop_chip_socket_sau0_ch2_func_intctl_INTSAU02"; 
#TIMESPEC "TS_chiptop_chip_socket_sau0_ch2_func_intctl_INTSAU02" = PERIOD "chiptop_chip_socket_sau0_ch2_func_intctl_INTSAU02" "TS_ice_status_clock_sence_bff6_prs6" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff7/prs7" TNM_NET = "ice_status_clock_sence_bff7_prs7"; 
#TIMESPEC "TS_ice_status_clock_sence_bff7_prs7" = PERIOD "ice_status_clock_sence_bff7_prs7" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau0/ch1/func/intctl/INTSAU01" TNM_NET = "chiptop_chip_socket_sau0_ch1_func_intctl_INTSAU01"; 
#TIMESPEC "TS_chiptop_chip_socket_sau0_ch1_func_intctl_INTSAU01" = PERIOD "chiptop_chip_socket_sau0_ch1_func_intctl_INTSAU01" "TS_ice_status_clock_sence_bff7_prs7" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff8/prs8" TNM_NET = "ice_status_clock_sence_bff8_prs8"; 
#TIMESPEC "TS_ice_status_clock_sence_bff8_prs8" = PERIOD "ice_status_clock_sence_bff8_prs8" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sau0/ch0/func/intctl/INTSAU00" TNM_NET = "chiptop_chip_socket_sau0_ch0_func_intctl_INTSAU00"; 
#TIMESPEC "TS_chiptop_chip_socket_sau0_ch0_func_intctl_INTSAU00" = PERIOD "chiptop_chip_socket_sau0_ch0_func_intctl_INTSAU00" "TS_ice_status_clock_sence_bff8_prs8" * 1.000000 HIGH 50.00%; 
NET "ice/status/clock_sence/bff9/prs9" TNM_NET = "ice_status_clock_sence_bff9_prs9"; 
#TIMESPEC "TS_ice_status_clock_sence_bff9_prs9" = PERIOD "ice_status_clock_sence_bff9_prs9" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/dmac/main/INTDMA1" TNM_NET = "chiptop_chip_socket_dmac_main_INTDMA1"; 
#TIMESPEC "TS_chiptop_chip_socket_dmac_main_INTDMA1" = PERIOD "chiptop_chip_socket_dmac_main_INTDMA1" "TS_ice_status_clock_sence_bff9_prs9" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpumclkst/bff1/prs1" TNM_NET = "ice_status_cpumclkst_bff1_prs1"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff1_prs1" = PERIOD "ice_status_cpumclkst_bff1_prs1" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff10/prs10" TNM_NET = "ice_status_cpumclkst_bff10_prs10"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff10_prs10" = PERIOD "ice_status_cpumclkst_bff10_prs10" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff11/prs11" TNM_NET = "ice_status_cpumclkst_bff11_prs11"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff11_prs11" = PERIOD "ice_status_cpumclkst_bff11_prs11" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff12/prs12" TNM_NET = "ice_status_cpumclkst_bff12_prs12"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff12_prs12" = PERIOD "ice_status_cpumclkst_bff12_prs12" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff13/prs13" TNM_NET = "ice_status_cpumclkst_bff13_prs13"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff13_prs13" = PERIOD "ice_status_cpumclkst_bff13_prs13" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff14/prs14" TNM_NET = "ice_status_cpumclkst_bff14_prs14"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff14_prs14" = PERIOD "ice_status_cpumclkst_bff14_prs14" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff15/prs15" TNM_NET = "ice_status_cpumclkst_bff15_prs15"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff15_prs15" = PERIOD "ice_status_cpumclkst_bff15_prs15" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff16/prs16" TNM_NET = "ice_status_cpumclkst_bff16_prs16"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff16_prs16" = PERIOD "ice_status_cpumclkst_bff16_prs16" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff2/prs2" TNM_NET = "ice_status_cpumclkst_bff2_prs2"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff2_prs2" = PERIOD "ice_status_cpumclkst_bff2_prs2" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff3/prs3" TNM_NET = "ice_status_cpumclkst_bff3_prs3"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff3_prs3" = PERIOD "ice_status_cpumclkst_bff3_prs3" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff4/prs4" TNM_NET = "ice_status_cpumclkst_bff4_prs4"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff4_prs4" = PERIOD "ice_status_cpumclkst_bff4_prs4" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff5/prs5" TNM_NET = "ice_status_cpumclkst_bff5_prs5"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff5_prs5" = PERIOD "ice_status_cpumclkst_bff5_prs5" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff6/prs6" TNM_NET = "ice_status_cpumclkst_bff6_prs6"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff6_prs6" = PERIOD "ice_status_cpumclkst_bff6_prs6" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff7/prs7" TNM_NET = "ice_status_cpumclkst_bff7_prs7"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff7_prs7" = PERIOD "ice_status_cpumclkst_bff7_prs7" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff8/prs8" TNM_NET = "ice_status_cpumclkst_bff8_prs8"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff8_prs8" = PERIOD "ice_status_cpumclkst_bff8_prs8" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpumclkst/bff9/prs9" TNM_NET = "ice_status_cpumclkst_bff9_prs9"; 
#TIMESPEC "TS_ice_status_cpumclkst_bff9_prs9" = PERIOD "ice_status_cpumclkst_bff9_prs9" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff1/prs1" TNM_NET = "ice_status_cpusclkst_bff1_prs1"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff1_prs1" = PERIOD "ice_status_cpusclkst_bff1_prs1" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff10/prs10" TNM_NET = "ice_status_cpusclkst_bff10_prs10"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff10_prs10" = PERIOD "ice_status_cpusclkst_bff10_prs10" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/fcb/escb/INTFL" TNM_NET = "chiptop_chip_socket_fcb_escb_INTFL"; 
#TIMESPEC "TS_chiptop_chip_socket_fcb_escb_INTFL" = PERIOD "chiptop_chip_socket_fcb_escb_INTFL" "TS_ice_status_cpusclkst_bff10_prs10" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpusclkst/bff11/prs11" TNM_NET = "ice_status_cpusclkst_bff11_prs11"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff11_prs11" = PERIOD "ice_status_cpusclkst_bff11_prs11" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/muldiv/main/calcnt/engen/INTMD" TNM_NET = "chiptop_chip_socket_muldiv_main_calcnt_engen_INTMD"; 
#TIMESPEC "TS_chiptop_chip_socket_muldiv_main_calcnt_engen_INTMD" = PERIOD "chiptop_chip_socket_muldiv_main_calcnt_engen_INTMD" "TS_ice_status_cpusclkst_bff11_prs11" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpusclkst/bff12/prs12" TNM_NET = "ice_status_cpusclkst_bff12_prs12"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff12_prs12" = PERIOD "ice_status_cpusclkst_bff12_prs12" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/tau0/ch7/counter/INTTM07" TNM_NET = "chiptop_chip_socket_tau0_ch7_counter_INTTM07"; 
#TIMESPEC "TS_chiptop_chip_socket_tau0_ch7_counter_INTTM07" = PERIOD "chiptop_chip_socket_tau0_ch7_counter_INTTM07" "TS_ice_status_cpusclkst_bff12_prs12" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpusclkst/bff13/prs13" TNM_NET = "ice_status_cpusclkst_bff13_prs13"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff13_prs13" = PERIOD "ice_status_cpusclkst_bff13_prs13" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/tau0/ch6/counter/INTTM06" TNM_NET = "chiptop_chip_socket_tau0_ch6_counter_INTTM06"; 
#TIMESPEC "TS_chiptop_chip_socket_tau0_ch6_counter_INTTM06" = PERIOD "chiptop_chip_socket_tau0_ch6_counter_INTTM06" "TS_ice_status_cpusclkst_bff13_prs13" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpusclkst/bff14/prs14" TNM_NET = "ice_status_cpusclkst_bff14_prs14"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff14_prs14" = PERIOD "ice_status_cpusclkst_bff14_prs14" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff15/prs15" TNM_NET = "ice_status_cpusclkst_bff15_prs15"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff15_prs15" = PERIOD "ice_status_cpusclkst_bff15_prs15" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff16/prs16" TNM_NET = "ice_status_cpusclkst_bff16_prs16"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff16_prs16" = PERIOD "ice_status_cpusclkst_bff16_prs16" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/port7/filter/INTKR" TNM_NET = "chiptop_chip_socket_port7_filter_INTKR"; 
#TIMESPEC "TS_chiptop_chip_socket_port7_filter_INTKR" = PERIOD "chiptop_chip_socket_port7_filter_INTKR" "TS_ice_status_cpusclkst_bff16_prs16" * 1.000000 HIGH 50.00%; 
NET "ice/status/cpusclkst/bff2/prs2" TNM_NET = "ice_status_cpusclkst_bff2_prs2"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff2_prs2" = PERIOD "ice_status_cpusclkst_bff2_prs2" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff3/prs3" TNM_NET = "ice_status_cpusclkst_bff3_prs3"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff3_prs3" = PERIOD "ice_status_cpusclkst_bff3_prs3" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff4/prs4" TNM_NET = "ice_status_cpusclkst_bff4_prs4"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff4_prs4" = PERIOD "ice_status_cpusclkst_bff4_prs4" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff5/prs5" TNM_NET = "ice_status_cpusclkst_bff5_prs5"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff5_prs5" = PERIOD "ice_status_cpusclkst_bff5_prs5" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff6/prs6" TNM_NET = "ice_status_cpusclkst_bff6_prs6"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff6_prs6" = PERIOD "ice_status_cpusclkst_bff6_prs6" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff7/prs7" TNM_NET = "ice_status_cpusclkst_bff7_prs7"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff7_prs7" = PERIOD "ice_status_cpusclkst_bff7_prs7" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff8/prs8" TNM_NET = "ice_status_cpusclkst_bff8_prs8"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff8_prs8" = PERIOD "ice_status_cpusclkst_bff8_prs8" 1000.000 ns HIGH 50.00%; 
NET "ice/status/cpusclkst/bff9/prs9" TNM_NET = "ice_status_cpusclkst_bff9_prs9"; 
#TIMESPEC "TS_ice_status_cpusclkst_bff9_prs9" = PERIOD "ice_status_cpusclkst_bff9_prs9" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff1/prs1" TNM_NET = "ice_status_hltst_bff1_prs1"; 
#TIMESPEC "TS_ice_status_hltst_bff1_prs1" = PERIOD "ice_status_hltst_bff1_prs1" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff10/prs10" TNM_NET = "ice_status_hltst_bff10_prs10"; 
#TIMESPEC "TS_ice_status_hltst_bff10_prs10" = PERIOD "ice_status_hltst_bff10_prs10" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff11/prs11" TNM_NET = "ice_status_hltst_bff11_prs11"; 
#TIMESPEC "TS_ice_status_hltst_bff11_prs11" = PERIOD "ice_status_hltst_bff11_prs11" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff12/prs12" TNM_NET = "ice_status_hltst_bff12_prs12"; 
#TIMESPEC "TS_ice_status_hltst_bff12_prs12" = PERIOD "ice_status_hltst_bff12_prs12" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff13/prs13" TNM_NET = "ice_status_hltst_bff13_prs13"; 
#TIMESPEC "TS_ice_status_hltst_bff13_prs13" = PERIOD "ice_status_hltst_bff13_prs13" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff14/prs14" TNM_NET = "ice_status_hltst_bff14_prs14"; 
#TIMESPEC "TS_ice_status_hltst_bff14_prs14" = PERIOD "ice_status_hltst_bff14_prs14" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff15/prs15" TNM_NET = "ice_status_hltst_bff15_prs15"; 
#TIMESPEC "TS_ice_status_hltst_bff15_prs15" = PERIOD "ice_status_hltst_bff15_prs15" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff16/prs16" TNM_NET = "ice_status_hltst_bff16_prs16"; 
#TIMESPEC "TS_ice_status_hltst_bff16_prs16" = PERIOD "ice_status_hltst_bff16_prs16" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff17/prs17" TNM_NET = "ice_status_hltst_bff17_prs17"; 
#TIMESPEC "TS_ice_status_hltst_bff17_prs17" = PERIOD "ice_status_hltst_bff17_prs17" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff18/prs18" TNM_NET = "ice_status_hltst_bff18_prs18"; 
#TIMESPEC "TS_ice_status_hltst_bff18_prs18" = PERIOD "ice_status_hltst_bff18_prs18" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff19/prs19" TNM_NET = "ice_status_hltst_bff19_prs19"; 
#TIMESPEC "TS_ice_status_hltst_bff19_prs19" = PERIOD "ice_status_hltst_bff19_prs19" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff2/prs2" TNM_NET = "ice_status_hltst_bff2_prs2"; 
#TIMESPEC "TS_ice_status_hltst_bff2_prs2" = PERIOD "ice_status_hltst_bff2_prs2" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff20/prs20" TNM_NET = "ice_status_hltst_bff20_prs20"; 
#TIMESPEC "TS_ice_status_hltst_bff20_prs20" = PERIOD "ice_status_hltst_bff20_prs20" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff21/prs21" TNM_NET = "ice_status_hltst_bff21_prs21"; 
#TIMESPEC "TS_ice_status_hltst_bff21_prs21" = PERIOD "ice_status_hltst_bff21_prs21" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff22/prs22" TNM_NET = "ice_status_hltst_bff22_prs22"; 
#TIMESPEC "TS_ice_status_hltst_bff22_prs22" = PERIOD "ice_status_hltst_bff22_prs22" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff23/prs23" TNM_NET = "ice_status_hltst_bff23_prs23"; 
#TIMESPEC "TS_ice_status_hltst_bff23_prs23" = PERIOD "ice_status_hltst_bff23_prs23" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff24/prs24" TNM_NET = "ice_status_hltst_bff24_prs24"; 
#TIMESPEC "TS_ice_status_hltst_bff24_prs24" = PERIOD "ice_status_hltst_bff24_prs24" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff25/prs25" TNM_NET = "ice_status_hltst_bff25_prs25"; 
#TIMESPEC "TS_ice_status_hltst_bff25_prs25" = PERIOD "ice_status_hltst_bff25_prs25" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff26/prs26" TNM_NET = "ice_status_hltst_bff26_prs26"; 
#TIMESPEC "TS_ice_status_hltst_bff26_prs26" = PERIOD "ice_status_hltst_bff26_prs26" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff27/prs27" TNM_NET = "ice_status_hltst_bff27_prs27"; 
#TIMESPEC "TS_ice_status_hltst_bff27_prs27" = PERIOD "ice_status_hltst_bff27_prs27" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff3/prs3" TNM_NET = "ice_status_hltst_bff3_prs3"; 
#TIMESPEC "TS_ice_status_hltst_bff3_prs3" = PERIOD "ice_status_hltst_bff3_prs3" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff4/prs4" TNM_NET = "ice_status_hltst_bff4_prs4"; 
#TIMESPEC "TS_ice_status_hltst_bff4_prs4" = PERIOD "ice_status_hltst_bff4_prs4" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff5/prs5" TNM_NET = "ice_status_hltst_bff5_prs5"; 
#TIMESPEC "TS_ice_status_hltst_bff5_prs5" = PERIOD "ice_status_hltst_bff5_prs5" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff6/prs6" TNM_NET = "ice_status_hltst_bff6_prs6"; 
#TIMESPEC "TS_ice_status_hltst_bff6_prs6" = PERIOD "ice_status_hltst_bff6_prs6" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff7/prs7" TNM_NET = "ice_status_hltst_bff7_prs7"; 
#TIMESPEC "TS_ice_status_hltst_bff7_prs7" = PERIOD "ice_status_hltst_bff7_prs7" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff8/prs8" TNM_NET = "ice_status_hltst_bff8_prs8"; 
#TIMESPEC "TS_ice_status_hltst_bff8_prs8" = PERIOD "ice_status_hltst_bff8_prs8" 1000.000 ns HIGH 50.00%; 
NET "ice/status/hltst/bff9/prs9" TNM_NET = "ice_status_hltst_bff9_prs9"; 
#TIMESPEC "TS_ice_status_hltst_bff9_prs9" = PERIOD "ice_status_hltst_bff9_prs9" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff1/prs1" TNM_NET = "ice_status_stpst_bff1_prs1"; 
#TIMESPEC "TS_ice_status_stpst_bff1_prs1" = PERIOD "ice_status_stpst_bff1_prs1" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff10/prs10" TNM_NET = "ice_status_stpst_bff10_prs10"; 
#TIMESPEC "TS_ice_status_stpst_bff10_prs10" = PERIOD "ice_status_stpst_bff10_prs10" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff11/prs11" TNM_NET = "ice_status_stpst_bff11_prs11"; 
#TIMESPEC "TS_ice_status_stpst_bff11_prs11" = PERIOD "ice_status_stpst_bff11_prs11" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff12/prs12" TNM_NET = "ice_status_stpst_bff12_prs12"; 
#TIMESPEC "TS_ice_status_stpst_bff12_prs12" = PERIOD "ice_status_stpst_bff12_prs12" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff13/prs13" TNM_NET = "ice_status_stpst_bff13_prs13"; 
#TIMESPEC "TS_ice_status_stpst_bff13_prs13" = PERIOD "ice_status_stpst_bff13_prs13" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff14/prs14" TNM_NET = "ice_status_stpst_bff14_prs14"; 
#TIMESPEC "TS_ice_status_stpst_bff14_prs14" = PERIOD "ice_status_stpst_bff14_prs14" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff15/prs15" TNM_NET = "ice_status_stpst_bff15_prs15"; 
#TIMESPEC "TS_ice_status_stpst_bff15_prs15" = PERIOD "ice_status_stpst_bff15_prs15" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff16/prs16" TNM_NET = "ice_status_stpst_bff16_prs16"; 
#TIMESPEC "TS_ice_status_stpst_bff16_prs16" = PERIOD "ice_status_stpst_bff16_prs16" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff17/prs17" TNM_NET = "ice_status_stpst_bff17_prs17"; 
#TIMESPEC "TS_ice_status_stpst_bff17_prs17" = PERIOD "ice_status_stpst_bff17_prs17" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff18/prs18" TNM_NET = "ice_status_stpst_bff18_prs18"; 
#TIMESPEC "TS_ice_status_stpst_bff18_prs18" = PERIOD "ice_status_stpst_bff18_prs18" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff19/prs19" TNM_NET = "ice_status_stpst_bff19_prs19"; 
#TIMESPEC "TS_ice_status_stpst_bff19_prs19" = PERIOD "ice_status_stpst_bff19_prs19" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff2/prs2" TNM_NET = "ice_status_stpst_bff2_prs2"; 
#TIMESPEC "TS_ice_status_stpst_bff2_prs2" = PERIOD "ice_status_stpst_bff2_prs2" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff20/prs20" TNM_NET = "ice_status_stpst_bff20_prs20"; 
#TIMESPEC "TS_ice_status_stpst_bff20_prs20" = PERIOD "ice_status_stpst_bff20_prs20" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff21/prs21" TNM_NET = "ice_status_stpst_bff21_prs21"; 
#TIMESPEC "TS_ice_status_stpst_bff21_prs21" = PERIOD "ice_status_stpst_bff21_prs21" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff22/prs22" TNM_NET = "ice_status_stpst_bff22_prs22"; 
#TIMESPEC "TS_ice_status_stpst_bff22_prs22" = PERIOD "ice_status_stpst_bff22_prs22" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff23/prs23" TNM_NET = "ice_status_stpst_bff23_prs23"; 
#TIMESPEC "TS_ice_status_stpst_bff23_prs23" = PERIOD "ice_status_stpst_bff23_prs23" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff24/prs24" TNM_NET = "ice_status_stpst_bff24_prs24"; 
#TIMESPEC "TS_ice_status_stpst_bff24_prs24" = PERIOD "ice_status_stpst_bff24_prs24" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff25/prs25" TNM_NET = "ice_status_stpst_bff25_prs25"; 
#TIMESPEC "TS_ice_status_stpst_bff25_prs25" = PERIOD "ice_status_stpst_bff25_prs25" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff26/prs26" TNM_NET = "ice_status_stpst_bff26_prs26"; 
#TIMESPEC "TS_ice_status_stpst_bff26_prs26" = PERIOD "ice_status_stpst_bff26_prs26" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff27/prs27" TNM_NET = "ice_status_stpst_bff27_prs27"; 
#TIMESPEC "TS_ice_status_stpst_bff27_prs27" = PERIOD "ice_status_stpst_bff27_prs27" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff3/prs3" TNM_NET = "ice_status_stpst_bff3_prs3"; 
#TIMESPEC "TS_ice_status_stpst_bff3_prs3" = PERIOD "ice_status_stpst_bff3_prs3" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff4/prs4" TNM_NET = "ice_status_stpst_bff4_prs4"; 
#TIMESPEC "TS_ice_status_stpst_bff4_prs4" = PERIOD "ice_status_stpst_bff4_prs4" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff5/prs5" TNM_NET = "ice_status_stpst_bff5_prs5"; 
#TIMESPEC "TS_ice_status_stpst_bff5_prs5" = PERIOD "ice_status_stpst_bff5_prs5" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff6/prs6" TNM_NET = "ice_status_stpst_bff6_prs6"; 
#TIMESPEC "TS_ice_status_stpst_bff6_prs6" = PERIOD "ice_status_stpst_bff6_prs6" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff7/prs7" TNM_NET = "ice_status_stpst_bff7_prs7"; 
#TIMESPEC "TS_ice_status_stpst_bff7_prs7" = PERIOD "ice_status_stpst_bff7_prs7" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff8/prs8" TNM_NET = "ice_status_stpst_bff8_prs8"; 
#TIMESPEC "TS_ice_status_stpst_bff8_prs8" = PERIOD "ice_status_stpst_bff8_prs8" 1000.000 ns HIGH 50.00%; 
NET "ice/status/stpst/bff9/prs9" TNM_NET = "ice_status_stpst_bff9_prs9"; 
#TIMESPEC "TS_ice_status_stpst_bff9_prs9" = PERIOD "ice_status_stpst_bff9_prs9" 1000.000 ns HIGH 50.00%; 
NET "ice/timetagv2/lock240posneg" TNM_NET = "ice_timetagv2_lock240posneg"; 
#TIMESPEC "TS_ice_timetagv2_lock240posneg" = PERIOD "ice_timetagv2_lock240posneg" 1000.000 ns HIGH 50.00%; 
NET "ice/trace/trace_cont/monitrc1" TNM_NET = "ice_trace_trace_cont_monitrc1"; 
#TIMESPEC "TS_ice_trace_trace_cont_monitrc1" = PERIOD "ice_trace_trace_cont_monitrc1" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/fcb/wcbctl/PROGI" TNM_NET = "chiptop_chip_socket_fcb_wcbctl_PROGI"; 
#TIMESPEC "TS_chiptop_chip_socket_fcb_wcbctl_PROGI" = PERIOD "chiptop_chip_socket_fcb_wcbctl_PROGI" "TS_ice_trace_trace_cont_monitrc1" * 1.000000 HIGH 50.00%; 
NET "ice/trace/trdata/pcwaitf_l" TNM_NET = "ice_trace_trdata_pcwaitf_l"; 
#TIMESPEC "TS_ice_trace_trdata_pcwaitf_l" = PERIOD "ice_trace_trdata_pcwaitf_l" 1000.000 ns HIGH 50.00%; 
NET "chiptop/chip/socket/sdadly0/dly_50n/scl_dly_c" TNM_NET = "chiptop_chip_socket_sdadly0_dly_50n_scl_dly_c"; 
#TIMESPEC "TS_chiptop_chip_socket_sdadly0_dly_50n_scl_dly_c" = PERIOD "chiptop_chip_socket_sdadly0_dly_50n_scl_dly_c" "TS_ice_trace_trdata_pcwaitf_l" * 1.000000 HIGH 50.00%; 
#End clock constraints

#Begin clock to clock delay constraints

TIMEGRP "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" = FALLING "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE";

TIMEGRP "chiptop_chip_pllctl_pllc_fclkds_fall" = FALLING "chiptop_chip_pllctl_pllc_fclkds";
TIMESPEC "TS_chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall_chiptop_chip_pllctl_pllc_fclkds_fall" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" TO "chiptop_chip_pllctl_pllc_fclkds_fall" 29.000;
#End clock to clock delay constraints


# 1083 : define_multicycle_path -from { c:BBFCLKDS } -through { n:chiptop.chip.dsbbr.PRDCMP* } -to { c:FCLK } { 2 }

TIMEGRP "chiptop_chip_pllctl_pllc_fclkds_rise" = RISING "chiptop_chip_pllctl_pllc_fclkds";
NET "chiptop/chip/dsbbr/busor/PRDCMP3_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP4_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/apbctl/PRDCMP5_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP6_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP7_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP8_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP9_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP10_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP11_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP12_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP13_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP14_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP15_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/apbctl/PRDCMP0_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP1_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/busor/PRDCMP2_i_3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP0" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP1" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP2" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP3" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP4" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP5" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP6" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP7" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP8" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP9" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP10" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP11" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP12" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP13" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP14" TPTHRU = "thru_1083_0";
NET "chiptop/chip/dsbbr/PRDCMP15" TPTHRU = "thru_1083_0";
TIMEGRP "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" = RISING "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE";
TIMESPEC "TS_1083_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1083_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

# 1084 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBPWRITEOR } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/apbbr/BBPWRITEOR" TPTHRU = "thru_1084_0";
TIMESPEC "TS_1084_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1084_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1085 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.porga.CK*TM } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/tmkc/CK1TM" TPTHRU = "thru_1085_0";
NET "chiptop/chip/tmkc/CK0TM" TPTHRU = "thru_1085_0";
TIMESPEC "TS_1085_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1085_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1086 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBMA* } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/socket/BBMA0OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA1OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA2OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA3OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA4OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA5OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA6OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA7OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA8OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA9OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/socket/BBMA10OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA9OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/tmkb2/BBMA7OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA6OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA5OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA4OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA3OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA2OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA1OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA10OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA0OR" TPTHRU = "thru_1086_0";
NET "chiptop/chip/apbbr/BBMA8OR" TPTHRU = "thru_1086_0";
TIMESPEC "TS_1086_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1086_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1088 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.porga.GD* } -through { n:chiptop.chip.PADDR* } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/porga/regi/GDCG_i" TPTHRU = "thru_1088_0";
NET "chiptop/chip/porga/regi/GDINT1_i" TPTHRU = "thru_1088_0";
NET "chiptop/chip/porga/regi/GDPORT1_i" TPTHRU = "thru_1088_0";
NET "chiptop/chip/porga/GDCG" TPTHRU = "thru_1088_0";
NET "chiptop/chip/porga/GDINT1" TPTHRU = "thru_1088_0";
NET "chiptop/chip/porga/GDPORT1" TPTHRU = "thru_1088_0";
NET "chiptop/chip/dali/PADDR5_i_3" TPTHRU = "thru_1088_1";
NET "chiptop/chip/dali/PADDR4_i_2" TPTHRU = "thru_1088_1";
NET "chiptop/chip/dali/PADDR3_i_2" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR1_i_3" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR0_i_3" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR2_i_3" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR2" TPTHRU = "thru_1088_1";
NET "chiptop/chip/dali/PADDR3" TPTHRU = "thru_1088_1";
NET "chiptop/chip/dali/PADDR4" TPTHRU = "thru_1088_1";
NET "chiptop/chip/dali/PADDR5" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR0" TPTHRU = "thru_1088_1";
NET "chiptop/chip/cmpctl/PADDR1" TPTHRU = "thru_1088_1";
TIMESPEC "TS_1088_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1088_0" THRU "thru_1088_1" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1090 : define_multicycle_path -through { n:chiptop.chip.dsbbr.DSPENABLE } -through { n:chiptop.chip.socket.BBPRDATA* } { 2 }

NET "chiptop/chip/cmpctl/DSPENABLE" TPTHRU = "thru_1090_0";
NET "chiptop/chip/socket/capmux/BBPRDATA15R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA15L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0R_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0L_i_3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA0_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA1_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA5_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA6_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA8_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA15_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA10_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA9_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA12_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA13_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA3_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA14_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA2_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA4_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA11_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/cpu/BBPRDATA7_i_4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA0" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA1" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA2" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA3" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA4" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA5" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA6" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA7" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA8" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA9" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA10" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA11" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA12" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA13" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA14" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA15" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA9R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA8R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA7R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA6R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA5R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA4R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA3R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA2R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA1R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA15R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA14R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA13R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA12R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA11R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA10R" TPTHRU = "thru_1090_1";
NET "chiptop/chip/socket/BBPRDATA0R" TPTHRU = "thru_1090_1";
TIMESPEC "TS_1090_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1090_0" THRU "thru_1090_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

TIMESPEC "TS_1090_1" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1090_0" THRU "thru_1090_1" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

TIMESPEC "TS_1090_2" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1090_0" THRU "thru_1090_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

TIMESPEC "TS_1090_3" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1090_0" THRU "thru_1090_1" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1091 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBPWRITEOR } -through { n:chiptop.chip.socket.BBPRDATA* } -to { c:FCLK } { 2 }

NET "chiptop/chip/apbbr/BBPWRITEOR" TPTHRU = "thru_1091_0";
NET "chiptop/chip/socket/capmux/BBPRDATA15R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA15L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0R_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0L_i_3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA0_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA1_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA5_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA6_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA8_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA15_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA10_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA9_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA12_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA13_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA3_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA14_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA2_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA4_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA11_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/cpu/BBPRDATA7_i_4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA0" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA1" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA2" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA3" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA4" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA5" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA6" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA7" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA8" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA9" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA10" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA11" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA12" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA13" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA14" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA15" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA9R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA8R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA7R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA6R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA5R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA4R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA3R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA2R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA1R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA15R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA14R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA13R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA12R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA11R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA10R" TPTHRU = "thru_1091_1";
NET "chiptop/chip/socket/BBPRDATA0R" TPTHRU = "thru_1091_1";
TIMESPEC "TS_1091_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1091_0" THRU "thru_1091_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

TIMEGRP "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" = FALLING "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE";
TIMESPEC "TS_1091_1" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1091_0" THRU "thru_1091_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" 43.500;

# 1092 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBSELSFR2 } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/apbbr/BBSELSFR2OR" TPTHRU = "thru_1092_0";
TIMESPEC "TS_1092_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1092_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1093 : define_multicycle_path -from { c:BBFCLKDS } -through { n:chiptop.chip.port20.TMKBHZ* } -to { c:FCLK } { 2 }

NET "port_iobuf/TMKBHZO00_i_3" TPTHRU = "thru_1093_0";
NET "port_iobuf/TMKBHZO11_i_3" TPTHRU = "thru_1093_0";
NET "port_iobuf/TMKBHZO21_i_3" TPTHRU = "thru_1093_0";
NET "port_iobuf/TMKBHZO01_i_3" TPTHRU = "thru_1093_0";
NET "port_iobuf/TMKBHZO10_i_3" TPTHRU = "thru_1093_0";
NET "port_iobuf/TMKBHZO20_i_3" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO21" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO20" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO11" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO10" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO01" TPTHRU = "thru_1093_0";
NET "chiptop/chip/port20/TMKBHZO00" TPTHRU = "thru_1093_0";
TIMESPEC "TS_1093_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1093_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

# 1094 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBSELSFR2 } -through { n:chiptop.chip.socket.BBPRDATA* } -to { c:FCLK } { 2 }

NET "chiptop/chip/apbbr/BBSELSFR2OR" TPTHRU = "thru_1094_0";
NET "chiptop/chip/socket/capmux/BBPRDATA15R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA15L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0R_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0L_i_3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA0_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA1_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA5_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA6_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA8_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA15_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA10_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA9_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA12_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA13_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA3_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA14_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA2_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA4_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA11_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/cpu/BBPRDATA7_i_4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA0" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA1" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA2" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA3" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA4" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA5" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA6" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA7" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA8" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA9" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA10" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA11" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA12" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA13" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA14" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA15" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA9R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA8R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA7R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA6R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA5R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA4R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA3R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA2R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA1R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA15R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA14R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA13R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA12R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA11R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA10R" TPTHRU = "thru_1094_1";
NET "chiptop/chip/socket/BBPRDATA0R" TPTHRU = "thru_1094_1";
TIMESPEC "TS_1094_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1094_0" THRU "thru_1094_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

TIMESPEC "TS_1094_1" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1094_0" THRU "thru_1094_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" 43.500;

# 1095 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBMA* } -through { n:chiptop.chip.socket.BBPRDATA* } -to { c:FCLK } { 2 }

NET "chiptop/chip/socket/BBMA0OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA1OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA2OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA3OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA4OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA5OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA6OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA7OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA8OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA9OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/BBMA10OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA9OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/tmkb2/BBMA7OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA6OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA5OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA4OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA3OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA2OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA1OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA10OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA0OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/apbbr/BBMA8OR" TPTHRU = "thru_1095_0";
NET "chiptop/chip/socket/capmux/BBPRDATA15R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA15L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA14L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA13L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA12L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA11L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA10L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA9L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA8L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA7L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA6L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA5L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA4L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA3L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA2L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA1L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0R_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/capmux/BBPRDATA0L_i_3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA0_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA1_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA5_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA6_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA8_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA15_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA10_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA9_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA12_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA13_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA3_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA14_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA2_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA4_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA11_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/cpu/BBPRDATA7_i_4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA0" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA1" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA2" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA3" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA4" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA5" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA6" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA7" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA8" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA9" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA10" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA11" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA12" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA13" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA14" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA15" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA9R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA8R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA7R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA6R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA5R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA4R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA3R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA2R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA1R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA15R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA14R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA13R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA12R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA11R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA10R" TPTHRU = "thru_1095_1";
NET "chiptop/chip/socket/BBPRDATA0R" TPTHRU = "thru_1095_1";
TIMESPEC "TS_1095_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1095_0" THRU "thru_1095_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

TIMESPEC "TS_1095_1" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1095_0" THRU "thru_1095_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_fall" 43.500;

# 1096 : define_multicycle_path -from { c:BBFCLKDS } -through { n:chiptop.chip.dsbbr.PRDTKC* } -to { c:FCLK } { 2 }

NET "chiptop/chip/dsbbr/busor/PRDTKC3_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC4_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC5_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC6_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC7_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC8_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC9_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC10_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC11_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC12_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC13_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC14_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC15_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC0_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC1_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/busor/PRDTKC2_i_3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC0" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC1" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC2" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC3" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC4" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC5" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC6" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC7" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC8" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC9" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC10" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC11" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC12" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC13" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC14" TPTHRU = "thru_1096_0";
NET "chiptop/chip/dsbbr/PRDTKC15" TPTHRU = "thru_1096_0";
TIMESPEC "TS_1096_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1096_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

# 1097 : define_multicycle_path -from { c:BBFCLKDS } -through { n:chiptop.chip.dsbbr.PRDTOP* } -to { c:FCLK } { 2 }

NET "chiptop/chip/dsbbr/apbctl/PRDTOP03_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP23_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP13_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP04_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP24_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP14_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP05_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP25_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP15_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP06_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP26_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP16_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP07_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP27_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP17_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP08_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP28_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP18_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP09_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP29_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP19_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP010_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP210_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP110_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP011_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP211_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP111_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP012_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP212_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP112_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP013_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP213_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP113_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP014_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP214_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP114_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP015_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP215_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP115_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP00_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP20_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP10_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/busor/PRDTOP01_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP21_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP11_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP02_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP22_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTOP12_i_3" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP20" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP21" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP22" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP23" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP24" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP25" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP26" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP27" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP28" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP29" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP212" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP213" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP214" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP215" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP10" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP11" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP12" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP13" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP14" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP15" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP16" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP17" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP18" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP19" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP112" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP113" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP114" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP115" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP00" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP01" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP02" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP03" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP04" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP05" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP06" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP07" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP08" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP09" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/GND" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP012" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP013" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP014" TPTHRU = "thru_1097_0";
NET "chiptop/chip/dsbbr/PRDTOP015" TPTHRU = "thru_1097_0";
TIMESPEC "TS_1097_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1097_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

# 1098 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.SVPERI* } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/socket/tau0/SVPERI0_i_3" TPTHRU = "thru_1098_0";
NET "chiptop/chip/socket/sau1/SVPERI1_i_3" TPTHRU = "thru_1098_0";
NET "chiptop/chip/socket/csc/SVPERI1" TPTHRU = "thru_1098_0";
NET "chiptop/svmodif/SVPERI1ICE" TPTHRU = "thru_1098_0";
NET "chiptop/chip/socket/rtc/SVPERI0" TPTHRU = "thru_1098_0";
NET "chiptop/svmodif/SVPERI0ICE" TPTHRU = "thru_1098_0";
TIMESPEC "TS_1098_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1098_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1100 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.porga.GD* } -through { n:chiptop.chip.PSELCMP* } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/porga/regi/GDCG_i" TPTHRU = "thru_1100_0";
NET "chiptop/chip/porga/regi/GDINT1_i" TPTHRU = "thru_1100_0";
NET "chiptop/chip/porga/regi/GDPORT1_i" TPTHRU = "thru_1100_0";
NET "chiptop/chip/porga/GDCG" TPTHRU = "thru_1100_0";
NET "chiptop/chip/porga/GDINT1" TPTHRU = "thru_1100_0";
NET "chiptop/chip/porga/GDPORT1" TPTHRU = "thru_1100_0";
NET "chiptop/chip/cmpctl/PSELCMP1_i_3" TPTHRU = "thru_1100_1";
NET "chiptop/chip/cmpctl/PSELCMP2_i_2" TPTHRU = "thru_1100_1";
NET "chiptop/chip/cmpctl/PSELCMP2" TPTHRU = "thru_1100_1";
NET "chiptop/chip/cmpctl/PSELCMP1" TPTHRU = "thru_1100_1";
TIMESPEC "TS_1100_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1100_0" THRU "thru_1100_1" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1102 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.MDWFLRO* } -to { c:BBFCLKDS } { 4 }

NET "chiptop/chip/socket/porga/MDWFLRO13_i_3" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO7_i_3" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO0" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO1" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO2" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO3" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO4" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO5" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO6" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO7" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO8" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO9" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO10" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO11" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO12" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO13" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO14" TPTHRU = "thru_1102_0";
NET "chiptop/chip/socket/porga/MDWFLRO15" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO9OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO8OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/dali/MDWFLRO7OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO6OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO5OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO4OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO3OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/dali/MDWFLRO2OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/dali/MDWFLRO1OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO15OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO14OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO13OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO12OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO11OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO10OR" TPTHRU = "thru_1102_0";
NET "chiptop/chip/bbif/MDWFLRO0OR" TPTHRU = "thru_1102_0";
TIMESPEC "TS_1102_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1102_0" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 58.000;

# 1103 : define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.porga.GD* } -through { n:chiptop.chip.PWRITE } -to { c:BBFCLKDS } { 2 }

NET "chiptop/chip/porga/regi/GDCG_i" TPTHRU = "thru_1103_0";
NET "chiptop/chip/porga/regi/GDINT1_i" TPTHRU = "thru_1103_0";
NET "chiptop/chip/porga/regi/GDPORT1_i" TPTHRU = "thru_1103_0";
NET "chiptop/chip/porga/GDCG" TPTHRU = "thru_1103_0";
NET "chiptop/chip/porga/GDINT1" TPTHRU = "thru_1103_0";
NET "chiptop/chip/porga/GDPORT1" TPTHRU = "thru_1103_0";
NET "chiptop/chip/cmpctl/PWRITE" TPTHRU = "thru_1103_1";
TIMESPEC "TS_1103_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1103_0" THRU "thru_1103_1" TO "chiptop_chip_pllctl_pllc_fclkds_rise" 29.000;

# 1105 : define_multicycle_path -from { c:BBFCLKDS } -through { n:chiptop.chip.dsbbr.PRDTKB* } -to { c:FCLK } { 2 }

NET "chiptop/chip/dsbbr/busor/PRDTKB03_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB23_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB13_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB04_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB24_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB14_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB05_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/apbctl/PRDTKB25_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB15_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB06_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB26_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB16_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB07_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB27_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB17_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB08_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB28_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB18_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB09_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB29_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB19_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB010_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB210_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB110_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB011_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB211_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB111_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB012_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB212_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB112_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB013_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB213_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB113_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB014_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB214_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB114_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB015_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB215_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB115_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB00_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB20_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB10_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB01_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB21_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB11_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB02_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB22_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/busor/PRDTKB12_i_3" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB20" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB21" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB22" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB23" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB24" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB25" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB26" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB27" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB28" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB29" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB210" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB211" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB212" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB213" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB214" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB215" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB10" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB11" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB12" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB13" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB14" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB15" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB16" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB17" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB18" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB19" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB110" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB111" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB112" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB113" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB114" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB115" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB00" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB01" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB02" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB03" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB04" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB05" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB06" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB07" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB08" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB09" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB010" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB011" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB012" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB013" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB014" TPTHRU = "thru_1105_0";
NET "chiptop/chip/dsbbr/PRDTKB015" TPTHRU = "thru_1105_0";
TIMESPEC "TS_1105_0" = FROM "chiptop_chip_pllctl_pllc_fclkds_rise" THRU "thru_1105_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 43.500;

# 1106 : define_false_path -through { n:chiptop.chip.socket.BBCKSTMOR } -through { n:chiptop.chip.dsbbr.PLLSTOP }

TIMEGRP "SynpAllSeqGrp_EVA_TOP" = "FFS" "PADS" "RAMS" "LATCHES" "DSPS";
NET "chiptop/chip/pllctl/BBCKSTM" TPTHRU = "thru_1106_0";
NET "chiptop/chip/dsbbr/PLLSTOP" TPTHRU = "thru_1106_1";
TIMESPEC "TS_1106_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1106_0" THRU "thru_1106_1" TIG;

# 1108 : define_false_path -through { n:chiptop.chip.socket.BBCKSTROR } -through { n:chiptop.chip.dsbbr.PLLSTOP }

NET "chiptop/chip/pllctl/BBCKSTR" TPTHRU = "thru_1108_0";
NET "chiptop/chip/dsbbr/PLLSTOP" TPTHRU = "thru_1108_1";
TIMESPEC "TS_1108_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1108_0" THRU "thru_1108_1" TIG;

# 1117 : define_false_path -to { i:ice.host_interface.usb2usbif.hi_read_data* }

INST "ice/host_interface/usb2usbif/hi_read_data[*]" TNM = "to_1117_0"; # ice/host_interface/usb2usbif/hi_read_data[15:0]
TIMESPEC "TS_1117_0" = TO "to_1117_0" TIG;

# 1118 : define_false_path -to { i:ice.host_interface.usbif2ice.iceifa* }

INST "ice/host_interface/usbif2ice/iceifaclk_d2" TNM = "to_1118_0";
INST "ice/host_interface/usbif2ice/iceifaclk_d1" TNM = "to_1118_0";
INST "ice/host_interface/usbif2ice/iceifa[*]" TNM = "to_1118_0"; # ice/host_interface/usbif2ice/iceifa[31:0]
INST "ice/host_interface/usbif2ice/iceifa_prebuf[*]" TNM = "to_1118_0"; # ice/host_interface/usbif2ice/iceifa_prebuf[31:0]
TIMESPEC "TS_1118_0" = TO "to_1118_0" TIG;

# 1119 : define_false_path -to { i:ice.host_interface.usbif2ice.iceifaclk_d2 }

INST "ice/host_interface/usbif2ice/iceifaclk_d2" TNM = "to_1119_0";
TIMESPEC "TS_1119_0" = TO "to_1119_0" TIG;

# 1120 : define_false_path -from { i:ice.host_interface.VDDLEV* }

INST "ice/host_interface/VDDLEV[*]" TNM = "from_1120_0"; # ice/host_interface/VDDLEV[7:0]
TIMESPEC "TS_1120_0" = FROM "from_1120_0" TIG;

# 1121 : define_false_path -to { i:ice.host_interface.snatch.en_snatch }

INST "ice/host_interface/snatch/en_snatch" TNM = "to_1121_0";
TIMESPEC "TS_1121_0" = TO "to_1121_0" TIG;

# 1122 : define_false_path -through { n:ice.host_interface.snatch.ICEDO[31:0] } -through { n:ice.host_interface.snatch.MDR[15:0] }

NET "ice/host_interface/snatch/ICEDO[*]" TPTHRU = "thru_1122_0"; # ice/host_interface/snatch/ICEDO[31:0]
NET "ice/HOSTIFMDR15" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR14" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR13" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR12" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR11" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR10" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR9" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR8" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR7" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR6" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR5" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR4" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR3" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR2" TPTHRU = "thru_1122_1";
NET "ice/HOSTIFMDR1" TPTHRU = "thru_1122_1";
NET "ice/host_interface/HOSTIFMDR0" TPTHRU = "thru_1122_1";
TIMESPEC "TS_1122_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1122_0" THRU "thru_1122_1" TIG;

# 1123 : define_false_path -to { i:ice.break.STBRELESV }

INST "ice/break/STBRELESV" TNM = "to_1123_0";
TIMESPEC "TS_1123_0" = TO "to_1123_0" TIG;

# 1124 : define_false_path -through { n:ice.ICERESB }

NET "ice/trace/ICERESB" TIG;

# 1125 : define_false_path -to { i:ice.emem.rom.clksel.low1_p }

INST "ice/emem/rom/clksel/low1_p" TNM = "to_1125_0";
TIMESPEC "TS_1125_0" = TO "to_1125_0" TIG;

# 1126 : define_false_path -to { i:ice.emem.rom.clksel.clksel_resetb_p }

INST "ice/emem/rom/clksel/clksel_resetb_p" TNM = "to_1126_0";
TIMESPEC "TS_1126_0" = TO "to_1126_0" TIG;

# 1127 : define_false_path -to { i:ice.emem.rom.clksel.clksel_p }

INST "ice/emem/rom/clksel/clksel_p" TNM = "to_1127_0";
TIMESPEC "TS_1127_0" = TO "to_1127_0" TIG;

# 1133 : define_false_path -from { i:chiptop.chip.socket.flash_cp.*.*.*.* }

INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl5/CPL5_ERDIS/ERDIS" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl2/CPMAJ3LATTRWRITE/DREG3" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/reqfl_p2" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/RDSETUP" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/fclkset" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/trmrd1ck_p" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/trmrd1_p1" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/reqfl_p1" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/reg125sync/sync" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/fclk1sync/sync1" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/fclk1sync/sync2" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/fclk1sync/sync3" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/flstopsync/sync1" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/flstopsync/sync2" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/rlowsync/sync1" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/rlowsync/sync2" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/rlowsync/sync3" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff3/out" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff2/out" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/bff1/out" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/DCEL" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/MD_HISPEED" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/MD_LOWPOWER" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/MD_SUB" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/MD_RLOWSPYB" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/CEL" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpmd/CPMAJ3LATTCWEE/OUTT" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/counter[*]" TNM = "to_1135_0"; # chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/counter[5:0]
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/h_counter[*]" TNM = "to_1135_0"; # chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/h_counter[1:0]
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/countmode[1]" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/countmode[0]" TNM = "to_1135_0";
INST "chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/reg125sync/counter[*]" TNM = "to_1135_0"; # chiptop/chip/socket/flash_cp/QNSC3NCP1V2_CPIL/cpl0/reg125sync/counter[2:0]
TIMESPEC "TS_1133_0" = FROM "to_1135_0" TIG;

# 1135 : define_false_path -to { i:chiptop.chip.socket.flash_cp.*.*.*.* }

TIMESPEC "TS_1135_0" = TO "to_1135_0" TIG;

# 1136 : define_max_delay -from { i:ice.timetagv2.tag[31:0] } -to { i:ice.trace.trdata.fch_data_l2[31:0] } { 3 }

INST "ice/timetagv2/tag[*]" TNM = "from_1136_0"; # ice/timetagv2/tag[31:0]
INST "ice/trace/trdata/fch_data_l2[*]" TNM = "to_1136_0"; # ice/trace/trdata/fch_data_l2[31:0]
TIMESPEC "TS_1136_0" = FROM "from_1136_0" TO "to_1136_0" 3.000;

# 1137 : define_max_delay -from { i:ice.timetagv2.TAGOVF } -to { i:ice.trace.trdata.tagovf_l1 } { 3 }

INST "ice/timetagv2/TAGOVF" TNM = "from_1137_0";
INST "ice/trace/trdata/tagovf_l1" TNM = "to_1137_0";
TIMESPEC "TS_1137_0" = FROM "from_1137_0" TO "to_1137_0" 3.000;

# 1142 : define_false_path -to { i:ice.status.cpumclkst.clkm_p1 }

INST "ice/status/cpumclkst/clkm_p1" TNM = "to_1142_0";
TIMESPEC "TS_1142_0" = TO "to_1142_0" TIG;

# 1143 : define_false_path -to { i:ice.timetagv2.sampbck }

INST "ice/timetagv2/sampbck" TNM = "to_1143_0";
TIMESPEC "TS_1143_0" = TO "to_1143_0" TIG;

# 1144 : define_max_delay -through { n:chiptop.chip.socket.CK0IIC0 } -to { i:chiptop.chip.socket.iica.micg_gate_0.U1.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/iica/CK0IIC0" TPTHRU = "thru_1144_0";
INST "chiptop/chip/socket/iica/micg_gate_0/U1/DLSFQ2_inst/LDCPE_inst" TNM = "to_1144_0";
TIMESPEC "TS_1144_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1144_0" TO "to_1144_0" 29.000;

# 1145 : define_max_delay -through { n:chiptop.chip.socket.porga.main.regctl.pclkrw_latch.G001 } -to { i:chiptop.chip.socket.porga.main.regctl.pclkrw_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/porga/main/regctl/pclkrw_latch/DLSFQ2_inst/G001" TPTHRU = "thru_1145_0";
INST "chiptop/chip/socket/porga/main/regctl/pclkrw_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1145_0";
TIMESPEC "TS_1145_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1145_0" TO "to_1145_0" 29.000;

# 1146 : define_max_delay -through { n:chiptop.chip.socket.cibc.nvmchk.baseck_latch.G001 } -to { i:chiptop.chip.socket.cibc.nvmchk.baseck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/cibc/nvmchk/baseck_latch/DLSFQ2_inst/G001" TPTHRU = "thru_1146_0";
INST "chiptop/chip/socket/cibc/nvmchk/baseck_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1146_0";
TIMESPEC "TS_1146_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1146_0" TO "to_1146_0" 29.000;

# 1147 : define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.frqdec.we_frqsel } -to { i:chiptop.chip.socket.cibc.fmop.frqdec.frqselck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/cibc/fmop/frqdec/frqselck_latch/we_frqsel" TPTHRU = "thru_1147_0";
INST "chiptop/chip/socket/cibc/fmop/frqdec/frqselck_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1147_0";
TIMESPEC "TS_1147_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1147_0" TO "to_1147_0" 29.000;

# 1148 : define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.b_trmlv2_iref_en } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.irefck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/cibc/fmop/main/b_trmlv2_iref_en" TPTHRU = "thru_1148_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/irefck_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1148_0";
TIMESPEC "TS_1148_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1148_0" TO "to_1148_0" 29.000;

# 1149 : define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.b_trmlv2_vreadC_en } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.vreadCck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/cibc/fmop/main/b_trmlv2_vreadC_en" TPTHRU = "thru_1149_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/vreadCck_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1149_0";
TIMESPEC "TS_1149_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1149_0" TO "to_1149_0" 29.000;

# 1150 : define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.main.baseck_latch.G001 } -to { i:chiptop.chip.socket.cibc.fmop.main.baseck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/cibc/fmop/main/baseck_latch/DLSFQ2_inst/G001" TPTHRU = "thru_1150_0";
INST "chiptop/chip/socket/cibc/fmop/main/baseck_latch/DLSFQ2_inst/LDCPE_inst" TNM = "to_1150_0";
TIMESPEC "TS_1150_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1150_0" TO "to_1150_0" 29.000;

# 1151 : define_max_delay -through { n:chiptop.chip.socket.OPBOEN } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_gate.DLSFQ2_inst.LDCPE_inst } { 29 }

NET "chiptop/chip/socket/csc/OPBOEN" TPTHRU = "thru_1151_0";
INST "chiptop/chip/socket/csc/rg/lvictl/main/lvimd_gate/DLSFQ2_inst/LDCPE_inst" TNM = "to_1151_0";
TIMESPEC "TS_1151_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1151_0" TO "to_1151_0" 29.000;

# 1152 : define_false_path -from { i:chiptop.chip.socket.cpu.alu.* } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }

INST "chiptop/chip/socket/cpu/alu/sp_sfr_msk" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/CY" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/cpuwr_pre" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/cpurd_pre" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/stage_cut_alu" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/IE" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/AC" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/Z" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/prefix_skp" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/MAA" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/RVEON" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/PSW_block" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_z" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_nz" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_nh" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_nc" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_h" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/skip_c" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/spinc" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/spdec" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/wait_block_brtf" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/fchiram_cpurd" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/intblock" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/ifbr_zero" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/ifbr_not" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/ifbr_ht" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/stage_cut_brtf" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/stage_cut_ifbr" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/mem_access" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/isp_hazard" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/CY_fast" TNM = "from_1152_0";
INST "chiptop/chip/socket/cpu/alu/SP_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/SP_sv[14:0]
INST "chiptop/chip/socket/cpu/alu/SP_usr[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/SP_usr[14:0]
INST "chiptop/chip/socket/cpu/alu/H_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/H_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/D_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/D_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/B_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/B_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/H_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/H_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/D_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/D_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/B_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/B_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/H_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/H_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/D_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/D_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/B_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/B_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/H_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/H_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/D_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/D_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/B_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/B_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/ES_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/ES_sv[3:0]
INST "chiptop/chip/socket/cpu/alu/ES_usr[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/ES_usr[3:0]
INST "chiptop/chip/socket/cpu/alu/H_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/H_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/D_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/D_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/B_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/B_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/L_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/L_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/E_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/E_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/C_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/C_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/X_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/X_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/A_bank3[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/A_bank3[7:0]
INST "chiptop/chip/socket/cpu/alu/L_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/L_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/E_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/E_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/C_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/C_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/X_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/X_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/A_bank2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/A_bank2[7:0]
INST "chiptop/chip/socket/cpu/alu/L_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/L_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/E_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/E_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/C_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/C_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/X_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/X_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/A_bank1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/A_bank1[7:0]
INST "chiptop/chip/socket/cpu/alu/L_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/L_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/E_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/E_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/C_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/C_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/X_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/X_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/A_bank0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/A_bank0[7:0]
INST "chiptop/chip/socket/cpu/alu/A_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/A_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/RBS[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/RBS[1:0]
INST "chiptop/chip/socket/cpu/alu/buf2[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/buf2[3:0]
INST "chiptop/chip/socket/cpu/alu/buf1[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/buf1[7:0]
INST "chiptop/chip/socket/cpu/alu/buf0[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/buf0[7:0]
INST "chiptop/chip/socket/cpu/alu/L_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/L_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/E_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/E_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/C_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/C_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/X_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/X_sv[7:0]
INST "chiptop/chip/socket/cpu/alu/ISP[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/ISP[1:0]
INST "chiptop/chip/socket/cpu/alu/CS_sv[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/CS_sv[3:0]
INST "chiptop/chip/socket/cpu/alu/CS_usr[*]" TNM = "from_1152_0"; # chiptop/chip/socket/cpu/alu/CS_usr[3:0]
INST "chiptop/chip/socket/csc/cg/tbase/stby/stpst_neg" TNM = "to_1156_0";
TIMESPEC "TS_1152_0" = FROM "from_1152_0" TO "to_1156_0" TIG;

# 1153 : define_false_path -through { n:chiptop.chip.socket.cpu.adr.slmirr } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }

NET "chiptop/chip/socket/cpu/adr/slmirr" TPTHRU = "thru_1153_0";
TIMESPEC "TS_1153_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1153_0" TO "to_1156_0" TIG;

# 1154 : define_false_path -from { i:chiptop.chip.socket.cpu.adr.pa_data_maw i:chiptop.chip.socket.cpu.adr.pa_data_buf i:chiptop.chip.socket.cpu.adr.pa_data_mlt1 i:chiptop.chip.socket.cpu.adr.pa_data_cyc1 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }

INST "chiptop/chip/socket/cpu/adr/pa_data_maw" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_mlt1" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_cyc1" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_buf" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_buf_fast" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_maw_fast" TNM = "from_1154_0";
INST "chiptop/chip/socket/cpu/adr/pa_data_mlt1_fast" TNM = "from_1154_0";
TIMESPEC "TS_1154_0" = FROM "from_1154_0" TO "to_1156_0" TIG;

# 1156 : define_false_path -through { n:chiptop.chip.socket.cpu.adr.maw[*] } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }

NET "chiptop/chip/socket/cpu/adr/maw[19]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[18]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[17]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[16]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[15]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[14]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[13]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw1" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[12]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[11]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[10]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[9]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[8]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[7]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[6]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[5]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[4]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[3]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[2]" TPTHRU = "thru_1156_0";
NET "chiptop/chip/socket/cpu/adr/maw[0]" TPTHRU = "thru_1156_0";
TIMESPEC "TS_1156_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1156_0" TO "to_1156_0" TIG;

# 1159 : define_false_path -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch.bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }

INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_6/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_5/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_4/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_3/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_2/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_1/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrt_latch/bgrt_0/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1161_0";
TIMESPEC "TS_1159_0" = TO "from_1161_0" TIG;

# 1160 : define_false_path -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch.bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }

INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrtc_latch/bgrtc_3/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1162_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrtc_latch/bgrtc_2/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1162_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrtc_latch/bgrtc_1/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1162_0";
INST "chiptop/chip/socket/cibc/fmop/main/trmlv/bgrtc_latch/bgrtc_0/ft3_latch1/DLSFQ2_inst/LDCPE_inst" TNM = "from_1162_0";
TIMESPEC "TS_1160_0" = TO "from_1162_0" TIG;

# 1161 : define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch.bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }

TIMESPEC "TS_1161_0" = FROM "from_1161_0" TIG;

# 1162 : define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch.bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }

TIMESPEC "TS_1162_0" = FROM "from_1162_0" TIG;

# 1629 : define_multicycle_path -through { n:chiptop.chip.socket.fcb.ONBD n:chiptop.chip.socket.fcb.FLMEMTES n:chiptop.chip.socket.fcb.ICENOECC n:chiptop.chip.socket.fcb.ICEFLERR n:chiptop.chip.socket.fcb.TFWEPR n:chiptop.chip.socket.fcb.SCANMODE } { 2 }

NET "chiptop/chip/socket/fcb/mode/SCANMODE" TPTHRU = "thru_1629_0";
NET "chiptop/chip/socket/fcb/regrw/TFWEPR" TPTHRU = "thru_1629_0";
NET "chiptop/chip/socket/fcb/wcbctl/ICEFLERR" TPTHRU = "thru_1629_0";
NET "chiptop/chip/socket/fcb/wcbctl/ICENOECC" TPTHRU = "thru_1629_0";
NET "chiptop/chip/socket/fcb/wcbctl/FLMEMTES" TPTHRU = "thru_1629_0";
NET "chiptop/chip/socket/fcb/secure/ONBD" TPTHRU = "thru_1629_0";
TIMESPEC "TS_1629_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1629_0" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

# 1630 : define_multicycle_path -through { n:chiptop.chip.socket.cpu.HLTST } -through { n:chiptop.chip.socket.SELTAF } { 2 }

NET "ice/HLTST" TPTHRU = "thru_1630_0";
NET "chiptop/chip/socket/cibc/SELTAF" TPTHRU = "thru_1630_1";
TIMESPEC "TS_1630_0" = FROM "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" THRU "thru_1630_0" THRU "thru_1630_1" TO "chiptop_chip_socket_csc_cg_tbase_FCLK_ICE_rise" 58.000;

# 1648 : define_false_path -through { n:chiptop.chip.socket.TESENI* } -through { n:chiptop.chip.socket.port*.PRDATA* }

NET "port_iobuf/TESENI3_i_3" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/port2/TESENI0T_i_2" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/port2/TESENI1T_i_2" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/port2/TESENI2T_i_2" TPTHRU = "thru_1648_0";
NET "port_iobuf/TESENI0R_i_2" TPTHRU = "thru_1648_0";
NET "port_iobuf/TESENI1R_i_2" TPTHRU = "thru_1648_0";
NET "port_iobuf/TESENI2R_i_2" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/port12/TESENI4_i_2" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/GND" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/TESENI3" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/TESENI4" TPTHRU = "thru_1648_0";
NET "chiptop/chip/socket/port14/PRDP1402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1407" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1406" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1401" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port14/PRDP1400" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/portbit0/PRDATA8_i_1" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/portbit1/PRDATA9_i_i_3" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/portbit1/PRDATA9_i_i_2" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/portbit1/PRDATA9_i_i_1" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1315" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port13/PRDP1308" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1205" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1205" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1205" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1205" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1204" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1203" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1202" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1201" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port12/PRDP1200" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0715" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0714" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0713" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0712" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0711" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0710" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0709" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port7/PRDP0708" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/portbit0/PRDATA7_i_i" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0604" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0604" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0604" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0604" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0604" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0603" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0602" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0601" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port6/PRDP0600" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0514" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0514" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0514" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0513" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0512" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0511" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0510" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0509" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port5/PRDP0508" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0404" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0404" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0404" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0404" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0404" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0403" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0402" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0401" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port4/PRDP0400" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0310" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0309" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port3/PRDP0308" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0207" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0206" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0205" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0204" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0203" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0202" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0201" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port2/PRDP0200" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0115" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0114" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0113" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0112" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0111" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0110" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0109" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port1/PRDP0108" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDATA3_SW" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDATA2_SW" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDATA1_SW" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDATA0_SW" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0007" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0006" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0005" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0004" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0003" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0002" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0001" TPTHRU = "thru_1648_1";
NET "chiptop/chip/socket/port0/PRDP0000" TPTHRU = "thru_1648_1";
TIMESPEC "TS_1648_0" = FROM "SynpAllSeqGrp_EVA_TOP" THRU "thru_1648_0" THRU "thru_1648_1" TIG;


# Unused constraints (intentionally commented out)
# define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBSELSFR2 } -to { i:chiptop.chip.dsbbr.apbctl_prdds_pre[*] } { 2 }
# define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBMA* } -to { i:chiptop.chip.dsbbr.apbctl_prdds_pre[*] } { 2 }
# define_multicycle_path -from { c:FCLK } -through { n:chiptop.chip.socket.BBPWRITEOR } -to { i:chiptop.chip.dsbbr.apbctl_prdds_pre[*] } { 2 }
# define_multicycle_path -from { i:chiptop.chip.dsbbr.apbctl_prdds_pre[*] } -through { n:chiptop.chip.PRDDS* } -to { c:FCLK } { 2 }
# define_false_path -through { n:chiptop.chip.port20_iobuf*.iobuf*.DIN* }
# define_false_path -from { i:chiptop.chip.socket.flash_cp.*.*.* }
# define_false_path -to { i:chiptop.chip.socket.flash_cp.*.*.* }
# define_false_path -through { n:chiptop.chip.socket.cpu.alu.SP_usr[*] n:chiptop.chip.socket.cpu.alu.SP_sv[*] } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }
# define_max_delay -through { n:chiptop.chip.socket.cibc.PWDATA* } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch_bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } { 25.0 }
# define_max_delay -through { n:chiptop.chip.socket.cibc.PWDATA* } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch_bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } { 25.0 }
# define_multicycle_path -from { i:chiptop.chip.socket.csc.cg.tbase.stby.resbgen.nsresb } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.hltst1_neg } { 2 }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[0] }
# define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 }
# define_false_path -through { n:chiptop.chip.socket.oscmain.*DIN* }
# define_false_path -from { i:chiptop.chip.socket.dmac.main.dmaack_delay[*] } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.clk_gate1 }
# define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst2 }
# define_false_path -from { c:FCLK } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv_iref_ck_mux.clk_gate0 }
# define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.modectl.RDSETUP }
# define_false_path -from { i:chiptop.chip.socket.pclbuz.main.countm[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel0 }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[2] }
# define_false_path -from { i:chiptop.chip.socket.dmac.main.sfr.drs0 } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.clk_gate1 }
# define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.cibc.RDSETUP }
# define_false_path -from { i:chiptop.chip.socket.pclbuz.main.counts[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel1 }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[1] }
# define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch_bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } -through { n:chiptop.chip.socket.cibc.PRDATA* }
# define_false_path -from { c:FCLK } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv_vread_ck_mux.clk_gate0 }
# define_false_path -through { n:chiptop.chip.socket.TESENI* } -through { n:chiptop.chip.socket.TDIN* }
# define_false_path -from { i:chiptop.chip.socket.dmac.main.dmaack_delay[*] } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.clk_gate1 }
# define_false_path -from { i:chiptop.chip.socket.dmac.main.sfr.drs0 } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.clk_gate1 }
# define_false_path -through { n:chiptop.chip.socket.oscsub.*DIN* }
# define_false_path -from { i:chiptop.chip.socket.pclbuz.main.counts[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel0 }
# define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst1 }
# define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch_bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } -through { n:chiptop.chip.socket.cibc.PRDATA* }
# define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.cibd.RDSETUP }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[2] }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[1] }
# define_false_path -from { i:chiptop.chip.socket.pclbuz.main.countm[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel1 }
# define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[0] }

# I/O Registers Packing Constraints
INST "chiptop/adcnt/int_ff[0]" IOB=FALSE;
INST "chiptop/adcnt/ad_dbpre[*]" IOB=FALSE; # chiptop/adcnt/ad_dbpre[9:0]

# I/O Registers Packing Constraints
INST "puctl/PUPLE5" IOB=FALSE;
INST "puctl/PUPLE4" IOB=FALSE;
INST "puctl/PUPLE3" IOB=FALSE;
INST "puctl/PUPLE2" IOB=FALSE;
INST "puctl/PUPLE1" IOB=FALSE;
INST "puctl/PUPLE0" IOB=FALSE;
INST "puctl/dout[17]" IOB=FALSE;
INST "puctl/dout[16]" IOB=FALSE;
INST "puctl/dout[15]" IOB=FALSE;
INST "puctl/dout[14]" IOB=FALSE;
INST "puctl/dout[13]" IOB=FALSE;
INST "puctl/dout[12]" IOB=FALSE;
INST "puctl/dout[11]" IOB=FALSE;
INST "puctl/dout[10]" IOB=FALSE;
INST "puctl/dout[9]" IOB=FALSE;
INST "puctl/dout[8]" IOB=FALSE;
INST "puctl/dout[7]" IOB=FALSE;
INST "puctl/dout[6]" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/resetctl/noise_pon/buf1" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/resetctl/noise_target/buf1" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/host_interface/usb2usbif/hi_write_data[9]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[8]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[7]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[6]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[5]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[4]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[3]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[2]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[1]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[15]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[14]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[13]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[12]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[11]" IOB=FALSE;
INST "ice/host_interface/usb2usbif/hi_write_data[10]" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/host_interface/VDDLEV[7]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[6]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[5]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[4]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[3]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[2]" IOB=TRUE;
INST "ice/host_interface/VDDLEV[1]" IOB=TRUE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/cs_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/rd_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/wr_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_00_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_01_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_02_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_03_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_04_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_05_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_06_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_07_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_08_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_09_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_10_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_11_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_12_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_13_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_14_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_15_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_16_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pa_17_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_00_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_01_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_02_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_03_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_04_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_05_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_06_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_07_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_08_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_09_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_10_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_11_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_12_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_13_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_14_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_15_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_16_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_17_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_18_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_19_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_20_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_21_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_22_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_23_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_24_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_25_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_26_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_27_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_28_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_29_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_30_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/emem/rom/pd_31_dly/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/trace_cont/dly2/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/trace_cont/dly1/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/trace_cont/dly0/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly16/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly15/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly14/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly13/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly12/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly11/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly10/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly9/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly8/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly7/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly6/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly5/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly4/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly3/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly2/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly1/out" IOB=FALSE;

# I/O Registers Packing Constraints
INST "ice/trace/tradr/dly0/out" IOB=FALSE;

# Location Constraints
PIN "chiptop/chip/socket/ocd/main/uart/uart_bcounter/root/ocd_bufg.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/csc/cg/hioscctl/fmain_sel/fih_p3_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/csc/cg/hioscctl/fmain_sel/fih_p1_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/csc/cg/hioscctl/fihsync/fih4_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/csc/cg/tbase/fclk_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/csc/cg/mosccnt/fmx4_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/pclbuz/fmain_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/pclbuz/fsub_cts/root.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/chip/socket/rtc/main/cnt/clksel/RTC_SELCK_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/oscsub/sub_bufg.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "chiptop/oscsub/rtc_bufg.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/clockctl/dcm5/CLKFX_BUFG_INST.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/timetagv2/dcm240m/CLKFX_BUFG_INST.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/ice_other/buf30m.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/host_interface/usbif2ice/iceifaclk_d2_inferred_clock_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/emem/rom/dmy2_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/trace/tradr/dmy1_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/trace/tradr/dmy2_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/trace/trdata/dmy1_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "ice/trace/trdata/dmy2_cb.O" CLOCK_DEDICATED_ROUTE = FALSE;

# End of generated constraints

############################################
# Special Timing Constraint
############################################

