---
title: "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance"
date: 2010-11-01
publishDate: 2019-08-08T18:23:49.239359Z
authors: ["Yiran Chen", "Hai Li", "Cheng-Kok Koh", "Guangyu Sun", "Jing Li", "Yuan Xie", "Kaushik Roy"]
publication_types: ["2"]
abstract: ""
featured: false
publication: "*IEEE Transactions on Very Large Scale Integration (VLSI) Systems*"
tags: ["journal", "adders", "digital arithmetic", "integrated circuit design", "logic design", "IC design", "NBTI tolerance", "circuit delay", "digital arithmetic", "logic design", "negative bias temperature instability", "variable-latency adder designs", "word length 64 bit", "Adders", "Circuits", "Clocks", "Delay", "Negative bias temperature instability", "Niobium compounds", "Sun", "Throughput", "Titanium compounds", "Very large scale integration", "Digital arithmetic", "IC design", "logic design"]
doi: "10.1109/TVLSI.2009.2026280"
---

