{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:46:32 2023 " "Info: Processing started: Thu Nov 16 11:46:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BE_COMPAS -c BE_COMPAS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BE_COMPAS -c BE_COMPAS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_50M register register pulse_width_counter\[0\] pulse_width_counter\[8\] 420.17 MHz Internal " "Info: Clock \"clk_50M\" Internal fmax is restricted to 420.17 MHz between source register \"pulse_width_counter\[0\]\" and destination register \"pulse_width_counter\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.825 ns + Longest register register " "Info: + Longest register to register delay is 1.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_width_counter\[0\] 1 REG LCFF_X60_Y1_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y1_N11; Fanout = 3; REG Node = 'pulse_width_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_width_counter[0] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.414 ns) 0.746 ns pulse_width_counter\[0\]~42 2 COMB LCCOMB_X60_Y1_N10 2 " "Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'pulse_width_counter\[0\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { pulse_width_counter[0] pulse_width_counter[0]~42 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.817 ns pulse_width_counter\[1\]~44 3 COMB LCCOMB_X60_Y1_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X60_Y1_N12; Fanout = 2; COMB Node = 'pulse_width_counter\[1\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[0]~42 pulse_width_counter[1]~44 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.976 ns pulse_width_counter\[2\]~46 4 COMB LCCOMB_X60_Y1_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.976 ns; Loc. = LCCOMB_X60_Y1_N14; Fanout = 2; COMB Node = 'pulse_width_counter\[2\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pulse_width_counter[1]~44 pulse_width_counter[2]~46 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.047 ns pulse_width_counter\[3\]~48 5 COMB LCCOMB_X60_Y1_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.047 ns; Loc. = LCCOMB_X60_Y1_N16; Fanout = 2; COMB Node = 'pulse_width_counter\[3\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[2]~46 pulse_width_counter[3]~48 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.118 ns pulse_width_counter\[4\]~50 6 COMB LCCOMB_X60_Y1_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.118 ns; Loc. = LCCOMB_X60_Y1_N18; Fanout = 2; COMB Node = 'pulse_width_counter\[4\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[3]~48 pulse_width_counter[4]~50 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.189 ns pulse_width_counter\[5\]~52 7 COMB LCCOMB_X60_Y1_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X60_Y1_N20; Fanout = 2; COMB Node = 'pulse_width_counter\[5\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[4]~50 pulse_width_counter[5]~52 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.260 ns pulse_width_counter\[6\]~54 8 COMB LCCOMB_X60_Y1_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.260 ns; Loc. = LCCOMB_X60_Y1_N22; Fanout = 2; COMB Node = 'pulse_width_counter\[6\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[5]~52 pulse_width_counter[6]~54 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.331 ns pulse_width_counter\[7\]~56 9 COMB LCCOMB_X60_Y1_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.331 ns; Loc. = LCCOMB_X60_Y1_N24; Fanout = 1; COMB Node = 'pulse_width_counter\[7\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pulse_width_counter[6]~54 pulse_width_counter[7]~56 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.741 ns pulse_width_counter\[8\]~57 10 COMB LCCOMB_X60_Y1_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.741 ns; Loc. = LCCOMB_X60_Y1_N26; Fanout = 1; COMB Node = 'pulse_width_counter\[8\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pulse_width_counter[7]~56 pulse_width_counter[8]~57 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.825 ns pulse_width_counter\[8\] 11 REG LCFF_X60_Y1_N27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 1.825 ns; Loc. = LCFF_X60_Y1_N27; Fanout = 2; REG Node = 'pulse_width_counter\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pulse_width_counter[8]~57 pulse_width_counter[8] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 81.81 % ) " "Info: Total cell delay = 1.493 ns ( 81.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 18.19 % ) " "Info: Total interconnect delay = 0.332 ns ( 18.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { pulse_width_counter[0] pulse_width_counter[0]~42 pulse_width_counter[1]~44 pulse_width_counter[2]~46 pulse_width_counter[3]~48 pulse_width_counter[4]~50 pulse_width_counter[5]~52 pulse_width_counter[6]~54 pulse_width_counter[7]~56 pulse_width_counter[8]~57 pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.825 ns" { pulse_width_counter[0] {} pulse_width_counter[0]~42 {} pulse_width_counter[1]~44 {} pulse_width_counter[2]~46 {} pulse_width_counter[3]~48 {} pulse_width_counter[4]~50 {} pulse_width_counter[5]~52 {} pulse_width_counter[6]~54 {} pulse_width_counter[7]~56 {} pulse_width_counter[8]~57 {} pulse_width_counter[8] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns pulse_width_counter\[8\] 3 REG LCFF_X60_Y1_N27 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X60_Y1_N27; Fanout = 2; REG Node = 'pulse_width_counter\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50M~clkctrl pulse_width_counter[8] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[8] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns pulse_width_counter\[0\] 3 REG LCFF_X60_Y1_N11 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X60_Y1_N11; Fanout = 3; REG Node = 'pulse_width_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50M~clkctrl pulse_width_counter[0] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[8] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { pulse_width_counter[0] pulse_width_counter[0]~42 pulse_width_counter[1]~44 pulse_width_counter[2]~46 pulse_width_counter[3]~48 pulse_width_counter[4]~50 pulse_width_counter[5]~52 pulse_width_counter[6]~54 pulse_width_counter[7]~56 pulse_width_counter[8]~57 pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.825 ns" { pulse_width_counter[0] {} pulse_width_counter[0]~42 {} pulse_width_counter[1]~44 {} pulse_width_counter[2]~46 {} pulse_width_counter[3]~48 {} pulse_width_counter[4]~50 {} pulse_width_counter[5]~52 {} pulse_width_counter[6]~54 {} pulse_width_counter[7]~56 {} pulse_width_counter[8]~57 {} pulse_width_counter[8] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[8] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl pulse_width_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} pulse_width_counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse_width_counter[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pulse_width_counter[8] {} } {  } {  } "" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_compas\[0\]~reg0 in_pwm_compas clk_50M 4.279 ns register " "Info: tsu for register \"data_compas\[0\]~reg0\" (data pin = \"in_pwm_compas\", clock pin = \"clk_50M\") is 4.279 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.001 ns + Longest pin register " "Info: + Longest pin to register delay is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns in_pwm_compas 1 PIN PIN_AE22 19 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE22; Fanout = 19; PIN Node = 'in_pwm_compas'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pwm_compas } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.819 ns) + CELL(0.438 ns) 6.117 ns data_compas\[0\]~9 2 COMB LCCOMB_X61_Y1_N20 9 " "Info: 2: + IC(4.819 ns) + CELL(0.438 ns) = 6.117 ns; Loc. = LCCOMB_X61_Y1_N20; Fanout = 9; COMB Node = 'data_compas\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { in_pwm_compas data_compas[0]~9 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 7.001 ns data_compas\[0\]~reg0 3 REG LCFF_X61_Y1_N17 1 " "Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 7.001 ns; Loc. = LCFF_X61_Y1_N17; Fanout = 1; REG Node = 'data_compas\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 27.97 % ) " "Info: Total cell delay = 1.958 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 72.03 % ) " "Info: Total interconnect delay = 5.043 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { in_pwm_compas data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { in_pwm_compas {} in_pwm_compas~combout {} data_compas[0]~9 {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 4.819ns 0.224ns } { 0.000ns 0.860ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns data_compas\[0\]~reg0 3 REG LCFF_X61_Y1_N17 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X61_Y1_N17; Fanout = 1; REG Node = 'data_compas\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { in_pwm_compas data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { in_pwm_compas {} in_pwm_compas~combout {} data_compas[0]~9 {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 4.819ns 0.224ns } { 0.000ns 0.860ns 0.438ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_compas\[8\] data_compas\[8\]~reg0 7.879 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_compas\[8\]\" through register \"data_compas\[8\]~reg0\" is 7.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns data_compas\[8\]~reg0 3 REG LCFF_X61_Y1_N9 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X61_Y1_N9; Fanout = 1; REG Node = 'data_compas\[8\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50M~clkctrl data_compas[8]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[8]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register pin " "Info: + Longest register to pin delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_compas\[8\]~reg0 1 REG LCFF_X61_Y1_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y1_N9; Fanout = 1; REG Node = 'data_compas\[8\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_compas[8]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(2.768 ns) 4.943 ns data_compas\[8\] 2 PIN PIN_AA14 0 " "Info: 2: + IC(2.175 ns) + CELL(2.768 ns) = 4.943 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { data_compas[8]~reg0 data_compas[8] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 56.00 % ) " "Info: Total cell delay = 2.768 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 44.00 % ) " "Info: Total interconnect delay = 2.175 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { data_compas[8]~reg0 data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { data_compas[8]~reg0 {} data_compas[8] {} } { 0.000ns 2.175ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[8]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { data_compas[8]~reg0 data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { data_compas[8]~reg0 {} data_compas[8] {} } { 0.000ns 2.175ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_compas\[0\]~reg0 raz_n clk_50M -0.802 ns register " "Info: th for register \"data_compas\[0\]~reg0\" (data pin = \"raz_n\", clock pin = \"clk_50M\") is -0.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns data_compas\[0\]~reg0 3 REG LCFF_X61_Y1_N17 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X61_Y1_N17; Fanout = 1; REG Node = 'data_compas\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.754 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns raz_n 1 PIN PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; PIN Node = 'raz_n'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { raz_n } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.275 ns) 2.870 ns data_compas\[0\]~9 2 COMB LCCOMB_X61_Y1_N20 9 " "Info: 2: + IC(1.596 ns) + CELL(0.275 ns) = 2.870 ns; Loc. = LCCOMB_X61_Y1_N20; Fanout = 9; COMB Node = 'data_compas\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { raz_n data_compas[0]~9 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 3.754 ns data_compas\[0\]~reg0 3 REG LCFF_X61_Y1_N17 1 " "Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 3.754 ns; Loc. = LCFF_X61_Y1_N17; Fanout = 1; REG Node = 'data_compas\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 51.52 % ) " "Info: Total cell delay = 1.934 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 48.48 % ) " "Info: Total interconnect delay = 1.820 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { raz_n data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { raz_n {} raz_n~combout {} data_compas[0]~9 {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 1.596ns 0.224ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50M clk_50M~clkctrl data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { raz_n data_compas[0]~9 data_compas[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { raz_n {} raz_n~combout {} data_compas[0]~9 {} data_compas[0]~reg0 {} } { 0.000ns 0.000ns 1.596ns 0.224ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:46:32 2023 " "Info: Processing ended: Thu Nov 16 11:46:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
