<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4176" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4176{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4176{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4176{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4176{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_4176{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-1.28px;}
#t6_4176{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_4176{left:69px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t8_4176{left:69px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t9_4176{left:69px;bottom:998px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ta_4176{left:69px;bottom:981px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_4176{left:69px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_4176{left:69px;bottom:941px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#td_4176{left:69px;bottom:924px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#te_4176{left:69px;bottom:907px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tf_4176{left:69px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4176{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#th_4176{left:69px;bottom:857px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#ti_4176{left:69px;bottom:840px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_4176{left:69px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#tk_4176{left:69px;bottom:807px;letter-spacing:-0.13px;}
#tl_4176{left:69px;bottom:770px;letter-spacing:0.13px;word-spacing:0.02px;}
#tm_4176{left:69px;bottom:747px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#tn_4176{left:69px;bottom:730px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#to_4176{left:69px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_4176{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_4176{left:69px;bottom:674px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_4176{left:69px;bottom:657px;letter-spacing:-0.18px;word-spacing:-0.74px;}
#ts_4176{left:69px;bottom:640px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tt_4176{left:69px;bottom:623px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tu_4176{left:69px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_4176{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_4176{left:69px;bottom:559px;letter-spacing:-0.15px;}
#tx_4176{left:95px;bottom:559px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ty_4176{left:95px;bottom:542px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#tz_4176{left:95px;bottom:525px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t10_4176{left:69px;bottom:501px;letter-spacing:-0.15px;}
#t11_4176{left:95px;bottom:501px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t12_4176{left:95px;bottom:484px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t13_4176{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_4176{left:95px;bottom:451px;letter-spacing:-0.25px;}
#t15_4176{left:69px;bottom:414px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t16_4176{left:69px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_4176{left:69px;bottom:374px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_4176{left:69px;bottom:357px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t19_4176{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1a_4176{left:69px;bottom:318px;letter-spacing:-0.18px;word-spacing:-0.8px;}
#t1b_4176{left:69px;bottom:301px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_4176{left:69px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#t1d_4176{left:69px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_4176{left:69px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.4px;}

.s1_4176{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4176{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4176{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4176{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4176" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4176Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4176" style="-webkit-user-select: none;"><object width="935" height="1210" data="4176/4176.svg" type="image/svg+xml" id="pdf4176" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4176" class="t s1_4176">33-14 </span><span id="t2_4176" class="t s1_4176">Vol. 3C </span>
<span id="t3_4176" class="t s2_4176">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_4176" class="t s3_4176">Intel PT is not frozen on PMI, and thus the interrupt handler will be traced (though filtering can prevent this). The </span>
<span id="t5_4176" class="t s3_4176">Freeze_Perfmon_on_PMI and Freeze_LBRs_on_PMI settings in IA32_DEBUGCTL will be applied on ToPA PMI just as </span>
<span id="t6_4176" class="t s3_4176">on other PMIs, and hence Perfmon counters are frozen. </span>
<span id="t7_4176" class="t s3_4176">Assuming the PMI handler wishes to read any buffered packets for persistent output, or wishes to modify any Intel </span>
<span id="t8_4176" class="t s3_4176">PT MSRs, software should first disable packet generation by clearing TraceEn. This ensures that all buffered packets </span>
<span id="t9_4176" class="t s3_4176">are written to memory and avoids tracing of the PMI handler. The configuration MSRs can then be used to deter- </span>
<span id="ta_4176" class="t s3_4176">mine where tracing has stopped. If packet generation is disabled by the handler, it should then be manually re- </span>
<span id="tb_4176" class="t s3_4176">enabled before the IRET if continued tracing is desired. </span>
<span id="tc_4176" class="t s3_4176">In rare cases, it may be possible to trigger a second ToPA PMI before the first is handled. This can happen if another </span>
<span id="td_4176" class="t s3_4176">ToPA region with INT=1 is filled before, or shortly after, the first PMI is taken, perhaps due to EFLAGS.IF being </span>
<span id="te_4176" class="t s3_4176">cleared for an extended period of time. This can manifest in two ways: either the second PMI is triggered before the </span>
<span id="tf_4176" class="t s3_4176">first is taken, and hence only one PMI is taken, or the second is triggered after the first is taken, and thus will be </span>
<span id="tg_4176" class="t s3_4176">taken when the handler for the first completes. Software can minimize the likelihood of the second case by clearing </span>
<span id="th_4176" class="t s3_4176">TraceEn at the beginning of the PMI handler. Further, it can detect such cases by then checking the Interrupt </span>
<span id="ti_4176" class="t s3_4176">Request Register (IRR) for PMI pending, and checking the ToPA table base and off-set pointers (in </span>
<span id="tj_4176" class="t s3_4176">IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) to see if multiple entries with INT=1 have been </span>
<span id="tk_4176" class="t s3_4176">filled. </span>
<span id="tl_4176" class="t s4_4176">PMI Preservation </span>
<span id="tm_4176" class="t s3_4176">In some cases a ToPA PMI may be taken after completion of an XSAVES instruction that saves Intel PT state, and in </span>
<span id="tn_4176" class="t s3_4176">such cases any modification of Intel PT MSRs within the PMI handler will not persist when the saved Intel PT context </span>
<span id="to_4176" class="t s3_4176">is later restored with XRSTORS. To account for such a scenario, the PMI Preservation feature has been added. </span>
<span id="tp_4176" class="t s3_4176">Support for this feature is indicated by CPUID.(EAX=14H, ECX=0):EBX[bit 6]. </span>
<span id="tq_4176" class="t s3_4176">When IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, PMI preservation is enabled. When a ToPA region with </span>
<span id="tr_4176" class="t s3_4176">INT=1 is filled, a PMI is pended and the new IA32_RTIT_STATUS.PendToPAPMI[7] is set to 1. If this bit is set when </span>
<span id="ts_4176" class="t s3_4176">Intel PT is enabled, such that IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a ToPA PMI is pended. This </span>
<span id="tt_4176" class="t s3_4176">behavior ensures that any ToPA PMI that is pended during XSAVES, and hence can't be properly handled, will be re- </span>
<span id="tu_4176" class="t s3_4176">pended when the saved PT state is restored. </span>
<span id="tv_4176" class="t s3_4176">When this feature is enabled, the PMI handler should take the following actions: </span>
<span id="tw_4176" class="t s3_4176">1. </span><span id="tx_4176" class="t s3_4176">Ignore ToPA PMIs that are taken when TraceEn = 0. This indicates that the PMI was pended during Intel PT </span>
<span id="ty_4176" class="t s3_4176">disable, and the PendToPAPMI flag will ensure that the PMI is re-pended once Intel PT is re-enabled in the same </span>
<span id="tz_4176" class="t s3_4176">context. For this reason, the PendToPAPMI bit should be left set to 1. </span>
<span id="t10_4176" class="t s3_4176">2. </span><span id="t11_4176" class="t s3_4176">If TraceEn=1 and the PMI can be properly handled, clear the new PendTopaPMI bit. This will ensure that </span>
<span id="t12_4176" class="t s3_4176">additional, spurious ToPA PMIs are not taken. It is required that PendToPAPMI is cleared before the PMI LVT </span>
<span id="t13_4176" class="t s3_4176">mask is cleared in the APIC, and before any clearing of either LBRS_FROZEN or COUNTERS_FROZEN in </span>
<span id="t14_4176" class="t s3_4176">IA32_PERF_GLOBAL_STATUS. </span>
<span id="t15_4176" class="t s4_4176">ToPA PMI and Single Output Region ToPA Implementation </span>
<span id="t16_4176" class="t s3_4176">A processor that supports only a single ToPA output region implementation (such that only one output region is </span>
<span id="t17_4176" class="t s3_4176">supported; see above) will attempt to signal a ToPA PMI interrupt before the output wraps and overwrites the top </span>
<span id="t18_4176" class="t s3_4176">of the buffer. To support this functionality, the PMI handler should disable packet generation as soon as possible. </span>
<span id="t19_4176" class="t s3_4176">Due to PMI skid, it is possible that, in rare cases, the wrap will have occurred before the PMI is delivered. Software </span>
<span id="t1a_4176" class="t s3_4176">can avoid this by setting the STOP bit in the ToPA entry (see Table 33-3); this will disable tracing once the region is </span>
<span id="t1b_4176" class="t s3_4176">filled, and no wrap will occur. This approach has the downside of disabling packet generation so that some of the </span>
<span id="t1c_4176" class="t s3_4176">instructions that led up to the PMI will not be traced. If the PMI skid is significant enough to cause the region to fill </span>
<span id="t1d_4176" class="t s3_4176">and tracing to be disabled, the PMI handler will need to clear the IA32_RTIT_STATUS.Stopped indication before </span>
<span id="t1e_4176" class="t s3_4176">tracing can resume. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
