{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743110670364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743110670364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 17:24:30 2025 " "Processing started: Thu Mar 27 17:24:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743110670364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110670364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110670364 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /pkgcache/intelFPGA_lite/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110670398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743110670486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743110670487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tests/SVPWMTester.sv 1 1 " "Found 1 design units, including 1 entities, in source file Tests/SVPWMTester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SVPWMTester " "Found entity 1: SVPWMTester" {  } { { "Tests/SVPWMTester.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Tests/SVPWMTester.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_VEC next_vec SVPWM.sv(65) " "Verilog HDL Declaration information at SVPWM.sv(65): object \"NEXT_VEC\" differs only in case from object \"next_vec\" in the same scope" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743110673729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVPWM.sv 1 1 " "Found 1 design units, including 1 entities, in source file SVPWM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SVPWM " "Found entity 1: SVPWM" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "SevenSegDecoder.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SevenSegDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputDriver " "Found entity 1: inputDriver" {  } { { "inputDriver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/inputDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file Driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110673731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110673731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Driver " "Elaborating entity \"Driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743110673801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Driver.sv(27) " "Verilog HDL assignment warning at Driver.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673802 "|Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Driver.sv(28) " "Verilog HDL assignment warning at Driver.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673802 "|Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(60) " "Verilog HDL assignment warning at Driver.sv(60): truncated value with size 32 to match size of target (3)" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673803 "|Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(61) " "Verilog HDL assignment warning at Driver.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673803 "|Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputDriver inputDriver:buttonsDriver " "Elaborating entity \"inputDriver\" for hierarchy \"inputDriver:buttonsDriver\"" {  } { { "Driver.sv" "buttonsDriver" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110673811 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inputDriver.sv(41) " "Verilog HDL Case Statement information at inputDriver.sv(41): all case item expressions in this case statement are onehot" {  } { { "inputDriver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/inputDriver.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743110673812 "|Driver|inputDriver:buttonsDriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer inputDriver:buttonsDriver\|debouncer:deb0 " "Elaborating entity \"debouncer\" for hierarchy \"inputDriver:buttonsDriver\|debouncer:deb0\"" {  } { { "inputDriver.sv" "deb0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/inputDriver.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110673812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVPWM SVPWM:sp1 " "Elaborating entity \"SVPWM\" for hierarchy \"SVPWM:sp1\"" {  } { { "Driver.sv" "sp1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110673814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(46) " "Verilog HDL assignment warning at SVPWM.sv(46): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(49) " "Verilog HDL assignment warning at SVPWM.sv(49): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(52) " "Verilog HDL assignment warning at SVPWM.sv(52): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(58) " "Verilog HDL assignment warning at SVPWM.sv(58): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(59) " "Verilog HDL assignment warning at SVPWM.sv(59): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(60) " "Verilog HDL assignment warning at SVPWM.sv(60): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SVPWM.sv(86) " "Verilog HDL assignment warning at SVPWM.sv(86): truncated value with size 32 to match size of target (3)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(92) " "Verilog HDL assignment warning at SVPWM.sv(92): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(93) " "Verilog HDL assignment warning at SVPWM.sv(93): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(94) " "Verilog HDL assignment warning at SVPWM.sv(94): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(95) " "Verilog HDL assignment warning at SVPWM.sv(95): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(96) " "Verilog HDL assignment warning at SVPWM.sv(96): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(97) " "Verilog HDL assignment warning at SVPWM.sv(97): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(98) " "Verilog HDL assignment warning at SVPWM.sv(98): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(99) " "Verilog HDL assignment warning at SVPWM.sv(99): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(105) " "Verilog HDL assignment warning at SVPWM.sv(105): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(112) " "Verilog HDL assignment warning at SVPWM.sv(112): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(114) " "Verilog HDL assignment warning at SVPWM.sv(114): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SVPWM.sv(115) " "Verilog HDL assignment warning at SVPWM.sv(115): truncated value with size 32 to match size of target (25)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SVPWM.sv(116) " "Verilog HDL assignment warning at SVPWM.sv(116): truncated value with size 32 to match size of target (3)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SVPWM.sv(125) " "Verilog HDL assignment warning at SVPWM.sv(125): truncated value with size 32 to match size of target (1)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SVPWM.sv(126) " "Verilog HDL assignment warning at SVPWM.sv(126): truncated value with size 32 to match size of target (1)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SVPWM.sv(127) " "Verilog HDL assignment warning at SVPWM.sv(127): truncated value with size 32 to match size of target (1)" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743110673816 "|Driver|SVPWM:sp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDecoder SevenSegDecoder:deco1 " "Elaborating entity \"SevenSegDecoder\" for hierarchy \"SevenSegDecoder:deco1\"" {  } { { "Driver.sv" "deco1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110673817 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Driver.sv" "Div0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Driver.sv" "Mod0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Driver.sv" "Mod1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Driver.sv" "Mod2" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Mod3\"" {  } { { "SVPWM.sv" "Mod3" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVPWM:sp1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVPWM:sp1\|Mult1\"" {  } { { "SVPWM.sv" "Mult1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVPWM:sp1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVPWM:sp1\|Mult2\"" {  } { { "SVPWM.sv" "Mult2" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVPWM:sp1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVPWM:sp1\|Mult3\"" {  } { { "SVPWM.sv" "Mult3" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Mod1\"" {  } { { "SVPWM.sv" "Mod1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVPWM:sp1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVPWM:sp1\|Mult5\"" {  } { { "SVPWM.sv" "Mult5" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Div3\"" {  } { { "SVPWM.sv" "Div3" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Mod0\"" {  } { { "SVPWM.sv" "Mod0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVPWM:sp1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVPWM:sp1\|Mult4\"" {  } { { "SVPWM.sv" "Mult4" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Div2\"" {  } { { "SVPWM.sv" "Div2" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Div0\"" {  } { { "SVPWM.sv" "Div0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Div1\"" {  } { { "SVPWM.sv" "Div1" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SVPWM:sp1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SVPWM:sp1\|Mod2\"" {  } { { "SVPWM.sv" "Mod2" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110674376 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743110674376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674392 ""}  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674465 ""}  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674487 ""}  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7kl " "Found entity 1: lpm_divide_7kl" {  } { { "db/lpm_divide_7kl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_7kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mee " "Found entity 1: alt_u_div_mee" {  } { { "db/alt_u_div_mee.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_mee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Mod3\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Mod3 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674518 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_mult:Mult1 " "Instantiated megafunction \"SVPWM:sp1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674527 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core SVPWM:sp1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/pkgcache/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder SVPWM:sp1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/pkgcache/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SVPWM:sp1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/pkgcache/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/add_sub_crg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SVPWM:sp1\|lpm_mult:Mult1\|altshift:external_latency_ffs SVPWM:sp1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/pkgcache/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult2\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_mult:Mult2 " "Instantiated megafunction \"SVPWM:sp1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674571 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ers.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ers.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ers " "Found entity 1: mult_ers" {  } { { "db/mult_ers.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/mult_ers.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult3\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_mult:Mult3 " "Instantiated megafunction \"SVPWM:sp1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674592 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uns " "Found entity 1: mult_uns" {  } { { "db/mult_uns.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/mult_uns.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Mod1\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Mod1 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674613 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ml.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1ml.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ml " "Found entity 1: lpm_divide_1ml" {  } { { "db/lpm_divide_1ml.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_1ml.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_1mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7ie " "Found entity 1: alt_u_div_7ie" {  } { { "db/alt_u_div_7ie.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_7ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_mult:Mult5\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_mult:Mult5 " "Instantiated megafunction \"SVPWM:sp1\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674655 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vns " "Found entity 1: mult_vns" {  } { { "db/mult_vns.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/mult_vns.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Div3\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Div3 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674677 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_9vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_0le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Mod0\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Mod0 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674729 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ull.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ull.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ull " "Found entity 1: lpm_divide_ull" {  } { { "db/lpm_divide_ull.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_ull.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Div0\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Div0 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674774 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dvl " "Found entity 1: lpm_divide_dvl" {  } { { "db/lpm_divide_dvl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_dvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8le " "Found entity 1: alt_u_div_8le" {  } { { "db/alt_u_div_8le.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_8le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVPWM:sp1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SVPWM:sp1\|lpm_divide:Div1\"" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110674821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVPWM:sp1\|lpm_divide:Div1 " "Instantiated megafunction \"SVPWM:sp1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743110674821 ""}  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743110674821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vtl " "Found entity 1: lpm_divide_vtl" {  } { { "db/lpm_divide_vtl.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/lpm_divide_vtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/sign_div_unsign_2mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cie " "Found entity 1: alt_u_div_cie" {  } { { "db/alt_u_div_cie.tdf" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_cie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110674856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110674856 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1743110675290 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1743110675290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743110681326 "|Driver|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743110681326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743110681380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743110684061 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SVPWM:sp1\|lpm_divide:Mod1\|lpm_divide_1ml:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_7ie:divider\|add_sub_24_result_int\[0\]~16 " "Logic cell \"SVPWM:sp1\|lpm_divide:Mod1\|lpm_divide_1ml:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_7ie:divider\|add_sub_24_result_int\[0\]~16\"" {  } { { "db/alt_u_div_7ie.tdf" "add_sub_24_result_int\[0\]~16" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_7ie.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110684069 ""} { "Info" "ISCL_SCL_CELL_NAME" "SVPWM:sp1\|lpm_divide:Mod2\|lpm_divide_1ml:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_7ie:divider\|add_sub_25_result_int\[0\]~0 " "Logic cell \"SVPWM:sp1\|lpm_divide:Mod2\|lpm_divide_1ml:auto_generated\|sign_div_unsign_1mh:divider\|alt_u_div_7ie:divider\|add_sub_25_result_int\[0\]~0\"" {  } { { "db/alt_u_div_7ie.tdf" "add_sub_25_result_int\[0\]~0" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/db/alt_u_div_7ie.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1743110684069 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1743110684069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/output_files/EECS3216_Project.map.smsg " "Generated suppressed messages file /eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/output_files/EECS3216_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110684106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743110684254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743110684254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4083 " "Implemented 4083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743110684380 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743110684380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4022 " "Implemented 4022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743110684380 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743110684380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743110684380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743110684396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 17:24:44 2025 " "Processing ended: Thu Mar 27 17:24:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743110684396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743110684396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743110684396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110684396 ""}
