// Seed: 2190527659
module module_0;
  tri0 id_1;
  initial @(1) id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output uwire id_9
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(); id_19 :
  assert property (@(posedge ~{1, id_14[~(1)] + id_10}) 1)
  else;
endmodule
