
ICU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fa4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00800060  00000fa4  00001038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  00800082  00800082  0000105a  2**0
                  ALLOC
  3 .stab         00001bcc  00000000  00000000  0000105c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000583  00000000  00000000  00002c28  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  000031b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000ed1  00000000  00000000  00003330  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000487  00000000  00000000  00004201  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006bb  00000000  00000000  00004688  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000328  00000000  00000000  00004d44  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054b  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a1e  00000000  00000000  000055b7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 ea       	ldi	r30, 0xA4	; 164
  68:	ff e0       	ldi	r31, 0x0F	; 15
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 38       	cpi	r26, 0x82	; 130
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a2 e8       	ldi	r26, 0x82	; 130
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 39       	cpi	r26, 0x90	; 144
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 3f 03 	call	0x67e	; 0x67e <main>
  8a:	0c 94 d0 07 	jmp	0xfa0	; 0xfa0 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <Delay_ms>:
#endif

void Delay_ms(f64 period)
{
	u32 i;
	u32 counter=( ( period /1000) * F_CPU )/2;
  92:	20 e0       	ldi	r18, 0x00	; 0
  94:	30 e0       	ldi	r19, 0x00	; 0
  96:	4a e7       	ldi	r20, 0x7A	; 122
  98:	54 e4       	ldi	r21, 0x44	; 68
  9a:	0e 94 15 06 	call	0xc2a	; 0xc2a <__divsf3>
  9e:	20 e0       	ldi	r18, 0x00	; 0
  a0:	34 e2       	ldi	r19, 0x24	; 36
  a2:	44 e7       	ldi	r20, 0x74	; 116
  a4:	59 e4       	ldi	r21, 0x49	; 73
  a6:	0e 94 37 07 	call	0xe6e	; 0xe6e <__mulsf3>
  aa:	20 e0       	ldi	r18, 0x00	; 0
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	40 e0       	ldi	r20, 0x00	; 0
  b0:	5f e3       	ldi	r21, 0x3F	; 63
  b2:	0e 94 37 07 	call	0xe6e	; 0xe6e <__mulsf3>
  b6:	0e 94 7d 06 	call	0xcfa	; 0xcfa <__fixunssfsi>
  ba:	46 2f       	mov	r20, r22
  bc:	57 2f       	mov	r21, r23
  be:	68 2f       	mov	r22, r24
  c0:	79 2f       	mov	r23, r25
	for (i=0;i<counter;i++)
  c2:	41 15       	cp	r20, r1
  c4:	51 05       	cpc	r21, r1
  c6:	61 05       	cpc	r22, r1
  c8:	71 05       	cpc	r23, r1
  ca:	59 f0       	breq	.+22     	; 0xe2 <Delay_ms+0x50>
  cc:	80 e0       	ldi	r24, 0x00	; 0
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	dc 01       	movw	r26, r24
  d2:	01 96       	adiw	r24, 0x01	; 1
  d4:	a1 1d       	adc	r26, r1
  d6:	b1 1d       	adc	r27, r1
  d8:	84 17       	cp	r24, r20
  da:	95 07       	cpc	r25, r21
  dc:	a6 07       	cpc	r26, r22
  de:	b7 07       	cpc	r27, r23
  e0:	c1 f7       	brne	.-16     	; 0xd2 <Delay_ms+0x40>
  e2:	08 95       	ret

000000e4 <Delay_us>:
}

void Delay_us(f64 period)
{
	u32 i;
	u32 counter=( ( period /1000000) * F_CPU )/2;
  e4:	20 e0       	ldi	r18, 0x00	; 0
  e6:	34 e2       	ldi	r19, 0x24	; 36
  e8:	44 e7       	ldi	r20, 0x74	; 116
  ea:	59 e4       	ldi	r21, 0x49	; 73
  ec:	0e 94 15 06 	call	0xc2a	; 0xc2a <__divsf3>
  f0:	20 e0       	ldi	r18, 0x00	; 0
  f2:	34 e2       	ldi	r19, 0x24	; 36
  f4:	44 e7       	ldi	r20, 0x74	; 116
  f6:	59 e4       	ldi	r21, 0x49	; 73
  f8:	0e 94 37 07 	call	0xe6e	; 0xe6e <__mulsf3>
  fc:	20 e0       	ldi	r18, 0x00	; 0
  fe:	30 e0       	ldi	r19, 0x00	; 0
 100:	40 e0       	ldi	r20, 0x00	; 0
 102:	5f e3       	ldi	r21, 0x3F	; 63
 104:	0e 94 37 07 	call	0xe6e	; 0xe6e <__mulsf3>
 108:	0e 94 7d 06 	call	0xcfa	; 0xcfa <__fixunssfsi>
 10c:	46 2f       	mov	r20, r22
 10e:	57 2f       	mov	r21, r23
 110:	68 2f       	mov	r22, r24
 112:	79 2f       	mov	r23, r25
	for (i=0;i<counter;i++)
 114:	41 15       	cp	r20, r1
 116:	51 05       	cpc	r21, r1
 118:	61 05       	cpc	r22, r1
 11a:	71 05       	cpc	r23, r1
 11c:	59 f0       	breq	.+22     	; 0x134 <Delay_us+0x50>
 11e:	80 e0       	ldi	r24, 0x00	; 0
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	dc 01       	movw	r26, r24
 124:	01 96       	adiw	r24, 0x01	; 1
 126:	a1 1d       	adc	r26, r1
 128:	b1 1d       	adc	r27, r1
 12a:	84 17       	cp	r24, r20
 12c:	95 07       	cpc	r25, r21
 12e:	a6 07       	cpc	r26, r22
 130:	b7 07       	cpc	r27, r23
 132:	c1 f7       	brne	.-16     	; 0x124 <Delay_us+0x40>
 134:	08 95       	ret

00000136 <MDIO_voidSetPinDirection>:
#include "DIO_interface.h"
#include "DIO_private.h"

void MDIO_voidSetPinDirection(u8 Copy_u8Port,u8 Copy_u8Pin,u8 Copy_u8Direction)
{
    switch(Copy_u8Port)
 136:	81 30       	cpi	r24, 0x01	; 1
 138:	49 f1       	breq	.+82     	; 0x18c <MDIO_voidSetPinDirection+0x56>
 13a:	81 30       	cpi	r24, 0x01	; 1
 13c:	38 f0       	brcs	.+14     	; 0x14c <MDIO_voidSetPinDirection+0x16>
 13e:	82 30       	cpi	r24, 0x02	; 2
 140:	09 f4       	brne	.+2      	; 0x144 <MDIO_voidSetPinDirection+0xe>
 142:	44 c0       	rjmp	.+136    	; 0x1cc <MDIO_voidSetPinDirection+0x96>
 144:	83 30       	cpi	r24, 0x03	; 3
 146:	09 f0       	breq	.+2      	; 0x14a <MDIO_voidSetPinDirection+0x14>
 148:	7e c0       	rjmp	.+252    	; 0x246 <MDIO_voidSetPinDirection+0x110>
 14a:	5f c0       	rjmp	.+190    	; 0x20a <MDIO_voidSetPinDirection+0xd4>
	{
		case DIOA : 
		if (Copy_u8Direction==INPUT)
 14c:	44 23       	and	r20, r20
 14e:	71 f4       	brne	.+28     	; 0x16c <MDIO_voidSetPinDirection+0x36>
		{
			CLR_BIT(DDRA,Copy_u8Pin);
 150:	2a b3       	in	r18, 0x1a	; 26
 152:	81 e0       	ldi	r24, 0x01	; 1
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	ac 01       	movw	r20, r24
 158:	02 c0       	rjmp	.+4      	; 0x15e <MDIO_voidSetPinDirection+0x28>
 15a:	44 0f       	add	r20, r20
 15c:	55 1f       	adc	r21, r21
 15e:	6a 95       	dec	r22
 160:	e2 f7       	brpl	.-8      	; 0x15a <MDIO_voidSetPinDirection+0x24>
 162:	ba 01       	movw	r22, r20
 164:	60 95       	com	r22
 166:	62 23       	and	r22, r18
 168:	6a bb       	out	0x1a, r22	; 26
 16a:	08 95       	ret
		} 
		else if (Copy_u8Direction==OUTPUT)
 16c:	41 30       	cpi	r20, 0x01	; 1
 16e:	09 f0       	breq	.+2      	; 0x172 <MDIO_voidSetPinDirection+0x3c>
 170:	6a c0       	rjmp	.+212    	; 0x246 <MDIO_voidSetPinDirection+0x110>
		{
			SET_BIT(DDRA,Copy_u8Pin);
 172:	2a b3       	in	r18, 0x1a	; 26
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	ac 01       	movw	r20, r24
 17a:	02 c0       	rjmp	.+4      	; 0x180 <MDIO_voidSetPinDirection+0x4a>
 17c:	44 0f       	add	r20, r20
 17e:	55 1f       	adc	r21, r21
 180:	6a 95       	dec	r22
 182:	e2 f7       	brpl	.-8      	; 0x17c <MDIO_voidSetPinDirection+0x46>
 184:	ba 01       	movw	r22, r20
 186:	62 2b       	or	r22, r18
 188:	6a bb       	out	0x1a, r22	; 26
 18a:	08 95       	ret
			/* error */
		}
		break;
		
		case DIOB :
		if (Copy_u8Direction==INPUT)
 18c:	44 23       	and	r20, r20
 18e:	71 f4       	brne	.+28     	; 0x1ac <MDIO_voidSetPinDirection+0x76>
		{
			CLR_BIT(DDRB,Copy_u8Pin);
 190:	27 b3       	in	r18, 0x17	; 23
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	90 e0       	ldi	r25, 0x00	; 0
 196:	ac 01       	movw	r20, r24
 198:	02 c0       	rjmp	.+4      	; 0x19e <MDIO_voidSetPinDirection+0x68>
 19a:	44 0f       	add	r20, r20
 19c:	55 1f       	adc	r21, r21
 19e:	6a 95       	dec	r22
 1a0:	e2 f7       	brpl	.-8      	; 0x19a <MDIO_voidSetPinDirection+0x64>
 1a2:	ba 01       	movw	r22, r20
 1a4:	60 95       	com	r22
 1a6:	62 23       	and	r22, r18
 1a8:	67 bb       	out	0x17, r22	; 23
 1aa:	08 95       	ret
		}
		else if (Copy_u8Direction==OUTPUT)
 1ac:	41 30       	cpi	r20, 0x01	; 1
 1ae:	09 f0       	breq	.+2      	; 0x1b2 <MDIO_voidSetPinDirection+0x7c>
 1b0:	4a c0       	rjmp	.+148    	; 0x246 <MDIO_voidSetPinDirection+0x110>
		{
			SET_BIT(DDRB,Copy_u8Pin);
 1b2:	27 b3       	in	r18, 0x17	; 23
 1b4:	81 e0       	ldi	r24, 0x01	; 1
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	ac 01       	movw	r20, r24
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <MDIO_voidSetPinDirection+0x8a>
 1bc:	44 0f       	add	r20, r20
 1be:	55 1f       	adc	r21, r21
 1c0:	6a 95       	dec	r22
 1c2:	e2 f7       	brpl	.-8      	; 0x1bc <MDIO_voidSetPinDirection+0x86>
 1c4:	ba 01       	movw	r22, r20
 1c6:	62 2b       	or	r22, r18
 1c8:	67 bb       	out	0x17, r22	; 23
 1ca:	08 95       	ret
			/* error */
		}
		break;
		
		case DIOC :
		if (Copy_u8Direction==INPUT)
 1cc:	44 23       	and	r20, r20
 1ce:	71 f4       	brne	.+28     	; 0x1ec <MDIO_voidSetPinDirection+0xb6>
		{
			CLR_BIT(DDRC,Copy_u8Pin);
 1d0:	24 b3       	in	r18, 0x14	; 20
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	ac 01       	movw	r20, r24
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <MDIO_voidSetPinDirection+0xa8>
 1da:	44 0f       	add	r20, r20
 1dc:	55 1f       	adc	r21, r21
 1de:	6a 95       	dec	r22
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <MDIO_voidSetPinDirection+0xa4>
 1e2:	ba 01       	movw	r22, r20
 1e4:	60 95       	com	r22
 1e6:	62 23       	and	r22, r18
 1e8:	64 bb       	out	0x14, r22	; 20
 1ea:	08 95       	ret
		}
		else if (Copy_u8Direction==OUTPUT)
 1ec:	41 30       	cpi	r20, 0x01	; 1
 1ee:	59 f5       	brne	.+86     	; 0x246 <MDIO_voidSetPinDirection+0x110>
		{
			SET_BIT(DDRC,Copy_u8Pin);
 1f0:	24 b3       	in	r18, 0x14	; 20
 1f2:	81 e0       	ldi	r24, 0x01	; 1
 1f4:	90 e0       	ldi	r25, 0x00	; 0
 1f6:	ac 01       	movw	r20, r24
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <MDIO_voidSetPinDirection+0xc8>
 1fa:	44 0f       	add	r20, r20
 1fc:	55 1f       	adc	r21, r21
 1fe:	6a 95       	dec	r22
 200:	e2 f7       	brpl	.-8      	; 0x1fa <MDIO_voidSetPinDirection+0xc4>
 202:	ba 01       	movw	r22, r20
 204:	62 2b       	or	r22, r18
 206:	64 bb       	out	0x14, r22	; 20
 208:	08 95       	ret
			/* error */
		}
		break;
			
		case DIOD :
		if (Copy_u8Direction==INPUT)
 20a:	44 23       	and	r20, r20
 20c:	71 f4       	brne	.+28     	; 0x22a <MDIO_voidSetPinDirection+0xf4>
		{
			CLR_BIT(DDRD,Copy_u8Pin);
 20e:	21 b3       	in	r18, 0x11	; 17
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	ac 01       	movw	r20, r24
 216:	02 c0       	rjmp	.+4      	; 0x21c <MDIO_voidSetPinDirection+0xe6>
 218:	44 0f       	add	r20, r20
 21a:	55 1f       	adc	r21, r21
 21c:	6a 95       	dec	r22
 21e:	e2 f7       	brpl	.-8      	; 0x218 <MDIO_voidSetPinDirection+0xe2>
 220:	ba 01       	movw	r22, r20
 222:	60 95       	com	r22
 224:	62 23       	and	r22, r18
 226:	61 bb       	out	0x11, r22	; 17
 228:	08 95       	ret
		}
		else if (Copy_u8Direction==OUTPUT)
 22a:	41 30       	cpi	r20, 0x01	; 1
 22c:	61 f4       	brne	.+24     	; 0x246 <MDIO_voidSetPinDirection+0x110>
		{
			SET_BIT(DDRD,Copy_u8Pin);
 22e:	21 b3       	in	r18, 0x11	; 17
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	ac 01       	movw	r20, r24
 236:	02 c0       	rjmp	.+4      	; 0x23c <MDIO_voidSetPinDirection+0x106>
 238:	44 0f       	add	r20, r20
 23a:	55 1f       	adc	r21, r21
 23c:	6a 95       	dec	r22
 23e:	e2 f7       	brpl	.-8      	; 0x238 <MDIO_voidSetPinDirection+0x102>
 240:	ba 01       	movw	r22, r20
 242:	62 2b       	or	r22, r18
 244:	61 bb       	out	0x11, r22	; 17
 246:	08 95       	ret

00000248 <MDIO_voidSetPortDirection>:
	}
}
void MDIO_voidSetPortDirection(u8 Copy_u8Port,u8 Copy_u8Direction)
{

  switch(Copy_u8Port)
 248:	81 30       	cpi	r24, 0x01	; 1
 24a:	81 f0       	breq	.+32     	; 0x26c <MDIO_voidSetPortDirection+0x24>
 24c:	81 30       	cpi	r24, 0x01	; 1
 24e:	28 f0       	brcs	.+10     	; 0x25a <MDIO_voidSetPortDirection+0x12>
 250:	82 30       	cpi	r24, 0x02	; 2
 252:	a9 f0       	breq	.+42     	; 0x27e <MDIO_voidSetPortDirection+0x36>
 254:	83 30       	cpi	r24, 0x03	; 3
 256:	21 f5       	brne	.+72     	; 0x2a0 <MDIO_voidSetPortDirection+0x58>
 258:	1b c0       	rjmp	.+54     	; 0x290 <MDIO_voidSetPortDirection+0x48>
  {
	  case DIOA :
	  if (Copy_u8Direction==INPUT)
 25a:	66 23       	and	r22, r22
 25c:	11 f4       	brne	.+4      	; 0x262 <MDIO_voidSetPortDirection+0x1a>
	  {
		  DDRA=0x00;
 25e:	1a ba       	out	0x1a, r1	; 26
 260:	08 95       	ret
	  }
	  else if (Copy_u8Direction==OUTPUT)
 262:	61 30       	cpi	r22, 0x01	; 1
 264:	e9 f4       	brne	.+58     	; 0x2a0 <MDIO_voidSetPortDirection+0x58>
	  {
		  DDRA=0xFF;
 266:	8f ef       	ldi	r24, 0xFF	; 255
 268:	8a bb       	out	0x1a, r24	; 26
 26a:	08 95       	ret
	  {
	    /* error */
	  }
	  break;
	  case DIOB :
	  if (Copy_u8Direction==INPUT)
 26c:	66 23       	and	r22, r22
 26e:	11 f4       	brne	.+4      	; 0x274 <MDIO_voidSetPortDirection+0x2c>
	  {
		  DDRB=0x00;
 270:	17 ba       	out	0x17, r1	; 23
 272:	08 95       	ret
	  }
	  else if (Copy_u8Direction==OUTPUT)
 274:	61 30       	cpi	r22, 0x01	; 1
 276:	a1 f4       	brne	.+40     	; 0x2a0 <MDIO_voidSetPortDirection+0x58>
	  {
		  DDRB=0xFF;
 278:	8f ef       	ldi	r24, 0xFF	; 255
 27a:	87 bb       	out	0x17, r24	; 23
 27c:	08 95       	ret
	  {
		  /* error */
	  }
	  break;	
	  case DIOC :
	  if (Copy_u8Direction==INPUT)
 27e:	66 23       	and	r22, r22
 280:	11 f4       	brne	.+4      	; 0x286 <MDIO_voidSetPortDirection+0x3e>
	  {
		  DDRC=0x00;
 282:	14 ba       	out	0x14, r1	; 20
 284:	08 95       	ret
	  }
	  else if (Copy_u8Direction==OUTPUT)
 286:	61 30       	cpi	r22, 0x01	; 1
 288:	59 f4       	brne	.+22     	; 0x2a0 <MDIO_voidSetPortDirection+0x58>
	  {
		  DDRC=0xFF;
 28a:	8f ef       	ldi	r24, 0xFF	; 255
 28c:	84 bb       	out	0x14, r24	; 20
 28e:	08 95       	ret
	  {
		  /* error */
	  }
	  break;
	  case DIOD :
	  if (Copy_u8Direction==INPUT)
 290:	66 23       	and	r22, r22
 292:	11 f4       	brne	.+4      	; 0x298 <MDIO_voidSetPortDirection+0x50>
	  {
		  DDRD=0x00;
 294:	11 ba       	out	0x11, r1	; 17
 296:	08 95       	ret
	  }
	  else if (Copy_u8Direction==OUTPUT)
 298:	61 30       	cpi	r22, 0x01	; 1
 29a:	11 f4       	brne	.+4      	; 0x2a0 <MDIO_voidSetPortDirection+0x58>
	  {
		  DDRD=0xFF;
 29c:	8f ef       	ldi	r24, 0xFF	; 255
 29e:	81 bb       	out	0x11, r24	; 17
 2a0:	08 95       	ret

000002a2 <MDIO_voidSetPinValue>:

}

void MDIO_voidSetPinValue(u8 Copy_u8Port,u8 Copy_u8Pin,u8 Copy_u8Value)
{
    switch(Copy_u8Port)
 2a2:	81 30       	cpi	r24, 0x01	; 1
 2a4:	49 f1       	breq	.+82     	; 0x2f8 <MDIO_voidSetPinValue+0x56>
 2a6:	81 30       	cpi	r24, 0x01	; 1
 2a8:	38 f0       	brcs	.+14     	; 0x2b8 <MDIO_voidSetPinValue+0x16>
 2aa:	82 30       	cpi	r24, 0x02	; 2
 2ac:	09 f4       	brne	.+2      	; 0x2b0 <MDIO_voidSetPinValue+0xe>
 2ae:	44 c0       	rjmp	.+136    	; 0x338 <MDIO_voidSetPinValue+0x96>
 2b0:	83 30       	cpi	r24, 0x03	; 3
 2b2:	09 f0       	breq	.+2      	; 0x2b6 <MDIO_voidSetPinValue+0x14>
 2b4:	7e c0       	rjmp	.+252    	; 0x3b2 <MDIO_voidSetPinValue+0x110>
 2b6:	5f c0       	rjmp	.+190    	; 0x376 <MDIO_voidSetPinValue+0xd4>
    {
	    case DIOA :
	    if (Copy_u8Value==LOW)
 2b8:	44 23       	and	r20, r20
 2ba:	71 f4       	brne	.+28     	; 0x2d8 <MDIO_voidSetPinValue+0x36>
	    {
		    CLR_BIT(PORTA,Copy_u8Pin);
 2bc:	2b b3       	in	r18, 0x1b	; 27
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	ac 01       	movw	r20, r24
 2c4:	02 c0       	rjmp	.+4      	; 0x2ca <MDIO_voidSetPinValue+0x28>
 2c6:	44 0f       	add	r20, r20
 2c8:	55 1f       	adc	r21, r21
 2ca:	6a 95       	dec	r22
 2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <MDIO_voidSetPinValue+0x24>
 2ce:	ba 01       	movw	r22, r20
 2d0:	60 95       	com	r22
 2d2:	62 23       	and	r22, r18
 2d4:	6b bb       	out	0x1b, r22	; 27
 2d6:	08 95       	ret
	    }
	    else if (Copy_u8Value==HIGH)
 2d8:	41 30       	cpi	r20, 0x01	; 1
 2da:	09 f0       	breq	.+2      	; 0x2de <MDIO_voidSetPinValue+0x3c>
 2dc:	6a c0       	rjmp	.+212    	; 0x3b2 <MDIO_voidSetPinValue+0x110>
	    {
		    SET_BIT(PORTA,Copy_u8Pin);
 2de:	2b b3       	in	r18, 0x1b	; 27
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	ac 01       	movw	r20, r24
 2e6:	02 c0       	rjmp	.+4      	; 0x2ec <MDIO_voidSetPinValue+0x4a>
 2e8:	44 0f       	add	r20, r20
 2ea:	55 1f       	adc	r21, r21
 2ec:	6a 95       	dec	r22
 2ee:	e2 f7       	brpl	.-8      	; 0x2e8 <MDIO_voidSetPinValue+0x46>
 2f0:	ba 01       	movw	r22, r20
 2f2:	62 2b       	or	r22, r18
 2f4:	6b bb       	out	0x1b, r22	; 27
 2f6:	08 95       	ret
		    /* error */
	    }
	    break;
	    
	    case DIOB :
	    if (Copy_u8Value==LOW)
 2f8:	44 23       	and	r20, r20
 2fa:	71 f4       	brne	.+28     	; 0x318 <MDIO_voidSetPinValue+0x76>
	    {
		    CLR_BIT(PORTB,Copy_u8Pin);
 2fc:	28 b3       	in	r18, 0x18	; 24
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	ac 01       	movw	r20, r24
 304:	02 c0       	rjmp	.+4      	; 0x30a <MDIO_voidSetPinValue+0x68>
 306:	44 0f       	add	r20, r20
 308:	55 1f       	adc	r21, r21
 30a:	6a 95       	dec	r22
 30c:	e2 f7       	brpl	.-8      	; 0x306 <MDIO_voidSetPinValue+0x64>
 30e:	ba 01       	movw	r22, r20
 310:	60 95       	com	r22
 312:	62 23       	and	r22, r18
 314:	68 bb       	out	0x18, r22	; 24
 316:	08 95       	ret
	    }
	    else if (Copy_u8Value==HIGH)
 318:	41 30       	cpi	r20, 0x01	; 1
 31a:	09 f0       	breq	.+2      	; 0x31e <MDIO_voidSetPinValue+0x7c>
 31c:	4a c0       	rjmp	.+148    	; 0x3b2 <MDIO_voidSetPinValue+0x110>
	    {
		    SET_BIT(PORTB,Copy_u8Pin);
 31e:	28 b3       	in	r18, 0x18	; 24
 320:	81 e0       	ldi	r24, 0x01	; 1
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	ac 01       	movw	r20, r24
 326:	02 c0       	rjmp	.+4      	; 0x32c <MDIO_voidSetPinValue+0x8a>
 328:	44 0f       	add	r20, r20
 32a:	55 1f       	adc	r21, r21
 32c:	6a 95       	dec	r22
 32e:	e2 f7       	brpl	.-8      	; 0x328 <MDIO_voidSetPinValue+0x86>
 330:	ba 01       	movw	r22, r20
 332:	62 2b       	or	r22, r18
 334:	68 bb       	out	0x18, r22	; 24
 336:	08 95       	ret
	    {
		    /* error */
	    }
	    break;
	    case DIOC :
	    if (Copy_u8Value==LOW)
 338:	44 23       	and	r20, r20
 33a:	71 f4       	brne	.+28     	; 0x358 <MDIO_voidSetPinValue+0xb6>
	    {
		    CLR_BIT(PORTC,Copy_u8Pin);
 33c:	25 b3       	in	r18, 0x15	; 21
 33e:	81 e0       	ldi	r24, 0x01	; 1
 340:	90 e0       	ldi	r25, 0x00	; 0
 342:	ac 01       	movw	r20, r24
 344:	02 c0       	rjmp	.+4      	; 0x34a <MDIO_voidSetPinValue+0xa8>
 346:	44 0f       	add	r20, r20
 348:	55 1f       	adc	r21, r21
 34a:	6a 95       	dec	r22
 34c:	e2 f7       	brpl	.-8      	; 0x346 <MDIO_voidSetPinValue+0xa4>
 34e:	ba 01       	movw	r22, r20
 350:	60 95       	com	r22
 352:	62 23       	and	r22, r18
 354:	65 bb       	out	0x15, r22	; 21
 356:	08 95       	ret
	    }
	    else if (Copy_u8Value==HIGH)
 358:	41 30       	cpi	r20, 0x01	; 1
 35a:	59 f5       	brne	.+86     	; 0x3b2 <MDIO_voidSetPinValue+0x110>
	    {
		    SET_BIT(PORTC,Copy_u8Pin);
 35c:	25 b3       	in	r18, 0x15	; 21
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	ac 01       	movw	r20, r24
 364:	02 c0       	rjmp	.+4      	; 0x36a <MDIO_voidSetPinValue+0xc8>
 366:	44 0f       	add	r20, r20
 368:	55 1f       	adc	r21, r21
 36a:	6a 95       	dec	r22
 36c:	e2 f7       	brpl	.-8      	; 0x366 <MDIO_voidSetPinValue+0xc4>
 36e:	ba 01       	movw	r22, r20
 370:	62 2b       	or	r22, r18
 372:	65 bb       	out	0x15, r22	; 21
 374:	08 95       	ret
	    {
		    /* error */
	    }
	    break;
	    case DIOD :
	    if (Copy_u8Value==LOW)
 376:	44 23       	and	r20, r20
 378:	71 f4       	brne	.+28     	; 0x396 <MDIO_voidSetPinValue+0xf4>
	    {
		    CLR_BIT(PORTD,Copy_u8Pin);
 37a:	22 b3       	in	r18, 0x12	; 18
 37c:	81 e0       	ldi	r24, 0x01	; 1
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	ac 01       	movw	r20, r24
 382:	02 c0       	rjmp	.+4      	; 0x388 <MDIO_voidSetPinValue+0xe6>
 384:	44 0f       	add	r20, r20
 386:	55 1f       	adc	r21, r21
 388:	6a 95       	dec	r22
 38a:	e2 f7       	brpl	.-8      	; 0x384 <MDIO_voidSetPinValue+0xe2>
 38c:	ba 01       	movw	r22, r20
 38e:	60 95       	com	r22
 390:	62 23       	and	r22, r18
 392:	62 bb       	out	0x12, r22	; 18
 394:	08 95       	ret
	    }
	    else if (Copy_u8Value==HIGH)
 396:	41 30       	cpi	r20, 0x01	; 1
 398:	61 f4       	brne	.+24     	; 0x3b2 <MDIO_voidSetPinValue+0x110>
	    {
		    SET_BIT(PORTD,Copy_u8Pin);
 39a:	22 b3       	in	r18, 0x12	; 18
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	90 e0       	ldi	r25, 0x00	; 0
 3a0:	ac 01       	movw	r20, r24
 3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <MDIO_voidSetPinValue+0x106>
 3a4:	44 0f       	add	r20, r20
 3a6:	55 1f       	adc	r21, r21
 3a8:	6a 95       	dec	r22
 3aa:	e2 f7       	brpl	.-8      	; 0x3a4 <MDIO_voidSetPinValue+0x102>
 3ac:	ba 01       	movw	r22, r20
 3ae:	62 2b       	or	r22, r18
 3b0:	62 bb       	out	0x12, r22	; 18
 3b2:	08 95       	ret

000003b4 <MDIO_u8GetPinValue>:
    }
}
u8 MDIO_u8GetPinValue(u8 Copy_u8Port,u8 Copy_u8Pin)
{
	 u8 Local_u8value=0;
	 switch(Copy_u8Port)
 3b4:	81 30       	cpi	r24, 0x01	; 1
 3b6:	89 f0       	breq	.+34     	; 0x3da <MDIO_u8GetPinValue+0x26>
 3b8:	81 30       	cpi	r24, 0x01	; 1
 3ba:	28 f0       	brcs	.+10     	; 0x3c6 <MDIO_u8GetPinValue+0x12>
 3bc:	82 30       	cpi	r24, 0x02	; 2
 3be:	b9 f0       	breq	.+46     	; 0x3ee <MDIO_u8GetPinValue+0x3a>
 3c0:	83 30       	cpi	r24, 0x03	; 3
 3c2:	49 f5       	brne	.+82     	; 0x416 <MDIO_u8GetPinValue+0x62>
 3c4:	1e c0       	rjmp	.+60     	; 0x402 <MDIO_u8GetPinValue+0x4e>
	 {
		 case DIOA :
		 Local_u8value=GET_BIT(PINA,Copy_u8Pin);
 3c6:	29 b3       	in	r18, 0x19	; 25
 3c8:	30 e0       	ldi	r19, 0x00	; 0
 3ca:	c9 01       	movw	r24, r18
 3cc:	02 c0       	rjmp	.+4      	; 0x3d2 <MDIO_u8GetPinValue+0x1e>
 3ce:	95 95       	asr	r25
 3d0:	87 95       	ror	r24
 3d2:	6a 95       	dec	r22
 3d4:	e2 f7       	brpl	.-8      	; 0x3ce <MDIO_u8GetPinValue+0x1a>
 3d6:	81 70       	andi	r24, 0x01	; 1
		 break;
 3d8:	08 95       	ret
		 case DIOB :
		 Local_u8value=GET_BIT(PINB,Copy_u8Pin);
 3da:	26 b3       	in	r18, 0x16	; 22
 3dc:	30 e0       	ldi	r19, 0x00	; 0
 3de:	c9 01       	movw	r24, r18
 3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <MDIO_u8GetPinValue+0x32>
 3e2:	95 95       	asr	r25
 3e4:	87 95       	ror	r24
 3e6:	6a 95       	dec	r22
 3e8:	e2 f7       	brpl	.-8      	; 0x3e2 <MDIO_u8GetPinValue+0x2e>
 3ea:	81 70       	andi	r24, 0x01	; 1
		 break;
 3ec:	08 95       	ret
		 case DIOC :
		 Local_u8value=GET_BIT(PINC,Copy_u8Pin);
 3ee:	23 b3       	in	r18, 0x13	; 19
 3f0:	30 e0       	ldi	r19, 0x00	; 0
 3f2:	c9 01       	movw	r24, r18
 3f4:	02 c0       	rjmp	.+4      	; 0x3fa <MDIO_u8GetPinValue+0x46>
 3f6:	95 95       	asr	r25
 3f8:	87 95       	ror	r24
 3fa:	6a 95       	dec	r22
 3fc:	e2 f7       	brpl	.-8      	; 0x3f6 <MDIO_u8GetPinValue+0x42>
 3fe:	81 70       	andi	r24, 0x01	; 1
		 break;
 400:	08 95       	ret
		 case DIOD :
		 Local_u8value=GET_BIT(PIND,Copy_u8Pin);
 402:	20 b3       	in	r18, 0x10	; 16
 404:	30 e0       	ldi	r19, 0x00	; 0
 406:	c9 01       	movw	r24, r18
 408:	02 c0       	rjmp	.+4      	; 0x40e <MDIO_u8GetPinValue+0x5a>
 40a:	95 95       	asr	r25
 40c:	87 95       	ror	r24
 40e:	6a 95       	dec	r22
 410:	e2 f7       	brpl	.-8      	; 0x40a <MDIO_u8GetPinValue+0x56>
 412:	81 70       	andi	r24, 0x01	; 1
		 break;		 		 
 414:	08 95       	ret
	    
    }
}
u8 MDIO_u8GetPinValue(u8 Copy_u8Port,u8 Copy_u8Pin)
{
	 u8 Local_u8value=0;
 416:	80 e0       	ldi	r24, 0x00	; 0
		 break;		 		 
		 default: break;
		 
	 }
	 return Local_u8value;
}
 418:	08 95       	ret

0000041a <MDIO_voidSetPortValue>:
void MDIO_voidSetPortValue(u8 Copy_u8Port,u8 Copy_u8Value)
{
	switch(Copy_u8Port)
 41a:	81 30       	cpi	r24, 0x01	; 1
 41c:	49 f0       	breq	.+18     	; 0x430 <MDIO_voidSetPortValue+0x16>
 41e:	81 30       	cpi	r24, 0x01	; 1
 420:	28 f0       	brcs	.+10     	; 0x42c <MDIO_voidSetPortValue+0x12>
 422:	82 30       	cpi	r24, 0x02	; 2
 424:	39 f0       	breq	.+14     	; 0x434 <MDIO_voidSetPortValue+0x1a>
 426:	83 30       	cpi	r24, 0x03	; 3
 428:	41 f4       	brne	.+16     	; 0x43a <MDIO_voidSetPortValue+0x20>
 42a:	06 c0       	rjmp	.+12     	; 0x438 <MDIO_voidSetPortValue+0x1e>
	{
		case DIOA :
		PORTA=Copy_u8Value;
 42c:	6b bb       	out	0x1b, r22	; 27
		break;
 42e:	08 95       	ret
		case DIOB :
		PORTB=Copy_u8Value;
 430:	68 bb       	out	0x18, r22	; 24
		break;	
 432:	08 95       	ret
		case DIOC :
		PORTC=Copy_u8Value;
 434:	65 bb       	out	0x15, r22	; 21
		break;
 436:	08 95       	ret
		case DIOD :
		PORTD=Copy_u8Value;
 438:	62 bb       	out	0x12, r22	; 18
 43a:	08 95       	ret

0000043c <MDIO_voidTogglePin>:
	}
}

void MDIO_voidTogglePin(u8 Copy_u8Port,u8 Copy_u8Pin)
{
	switch(Copy_u8Port)
 43c:	81 30       	cpi	r24, 0x01	; 1
 43e:	a1 f0       	breq	.+40     	; 0x468 <MDIO_voidTogglePin+0x2c>
 440:	81 30       	cpi	r24, 0x01	; 1
 442:	28 f0       	brcs	.+10     	; 0x44e <MDIO_voidTogglePin+0x12>
 444:	82 30       	cpi	r24, 0x02	; 2
 446:	e9 f0       	breq	.+58     	; 0x482 <MDIO_voidTogglePin+0x46>
 448:	83 30       	cpi	r24, 0x03	; 3
 44a:	a1 f5       	brne	.+104    	; 0x4b4 <MDIO_voidTogglePin+0x78>
 44c:	27 c0       	rjmp	.+78     	; 0x49c <MDIO_voidTogglePin+0x60>
	{
		
		case DIOA :
		TOG_BIT(PORTA,Copy_u8Pin);
 44e:	2b b3       	in	r18, 0x1b	; 27
 450:	81 e0       	ldi	r24, 0x01	; 1
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	ac 01       	movw	r20, r24
 456:	02 c0       	rjmp	.+4      	; 0x45c <MDIO_voidTogglePin+0x20>
 458:	44 0f       	add	r20, r20
 45a:	55 1f       	adc	r21, r21
 45c:	6a 95       	dec	r22
 45e:	e2 f7       	brpl	.-8      	; 0x458 <MDIO_voidTogglePin+0x1c>
 460:	ba 01       	movw	r22, r20
 462:	62 27       	eor	r22, r18
 464:	6b bb       	out	0x1b, r22	; 27
		break;
 466:	08 95       	ret
		case DIOB :
		TOG_BIT(PORTB,Copy_u8Pin);
 468:	28 b3       	in	r18, 0x18	; 24
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	90 e0       	ldi	r25, 0x00	; 0
 46e:	ac 01       	movw	r20, r24
 470:	02 c0       	rjmp	.+4      	; 0x476 <MDIO_voidTogglePin+0x3a>
 472:	44 0f       	add	r20, r20
 474:	55 1f       	adc	r21, r21
 476:	6a 95       	dec	r22
 478:	e2 f7       	brpl	.-8      	; 0x472 <MDIO_voidTogglePin+0x36>
 47a:	ba 01       	movw	r22, r20
 47c:	62 27       	eor	r22, r18
 47e:	68 bb       	out	0x18, r22	; 24
		break;
 480:	08 95       	ret
		case DIOC :
		TOG_BIT(PORTC,Copy_u8Pin);
 482:	25 b3       	in	r18, 0x15	; 21
 484:	81 e0       	ldi	r24, 0x01	; 1
 486:	90 e0       	ldi	r25, 0x00	; 0
 488:	ac 01       	movw	r20, r24
 48a:	02 c0       	rjmp	.+4      	; 0x490 <MDIO_voidTogglePin+0x54>
 48c:	44 0f       	add	r20, r20
 48e:	55 1f       	adc	r21, r21
 490:	6a 95       	dec	r22
 492:	e2 f7       	brpl	.-8      	; 0x48c <MDIO_voidTogglePin+0x50>
 494:	ba 01       	movw	r22, r20
 496:	62 27       	eor	r22, r18
 498:	65 bb       	out	0x15, r22	; 21
		break;
 49a:	08 95       	ret
		case DIOD :
		TOG_BIT(PORTD,Copy_u8Pin);
 49c:	22 b3       	in	r18, 0x12	; 18
 49e:	81 e0       	ldi	r24, 0x01	; 1
 4a0:	90 e0       	ldi	r25, 0x00	; 0
 4a2:	ac 01       	movw	r20, r24
 4a4:	02 c0       	rjmp	.+4      	; 0x4aa <MDIO_voidTogglePin+0x6e>
 4a6:	44 0f       	add	r20, r20
 4a8:	55 1f       	adc	r21, r21
 4aa:	6a 95       	dec	r22
 4ac:	e2 f7       	brpl	.-8      	; 0x4a6 <MDIO_voidTogglePin+0x6a>
 4ae:	ba 01       	movw	r22, r20
 4b0:	62 27       	eor	r22, r18
 4b2:	62 bb       	out	0x12, r22	; 18
 4b4:	08 95       	ret

000004b6 <MDIO_voidTogglePort>:
	}
}

void MDIO_voidTogglePort(u8 Copy_u8Port)
{
	    switch(Copy_u8Port)
 4b6:	81 30       	cpi	r24, 0x01	; 1
 4b8:	59 f0       	breq	.+22     	; 0x4d0 <MDIO_voidTogglePort+0x1a>
 4ba:	81 30       	cpi	r24, 0x01	; 1
 4bc:	28 f0       	brcs	.+10     	; 0x4c8 <MDIO_voidTogglePort+0x12>
 4be:	82 30       	cpi	r24, 0x02	; 2
 4c0:	59 f0       	breq	.+22     	; 0x4d8 <MDIO_voidTogglePort+0x22>
 4c2:	83 30       	cpi	r24, 0x03	; 3
 4c4:	81 f4       	brne	.+32     	; 0x4e6 <MDIO_voidTogglePort+0x30>
 4c6:	0c c0       	rjmp	.+24     	; 0x4e0 <MDIO_voidTogglePort+0x2a>
		{
		case DIOA :
		PORTA=~PORTA;
 4c8:	8b b3       	in	r24, 0x1b	; 27
 4ca:	80 95       	com	r24
 4cc:	8b bb       	out	0x1b, r24	; 27
		break;
 4ce:	08 95       	ret
		case DIOB :
		PORTB=~PORTB;
 4d0:	88 b3       	in	r24, 0x18	; 24
 4d2:	80 95       	com	r24
 4d4:	88 bb       	out	0x18, r24	; 24
		break;
 4d6:	08 95       	ret
		case DIOC :
		PORTC=~PORTC;
 4d8:	85 b3       	in	r24, 0x15	; 21
 4da:	80 95       	com	r24
 4dc:	85 bb       	out	0x15, r24	; 21
		break;
 4de:	08 95       	ret
		case DIOD :
		PORTD=~PORTD;
 4e0:	82 b3       	in	r24, 0x12	; 18
 4e2:	80 95       	com	r24
 4e4:	82 bb       	out	0x12, r24	; 18
 4e6:	08 95       	ret

000004e8 <MDIO_voidEnablePullUp>:
		}			
}

void MDIO_voidEnablePullUp(u8 Copy_u8Port,u8 Copy_u8Pin)
{
	switch(Copy_u8Port)
 4e8:	81 30       	cpi	r24, 0x01	; 1
 4ea:	a1 f0       	breq	.+40     	; 0x514 <MDIO_voidEnablePullUp+0x2c>
 4ec:	81 30       	cpi	r24, 0x01	; 1
 4ee:	28 f0       	brcs	.+10     	; 0x4fa <MDIO_voidEnablePullUp+0x12>
 4f0:	82 30       	cpi	r24, 0x02	; 2
 4f2:	e9 f0       	breq	.+58     	; 0x52e <MDIO_voidEnablePullUp+0x46>
 4f4:	83 30       	cpi	r24, 0x03	; 3
 4f6:	a1 f5       	brne	.+104    	; 0x560 <MDIO_voidEnablePullUp+0x78>
 4f8:	27 c0       	rjmp	.+78     	; 0x548 <MDIO_voidEnablePullUp+0x60>
	{
		case DIOA : 
		SET_BIT(PORTA,Copy_u8Pin);
 4fa:	2b b3       	in	r18, 0x1b	; 27
 4fc:	81 e0       	ldi	r24, 0x01	; 1
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	ac 01       	movw	r20, r24
 502:	02 c0       	rjmp	.+4      	; 0x508 <MDIO_voidEnablePullUp+0x20>
 504:	44 0f       	add	r20, r20
 506:	55 1f       	adc	r21, r21
 508:	6a 95       	dec	r22
 50a:	e2 f7       	brpl	.-8      	; 0x504 <MDIO_voidEnablePullUp+0x1c>
 50c:	ba 01       	movw	r22, r20
 50e:	62 2b       	or	r22, r18
 510:	6b bb       	out	0x1b, r22	; 27
		break;
 512:	08 95       	ret
		case DIOB :
		SET_BIT(PORTB,Copy_u8Pin);
 514:	28 b3       	in	r18, 0x18	; 24
 516:	81 e0       	ldi	r24, 0x01	; 1
 518:	90 e0       	ldi	r25, 0x00	; 0
 51a:	ac 01       	movw	r20, r24
 51c:	02 c0       	rjmp	.+4      	; 0x522 <MDIO_voidEnablePullUp+0x3a>
 51e:	44 0f       	add	r20, r20
 520:	55 1f       	adc	r21, r21
 522:	6a 95       	dec	r22
 524:	e2 f7       	brpl	.-8      	; 0x51e <MDIO_voidEnablePullUp+0x36>
 526:	ba 01       	movw	r22, r20
 528:	62 2b       	or	r22, r18
 52a:	68 bb       	out	0x18, r22	; 24
		break;
 52c:	08 95       	ret
		case DIOC :
		SET_BIT(PORTC,Copy_u8Pin);
 52e:	25 b3       	in	r18, 0x15	; 21
 530:	81 e0       	ldi	r24, 0x01	; 1
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	ac 01       	movw	r20, r24
 536:	02 c0       	rjmp	.+4      	; 0x53c <MDIO_voidEnablePullUp+0x54>
 538:	44 0f       	add	r20, r20
 53a:	55 1f       	adc	r21, r21
 53c:	6a 95       	dec	r22
 53e:	e2 f7       	brpl	.-8      	; 0x538 <MDIO_voidEnablePullUp+0x50>
 540:	ba 01       	movw	r22, r20
 542:	62 2b       	or	r22, r18
 544:	65 bb       	out	0x15, r22	; 21
		break;
 546:	08 95       	ret
		case DIOD :
		SET_BIT(PORTD,Copy_u8Pin);
 548:	22 b3       	in	r18, 0x12	; 18
 54a:	81 e0       	ldi	r24, 0x01	; 1
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	ac 01       	movw	r20, r24
 550:	02 c0       	rjmp	.+4      	; 0x556 <MDIO_voidEnablePullUp+0x6e>
 552:	44 0f       	add	r20, r20
 554:	55 1f       	adc	r21, r21
 556:	6a 95       	dec	r22
 558:	e2 f7       	brpl	.-8      	; 0x552 <MDIO_voidEnablePullUp+0x6a>
 55a:	ba 01       	movw	r22, r20
 55c:	62 2b       	or	r22, r18
 55e:	62 bb       	out	0x12, r22	; 18
 560:	08 95       	ret

00000562 <MDIO_voidDisablePullUp>:
	}
}

void MDIO_voidDisablePullUp(u8 Copy_u8Port,u8 Copy_u8Pin)
{
		switch(Copy_u8Port)
 562:	81 30       	cpi	r24, 0x01	; 1
 564:	a9 f0       	breq	.+42     	; 0x590 <MDIO_voidDisablePullUp+0x2e>
 566:	81 30       	cpi	r24, 0x01	; 1
 568:	28 f0       	brcs	.+10     	; 0x574 <MDIO_voidDisablePullUp+0x12>
 56a:	82 30       	cpi	r24, 0x02	; 2
 56c:	f9 f0       	breq	.+62     	; 0x5ac <MDIO_voidDisablePullUp+0x4a>
 56e:	83 30       	cpi	r24, 0x03	; 3
 570:	c1 f5       	brne	.+112    	; 0x5e2 <MDIO_voidDisablePullUp+0x80>
 572:	2a c0       	rjmp	.+84     	; 0x5c8 <MDIO_voidDisablePullUp+0x66>
		{
			case DIOA :
			CLR_BIT(PORTA,Copy_u8Pin);
 574:	2b b3       	in	r18, 0x1b	; 27
 576:	81 e0       	ldi	r24, 0x01	; 1
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	ac 01       	movw	r20, r24
 57c:	02 c0       	rjmp	.+4      	; 0x582 <MDIO_voidDisablePullUp+0x20>
 57e:	44 0f       	add	r20, r20
 580:	55 1f       	adc	r21, r21
 582:	6a 95       	dec	r22
 584:	e2 f7       	brpl	.-8      	; 0x57e <MDIO_voidDisablePullUp+0x1c>
 586:	ba 01       	movw	r22, r20
 588:	60 95       	com	r22
 58a:	62 23       	and	r22, r18
 58c:	6b bb       	out	0x1b, r22	; 27
			break;
 58e:	08 95       	ret
			case DIOB :
			CLR_BIT(PORTB,Copy_u8Pin);
 590:	28 b3       	in	r18, 0x18	; 24
 592:	81 e0       	ldi	r24, 0x01	; 1
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	ac 01       	movw	r20, r24
 598:	02 c0       	rjmp	.+4      	; 0x59e <MDIO_voidDisablePullUp+0x3c>
 59a:	44 0f       	add	r20, r20
 59c:	55 1f       	adc	r21, r21
 59e:	6a 95       	dec	r22
 5a0:	e2 f7       	brpl	.-8      	; 0x59a <MDIO_voidDisablePullUp+0x38>
 5a2:	ba 01       	movw	r22, r20
 5a4:	60 95       	com	r22
 5a6:	62 23       	and	r22, r18
 5a8:	68 bb       	out	0x18, r22	; 24
			break;
 5aa:	08 95       	ret
			case DIOC :
			CLR_BIT(PORTC,Copy_u8Pin);
 5ac:	25 b3       	in	r18, 0x15	; 21
 5ae:	81 e0       	ldi	r24, 0x01	; 1
 5b0:	90 e0       	ldi	r25, 0x00	; 0
 5b2:	ac 01       	movw	r20, r24
 5b4:	02 c0       	rjmp	.+4      	; 0x5ba <MDIO_voidDisablePullUp+0x58>
 5b6:	44 0f       	add	r20, r20
 5b8:	55 1f       	adc	r21, r21
 5ba:	6a 95       	dec	r22
 5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <MDIO_voidDisablePullUp+0x54>
 5be:	ba 01       	movw	r22, r20
 5c0:	60 95       	com	r22
 5c2:	62 23       	and	r22, r18
 5c4:	65 bb       	out	0x15, r22	; 21
			break;
 5c6:	08 95       	ret
			case DIOD :
			CLR_BIT(PORTD,Copy_u8Pin);
 5c8:	22 b3       	in	r18, 0x12	; 18
 5ca:	81 e0       	ldi	r24, 0x01	; 1
 5cc:	90 e0       	ldi	r25, 0x00	; 0
 5ce:	ac 01       	movw	r20, r24
 5d0:	02 c0       	rjmp	.+4      	; 0x5d6 <MDIO_voidDisablePullUp+0x74>
 5d2:	44 0f       	add	r20, r20
 5d4:	55 1f       	adc	r21, r21
 5d6:	6a 95       	dec	r22
 5d8:	e2 f7       	brpl	.-8      	; 0x5d2 <MDIO_voidDisablePullUp+0x70>
 5da:	ba 01       	movw	r22, r20
 5dc:	60 95       	com	r22
 5de:	62 23       	and	r22, r18
 5e0:	62 bb       	out	0x12, r22	; 18
 5e2:	08 95       	ret

000005e4 <MDIO_voidWriteLowNibble>:
		}
}

void MDIO_voidWriteLowNibble(u8 Copy_u8Port,u8 Copy_u8Value)
{
	Copy_u8Value&=0x0f;
 5e4:	6f 70       	andi	r22, 0x0F	; 15
	switch(Copy_u8Port)
 5e6:	81 30       	cpi	r24, 0x01	; 1
 5e8:	71 f0       	breq	.+28     	; 0x606 <MDIO_voidWriteLowNibble+0x22>
 5ea:	81 30       	cpi	r24, 0x01	; 1
 5ec:	28 f0       	brcs	.+10     	; 0x5f8 <MDIO_voidWriteLowNibble+0x14>
 5ee:	82 30       	cpi	r24, 0x02	; 2
 5f0:	89 f0       	breq	.+34     	; 0x614 <MDIO_voidWriteLowNibble+0x30>
 5f2:	83 30       	cpi	r24, 0x03	; 3
 5f4:	e1 f4       	brne	.+56     	; 0x62e <MDIO_voidWriteLowNibble+0x4a>
 5f6:	15 c0       	rjmp	.+42     	; 0x622 <MDIO_voidWriteLowNibble+0x3e>
	{
		case DIOA :
		PORTA&=0xf0;
 5f8:	8b b3       	in	r24, 0x1b	; 27
 5fa:	80 7f       	andi	r24, 0xF0	; 240
 5fc:	8b bb       	out	0x1b, r24	; 27
		PORTA|=Copy_u8Value;
 5fe:	8b b3       	in	r24, 0x1b	; 27
 600:	68 2b       	or	r22, r24
 602:	6b bb       	out	0x1b, r22	; 27
		break;
 604:	08 95       	ret
		case DIOB :
		PORTB&=0xf0;
 606:	88 b3       	in	r24, 0x18	; 24
 608:	80 7f       	andi	r24, 0xF0	; 240
 60a:	88 bb       	out	0x18, r24	; 24
		PORTB|=Copy_u8Value;
 60c:	88 b3       	in	r24, 0x18	; 24
 60e:	68 2b       	or	r22, r24
 610:	68 bb       	out	0x18, r22	; 24
		break;
 612:	08 95       	ret
		case DIOC :
		PORTC&=0xf0;
 614:	85 b3       	in	r24, 0x15	; 21
 616:	80 7f       	andi	r24, 0xF0	; 240
 618:	85 bb       	out	0x15, r24	; 21
		PORTC|=Copy_u8Value;
 61a:	85 b3       	in	r24, 0x15	; 21
 61c:	68 2b       	or	r22, r24
 61e:	65 bb       	out	0x15, r22	; 21
		break;
 620:	08 95       	ret
		case DIOD :
		PORTD&=0xf0;
 622:	82 b3       	in	r24, 0x12	; 18
 624:	80 7f       	andi	r24, 0xF0	; 240
 626:	82 bb       	out	0x12, r24	; 18
		PORTD|=Copy_u8Value;
 628:	82 b3       	in	r24, 0x12	; 18
 62a:	68 2b       	or	r22, r24
 62c:	62 bb       	out	0x12, r22	; 18
 62e:	08 95       	ret

00000630 <MDIO_voidWriteHighNibble>:
	
}

void MDIO_voidWriteHighNibble(u8 Copy_u8Port,u8 Copy_u8Value)
{
	Copy_u8Value<<=4;
 630:	62 95       	swap	r22
 632:	60 7f       	andi	r22, 0xF0	; 240
	switch(Copy_u8Port)
 634:	81 30       	cpi	r24, 0x01	; 1
 636:	71 f0       	breq	.+28     	; 0x654 <MDIO_voidWriteHighNibble+0x24>
 638:	81 30       	cpi	r24, 0x01	; 1
 63a:	28 f0       	brcs	.+10     	; 0x646 <MDIO_voidWriteHighNibble+0x16>
 63c:	82 30       	cpi	r24, 0x02	; 2
 63e:	89 f0       	breq	.+34     	; 0x662 <MDIO_voidWriteHighNibble+0x32>
 640:	83 30       	cpi	r24, 0x03	; 3
 642:	e1 f4       	brne	.+56     	; 0x67c <MDIO_voidWriteHighNibble+0x4c>
 644:	15 c0       	rjmp	.+42     	; 0x670 <MDIO_voidWriteHighNibble+0x40>
	{
		case DIOA :
		PORTA&=0x0f;
 646:	8b b3       	in	r24, 0x1b	; 27
 648:	8f 70       	andi	r24, 0x0F	; 15
 64a:	8b bb       	out	0x1b, r24	; 27
		PORTA|=Copy_u8Value;
 64c:	8b b3       	in	r24, 0x1b	; 27
 64e:	68 2b       	or	r22, r24
 650:	6b bb       	out	0x1b, r22	; 27
		break;
 652:	08 95       	ret
		case DIOB :
		PORTB&=0x0f;
 654:	88 b3       	in	r24, 0x18	; 24
 656:	8f 70       	andi	r24, 0x0F	; 15
 658:	88 bb       	out	0x18, r24	; 24
		PORTB|=Copy_u8Value;
 65a:	88 b3       	in	r24, 0x18	; 24
 65c:	68 2b       	or	r22, r24
 65e:	68 bb       	out	0x18, r22	; 24
		break;
 660:	08 95       	ret
		case DIOC :
		PORTC&=0x0f;
 662:	85 b3       	in	r24, 0x15	; 21
 664:	8f 70       	andi	r24, 0x0F	; 15
 666:	85 bb       	out	0x15, r24	; 21
		PORTC|=Copy_u8Value;
 668:	85 b3       	in	r24, 0x15	; 21
 66a:	68 2b       	or	r22, r24
 66c:	65 bb       	out	0x15, r22	; 21
		break;
 66e:	08 95       	ret
		case DIOD :
		PORTD&=0x0f;
 670:	82 b3       	in	r24, 0x12	; 18
 672:	8f 70       	andi	r24, 0x0F	; 15
 674:	82 bb       	out	0x12, r24	; 18
		PORTD|=Copy_u8Value;
 676:	82 b3       	in	r24, 0x12	; 18
 678:	68 2b       	or	r22, r24
 67a:	62 bb       	out	0x12, r22	; 18
 67c:	08 95       	ret

0000067e <main>:
u16 Frequency,Duty_cycle;
int main(void)
{


MTIMER1_voidInit();
 67e:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <MTIMER1_voidInit>
MTIMER1_voidEnableInterrupt();
 682:	0e 94 08 06 	call	0xc10	; 0xc10 <MTIMER1_voidEnableInterrupt>
u8 Local_result=ICU_Calculate_DutyCycle(&Frequency,&Duty_cycle);
 686:	84 e8       	ldi	r24, 0x84	; 132
 688:	90 e0       	ldi	r25, 0x00	; 0
 68a:	62 e8       	ldi	r22, 0x82	; 130
 68c:	70 e0       	ldi	r23, 0x00	; 0
 68e:	0e 94 65 03 	call	0x6ca	; 0x6ca <ICU_Calculate_DutyCycle>
if (Local_result==IN_RANGE)
 692:	81 30       	cpi	r24, 0x01	; 1
 694:	61 f4       	brne	.+24     	; 0x6ae <main+0x30>
{
	LCD_Display_DutyCycle_Freq(Duty_cycle,Frequency,IN_RANGE);
 696:	60 91 84 00 	lds	r22, 0x0084
 69a:	70 91 85 00 	lds	r23, 0x0085
 69e:	80 91 82 00 	lds	r24, 0x0082
 6a2:	90 91 83 00 	lds	r25, 0x0083
 6a6:	41 e0       	ldi	r20, 0x01	; 1
 6a8:	0e 94 0d 04 	call	0x81a	; 0x81a <LCD_Display_DutyCycle_Freq>
 6ac:	0d c0       	rjmp	.+26     	; 0x6c8 <main+0x4a>
}
else if (Local_result==OUT_OF_RANGE)
 6ae:	88 23       	and	r24, r24
 6b0:	59 f4       	brne	.+22     	; 0x6c8 <main+0x4a>
{
	LCD_Display_DutyCycle_Freq(Duty_cycle,Frequency,OUT_OF_RANGE);
 6b2:	60 91 84 00 	lds	r22, 0x0084
 6b6:	70 91 85 00 	lds	r23, 0x0085
 6ba:	80 91 82 00 	lds	r24, 0x0082
 6be:	90 91 83 00 	lds	r25, 0x0083
 6c2:	40 e0       	ldi	r20, 0x00	; 0
 6c4:	0e 94 0d 04 	call	0x81a	; 0x81a <LCD_Display_DutyCycle_Freq>
 6c8:	ff cf       	rjmp	.-2      	; 0x6c8 <main+0x4a>

000006ca <ICU_Calculate_DutyCycle>:
#include "Timer_config.h"
#include "ICU_interface.h"
#include "LCD_interface.h"
u16 x,y,z,On_Time,Time_period;
u8 ICU_Calculate_DutyCycle(u16 *PtrCopy_u16Freq, u16 *ptrCopy_u16Duty)
{
 6ca:	af 92       	push	r10
 6cc:	bf 92       	push	r11
 6ce:	cf 92       	push	r12
 6d0:	df 92       	push	r13
 6d2:	ef 92       	push	r14
 6d4:	ff 92       	push	r15
 6d6:	0f 93       	push	r16
 6d8:	1f 93       	push	r17
 6da:	cf 93       	push	r28
 6dc:	df 93       	push	r29
 6de:	5c 01       	movw	r10, r24
 6e0:	8b 01       	movw	r16, r22
	
    SET_BIT(TIFR,5); //Clear ICU interrupt flag
 6e2:	88 b7       	in	r24, 0x38	; 56
 6e4:	80 62       	ori	r24, 0x20	; 32
 6e6:	88 bf       	out	0x38, r24	; 56
	MTIMER1_voidICUInit();
 6e8:	0e 94 0e 06 	call	0xc1c	; 0xc1c <MTIMER1_voidICUInit>
	while((TIFR&(1<<5))==0); //wait while capture is occured
 6ec:	08 b6       	in	r0, 0x38	; 56
 6ee:	05 fe       	sbrs	r0, 5
 6f0:	fd cf       	rjmp	.-6      	; 0x6ec <ICU_Calculate_DutyCycle+0x22>
	x=ICR1;  // store time before first rising capture
 6f2:	86 b5       	in	r24, 0x26	; 38
 6f4:	97 b5       	in	r25, 0x27	; 39
 6f6:	90 93 87 00 	sts	0x0087, r25
 6fa:	80 93 86 00 	sts	0x0086, r24
	SET_BIT(TIFR,5); //Clear ICU interrupt flag
 6fe:	88 b7       	in	r24, 0x38	; 56
 700:	80 62       	ori	r24, 0x20	; 32
 702:	88 bf       	out	0x38, r24	; 56
	SET_BIT(TCCR1B,0);//for cpu clock
 704:	8e b5       	in	r24, 0x2e	; 46
 706:	81 60       	ori	r24, 0x01	; 1
 708:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,6); //Configure ICU to FALLING EDGE
 70a:	8e b5       	in	r24, 0x2e	; 46
 70c:	8f 7b       	andi	r24, 0xBF	; 191
 70e:	8e bd       	out	0x2e, r24	; 46
	SET_BIT(TCCR1B,7); // for noise canceller
 710:	8e b5       	in	r24, 0x2e	; 46
 712:	80 68       	ori	r24, 0x80	; 128
 714:	8e bd       	out	0x2e, r24	; 46
	while((TIFR&(1<<5))==0); //wait while capture is occured
 716:	08 b6       	in	r0, 0x38	; 56
 718:	05 fe       	sbrs	r0, 5
 71a:	fd cf       	rjmp	.-6      	; 0x716 <ICU_Calculate_DutyCycle+0x4c>
	y=ICR1; // store time before falling capture
 71c:	86 b5       	in	r24, 0x26	; 38
 71e:	97 b5       	in	r25, 0x27	; 39
 720:	90 93 8f 00 	sts	0x008F, r25
 724:	80 93 8e 00 	sts	0x008E, r24
	SET_BIT(TIFR,5); //Clear ICU interrupt flag
 728:	88 b7       	in	r24, 0x38	; 56
 72a:	80 62       	ori	r24, 0x20	; 32
 72c:	88 bf       	out	0x38, r24	; 56
	TCCR1B=0Xc1;
 72e:	81 ec       	ldi	r24, 0xC1	; 193
 730:	8e bd       	out	0x2e, r24	; 46
	while((TIFR&(1<<5))==0); //wait while capture is occured
 732:	08 b6       	in	r0, 0x38	; 56
 734:	05 fe       	sbrs	r0, 5
 736:	fd cf       	rjmp	.-6      	; 0x732 <ICU_Calculate_DutyCycle+0x68>
	z=ICR1;  //store time before second rising capture
 738:	86 b5       	in	r24, 0x26	; 38
 73a:	97 b5       	in	r25, 0x27	; 39
 73c:	90 93 8b 00 	sts	0x008B, r25
 740:	80 93 8a 00 	sts	0x008A, r24
	SET_BIT(TIFR,5); //Clear ICU interrupt flag
 744:	88 b7       	in	r24, 0x38	; 56
 746:	80 62       	ori	r24, 0x20	; 32
 748:	88 bf       	out	0x38, r24	; 56
	/* stop timer1 */
	CLR_BIT(TCCR1B,0);
 74a:	8e b5       	in	r24, 0x2e	; 46
 74c:	8e 7f       	andi	r24, 0xFE	; 254
 74e:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,1);
 750:	8e b5       	in	r24, 0x2e	; 46
 752:	8d 7f       	andi	r24, 0xFD	; 253
 754:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,2);
 756:	8e b5       	in	r24, 0x2e	; 46
 758:	8b 7f       	andi	r24, 0xFB	; 251
 75a:	8e bd       	out	0x2e, r24	; 46
	if((x<y) && (y<z)) // check for condition to avoid timer overflow reading
 75c:	20 91 86 00 	lds	r18, 0x0086
 760:	30 91 87 00 	lds	r19, 0x0087
 764:	80 91 8e 00 	lds	r24, 0x008E
 768:	90 91 8f 00 	lds	r25, 0x008F
 76c:	28 17       	cp	r18, r24
 76e:	39 07       	cpc	r19, r25
 770:	08 f0       	brcs	.+2      	; 0x774 <ICU_Calculate_DutyCycle+0xaa>
 772:	45 c0       	rjmp	.+138    	; 0x7fe <ICU_Calculate_DutyCycle+0x134>
 774:	40 91 8a 00 	lds	r20, 0x008A
 778:	50 91 8b 00 	lds	r21, 0x008B
 77c:	84 17       	cp	r24, r20
 77e:	95 07       	cpc	r25, r21
 780:	08 f0       	brcs	.+2      	; 0x784 <ICU_Calculate_DutyCycle+0xba>
 782:	3f c0       	rjmp	.+126    	; 0x802 <ICU_Calculate_DutyCycle+0x138>
	{
		On_Time=y-x;
 784:	82 1b       	sub	r24, r18
 786:	93 0b       	sbc	r25, r19
 788:	90 93 8d 00 	sts	0x008D, r25
 78c:	80 93 8c 00 	sts	0x008C, r24
		Time_period=z-x;
 790:	ea 01       	movw	r28, r20
 792:	c2 1b       	sub	r28, r18
 794:	d3 0b       	sbc	r29, r19
 796:	d0 93 89 00 	sts	0x0089, r29
 79a:	c0 93 88 00 	sts	0x0088, r28
		*ptrCopy_u16Duty=((f32) On_Time/Time_period )*100;
 79e:	bc 01       	movw	r22, r24
 7a0:	80 e0       	ldi	r24, 0x00	; 0
 7a2:	90 e0       	ldi	r25, 0x00	; 0
 7a4:	0e 94 a9 06 	call	0xd52	; 0xd52 <__floatunsisf>
 7a8:	6b 01       	movw	r12, r22
 7aa:	7c 01       	movw	r14, r24
 7ac:	be 01       	movw	r22, r28
 7ae:	80 e0       	ldi	r24, 0x00	; 0
 7b0:	90 e0       	ldi	r25, 0x00	; 0
 7b2:	0e 94 a9 06 	call	0xd52	; 0xd52 <__floatunsisf>
 7b6:	9b 01       	movw	r18, r22
 7b8:	ac 01       	movw	r20, r24
 7ba:	c7 01       	movw	r24, r14
 7bc:	b6 01       	movw	r22, r12
 7be:	0e 94 15 06 	call	0xc2a	; 0xc2a <__divsf3>
 7c2:	20 e0       	ldi	r18, 0x00	; 0
 7c4:	30 e0       	ldi	r19, 0x00	; 0
 7c6:	48 ec       	ldi	r20, 0xC8	; 200
 7c8:	52 e4       	ldi	r21, 0x42	; 66
 7ca:	0e 94 37 07 	call	0xe6e	; 0xe6e <__mulsf3>
 7ce:	0e 94 7d 06 	call	0xcfa	; 0xcfa <__fixunssfsi>
 7d2:	dc 01       	movw	r26, r24
 7d4:	cb 01       	movw	r24, r22
 7d6:	f8 01       	movw	r30, r16
 7d8:	91 83       	std	Z+1, r25	; 0x01
 7da:	80 83       	st	Z, r24
		*PtrCopy_u16Freq=( F_CPU/ (Time_period) );
 7dc:	20 91 88 00 	lds	r18, 0x0088
 7e0:	30 91 89 00 	lds	r19, 0x0089
 7e4:	40 e0       	ldi	r20, 0x00	; 0
 7e6:	50 e0       	ldi	r21, 0x00	; 0
 7e8:	60 e0       	ldi	r22, 0x00	; 0
 7ea:	72 e1       	ldi	r23, 0x12	; 18
 7ec:	8a e7       	ldi	r24, 0x7A	; 122
 7ee:	90 e0       	ldi	r25, 0x00	; 0
 7f0:	0e 94 ae 07 	call	0xf5c	; 0xf5c <__udivmodsi4>
 7f4:	f5 01       	movw	r30, r10
 7f6:	31 83       	std	Z+1, r19	; 0x01
 7f8:	20 83       	st	Z, r18
		return 1;
 7fa:	81 e0       	ldi	r24, 0x01	; 1
 7fc:	03 c0       	rjmp	.+6      	; 0x804 <ICU_Calculate_DutyCycle+0x13a>
	}
	else
	{
		return 0;
 7fe:	80 e0       	ldi	r24, 0x00	; 0
 800:	01 c0       	rjmp	.+2      	; 0x804 <ICU_Calculate_DutyCycle+0x13a>
 802:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 804:	df 91       	pop	r29
 806:	cf 91       	pop	r28
 808:	1f 91       	pop	r17
 80a:	0f 91       	pop	r16
 80c:	ff 90       	pop	r15
 80e:	ef 90       	pop	r14
 810:	df 90       	pop	r13
 812:	cf 90       	pop	r12
 814:	bf 90       	pop	r11
 816:	af 90       	pop	r10
 818:	08 95       	ret

0000081a <LCD_Display_DutyCycle_Freq>:

void LCD_Display_DutyCycle_Freq(u16 Duty_Cycle,u16 Frequency,u8 Status)
{
 81a:	ef 92       	push	r14
 81c:	ff 92       	push	r15
 81e:	0f 93       	push	r16
 820:	1f 93       	push	r17
 822:	cf 93       	push	r28
 824:	df 93       	push	r29
 826:	ec 01       	movw	r28, r24
 828:	8b 01       	movw	r16, r22
	if (Status==IN_RANGE)
 82a:	41 30       	cpi	r20, 0x01	; 1
 82c:	09 f0       	breq	.+2      	; 0x830 <LCD_Display_DutyCycle_Freq+0x16>
 82e:	4d c0       	rjmp	.+154    	; 0x8ca <__stack+0x6b>
	{
		HLCD_voidInit();
 830:	0e 94 26 05 	call	0xa4c	; 0xa4c <HLCD_voidInit>
		HLCD_voidSendString("Duty:");
 834:	80 e6       	ldi	r24, 0x60	; 96
 836:	90 e0       	ldi	r25, 0x00	; 0
 838:	0e 94 76 05 	call	0xaec	; 0xaec <HLCD_voidSendString>
		HLCD_voidSendChar( (Duty_Cycle/10)+48 );
 83c:	0f 2e       	mov	r0, r31
 83e:	fa e0       	ldi	r31, 0x0A	; 10
 840:	ef 2e       	mov	r14, r31
 842:	ff 24       	eor	r15, r15
 844:	f0 2d       	mov	r31, r0
 846:	ce 01       	movw	r24, r28
 848:	b7 01       	movw	r22, r14
 84a:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 84e:	c8 2f       	mov	r28, r24
 850:	86 2f       	mov	r24, r22
 852:	80 5d       	subi	r24, 0xD0	; 208
 854:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendChar( (Duty_Cycle%10)+48 );
 858:	8c 2f       	mov	r24, r28
 85a:	80 5d       	subi	r24, 0xD0	; 208
 85c:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendChar('%');
 860:	85 e2       	ldi	r24, 0x25	; 37
 862:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidMoveCursor(2,1);
 866:	82 e0       	ldi	r24, 0x02	; 2
 868:	61 e0       	ldi	r22, 0x01	; 1
 86a:	0e 94 96 05 	call	0xb2c	; 0xb2c <HLCD_voidMoveCursor>
		HLCD_voidSendString("Frequency:");
 86e:	86 e6       	ldi	r24, 0x66	; 102
 870:	90 e0       	ldi	r25, 0x00	; 0
 872:	0e 94 76 05 	call	0xaec	; 0xaec <HLCD_voidSendString>
		HLCD_voidSendChar( (Frequency/1000) + 48 );
 876:	c8 01       	movw	r24, r16
 878:	68 ee       	ldi	r22, 0xE8	; 232
 87a:	73 e0       	ldi	r23, 0x03	; 3
 87c:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 880:	86 2f       	mov	r24, r22
 882:	80 5d       	subi	r24, 0xD0	; 208
 884:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendChar( ( (Frequency/100)%10 ) + 48 );
 888:	c8 01       	movw	r24, r16
 88a:	64 e6       	ldi	r22, 0x64	; 100
 88c:	70 e0       	ldi	r23, 0x00	; 0
 88e:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 892:	cb 01       	movw	r24, r22
 894:	b7 01       	movw	r22, r14
 896:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 89a:	80 5d       	subi	r24, 0xD0	; 208
 89c:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendChar( ( (Frequency/10)%10 ) + 48 );
 8a0:	c8 01       	movw	r24, r16
 8a2:	b7 01       	movw	r22, r14
 8a4:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 8a8:	c8 2f       	mov	r28, r24
 8aa:	cb 01       	movw	r24, r22
 8ac:	b7 01       	movw	r22, r14
 8ae:	0e 94 9a 07 	call	0xf34	; 0xf34 <__udivmodhi4>
 8b2:	80 5d       	subi	r24, 0xD0	; 208
 8b4:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendChar( ( Frequency%10 )+48 );
 8b8:	8c 2f       	mov	r24, r28
 8ba:	80 5d       	subi	r24, 0xD0	; 208
 8bc:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
		HLCD_voidSendString("HZ");
 8c0:	81 e7       	ldi	r24, 0x71	; 113
 8c2:	90 e0       	ldi	r25, 0x00	; 0
 8c4:	0e 94 76 05 	call	0xaec	; 0xaec <HLCD_voidSendString>
 8c8:	08 c0       	rjmp	.+16     	; 0x8da <__stack+0x7b>
		
	}
	else if (Status==OUT_OF_RANGE)
 8ca:	44 23       	and	r20, r20
 8cc:	31 f4       	brne	.+12     	; 0x8da <__stack+0x7b>
	{
		HLCD_voidClearScreen();
 8ce:	0e 94 8c 05 	call	0xb18	; 0xb18 <HLCD_voidClearScreen>
		HLCD_voidSendString("OUT OF RANGE");
 8d2:	84 e7       	ldi	r24, 0x74	; 116
 8d4:	90 e0       	ldi	r25, 0x00	; 0
 8d6:	0e 94 76 05 	call	0xaec	; 0xaec <HLCD_voidSendString>
	}
	
	
 8da:	df 91       	pop	r29
 8dc:	cf 91       	pop	r28
 8de:	1f 91       	pop	r17
 8e0:	0f 91       	pop	r16
 8e2:	ff 90       	pop	r15
 8e4:	ef 90       	pop	r14
 8e6:	08 95       	ret

000008e8 <MINT_voidSetGlobalInterrupt>:

#include "Interupt_interface.h"
#include "Interrupt_private.h"
void MINT_voidSetGlobalInterrupt(void)
{
	SET_BIT(SREG,7);
 8e8:	8f b7       	in	r24, 0x3f	; 63
 8ea:	80 68       	ori	r24, 0x80	; 128
 8ec:	8f bf       	out	0x3f, r24	; 63
}
 8ee:	08 95       	ret

000008f0 <MINT_voidClrGlobalInterrupt>:

void MINT_voidClrGlobalInterrupt(void)
{
	CLR_BIT(SREG,7);
 8f0:	8f b7       	in	r24, 0x3f	; 63
 8f2:	8f 77       	andi	r24, 0x7F	; 127
 8f4:	8f bf       	out	0x3f, r24	; 63
}
 8f6:	08 95       	ret

000008f8 <MINT_voidEnableExtInterrupt>:

void MINT_voidEnableExtInterrupt(u8 Copy_u8INTNumber)
{
	switch(Copy_u8INTNumber)
 8f8:	81 30       	cpi	r24, 0x01	; 1
 8fa:	49 f0       	breq	.+18     	; 0x90e <MINT_voidEnableExtInterrupt+0x16>
 8fc:	81 30       	cpi	r24, 0x01	; 1
 8fe:	18 f0       	brcs	.+6      	; 0x906 <MINT_voidEnableExtInterrupt+0xe>
 900:	82 30       	cpi	r24, 0x02	; 2
 902:	61 f4       	brne	.+24     	; 0x91c <MINT_voidEnableExtInterrupt+0x24>
 904:	08 c0       	rjmp	.+16     	; 0x916 <MINT_voidEnableExtInterrupt+0x1e>
	{
		case 0 : SET_BIT(GICR,6); break;
 906:	8b b7       	in	r24, 0x3b	; 59
 908:	80 64       	ori	r24, 0x40	; 64
 90a:	8b bf       	out	0x3b, r24	; 59
 90c:	08 95       	ret
		case 1 : SET_BIT(GICR,7); break;
 90e:	8b b7       	in	r24, 0x3b	; 59
 910:	80 68       	ori	r24, 0x80	; 128
 912:	8b bf       	out	0x3b, r24	; 59
 914:	08 95       	ret
		case 2 : SET_BIT(GICR,5); break;
 916:	8b b7       	in	r24, 0x3b	; 59
 918:	80 62       	ori	r24, 0x20	; 32
 91a:	8b bf       	out	0x3b, r24	; 59
 91c:	08 95       	ret

0000091e <MINT_voidDisableExtInterrupt>:
		default: break;
	}
}
void MINT_voidDisableExtInterrupt(u8 Copy_u8INTNumber)
{
		switch(Copy_u8INTNumber)
 91e:	81 30       	cpi	r24, 0x01	; 1
 920:	49 f0       	breq	.+18     	; 0x934 <MINT_voidDisableExtInterrupt+0x16>
 922:	81 30       	cpi	r24, 0x01	; 1
 924:	18 f0       	brcs	.+6      	; 0x92c <MINT_voidDisableExtInterrupt+0xe>
 926:	82 30       	cpi	r24, 0x02	; 2
 928:	61 f4       	brne	.+24     	; 0x942 <MINT_voidDisableExtInterrupt+0x24>
 92a:	08 c0       	rjmp	.+16     	; 0x93c <MINT_voidDisableExtInterrupt+0x1e>
		{
			case 0 : CLR_BIT(GICR,6); break;
 92c:	8b b7       	in	r24, 0x3b	; 59
 92e:	8f 7b       	andi	r24, 0xBF	; 191
 930:	8b bf       	out	0x3b, r24	; 59
 932:	08 95       	ret
			case 1 : CLR_BIT(GICR,7); break;
 934:	8b b7       	in	r24, 0x3b	; 59
 936:	8f 77       	andi	r24, 0x7F	; 127
 938:	8b bf       	out	0x3b, r24	; 59
 93a:	08 95       	ret
			case 2 : CLR_BIT(GICR,5); break;
 93c:	8b b7       	in	r24, 0x3b	; 59
 93e:	8f 7d       	andi	r24, 0xDF	; 223
 940:	8b bf       	out	0x3b, r24	; 59
 942:	08 95       	ret

00000944 <MINT_voidSetSenseControlMode>:
			default: break;
		}
}
void MINT_voidSetSenseControlMode(u8 Copy_u8INTNumber,u8 Copy_u8Mode)
{
	if (Copy_u8INTNumber==0)
 944:	88 23       	and	r24, r24
 946:	31 f5       	brne	.+76     	; 0x994 <MINT_voidSetSenseControlMode+0x50>
	{
		switch(Copy_u8Mode)
 948:	61 30       	cpi	r22, 0x01	; 1
 94a:	79 f0       	breq	.+30     	; 0x96a <MINT_voidSetSenseControlMode+0x26>
 94c:	61 30       	cpi	r22, 0x01	; 1
 94e:	30 f0       	brcs	.+12     	; 0x95c <MINT_voidSetSenseControlMode+0x18>
 950:	62 30       	cpi	r22, 0x02	; 2
 952:	91 f0       	breq	.+36     	; 0x978 <MINT_voidSetSenseControlMode+0x34>
 954:	63 30       	cpi	r22, 0x03	; 3
 956:	09 f0       	breq	.+2      	; 0x95a <MINT_voidSetSenseControlMode+0x16>
 958:	52 c0       	rjmp	.+164    	; 0x9fe <MINT_voidSetSenseControlMode+0xba>
 95a:	15 c0       	rjmp	.+42     	; 0x986 <MINT_voidSetSenseControlMode+0x42>
		{
			case LOW_LEVEL_SENSE_MODE : 
			CLR_BIT(MCUCR,0);
 95c:	85 b7       	in	r24, 0x35	; 53
 95e:	8e 7f       	andi	r24, 0xFE	; 254
 960:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,1);
 962:	85 b7       	in	r24, 0x35	; 53
 964:	8d 7f       	andi	r24, 0xFD	; 253
 966:	85 bf       	out	0x35, r24	; 53
			break;
 968:	08 95       	ret
			case ANY_LOGICAL_CHANGE_MODE :
			SET_BIT(MCUCR,0);
 96a:	85 b7       	in	r24, 0x35	; 53
 96c:	81 60       	ori	r24, 0x01	; 1
 96e:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,1);
 970:	85 b7       	in	r24, 0x35	; 53
 972:	8d 7f       	andi	r24, 0xFD	; 253
 974:	85 bf       	out	0x35, r24	; 53
			break;			
 976:	08 95       	ret
			case FALLING_EDGE_MODE :
			CLR_BIT(MCUCR,0);
 978:	85 b7       	in	r24, 0x35	; 53
 97a:	8e 7f       	andi	r24, 0xFE	; 254
 97c:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,1);
 97e:	85 b7       	in	r24, 0x35	; 53
 980:	82 60       	ori	r24, 0x02	; 2
 982:	85 bf       	out	0x35, r24	; 53
			break;
 984:	08 95       	ret
			case RISING_EDGE_MODE :
			SET_BIT(MCUCR,0);
 986:	85 b7       	in	r24, 0x35	; 53
 988:	81 60       	ori	r24, 0x01	; 1
 98a:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,1);
 98c:	85 b7       	in	r24, 0x35	; 53
 98e:	82 60       	ori	r24, 0x02	; 2
 990:	85 bf       	out	0x35, r24	; 53
			break;
 992:	08 95       	ret
			default: break;					
		}
	}
	else if (Copy_u8INTNumber==1)
 994:	81 30       	cpi	r24, 0x01	; 1
 996:	29 f5       	brne	.+74     	; 0x9e2 <MINT_voidSetSenseControlMode+0x9e>
	{
		switch(Copy_u8Mode)
 998:	61 30       	cpi	r22, 0x01	; 1
 99a:	71 f0       	breq	.+28     	; 0x9b8 <MINT_voidSetSenseControlMode+0x74>
 99c:	61 30       	cpi	r22, 0x01	; 1
 99e:	28 f0       	brcs	.+10     	; 0x9aa <MINT_voidSetSenseControlMode+0x66>
 9a0:	62 30       	cpi	r22, 0x02	; 2
 9a2:	89 f0       	breq	.+34     	; 0x9c6 <MINT_voidSetSenseControlMode+0x82>
 9a4:	63 30       	cpi	r22, 0x03	; 3
 9a6:	59 f5       	brne	.+86     	; 0x9fe <MINT_voidSetSenseControlMode+0xba>
 9a8:	15 c0       	rjmp	.+42     	; 0x9d4 <MINT_voidSetSenseControlMode+0x90>
		{
			case LOW_LEVEL_SENSE_MODE :
			CLR_BIT(MCUCR,2);
 9aa:	85 b7       	in	r24, 0x35	; 53
 9ac:	8b 7f       	andi	r24, 0xFB	; 251
 9ae:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,3);
 9b0:	85 b7       	in	r24, 0x35	; 53
 9b2:	87 7f       	andi	r24, 0xF7	; 247
 9b4:	85 bf       	out	0x35, r24	; 53
			break;
 9b6:	08 95       	ret
			case ANY_LOGICAL_CHANGE_MODE :
			SET_BIT(MCUCR,2);
 9b8:	85 b7       	in	r24, 0x35	; 53
 9ba:	84 60       	ori	r24, 0x04	; 4
 9bc:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,3);
 9be:	85 b7       	in	r24, 0x35	; 53
 9c0:	87 7f       	andi	r24, 0xF7	; 247
 9c2:	85 bf       	out	0x35, r24	; 53
			break;
 9c4:	08 95       	ret
			case FALLING_EDGE_MODE :
			CLR_BIT(MCUCR,2);
 9c6:	85 b7       	in	r24, 0x35	; 53
 9c8:	8b 7f       	andi	r24, 0xFB	; 251
 9ca:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,3);
 9cc:	85 b7       	in	r24, 0x35	; 53
 9ce:	88 60       	ori	r24, 0x08	; 8
 9d0:	85 bf       	out	0x35, r24	; 53
			break;
 9d2:	08 95       	ret
			case RISING_EDGE_MODE :
			SET_BIT(MCUCR,2);
 9d4:	85 b7       	in	r24, 0x35	; 53
 9d6:	84 60       	ori	r24, 0x04	; 4
 9d8:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,3);
 9da:	85 b7       	in	r24, 0x35	; 53
 9dc:	88 60       	ori	r24, 0x08	; 8
 9de:	85 bf       	out	0x35, r24	; 53
			break;
 9e0:	08 95       	ret
			default: break;
		}		

	}
	else if (Copy_u8INTNumber==2)
 9e2:	82 30       	cpi	r24, 0x02	; 2
 9e4:	61 f4       	brne	.+24     	; 0x9fe <MINT_voidSetSenseControlMode+0xba>
	{
		switch(Copy_u8Mode)
 9e6:	62 30       	cpi	r22, 0x02	; 2
 9e8:	19 f0       	breq	.+6      	; 0x9f0 <MINT_voidSetSenseControlMode+0xac>
 9ea:	63 30       	cpi	r22, 0x03	; 3
 9ec:	41 f4       	brne	.+16     	; 0x9fe <MINT_voidSetSenseControlMode+0xba>
 9ee:	04 c0       	rjmp	.+8      	; 0x9f8 <MINT_voidSetSenseControlMode+0xb4>
		{
			case FALLING_EDGE_MODE : 
			CLR_BIT(MCUCSR,6);
 9f0:	84 b7       	in	r24, 0x34	; 52
 9f2:	8f 7b       	andi	r24, 0xBF	; 191
 9f4:	84 bf       	out	0x34, r24	; 52
			break;
 9f6:	08 95       	ret
			case RISING_EDGE_MODE :
			SET_BIT(MCUCSR,6);
 9f8:	84 b7       	in	r24, 0x34	; 52
 9fa:	80 64       	ori	r24, 0x40	; 64
 9fc:	84 bf       	out	0x34, r24	; 52
 9fe:	08 95       	ret

00000a00 <HLCD_voidSendFallingEdge>:
   #endif
   
}

 void HLCD_voidSendFallingEdge(u8 Copy_u8Port)
{
 a00:	cf 93       	push	r28
 a02:	c8 2f       	mov	r28, r24
	MDIO_voidSetPinValue(Copy_u8Port,EN,HIGH);
 a04:	60 e0       	ldi	r22, 0x00	; 0
 a06:	41 e0       	ldi	r20, 0x01	; 1
 a08:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MDIO_voidSetPinValue>
	Delay_ms(4);
 a0c:	60 e0       	ldi	r22, 0x00	; 0
 a0e:	70 e0       	ldi	r23, 0x00	; 0
 a10:	80 e8       	ldi	r24, 0x80	; 128
 a12:	90 e4       	ldi	r25, 0x40	; 64
 a14:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
	MDIO_voidSetPinValue(Copy_u8Port,EN,LOW);
 a18:	8c 2f       	mov	r24, r28
 a1a:	60 e0       	ldi	r22, 0x00	; 0
 a1c:	40 e0       	ldi	r20, 0x00	; 0
 a1e:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MDIO_voidSetPinValue>
	Delay_ms(4);	
 a22:	60 e0       	ldi	r22, 0x00	; 0
 a24:	70 e0       	ldi	r23, 0x00	; 0
 a26:	80 e8       	ldi	r24, 0x80	; 128
 a28:	90 e4       	ldi	r25, 0x40	; 64
 a2a:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
}
 a2e:	cf 91       	pop	r28
 a30:	08 95       	ret

00000a32 <HLCD_voidSendCommand>:

void HLCD_voidSendCommand(u8 Copy_u8Command)
{
 a32:	68 2f       	mov	r22, r24
	#if   LCD_MODE == EIGHT_BITS_MODE 
	MDIO_voidSetPortValue(LCD_PORT,Copy_u8Command);
 a34:	80 e0       	ldi	r24, 0x00	; 0
 a36:	0e 94 0d 02 	call	0x41a	; 0x41a <MDIO_voidSetPortValue>
	MDIO_voidSetPinValue(DIOB,RS,LOW);
 a3a:	81 e0       	ldi	r24, 0x01	; 1
 a3c:	61 e0       	ldi	r22, 0x01	; 1
 a3e:	40 e0       	ldi	r20, 0x00	; 0
 a40:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MDIO_voidSetPinValue>
	HLCD_voidSendFallingEdge(DIOB);
 a44:	81 e0       	ldi	r24, 0x01	; 1
 a46:	0e 94 00 05 	call	0xa00	; 0xa00 <HLCD_voidSendFallingEdge>
	HLCD_voidSendFallingEdge(DIOB);
	MDIO_voidWriteHighNibble(LCD_PORT,Copy_u8Command);
	HLCD_voidSendFallingEdge(DIOB);
	Delay_ms(2);
	#endif
}
 a4a:	08 95       	ret

00000a4c <HLCD_voidInit>:
#include "LCD_config.h"

void HLCD_voidInit(void)
{
	/* WAIT 400MS */
	Delay_ms(400);
 a4c:	60 e0       	ldi	r22, 0x00	; 0
 a4e:	70 e0       	ldi	r23, 0x00	; 0
 a50:	88 ec       	ldi	r24, 0xC8	; 200
 a52:	93 e4       	ldi	r25, 0x43	; 67
 a54:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
	/* define EN , RS , RW as output pins */
    MDIO_voidSetPinDirection(DIOB,EN,OUTPUT);
 a58:	81 e0       	ldi	r24, 0x01	; 1
 a5a:	60 e0       	ldi	r22, 0x00	; 0
 a5c:	41 e0       	ldi	r20, 0x01	; 1
 a5e:	0e 94 9b 00 	call	0x136	; 0x136 <MDIO_voidSetPinDirection>
	MDIO_voidSetPinDirection(DIOB,RS,OUTPUT);
 a62:	81 e0       	ldi	r24, 0x01	; 1
 a64:	61 e0       	ldi	r22, 0x01	; 1
 a66:	41 e0       	ldi	r20, 0x01	; 1
 a68:	0e 94 9b 00 	call	0x136	; 0x136 <MDIO_voidSetPinDirection>
	MDIO_voidSetPinDirection(DIOB,RW,OUTPUT);
 a6c:	81 e0       	ldi	r24, 0x01	; 1
 a6e:	62 e0       	ldi	r22, 0x02	; 2
 a70:	41 e0       	ldi	r20, 0x01	; 1
 a72:	0e 94 9b 00 	call	0x136	; 0x136 <MDIO_voidSetPinDirection>
   #if   LCD_MODE == EIGHT_BITS_MODE
   /* define lcd port as output */
   MDIO_voidSetPortDirection(LCD_PORT,OUTPUT);  
 a76:	80 e0       	ldi	r24, 0x00	; 0
 a78:	61 e0       	ldi	r22, 0x01	; 1
 a7a:	0e 94 24 01 	call	0x248	; 0x248 <MDIO_voidSetPortDirection>
   MDIO_voidSetPinValue(DIOB,RW,LOW); // set RW BIN WITH 0 TO WRITE
 a7e:	81 e0       	ldi	r24, 0x01	; 1
 a80:	62 e0       	ldi	r22, 0x02	; 2
 a82:	40 e0       	ldi	r20, 0x00	; 0
 a84:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MDIO_voidSetPinValue>
   HLCD_voidSendCommand(EIGHT_BITS_CMD);  // to set the LCD at eight bit mode
 a88:	88 e3       	ldi	r24, 0x38	; 56
 a8a:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
   Delay_ms(4);
 a8e:	60 e0       	ldi	r22, 0x00	; 0
 a90:	70 e0       	ldi	r23, 0x00	; 0
 a92:	80 e8       	ldi	r24, 0x80	; 128
 a94:	90 e4       	ldi	r25, 0x40	; 64
 a96:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
   HLCD_voidSendCommand(DISPLAY_ON_CURSOR_ON); 
 a9a:	8e e0       	ldi	r24, 0x0E	; 14
 a9c:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
   Delay_ms(4);
 aa0:	60 e0       	ldi	r22, 0x00	; 0
 aa2:	70 e0       	ldi	r23, 0x00	; 0
 aa4:	80 e8       	ldi	r24, 0x80	; 128
 aa6:	90 e4       	ldi	r25, 0x40	; 64
 aa8:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
   HLCD_voidSendCommand(CLR_SCREEN_CMD);
 aac:	81 e0       	ldi	r24, 0x01	; 1
 aae:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
   Delay_ms(20);
 ab2:	60 e0       	ldi	r22, 0x00	; 0
 ab4:	70 e0       	ldi	r23, 0x00	; 0
 ab6:	80 ea       	ldi	r24, 0xA0	; 160
 ab8:	91 e4       	ldi	r25, 0x41	; 65
 aba:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
   HLCD_voidSendCommand(ENTRY_MODE_CMD);
 abe:	86 e0       	ldi	r24, 0x06	; 6
 ac0:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
   Delay_ms(4);  
 ac4:	60 e0       	ldi	r22, 0x00	; 0
 ac6:	70 e0       	ldi	r23, 0x00	; 0
 ac8:	80 e8       	ldi	r24, 0x80	; 128
 aca:	90 e4       	ldi	r25, 0x40	; 64
 acc:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
   Delay_ms(4);
   
   
   #endif
   
}
 ad0:	08 95       	ret

00000ad2 <HLCD_voidSendChar>:
	Delay_ms(2);
	#endif
}

void HLCD_voidSendChar(u8 Copy_u8Char)
{
 ad2:	68 2f       	mov	r22, r24
	#if   LCD_MODE== EIGHT_BITS_MODE
	MDIO_voidSetPortValue(LCD_PORT,Copy_u8Char); // Write char on port
 ad4:	80 e0       	ldi	r24, 0x00	; 0
 ad6:	0e 94 0d 02 	call	0x41a	; 0x41a <MDIO_voidSetPortValue>
	MDIO_voidSetPinValue(DIOB,RS,HIGH);      // set RS pin to write data
 ada:	81 e0       	ldi	r24, 0x01	; 1
 adc:	61 e0       	ldi	r22, 0x01	; 1
 ade:	41 e0       	ldi	r20, 0x01	; 1
 ae0:	0e 94 51 01 	call	0x2a2	; 0x2a2 <MDIO_voidSetPinValue>
	HLCD_voidSendFallingEdge(DIOB);    // enable LCD
 ae4:	81 e0       	ldi	r24, 0x01	; 1
 ae6:	0e 94 00 05 	call	0xa00	; 0xa00 <HLCD_voidSendFallingEdge>
	MDIO_voidWriteHighNibble(LCD_PORT,Copy_u8Char);
	HLCD_voidSendFallingEdge(DIOB);	
	Delay_ms(2);
	#endif
	
}
 aea:	08 95       	ret

00000aec <HLCD_voidSendString>:

void HLCD_voidSendString(u8 *Copy_u8pString)
{
 aec:	0f 93       	push	r16
 aee:	1f 93       	push	r17
 af0:	cf 93       	push	r28
 af2:	8c 01       	movw	r16, r24
	u8 Local_u8Counter;
	for (Local_u8Counter=0;Copy_u8pString[Local_u8Counter]!='\0';Local_u8Counter++)
 af4:	fc 01       	movw	r30, r24
 af6:	80 81       	ld	r24, Z
 af8:	88 23       	and	r24, r24
 afa:	51 f0       	breq	.+20     	; 0xb10 <HLCD_voidSendString+0x24>
 afc:	c0 e0       	ldi	r28, 0x00	; 0
	{
		HLCD_voidSendChar(Copy_u8pString[Local_u8Counter]);
 afe:	0e 94 69 05 	call	0xad2	; 0xad2 <HLCD_voidSendChar>
}

void HLCD_voidSendString(u8 *Copy_u8pString)
{
	u8 Local_u8Counter;
	for (Local_u8Counter=0;Copy_u8pString[Local_u8Counter]!='\0';Local_u8Counter++)
 b02:	cf 5f       	subi	r28, 0xFF	; 255
 b04:	f8 01       	movw	r30, r16
 b06:	ec 0f       	add	r30, r28
 b08:	f1 1d       	adc	r31, r1
 b0a:	80 81       	ld	r24, Z
 b0c:	88 23       	and	r24, r24
 b0e:	b9 f7       	brne	.-18     	; 0xafe <HLCD_voidSendString+0x12>
	{
		HLCD_voidSendChar(Copy_u8pString[Local_u8Counter]);
	}
}
 b10:	cf 91       	pop	r28
 b12:	1f 91       	pop	r17
 b14:	0f 91       	pop	r16
 b16:	08 95       	ret

00000b18 <HLCD_voidClearScreen>:

void HLCD_voidClearScreen(void)
{
	HLCD_voidSendCommand(CLR_SCREEN_CMD);
 b18:	81 e0       	ldi	r24, 0x01	; 1
 b1a:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
	Delay_ms(20);
 b1e:	60 e0       	ldi	r22, 0x00	; 0
 b20:	70 e0       	ldi	r23, 0x00	; 0
 b22:	80 ea       	ldi	r24, 0xA0	; 160
 b24:	91 e4       	ldi	r25, 0x41	; 65
 b26:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
}
 b2a:	08 95       	ret

00000b2c <HLCD_voidMoveCursor>:

void HLCD_voidMoveCursor(u8 Copy_u8Row,u8 Copy_u8Col)
{
	u8 Local_u8ReqLocation;
	if(Copy_u8Row<1 || Copy_u8Row>2 || Copy_u8Col<1 ||Copy_u8Col>16)
 b2c:	28 2f       	mov	r18, r24
 b2e:	21 50       	subi	r18, 0x01	; 1
 b30:	22 30       	cpi	r18, 0x02	; 2
 b32:	70 f4       	brcc	.+28     	; 0xb50 <HLCD_voidMoveCursor+0x24>
 b34:	66 23       	and	r22, r22
 b36:	71 f0       	breq	.+28     	; 0xb54 <HLCD_voidMoveCursor+0x28>
 b38:	61 31       	cpi	r22, 0x11	; 17
 b3a:	70 f4       	brcc	.+28     	; 0xb58 <HLCD_voidMoveCursor+0x2c>
	{
		Local_u8ReqLocation=0x80; // put the cursor on the first line
	}
	else if(Copy_u8Row==1)
 b3c:	81 30       	cpi	r24, 0x01	; 1
 b3e:	19 f4       	brne	.+6      	; 0xb46 <HLCD_voidMoveCursor+0x1a>
	{
		Local_u8ReqLocation=0x80+Copy_u8Col-1;
 b40:	96 2f       	mov	r25, r22
 b42:	91 58       	subi	r25, 0x81	; 129
 b44:	0a c0       	rjmp	.+20     	; 0xb5a <HLCD_voidMoveCursor+0x2e>
	}
	else if (Copy_u8Row==2)
 b46:	82 30       	cpi	r24, 0x02	; 2
 b48:	41 f4       	brne	.+16     	; 0xb5a <HLCD_voidMoveCursor+0x2e>
	{
		Local_u8ReqLocation=0xc0+Copy_u8Col-1;
 b4a:	96 2f       	mov	r25, r22
 b4c:	91 54       	subi	r25, 0x41	; 65
 b4e:	05 c0       	rjmp	.+10     	; 0xb5a <HLCD_voidMoveCursor+0x2e>
void HLCD_voidMoveCursor(u8 Copy_u8Row,u8 Copy_u8Col)
{
	u8 Local_u8ReqLocation;
	if(Copy_u8Row<1 || Copy_u8Row>2 || Copy_u8Col<1 ||Copy_u8Col>16)
	{
		Local_u8ReqLocation=0x80; // put the cursor on the first line
 b50:	90 e8       	ldi	r25, 0x80	; 128
 b52:	03 c0       	rjmp	.+6      	; 0xb5a <HLCD_voidMoveCursor+0x2e>
 b54:	90 e8       	ldi	r25, 0x80	; 128
 b56:	01 c0       	rjmp	.+2      	; 0xb5a <HLCD_voidMoveCursor+0x2e>
 b58:	90 e8       	ldi	r25, 0x80	; 128
	}
	else
	{
		// do nothing
	}
	HLCD_voidSendCommand(Local_u8ReqLocation);
 b5a:	89 2f       	mov	r24, r25
 b5c:	0e 94 19 05 	call	0xa32	; 0xa32 <HLCD_voidSendCommand>
	Delay_ms(2);
 b60:	60 e0       	ldi	r22, 0x00	; 0
 b62:	70 e0       	ldi	r23, 0x00	; 0
 b64:	80 e0       	ldi	r24, 0x00	; 0
 b66:	90 e4       	ldi	r25, 0x40	; 64
 b68:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
	
 b6c:	08 95       	ret

00000b6e <MTIMER0_voidInit>:
  #elif TIMER0_CLOCK == CPU_DIV_BY_256
  CLR_BIT(TCCR0,0);
  CLR_BIT(TCCR0,1);
  SET_BIT(TCCR0,2);  
  #elif TIMER0_CLOCK == CPU_DIV_BY_1024
  SET_BIT(TCCR0,0);
 b6e:	83 b7       	in	r24, 0x33	; 51
 b70:	81 60       	ori	r24, 0x01	; 1
 b72:	83 bf       	out	0x33, r24	; 51
  CLR_BIT(TCCR0,1);
 b74:	83 b7       	in	r24, 0x33	; 51
 b76:	8d 7f       	andi	r24, 0xFD	; 253
 b78:	83 bf       	out	0x33, r24	; 51
  SET_BIT(TCCR0,2);  
 b7a:	83 b7       	in	r24, 0x33	; 51
 b7c:	84 60       	ori	r24, 0x04	; 4
 b7e:	83 bf       	out	0x33, r24	; 51
  SET_BIT(TCCR0,2);  
  #endif
  
  /* configure timer0 mode */
  #if   TIMER0_MODE == OVER_FLOW_MODE
  CLR_BIT(TCCR0,6);
 b80:	83 b7       	in	r24, 0x33	; 51
 b82:	8f 7b       	andi	r24, 0xBF	; 191
 b84:	83 bf       	out	0x33, r24	; 51
  CLR_BIT(TCCR0,3);
 b86:	83 b7       	in	r24, 0x33	; 51
 b88:	87 7f       	andi	r24, 0xF7	; 247
 b8a:	83 bf       	out	0x33, r24	; 51
  CLR_BIT(TCCR0,5);
  #elif  COMPARE_OUT_MODE== TOGG_OC0_ON_COMP_MATCH
  SET_BIT(TCCR0,4);
  CLR_BIT(TCCR0,5);  
  #elif  COMPARE_OUT_MODE== CLR_OC0_ON_COMP_MATCH
  CLR_BIT(TCCR0,4);
 b8c:	83 b7       	in	r24, 0x33	; 51
 b8e:	8f 7e       	andi	r24, 0xEF	; 239
 b90:	83 bf       	out	0x33, r24	; 51
  SET_BIT(TCCR0,5);  
 b92:	83 b7       	in	r24, 0x33	; 51
 b94:	80 62       	ori	r24, 0x20	; 32
 b96:	83 bf       	out	0x33, r24	; 51
  #if OC0_STATUS == OC0_ENABLED
  MDIO_voidSetPinDirection(DIOB,3,OUTPUT); // set PB3 as output pin
  #endif 
  /* Set OCR0 with a value if needed   */
  
}
 b98:	08 95       	ret

00000b9a <MTIMER0_voidEnableInterrupt>:

void MTIMER0_voidEnableInterrupt(void)
{
	MINT_voidSetGlobalInterrupt(); 
 b9a:	0e 94 74 04 	call	0x8e8	; 0x8e8 <MINT_voidSetGlobalInterrupt>
	
  #if   TIMER0_MODE == OVER_FLOW_MODE
  SET_BIT(TIMSK,0);  //enable interrupt in case of overflow
 b9e:	89 b7       	in	r24, 0x39	; 57
 ba0:	81 60       	ori	r24, 0x01	; 1
 ba2:	89 bf       	out	0x39, r24	; 57
  #elif TIMER0_MODE == CTC_MODE
  SET_BIT(TIMSK,1); //enable interrupt in case of compare match
  #endif	
}
 ba4:	08 95       	ret

00000ba6 <MTIMER2_voidInit>:

void MTIMER2_voidInit(void)
{
	#if    TIMER2_CLOCK_SOURCE_TYPE == CPU_CLOCK
	CLR_BIT(ASSR,3);
 ba6:	82 b5       	in	r24, 0x22	; 34
 ba8:	87 7f       	andi	r24, 0xF7	; 247
 baa:	82 bd       	out	0x22, r24	; 34
	#endif 
	
	/* configure timer2 clock */
	#if TIMER2_CLOCK == NO_CLOCK_SOURCE
	/* stop timer */
	CLR_BIT(TCCR2,0);
 bac:	85 b5       	in	r24, 0x25	; 37
 bae:	8e 7f       	andi	r24, 0xFE	; 254
 bb0:	85 bd       	out	0x25, r24	; 37
	CLR_BIT(TCCR2,1);
 bb2:	85 b5       	in	r24, 0x25	; 37
 bb4:	8d 7f       	andi	r24, 0xFD	; 253
 bb6:	85 bd       	out	0x25, r24	; 37
	CLR_BIT(TCCR2,2);
 bb8:	85 b5       	in	r24, 0x25	; 37
 bba:	8b 7f       	andi	r24, 0xFB	; 251
 bbc:	85 bd       	out	0x25, r24	; 37
	SET_BIT(TCCR2,2);
	#endif	
	
  /* configure timer2 mode */
  #if   TIMER2_MODE == OVER_FLOW_MODE
  CLR_BIT(TCCR2,6);
 bbe:	85 b5       	in	r24, 0x25	; 37
 bc0:	8f 7b       	andi	r24, 0xBF	; 191
 bc2:	85 bd       	out	0x25, r24	; 37
  CLR_BIT(TCCR2,3);
 bc4:	85 b5       	in	r24, 0x25	; 37
 bc6:	87 7f       	andi	r24, 0xF7	; 247
 bc8:	85 bd       	out	0x25, r24	; 37
  CLR_BIT(TCCR2,5);
  #elif  COMPARE_OUT_MODE== TOGG_OC2_ON_COMP_MATCH
  SET_BIT(TCCR2,4);
  CLR_BIT(TCCR2,5);
  #elif  COMPARE_OUT_MODE== CLR_OC2_ON_COMP_MATCH
  CLR_BIT(TCCR2,4);
 bca:	85 b5       	in	r24, 0x25	; 37
 bcc:	8f 7e       	andi	r24, 0xEF	; 239
 bce:	85 bd       	out	0x25, r24	; 37
  SET_BIT(TCCR2,5);
 bd0:	85 b5       	in	r24, 0x25	; 37
 bd2:	80 62       	ori	r24, 0x20	; 32
 bd4:	85 bd       	out	0x25, r24	; 37
  #endif  
  
/* Set OCR2 with a value if needed   */  


}
 bd6:	08 95       	ret

00000bd8 <MTIMER2_voidEnableInterrupt>:

void MTIMER2_voidEnableInterrupt(void)
{
	MINT_voidSetGlobalInterrupt();
 bd8:	0e 94 74 04 	call	0x8e8	; 0x8e8 <MINT_voidSetGlobalInterrupt>
	
	#if   TIMER2_MODE == OVER_FLOW_MODE
	SET_BIT(TIMSK,6);  //enable interrupt in case of overflow
 bdc:	89 b7       	in	r24, 0x39	; 57
 bde:	80 64       	ori	r24, 0x40	; 64
 be0:	89 bf       	out	0x39, r24	; 57
	#elif TIMER0_MODE == CTC_MODE
	SET_BIT(TIMSK,7); //enable interrupt in case of compare match
	#endif
}
 be2:	08 95       	ret

00000be4 <MTIMER1_voidInit>:
	/* stop timer1 */
	CLR_BIT(TCCR1B,0);
    CLR_BIT(TCCR1B,1);
	CLR_BIT(TCCR1B,2);
	#elif TIMER1_CLOCK==CPU_CLOCK
	SET_BIT(TCCR1B,0);
 be4:	8e b5       	in	r24, 0x2e	; 46
 be6:	81 60       	ori	r24, 0x01	; 1
 be8:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,1);
 bea:	8e b5       	in	r24, 0x2e	; 46
 bec:	8d 7f       	andi	r24, 0xFD	; 253
 bee:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,2);	
 bf0:	8e b5       	in	r24, 0x2e	; 46
 bf2:	8b 7f       	andi	r24, 0xFB	; 251
 bf4:	8e bd       	out	0x2e, r24	; 46
	SET_BIT(TCCR1B,1);
	SET_BIT(TCCR1B,2);	 
    #endif
	/* Configure timer1 mode */
	#if   TIMER1_MODE==OVER_FLOW_MODE
	CLR_BIT(TCCR1A,0);
 bf6:	8f b5       	in	r24, 0x2f	; 47
 bf8:	8e 7f       	andi	r24, 0xFE	; 254
 bfa:	8f bd       	out	0x2f, r24	; 47
	CLR_BIT(TCCR1A,1);
 bfc:	8f b5       	in	r24, 0x2f	; 47
 bfe:	8d 7f       	andi	r24, 0xFD	; 253
 c00:	8f bd       	out	0x2f, r24	; 47
	CLR_BIT(TCCR1B,3);
 c02:	8e b5       	in	r24, 0x2e	; 46
 c04:	87 7f       	andi	r24, 0xF7	; 247
 c06:	8e bd       	out	0x2e, r24	; 46
	CLR_BIT(TCCR1B,4);	
 c08:	8e b5       	in	r24, 0x2e	; 46
 c0a:	8f 7e       	andi	r24, 0xEF	; 239
 c0c:	8e bd       	out	0x2e, r24	; 46
	#endif	
	/* set OC1A and OC1B with values if needed  */
	//OC1A= ;
	//OC1B= ;
	
}
 c0e:	08 95       	ret

00000c10 <MTIMER1_voidEnableInterrupt>:

void MTIMER1_voidEnableInterrupt(void)
{
	MINT_voidSetGlobalInterrupt();
 c10:	0e 94 74 04 	call	0x8e8	; 0x8e8 <MINT_voidSetGlobalInterrupt>
	
	#if    TIMER1_MODE==OVER_FLOW_MODE
	SET_BIT(TIMSK,2);
 c14:	89 b7       	in	r24, 0x39	; 57
 c16:	84 60       	ori	r24, 0x04	; 4
 c18:	89 bf       	out	0x39, r24	; 57
    #elif  TIMER1_MODE== CTC_MODE
	SET_BIT(TIMSK,4);
	SET_BIT(TIMSK,3);
    #endif
	
}
 c1a:	08 95       	ret

00000c1c <MTIMER1_voidICUInit>:

void MTIMER1_voidICUInit(void)
{
	/* configure noise canceller mode */
	#if    ICU_NOISE_CANCELLER_STATUS==ICU_NOISE_CANCELLER_EN
	SET_BIT(TCCR1B,7);
 c1c:	8e b5       	in	r24, 0x2e	; 46
 c1e:	80 68       	ori	r24, 0x80	; 128
 c20:	8e bd       	out	0x2e, r24	; 46
    #endif
	/* configure ICU Edge */
	#if ICU_EDGE==ICU_FALLING_EDGE
	CLR_BIT(TCCR1B,6);
	#elif ICU_EDGE==ICU_RISING_EDGE
    SET_BIT(TCCR1B,6);
 c22:	8e b5       	in	r24, 0x2e	; 46
 c24:	80 64       	ori	r24, 0x40	; 64
 c26:	8e bd       	out	0x2e, r24	; 46
    #endif
	/* configure ICP1 as input pin */
	//MDIO_voidSetPinDirection(DIOD,6,INPUT);
	/* Enable ICU Interrupt */
	//SET_BIT(TIMSK,5);
 c28:	08 95       	ret

00000c2a <__divsf3>:
 c2a:	0c d0       	rcall	.+24     	; 0xc44 <__divsf3x>
 c2c:	e6 c0       	rjmp	.+460    	; 0xdfa <__fp_round>
 c2e:	de d0       	rcall	.+444    	; 0xdec <__fp_pscB>
 c30:	40 f0       	brcs	.+16     	; 0xc42 <__divsf3+0x18>
 c32:	d5 d0       	rcall	.+426    	; 0xdde <__fp_pscA>
 c34:	30 f0       	brcs	.+12     	; 0xc42 <__divsf3+0x18>
 c36:	21 f4       	brne	.+8      	; 0xc40 <__divsf3+0x16>
 c38:	5f 3f       	cpi	r21, 0xFF	; 255
 c3a:	19 f0       	breq	.+6      	; 0xc42 <__divsf3+0x18>
 c3c:	c7 c0       	rjmp	.+398    	; 0xdcc <__fp_inf>
 c3e:	51 11       	cpse	r21, r1
 c40:	10 c1       	rjmp	.+544    	; 0xe62 <__fp_szero>
 c42:	ca c0       	rjmp	.+404    	; 0xdd8 <__fp_nan>

00000c44 <__divsf3x>:
 c44:	eb d0       	rcall	.+470    	; 0xe1c <__fp_split3>
 c46:	98 f3       	brcs	.-26     	; 0xc2e <__divsf3+0x4>

00000c48 <__divsf3_pse>:
 c48:	99 23       	and	r25, r25
 c4a:	c9 f3       	breq	.-14     	; 0xc3e <__divsf3+0x14>
 c4c:	55 23       	and	r21, r21
 c4e:	b1 f3       	breq	.-20     	; 0xc3c <__divsf3+0x12>
 c50:	95 1b       	sub	r25, r21
 c52:	55 0b       	sbc	r21, r21
 c54:	bb 27       	eor	r27, r27
 c56:	aa 27       	eor	r26, r26
 c58:	62 17       	cp	r22, r18
 c5a:	73 07       	cpc	r23, r19
 c5c:	84 07       	cpc	r24, r20
 c5e:	38 f0       	brcs	.+14     	; 0xc6e <__divsf3_pse+0x26>
 c60:	9f 5f       	subi	r25, 0xFF	; 255
 c62:	5f 4f       	sbci	r21, 0xFF	; 255
 c64:	22 0f       	add	r18, r18
 c66:	33 1f       	adc	r19, r19
 c68:	44 1f       	adc	r20, r20
 c6a:	aa 1f       	adc	r26, r26
 c6c:	a9 f3       	breq	.-22     	; 0xc58 <__divsf3_pse+0x10>
 c6e:	33 d0       	rcall	.+102    	; 0xcd6 <__divsf3_pse+0x8e>
 c70:	0e 2e       	mov	r0, r30
 c72:	3a f0       	brmi	.+14     	; 0xc82 <__divsf3_pse+0x3a>
 c74:	e0 e8       	ldi	r30, 0x80	; 128
 c76:	30 d0       	rcall	.+96     	; 0xcd8 <__divsf3_pse+0x90>
 c78:	91 50       	subi	r25, 0x01	; 1
 c7a:	50 40       	sbci	r21, 0x00	; 0
 c7c:	e6 95       	lsr	r30
 c7e:	00 1c       	adc	r0, r0
 c80:	ca f7       	brpl	.-14     	; 0xc74 <__divsf3_pse+0x2c>
 c82:	29 d0       	rcall	.+82     	; 0xcd6 <__divsf3_pse+0x8e>
 c84:	fe 2f       	mov	r31, r30
 c86:	27 d0       	rcall	.+78     	; 0xcd6 <__divsf3_pse+0x8e>
 c88:	66 0f       	add	r22, r22
 c8a:	77 1f       	adc	r23, r23
 c8c:	88 1f       	adc	r24, r24
 c8e:	bb 1f       	adc	r27, r27
 c90:	26 17       	cp	r18, r22
 c92:	37 07       	cpc	r19, r23
 c94:	48 07       	cpc	r20, r24
 c96:	ab 07       	cpc	r26, r27
 c98:	b0 e8       	ldi	r27, 0x80	; 128
 c9a:	09 f0       	breq	.+2      	; 0xc9e <__divsf3_pse+0x56>
 c9c:	bb 0b       	sbc	r27, r27
 c9e:	80 2d       	mov	r24, r0
 ca0:	bf 01       	movw	r22, r30
 ca2:	ff 27       	eor	r31, r31
 ca4:	93 58       	subi	r25, 0x83	; 131
 ca6:	5f 4f       	sbci	r21, 0xFF	; 255
 ca8:	2a f0       	brmi	.+10     	; 0xcb4 <__divsf3_pse+0x6c>
 caa:	9e 3f       	cpi	r25, 0xFE	; 254
 cac:	51 05       	cpc	r21, r1
 cae:	68 f0       	brcs	.+26     	; 0xcca <__divsf3_pse+0x82>
 cb0:	8d c0       	rjmp	.+282    	; 0xdcc <__fp_inf>
 cb2:	d7 c0       	rjmp	.+430    	; 0xe62 <__fp_szero>
 cb4:	5f 3f       	cpi	r21, 0xFF	; 255
 cb6:	ec f3       	brlt	.-6      	; 0xcb2 <__divsf3_pse+0x6a>
 cb8:	98 3e       	cpi	r25, 0xE8	; 232
 cba:	dc f3       	brlt	.-10     	; 0xcb2 <__divsf3_pse+0x6a>
 cbc:	86 95       	lsr	r24
 cbe:	77 95       	ror	r23
 cc0:	67 95       	ror	r22
 cc2:	b7 95       	ror	r27
 cc4:	f7 95       	ror	r31
 cc6:	9f 5f       	subi	r25, 0xFF	; 255
 cc8:	c9 f7       	brne	.-14     	; 0xcbc <__divsf3_pse+0x74>
 cca:	88 0f       	add	r24, r24
 ccc:	91 1d       	adc	r25, r1
 cce:	96 95       	lsr	r25
 cd0:	87 95       	ror	r24
 cd2:	97 f9       	bld	r25, 7
 cd4:	08 95       	ret
 cd6:	e1 e0       	ldi	r30, 0x01	; 1
 cd8:	66 0f       	add	r22, r22
 cda:	77 1f       	adc	r23, r23
 cdc:	88 1f       	adc	r24, r24
 cde:	bb 1f       	adc	r27, r27
 ce0:	62 17       	cp	r22, r18
 ce2:	73 07       	cpc	r23, r19
 ce4:	84 07       	cpc	r24, r20
 ce6:	ba 07       	cpc	r27, r26
 ce8:	20 f0       	brcs	.+8      	; 0xcf2 <__divsf3_pse+0xaa>
 cea:	62 1b       	sub	r22, r18
 cec:	73 0b       	sbc	r23, r19
 cee:	84 0b       	sbc	r24, r20
 cf0:	ba 0b       	sbc	r27, r26
 cf2:	ee 1f       	adc	r30, r30
 cf4:	88 f7       	brcc	.-30     	; 0xcd8 <__divsf3_pse+0x90>
 cf6:	e0 95       	com	r30
 cf8:	08 95       	ret

00000cfa <__fixunssfsi>:
 cfa:	98 d0       	rcall	.+304    	; 0xe2c <__fp_splitA>
 cfc:	88 f0       	brcs	.+34     	; 0xd20 <__fixunssfsi+0x26>
 cfe:	9f 57       	subi	r25, 0x7F	; 127
 d00:	90 f0       	brcs	.+36     	; 0xd26 <__fixunssfsi+0x2c>
 d02:	b9 2f       	mov	r27, r25
 d04:	99 27       	eor	r25, r25
 d06:	b7 51       	subi	r27, 0x17	; 23
 d08:	a0 f0       	brcs	.+40     	; 0xd32 <__fixunssfsi+0x38>
 d0a:	d1 f0       	breq	.+52     	; 0xd40 <__fixunssfsi+0x46>
 d0c:	66 0f       	add	r22, r22
 d0e:	77 1f       	adc	r23, r23
 d10:	88 1f       	adc	r24, r24
 d12:	99 1f       	adc	r25, r25
 d14:	1a f0       	brmi	.+6      	; 0xd1c <__fixunssfsi+0x22>
 d16:	ba 95       	dec	r27
 d18:	c9 f7       	brne	.-14     	; 0xd0c <__fixunssfsi+0x12>
 d1a:	12 c0       	rjmp	.+36     	; 0xd40 <__fixunssfsi+0x46>
 d1c:	b1 30       	cpi	r27, 0x01	; 1
 d1e:	81 f0       	breq	.+32     	; 0xd40 <__fixunssfsi+0x46>
 d20:	9f d0       	rcall	.+318    	; 0xe60 <__fp_zero>
 d22:	b1 e0       	ldi	r27, 0x01	; 1
 d24:	08 95       	ret
 d26:	9c c0       	rjmp	.+312    	; 0xe60 <__fp_zero>
 d28:	67 2f       	mov	r22, r23
 d2a:	78 2f       	mov	r23, r24
 d2c:	88 27       	eor	r24, r24
 d2e:	b8 5f       	subi	r27, 0xF8	; 248
 d30:	39 f0       	breq	.+14     	; 0xd40 <__fixunssfsi+0x46>
 d32:	b9 3f       	cpi	r27, 0xF9	; 249
 d34:	cc f3       	brlt	.-14     	; 0xd28 <__fixunssfsi+0x2e>
 d36:	86 95       	lsr	r24
 d38:	77 95       	ror	r23
 d3a:	67 95       	ror	r22
 d3c:	b3 95       	inc	r27
 d3e:	d9 f7       	brne	.-10     	; 0xd36 <__fixunssfsi+0x3c>
 d40:	3e f4       	brtc	.+14     	; 0xd50 <__fixunssfsi+0x56>
 d42:	90 95       	com	r25
 d44:	80 95       	com	r24
 d46:	70 95       	com	r23
 d48:	61 95       	neg	r22
 d4a:	7f 4f       	sbci	r23, 0xFF	; 255
 d4c:	8f 4f       	sbci	r24, 0xFF	; 255
 d4e:	9f 4f       	sbci	r25, 0xFF	; 255
 d50:	08 95       	ret

00000d52 <__floatunsisf>:
 d52:	e8 94       	clt
 d54:	09 c0       	rjmp	.+18     	; 0xd68 <__floatsisf+0x12>

00000d56 <__floatsisf>:
 d56:	97 fb       	bst	r25, 7
 d58:	3e f4       	brtc	.+14     	; 0xd68 <__floatsisf+0x12>
 d5a:	90 95       	com	r25
 d5c:	80 95       	com	r24
 d5e:	70 95       	com	r23
 d60:	61 95       	neg	r22
 d62:	7f 4f       	sbci	r23, 0xFF	; 255
 d64:	8f 4f       	sbci	r24, 0xFF	; 255
 d66:	9f 4f       	sbci	r25, 0xFF	; 255
 d68:	99 23       	and	r25, r25
 d6a:	a9 f0       	breq	.+42     	; 0xd96 <__floatsisf+0x40>
 d6c:	f9 2f       	mov	r31, r25
 d6e:	96 e9       	ldi	r25, 0x96	; 150
 d70:	bb 27       	eor	r27, r27
 d72:	93 95       	inc	r25
 d74:	f6 95       	lsr	r31
 d76:	87 95       	ror	r24
 d78:	77 95       	ror	r23
 d7a:	67 95       	ror	r22
 d7c:	b7 95       	ror	r27
 d7e:	f1 11       	cpse	r31, r1
 d80:	f8 cf       	rjmp	.-16     	; 0xd72 <__floatsisf+0x1c>
 d82:	fa f4       	brpl	.+62     	; 0xdc2 <__floatsisf+0x6c>
 d84:	bb 0f       	add	r27, r27
 d86:	11 f4       	brne	.+4      	; 0xd8c <__floatsisf+0x36>
 d88:	60 ff       	sbrs	r22, 0
 d8a:	1b c0       	rjmp	.+54     	; 0xdc2 <__floatsisf+0x6c>
 d8c:	6f 5f       	subi	r22, 0xFF	; 255
 d8e:	7f 4f       	sbci	r23, 0xFF	; 255
 d90:	8f 4f       	sbci	r24, 0xFF	; 255
 d92:	9f 4f       	sbci	r25, 0xFF	; 255
 d94:	16 c0       	rjmp	.+44     	; 0xdc2 <__floatsisf+0x6c>
 d96:	88 23       	and	r24, r24
 d98:	11 f0       	breq	.+4      	; 0xd9e <__floatsisf+0x48>
 d9a:	96 e9       	ldi	r25, 0x96	; 150
 d9c:	11 c0       	rjmp	.+34     	; 0xdc0 <__floatsisf+0x6a>
 d9e:	77 23       	and	r23, r23
 da0:	21 f0       	breq	.+8      	; 0xdaa <__floatsisf+0x54>
 da2:	9e e8       	ldi	r25, 0x8E	; 142
 da4:	87 2f       	mov	r24, r23
 da6:	76 2f       	mov	r23, r22
 da8:	05 c0       	rjmp	.+10     	; 0xdb4 <__floatsisf+0x5e>
 daa:	66 23       	and	r22, r22
 dac:	71 f0       	breq	.+28     	; 0xdca <__floatsisf+0x74>
 dae:	96 e8       	ldi	r25, 0x86	; 134
 db0:	86 2f       	mov	r24, r22
 db2:	70 e0       	ldi	r23, 0x00	; 0
 db4:	60 e0       	ldi	r22, 0x00	; 0
 db6:	2a f0       	brmi	.+10     	; 0xdc2 <__floatsisf+0x6c>
 db8:	9a 95       	dec	r25
 dba:	66 0f       	add	r22, r22
 dbc:	77 1f       	adc	r23, r23
 dbe:	88 1f       	adc	r24, r24
 dc0:	da f7       	brpl	.-10     	; 0xdb8 <__floatsisf+0x62>
 dc2:	88 0f       	add	r24, r24
 dc4:	96 95       	lsr	r25
 dc6:	87 95       	ror	r24
 dc8:	97 f9       	bld	r25, 7
 dca:	08 95       	ret

00000dcc <__fp_inf>:
 dcc:	97 f9       	bld	r25, 7
 dce:	9f 67       	ori	r25, 0x7F	; 127
 dd0:	80 e8       	ldi	r24, 0x80	; 128
 dd2:	70 e0       	ldi	r23, 0x00	; 0
 dd4:	60 e0       	ldi	r22, 0x00	; 0
 dd6:	08 95       	ret

00000dd8 <__fp_nan>:
 dd8:	9f ef       	ldi	r25, 0xFF	; 255
 dda:	80 ec       	ldi	r24, 0xC0	; 192
 ddc:	08 95       	ret

00000dde <__fp_pscA>:
 dde:	00 24       	eor	r0, r0
 de0:	0a 94       	dec	r0
 de2:	16 16       	cp	r1, r22
 de4:	17 06       	cpc	r1, r23
 de6:	18 06       	cpc	r1, r24
 de8:	09 06       	cpc	r0, r25
 dea:	08 95       	ret

00000dec <__fp_pscB>:
 dec:	00 24       	eor	r0, r0
 dee:	0a 94       	dec	r0
 df0:	12 16       	cp	r1, r18
 df2:	13 06       	cpc	r1, r19
 df4:	14 06       	cpc	r1, r20
 df6:	05 06       	cpc	r0, r21
 df8:	08 95       	ret

00000dfa <__fp_round>:
 dfa:	09 2e       	mov	r0, r25
 dfc:	03 94       	inc	r0
 dfe:	00 0c       	add	r0, r0
 e00:	11 f4       	brne	.+4      	; 0xe06 <__fp_round+0xc>
 e02:	88 23       	and	r24, r24
 e04:	52 f0       	brmi	.+20     	; 0xe1a <__fp_round+0x20>
 e06:	bb 0f       	add	r27, r27
 e08:	40 f4       	brcc	.+16     	; 0xe1a <__fp_round+0x20>
 e0a:	bf 2b       	or	r27, r31
 e0c:	11 f4       	brne	.+4      	; 0xe12 <__fp_round+0x18>
 e0e:	60 ff       	sbrs	r22, 0
 e10:	04 c0       	rjmp	.+8      	; 0xe1a <__fp_round+0x20>
 e12:	6f 5f       	subi	r22, 0xFF	; 255
 e14:	7f 4f       	sbci	r23, 0xFF	; 255
 e16:	8f 4f       	sbci	r24, 0xFF	; 255
 e18:	9f 4f       	sbci	r25, 0xFF	; 255
 e1a:	08 95       	ret

00000e1c <__fp_split3>:
 e1c:	57 fd       	sbrc	r21, 7
 e1e:	90 58       	subi	r25, 0x80	; 128
 e20:	44 0f       	add	r20, r20
 e22:	55 1f       	adc	r21, r21
 e24:	59 f0       	breq	.+22     	; 0xe3c <__fp_splitA+0x10>
 e26:	5f 3f       	cpi	r21, 0xFF	; 255
 e28:	71 f0       	breq	.+28     	; 0xe46 <__fp_splitA+0x1a>
 e2a:	47 95       	ror	r20

00000e2c <__fp_splitA>:
 e2c:	88 0f       	add	r24, r24
 e2e:	97 fb       	bst	r25, 7
 e30:	99 1f       	adc	r25, r25
 e32:	61 f0       	breq	.+24     	; 0xe4c <__fp_splitA+0x20>
 e34:	9f 3f       	cpi	r25, 0xFF	; 255
 e36:	79 f0       	breq	.+30     	; 0xe56 <__fp_splitA+0x2a>
 e38:	87 95       	ror	r24
 e3a:	08 95       	ret
 e3c:	12 16       	cp	r1, r18
 e3e:	13 06       	cpc	r1, r19
 e40:	14 06       	cpc	r1, r20
 e42:	55 1f       	adc	r21, r21
 e44:	f2 cf       	rjmp	.-28     	; 0xe2a <__fp_split3+0xe>
 e46:	46 95       	lsr	r20
 e48:	f1 df       	rcall	.-30     	; 0xe2c <__fp_splitA>
 e4a:	08 c0       	rjmp	.+16     	; 0xe5c <__fp_splitA+0x30>
 e4c:	16 16       	cp	r1, r22
 e4e:	17 06       	cpc	r1, r23
 e50:	18 06       	cpc	r1, r24
 e52:	99 1f       	adc	r25, r25
 e54:	f1 cf       	rjmp	.-30     	; 0xe38 <__fp_splitA+0xc>
 e56:	86 95       	lsr	r24
 e58:	71 05       	cpc	r23, r1
 e5a:	61 05       	cpc	r22, r1
 e5c:	08 94       	sec
 e5e:	08 95       	ret

00000e60 <__fp_zero>:
 e60:	e8 94       	clt

00000e62 <__fp_szero>:
 e62:	bb 27       	eor	r27, r27
 e64:	66 27       	eor	r22, r22
 e66:	77 27       	eor	r23, r23
 e68:	cb 01       	movw	r24, r22
 e6a:	97 f9       	bld	r25, 7
 e6c:	08 95       	ret

00000e6e <__mulsf3>:
 e6e:	0b d0       	rcall	.+22     	; 0xe86 <__mulsf3x>
 e70:	c4 cf       	rjmp	.-120    	; 0xdfa <__fp_round>
 e72:	b5 df       	rcall	.-150    	; 0xdde <__fp_pscA>
 e74:	28 f0       	brcs	.+10     	; 0xe80 <__mulsf3+0x12>
 e76:	ba df       	rcall	.-140    	; 0xdec <__fp_pscB>
 e78:	18 f0       	brcs	.+6      	; 0xe80 <__mulsf3+0x12>
 e7a:	95 23       	and	r25, r21
 e7c:	09 f0       	breq	.+2      	; 0xe80 <__mulsf3+0x12>
 e7e:	a6 cf       	rjmp	.-180    	; 0xdcc <__fp_inf>
 e80:	ab cf       	rjmp	.-170    	; 0xdd8 <__fp_nan>
 e82:	11 24       	eor	r1, r1
 e84:	ee cf       	rjmp	.-36     	; 0xe62 <__fp_szero>

00000e86 <__mulsf3x>:
 e86:	ca df       	rcall	.-108    	; 0xe1c <__fp_split3>
 e88:	a0 f3       	brcs	.-24     	; 0xe72 <__mulsf3+0x4>

00000e8a <__mulsf3_pse>:
 e8a:	95 9f       	mul	r25, r21
 e8c:	d1 f3       	breq	.-12     	; 0xe82 <__mulsf3+0x14>
 e8e:	95 0f       	add	r25, r21
 e90:	50 e0       	ldi	r21, 0x00	; 0
 e92:	55 1f       	adc	r21, r21
 e94:	62 9f       	mul	r22, r18
 e96:	f0 01       	movw	r30, r0
 e98:	72 9f       	mul	r23, r18
 e9a:	bb 27       	eor	r27, r27
 e9c:	f0 0d       	add	r31, r0
 e9e:	b1 1d       	adc	r27, r1
 ea0:	63 9f       	mul	r22, r19
 ea2:	aa 27       	eor	r26, r26
 ea4:	f0 0d       	add	r31, r0
 ea6:	b1 1d       	adc	r27, r1
 ea8:	aa 1f       	adc	r26, r26
 eaa:	64 9f       	mul	r22, r20
 eac:	66 27       	eor	r22, r22
 eae:	b0 0d       	add	r27, r0
 eb0:	a1 1d       	adc	r26, r1
 eb2:	66 1f       	adc	r22, r22
 eb4:	82 9f       	mul	r24, r18
 eb6:	22 27       	eor	r18, r18
 eb8:	b0 0d       	add	r27, r0
 eba:	a1 1d       	adc	r26, r1
 ebc:	62 1f       	adc	r22, r18
 ebe:	73 9f       	mul	r23, r19
 ec0:	b0 0d       	add	r27, r0
 ec2:	a1 1d       	adc	r26, r1
 ec4:	62 1f       	adc	r22, r18
 ec6:	83 9f       	mul	r24, r19
 ec8:	a0 0d       	add	r26, r0
 eca:	61 1d       	adc	r22, r1
 ecc:	22 1f       	adc	r18, r18
 ece:	74 9f       	mul	r23, r20
 ed0:	33 27       	eor	r19, r19
 ed2:	a0 0d       	add	r26, r0
 ed4:	61 1d       	adc	r22, r1
 ed6:	23 1f       	adc	r18, r19
 ed8:	84 9f       	mul	r24, r20
 eda:	60 0d       	add	r22, r0
 edc:	21 1d       	adc	r18, r1
 ede:	82 2f       	mov	r24, r18
 ee0:	76 2f       	mov	r23, r22
 ee2:	6a 2f       	mov	r22, r26
 ee4:	11 24       	eor	r1, r1
 ee6:	9f 57       	subi	r25, 0x7F	; 127
 ee8:	50 40       	sbci	r21, 0x00	; 0
 eea:	8a f0       	brmi	.+34     	; 0xf0e <__mulsf3_pse+0x84>
 eec:	e1 f0       	breq	.+56     	; 0xf26 <__mulsf3_pse+0x9c>
 eee:	88 23       	and	r24, r24
 ef0:	4a f0       	brmi	.+18     	; 0xf04 <__mulsf3_pse+0x7a>
 ef2:	ee 0f       	add	r30, r30
 ef4:	ff 1f       	adc	r31, r31
 ef6:	bb 1f       	adc	r27, r27
 ef8:	66 1f       	adc	r22, r22
 efa:	77 1f       	adc	r23, r23
 efc:	88 1f       	adc	r24, r24
 efe:	91 50       	subi	r25, 0x01	; 1
 f00:	50 40       	sbci	r21, 0x00	; 0
 f02:	a9 f7       	brne	.-22     	; 0xeee <__mulsf3_pse+0x64>
 f04:	9e 3f       	cpi	r25, 0xFE	; 254
 f06:	51 05       	cpc	r21, r1
 f08:	70 f0       	brcs	.+28     	; 0xf26 <__mulsf3_pse+0x9c>
 f0a:	60 cf       	rjmp	.-320    	; 0xdcc <__fp_inf>
 f0c:	aa cf       	rjmp	.-172    	; 0xe62 <__fp_szero>
 f0e:	5f 3f       	cpi	r21, 0xFF	; 255
 f10:	ec f3       	brlt	.-6      	; 0xf0c <__mulsf3_pse+0x82>
 f12:	98 3e       	cpi	r25, 0xE8	; 232
 f14:	dc f3       	brlt	.-10     	; 0xf0c <__mulsf3_pse+0x82>
 f16:	86 95       	lsr	r24
 f18:	77 95       	ror	r23
 f1a:	67 95       	ror	r22
 f1c:	b7 95       	ror	r27
 f1e:	f7 95       	ror	r31
 f20:	e7 95       	ror	r30
 f22:	9f 5f       	subi	r25, 0xFF	; 255
 f24:	c1 f7       	brne	.-16     	; 0xf16 <__mulsf3_pse+0x8c>
 f26:	fe 2b       	or	r31, r30
 f28:	88 0f       	add	r24, r24
 f2a:	91 1d       	adc	r25, r1
 f2c:	96 95       	lsr	r25
 f2e:	87 95       	ror	r24
 f30:	97 f9       	bld	r25, 7
 f32:	08 95       	ret

00000f34 <__udivmodhi4>:
 f34:	aa 1b       	sub	r26, r26
 f36:	bb 1b       	sub	r27, r27
 f38:	51 e1       	ldi	r21, 0x11	; 17
 f3a:	07 c0       	rjmp	.+14     	; 0xf4a <__udivmodhi4_ep>

00000f3c <__udivmodhi4_loop>:
 f3c:	aa 1f       	adc	r26, r26
 f3e:	bb 1f       	adc	r27, r27
 f40:	a6 17       	cp	r26, r22
 f42:	b7 07       	cpc	r27, r23
 f44:	10 f0       	brcs	.+4      	; 0xf4a <__udivmodhi4_ep>
 f46:	a6 1b       	sub	r26, r22
 f48:	b7 0b       	sbc	r27, r23

00000f4a <__udivmodhi4_ep>:
 f4a:	88 1f       	adc	r24, r24
 f4c:	99 1f       	adc	r25, r25
 f4e:	5a 95       	dec	r21
 f50:	a9 f7       	brne	.-22     	; 0xf3c <__udivmodhi4_loop>
 f52:	80 95       	com	r24
 f54:	90 95       	com	r25
 f56:	bc 01       	movw	r22, r24
 f58:	cd 01       	movw	r24, r26
 f5a:	08 95       	ret

00000f5c <__udivmodsi4>:
 f5c:	a1 e2       	ldi	r26, 0x21	; 33
 f5e:	1a 2e       	mov	r1, r26
 f60:	aa 1b       	sub	r26, r26
 f62:	bb 1b       	sub	r27, r27
 f64:	fd 01       	movw	r30, r26
 f66:	0d c0       	rjmp	.+26     	; 0xf82 <__udivmodsi4_ep>

00000f68 <__udivmodsi4_loop>:
 f68:	aa 1f       	adc	r26, r26
 f6a:	bb 1f       	adc	r27, r27
 f6c:	ee 1f       	adc	r30, r30
 f6e:	ff 1f       	adc	r31, r31
 f70:	a2 17       	cp	r26, r18
 f72:	b3 07       	cpc	r27, r19
 f74:	e4 07       	cpc	r30, r20
 f76:	f5 07       	cpc	r31, r21
 f78:	20 f0       	brcs	.+8      	; 0xf82 <__udivmodsi4_ep>
 f7a:	a2 1b       	sub	r26, r18
 f7c:	b3 0b       	sbc	r27, r19
 f7e:	e4 0b       	sbc	r30, r20
 f80:	f5 0b       	sbc	r31, r21

00000f82 <__udivmodsi4_ep>:
 f82:	66 1f       	adc	r22, r22
 f84:	77 1f       	adc	r23, r23
 f86:	88 1f       	adc	r24, r24
 f88:	99 1f       	adc	r25, r25
 f8a:	1a 94       	dec	r1
 f8c:	69 f7       	brne	.-38     	; 0xf68 <__udivmodsi4_loop>
 f8e:	60 95       	com	r22
 f90:	70 95       	com	r23
 f92:	80 95       	com	r24
 f94:	90 95       	com	r25
 f96:	9b 01       	movw	r18, r22
 f98:	ac 01       	movw	r20, r24
 f9a:	bd 01       	movw	r22, r26
 f9c:	cf 01       	movw	r24, r30
 f9e:	08 95       	ret

00000fa0 <_exit>:
 fa0:	f8 94       	cli

00000fa2 <__stop_program>:
 fa2:	ff cf       	rjmp	.-2      	; 0xfa2 <__stop_program>
