#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 21 10:10:40 2018
# Process ID: 7220
# Current directory: D:/Andrei/Scoala/SCS/memory/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12888 D:\Andrei\Scoala\SCS\memory\memory\memory.xpr
# Log file: D:/Andrei/Scoala/SCS/memory/memory/vivado.log
# Journal file: D:/Andrei/Scoala/SCS/memory/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Andrei/Scoala/SCS/memory/memory/memory.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Radu Matei/memory' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 749.480 ; gain = 37.074
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon May 21 10:38:28 2018] Launched synth_1...
Run output will be captured here: D:/Andrei/Scoala/SCS/memory/memory/memory.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Andrei/Scoala/SCS/memory/memory/memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Andrei/Scoala/SCS/memory/memory/memory.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Andrei/Scoala/SCS/memory/memory/memory.srcs/sources_1/new/Mem64k8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem64k8b
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Andrei/Scoala/SCS/memory/memory/memory.srcs/sources_1/new/Mem64kWORD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem64kWORD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Andrei/Scoala/SCS/memory/memory/memory.srcs/sources_1/new/SRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SRAM
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Andrei/Scoala/SCS/memory/memory/memory.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8208ba944384a54a7f19ad4147aa127 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SRAM_behav xil_defaultlib.SRAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/Andrei/Scoala/SCS/memory/memory/memory.srcs/sources_1/new/SRAM.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sram in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Andrei/Scoala/SCS/memory/memory/memory.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Andrei/Scoala/SCS/memory/memory/memory.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 799.145 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
